# Reading pref.tcl
# do pwm_module_top_run_msim_rtl_vhdl.do
# if ![file isdirectory pwm_module_top_iputf_libs] {
# 	file mkdir pwm_module_top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pll_altera_sim/pll_altera.vho"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:26 on Mar 02,2025
# vcom -reportprogress 300 C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pll_altera_sim/pll_altera.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity pll_altera
# -- Compiling architecture RTL of pll_altera
# End time: 18:14:26 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/startup_reset.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:26 on Mar 02,2025
# vcom -reportprogress 300 -93 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/startup_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity startup_reset
# -- Compiling architecture rtl of startup_reset
# End time: 18:14:26 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_uart_rtl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:26 on Mar 02,2025
# vcom -reportprogress 300 -93 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_uart_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serial_uart
# -- Compiling architecture rtl of serial_uart
# End time: 18:14:26 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:26 on Mar 02,2025
# vcom -reportprogress 300 -93 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serial_ctrl
# -- Compiling architecture rtl of serial_ctrl
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(38): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(41): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(44): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(46): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(48): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(50): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 18:14:26 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vcom -93 -work work {C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/reset_ctrl_rtl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:26 on Mar 02,2025
# vcom -reportprogress 300 -93 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/reset_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reset_ctrl
# -- Compiling architecture rtl of reset_ctrl
# End time: 18:14:26 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:26 on Mar 02,2025
# vcom -reportprogress 300 -93 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm_ctrl
# -- Compiling architecture rtl of pwm_ctrl
# End time: 18:14:26 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:26 on Mar 02,2025
# vcom -reportprogress 300 -93 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity key_ctrl
# -- Compiling architecture rtl of key_ctrl
# End time: 18:14:26 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:26 on Mar 02,2025
# vcom -reportprogress 300 -93 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 18:14:26 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:26 on Mar 02,2025
# vcom -reportprogress 300 -93 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm_module_top
# -- Compiling architecture str of pwm_module_top
# -- Loading entity startup_reset
# -- Loading entity reset_ctrl
# -- Loading entity key_ctrl
# -- Loading entity serial_uart
# -- Loading entity serial_ctrl
# -- Loading entity dc_disp_ctrl
# -- Loading entity pwm_ctrl
# End time: 18:14:26 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/testbench_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:36 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/testbench_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package testbench_pkg
# -- Compiling package body testbench_pkg
# -- Loading package testbench_pkg
# End time: 18:14:36 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/testbench_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:37 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/testbench_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package testbench_pkg
# -- Compiling entity testbench_top
# -- Compiling architecture bhv of testbench_top
# -- Loading entity pwm_module_top
# -- Loading entity serial_uart
# End time: 18:14:37 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench_top
# vsim work.testbench_top 
# Start time: 18:14:41 on Mar 02,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.testbench_pkg(body)
# Loading work.testbench_top(bhv)
# Loading work.pwm_module_top(str)
# Loading work.key_ctrl(rtl)
# Loading work.serial_uart(rtl)
# Loading work.serial_ctrl(rtl)
# Loading work.dc_disp_ctrl(rtl)
# Loading work.pwm_ctrl(rtl)
add wave -position end  sim:/testbench_top/clock_50
add wave -position end  sim:/testbench_top/reset_n
add wave -position end  sim:/testbench_top/kill_clock
add wave -position end  sim:/testbench_top/serial_received_data
add wave -position end  sim:/testbench_top/serial_received_data_valid
add wave -position end  sim:/testbench_top/serial_received_error
add wave -position end  sim:/testbench_top/serial_received_parity_error
add wave -position end  sim:/testbench_top/serial_transmit_ready
add wave -position end  sim:/testbench_top/serial_transmit_data_valid
add wave -position end  sim:/testbench_top/serial_transmit_data
add wave -position end  sim:/testbench_top/key_n
add wave -position end  sim:/testbench_top/fpga_in_rx
add wave -position end  sim:/testbench_top/fpga_out_tx
add wave -position end  sim:/testbench_top/ledr
add wave -position end  sim:/testbench_top/ledg
add wave -position end  sim:/testbench_top/hex0_n
add wave -position end  sim:/testbench_top/hex1_n
add wave -position end  sim:/testbench_top/hex2_n
add wave -position end  sim:/testbench_top/dut_pwm
add wave -position end  sim:/testbench_top/dut_pwm_r
add wave -position end  sim:/testbench_top/detected_dc
add wave -position end  sim:/testbench_top/detected_freq
add wave -position end  sim:/testbench_top/hex_dc_valid
add wave -position end  sim:/testbench_top/hex_dc_detected
add wave -position end  sim:/testbench_top/uart_recv_state
add wave -position end  sim:/testbench_top/dc_save
add wave -position end  sim:/testbench_top/serial_detected_dc
add wave -position end  sim:/testbench_top/serial_dc_valid
add wave -position end  sim:/testbench_top/serial_dc_update
add wave -position end  sim:/testbench_top/serial_dc_error
add wave -position end  sim:/testbench_top/current_test_case_no
add wave -position end  sim:/testbench_top/key_on_n
add wave -position end  sim:/testbench_top/key_off_n
add wave -position end  sim:/testbench_top/key_up_n
add wave -position end  sim:/testbench_top/key_down_n
add wave -position end  sim:/testbench_top/saved_detected_dc
add wave -position end  sim:/testbench_top/temps
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: elias  Hostname: LEBRON_JORDAN_X  ProcessID: 48308
#           Attempting to use alternate WLF file "./wlftge9eke".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftge9eke
add wave -position end  sim:/testbench_top/i_pwm_module/s_dc
add wave -position end  sim:/testbench_top/i_pwm_module/ledr
add wave -position end  sim:/testbench_top/i_pwm_module/hex0
add wave -position end  sim:/testbench_top/i_pwm_module/hex1
add wave -position end  sim:/testbench_top/i_pwm_module/hex2
add wave -position end  sim:/testbench_top/i_pwm_module/i_pwm_ctrl_a/s_clk_cn
add wave -position end  sim:/testbench_top/i_pwm_module/i_pwm_ctrl_a/s_dc_cn
add wave -position end  sim:/testbench_top/i_pwm_module/i_pwm_ctrl_a/s_pwm_dc
add wave -position end  sim:/testbench_top/i_pwm_module/i_pwm_ctrl_a/s_isEnabled
add wave -position end  sim:/testbench_top/i_pwm_module/i_pwm_ctrl_a/s_clk_cn_max
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/pwm_dc
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/sequences
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/s_seq_step
add wave -position end  sim:/testbench_top/i_pwm_module/i_pwm_ctrl_a/key_on
add wave -position end  sim:/testbench_top/i_pwm_module/i_pwm_ctrl_a/key_off
add wave -position end  sim:/testbench_top/i_pwm_module/i_pwm_ctrl_a/key_up
add wave -position end  sim:/testbench_top/i_pwm_module/i_pwm_ctrl_a/key_down
add wave -position end  sim:/testbench_top/i_pwm_module/i_pwm_ctrl_a/serial_on
add wave -position end  sim:/testbench_top/i_pwm_module/i_pwm_ctrl_a/serial_off
add wave -position end  sim:/testbench_top/i_pwm_module/i_pwm_ctrl_a/serial_up
add wave -position end  sim:/testbench_top/i_pwm_module/i_pwm_ctrl_a/serial_down
add wave -position end  sim:/testbench_top/i_pwm_module/i_pwm_ctrl_a/ledr
run -all
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92805 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       7 segment output duty cycle invalid data.
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 3001305 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 0 Hz
#    Test case #4 - FAIL.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
# ** Error: Extremely low duty cycle detected, ensure no glitches on output PWM signal when output should be zeroed.
#    Time: 154083885 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 154083885 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 11% - Outside tolerance!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:32 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm_ctrl
# -- Compiling architecture rtl of pwm_ctrl
# End time: 18:20:32 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pwm_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92805 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       7 segment output duty cycle invalid data.
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 3001305 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Error: Extremely low duty cycle detected, ensure no glitches on output PWM signal when output should be zeroed.
#    Time: 9001325 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 9001325 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 0 Hz
#    Test case #4 - FAIL.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 20% - Outside tolerance!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 11% - Outside tolerance!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 12% - Outside tolerance!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 11% - Outside tolerance!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:24:45 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm_ctrl
# -- Compiling architecture rtl of pwm_ctrl
# End time: 18:24:45 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pwm_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92805 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       7 segment output duty cycle invalid data.
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 1501305 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 2001325 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 2501345 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 3001365 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 3501385 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 4001405 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 4501425 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Error: Extremely low duty cycle detected, ensure no glitches on output PWM signal when output should be zeroed.
#    Time: 9001445 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 9001445 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 2000 Hz
#    Test case #4 - FAIL.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 20% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 19% - OK!
#       Detected 7 segment output duty cycle : 20% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 11% - Outside tolerance!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - Outside tolerance!
#       Detected 7 segment output duty cycle : 12% - Outside tolerance!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - Outside tolerance!
#       Detected 7 segment output duty cycle : 11% - Outside tolerance!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:25:21 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm_ctrl
# -- Compiling architecture rtl of pwm_ctrl
# End time: 18:25:21 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pwm_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92805 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       7 segment output duty cycle invalid data.
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 2001305 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 3001325 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 4001345 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Error: Extremely low duty cycle detected, ensure no glitches on output PWM signal when output should be zeroed.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 20% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 19% - OK!
#       Detected 7 segment output duty cycle : 20% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 11% - Outside tolerance!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - Outside tolerance!
#       Detected 7 segment output duty cycle : 12% - Outside tolerance!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - Outside tolerance!
#       Detected 7 segment output duty cycle : 11% - Outside tolerance!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:27:05 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity key_ctrl
# -- Compiling architecture rtl of key_ctrl
# End time: 18:27:05 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.key_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92805 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       7 segment output duty cycle invalid data.
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 2001305 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 3001325 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 4001345 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Error: Extremely low duty cycle detected, ensure no glitches on output PWM signal when output should be zeroed.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 11% - Outside tolerance!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - Outside tolerance!
#       Detected 7 segment output duty cycle : 12% - Outside tolerance!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - Outside tolerance!
#       Detected 7 segment output duty cycle : 11% - Outside tolerance!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
add wave -position 3  sim:/testbench_top/i_pwm_module/i_dc_disp_a/pwm_dc_updated
add wave -position 4  sim:/testbench_top/i_pwm_module/i_dc_disp_a/hex0
add wave -position 5  sim:/testbench_top/i_pwm_module/i_dc_disp_a/hex1
add wave -position 6  sim:/testbench_top/i_pwm_module/i_dc_disp_a/hex2
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92805 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       7 segment output duty cycle invalid data.
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 2001305 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 3001325 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 4001345 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Error: Extremely low duty cycle detected, ensure no glitches on output PWM signal when output should be zeroed.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 11% - Outside tolerance!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - Outside tolerance!
#       Detected 7 segment output duty cycle : 12% - Outside tolerance!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - Outside tolerance!
#       Detected 7 segment output duty cycle : 11% - Outside tolerance!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
add wave -position 3  sim:/testbench_top/i_pwm_module/i_dc_disp_a/pwm_dc_updated
add wave -position 4  sim:/testbench_top/i_pwm_module/i_dc_disp_a/pwm_dc
add wave -position 5  sim:/testbench_top/i_pwm_module/i_dc_disp_a/s_bcd_result
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92805 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       7 segment output duty cycle invalid data.
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 2001305 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 3001325 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 4001345 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Error: Extremely low duty cycle detected, ensure no glitches on output PWM signal when output should be zeroed.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 11% - Outside tolerance!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - Outside tolerance!
#       Detected 7 segment output duty cycle : 12% - Outside tolerance!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - Outside tolerance!
#       Detected 7 segment output duty cycle : 11% - Outside tolerance!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
add wave -position 3  sim:/testbench_top/i_pwm_module/clk
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:50 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 18:56:50 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:51 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm_ctrl
# -- Compiling architecture rtl of pwm_ctrl
# End time: 18:56:51 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:53 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm_module_top
# -- Compiling architecture str of pwm_module_top
# -- Loading entity startup_reset
# -- Loading entity reset_ctrl
# -- Loading entity key_ctrl
# -- Loading entity serial_uart
# -- Loading entity serial_ctrl
# -- Loading entity dc_disp_ctrl
# -- Loading entity pwm_ctrl
# End time: 18:56:53 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pwm_module_top(str)
# Loading work.dc_disp_ctrl(rtl)
# Loading work.pwm_ctrl(rtl)
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/i_pwm_module/i_dc_disp_a/s_bcd_result'. 
add wave -position 4  /testbench_top/i_pwm_module/i_dc_disp_a/p_display/s_bcd_result
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92805 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       7 segment output duty cycle invalid data.
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 2001305 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 3001325 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 4001345 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Error: Extremely low duty cycle detected, ensure no glitches on output PWM signal when output should be zeroed.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - Outside tolerance!
#       Detected 7 segment output duty cycle : 11% - Outside tolerance!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:00:22 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serial_ctrl
# -- Compiling architecture rtl of serial_ctrl
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(38): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(41): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(44): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(46): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(48): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(50): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 19:00:22 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:02:30 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serial_ctrl
# -- Compiling architecture rtl of serial_ctrl
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(38): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(41): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(44): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(46): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(48): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(50): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 19:02:30 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.serial_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92805 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       7 segment output duty cycle invalid data.
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 2001305 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 3001325 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 4001345 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Error: Extremely low duty cycle detected, ensure no glitches on output PWM signal when output should be zeroed.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - Outside tolerance!
#       Detected 7 segment output duty cycle : 11% - Outside tolerance!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - Outside tolerance!
#       Detected 7 segment output duty cycle : 10% - Outside tolerance!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - Outside tolerance!
#       Detected 7 segment output duty cycle : 0% - Outside tolerance!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:05:37 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serial_ctrl
# -- Compiling architecture rtl of serial_ctrl
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(24): (vcom-1246) Range 5 to 0 is null.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(38): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(41): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(44): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(46): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(48): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(50): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(25): (vcom-1192) Array length is 0; aggregate length is 6.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(38): (vcom-1152) Index value 0 is out of index range 5 to 0 (null array) of work.serial_ctrl(rtl).t_ascii_check.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(41): (vcom-1152) Index value 1 is out of index range 5 to 0 (null array) of work.serial_ctrl(rtl).t_ascii_check.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(44): (vcom-1152) Index value 2 is out of index range 5 to 0 (null array) of work.serial_ctrl(rtl).t_ascii_check.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(46): (vcom-1152) Index value 3 is out of index range 5 to 0 (null array) of work.serial_ctrl(rtl).t_ascii_check.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(48): (vcom-1152) Index value 4 is out of index range 5 to 0 (null array) of work.serial_ctrl(rtl).t_ascii_check.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(50): (vcom-1152) Index value 5 is out of index range 5 to 0 (null array) of work.serial_ctrl(rtl).t_ascii_check.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(38): (vcom-1322) Case statement choice (indexed name) cannot be checked for uniqueness.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(41): (vcom-1322) Case statement choice (indexed name) cannot be checked for uniqueness.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(44): (vcom-1322) Case statement choice (indexed name) cannot be checked for uniqueness.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(46): (vcom-1322) Case statement choice (indexed name) cannot be checked for uniqueness.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(48): (vcom-1322) Case statement choice (indexed name) cannot be checked for uniqueness.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(50): (vcom-1322) Case statement choice (indexed name) cannot be checked for uniqueness.
# ** Note: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(75): VHDL Compiler exiting
# End time: 19:05:37 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 19
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:05:49 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serial_ctrl
# -- Compiling architecture rtl of serial_ctrl
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(38): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(41): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(44): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(46): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(48): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(50): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 19:05:49 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.serial_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92805 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       7 segment output duty cycle invalid data.
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 2001305 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 3001325 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 4001345 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Error: Extremely low duty cycle detected, ensure no glitches on output PWM signal when output should be zeroed.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:09:07 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm_ctrl
# -- Compiling architecture rtl of pwm_ctrl
# End time: 19:09:07 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pwm_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92805 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       7 segment output duty cycle invalid data.
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Error: Extremely low duty cycle detected, ensure no glitches on output PWM signal when output should be zeroed.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:12:19 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serial_ctrl
# -- Compiling architecture rtl of serial_ctrl
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(38): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(41): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(44): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(46): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(48): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(50): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 19:12:19 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.serial_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92805 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       7 segment output duty cycle invalid data.
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Error: Extremely low duty cycle detected, ensure no glitches on output PWM signal when output should be zeroed.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 9001365 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:12:49 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm_ctrl
# -- Compiling architecture rtl of pwm_ctrl
# End time: 19:12:49 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pwm_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92805 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       7 segment output duty cycle invalid data.
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Error: Extremely low duty cycle detected, ensure no glitches on output PWM signal when output should be zeroed.
#    Time: 9001345 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 9001345 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:27 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm_ctrl
# -- Compiling architecture rtl of pwm_ctrl
# End time: 19:13:27 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:32 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm_module_top
# -- Compiling architecture str of pwm_module_top
# -- Loading entity startup_reset
# -- Loading entity reset_ctrl
# -- Loading entity key_ctrl
# -- Loading entity serial_uart
# -- Loading entity serial_ctrl
# -- Loading entity dc_disp_ctrl
# -- Loading entity pwm_ctrl
# End time: 19:13:32 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92805 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       7 segment output duty cycle invalid data.
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Error: Extremely low duty cycle detected, ensure no glitches on output PWM signal when output should be zeroed.
#    Time: 9001345 ns  Iteration: 1  Instance: /testbench_top
# ** Error: High duty cycle detected but not constantly on, ensure no glitches on output PWM signal when output should be constant high.
#    Time: 9001345 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:41 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm_ctrl
# -- Compiling architecture rtl of pwm_ctrl
# End time: 19:15:41 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:43 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm_module_top
# -- Compiling architecture str of pwm_module_top
# -- Loading entity startup_reset
# -- Loading entity reset_ctrl
# -- Loading entity key_ctrl
# -- Loading entity serial_uart
# -- Loading entity serial_ctrl
# -- Loading entity dc_disp_ctrl
# -- Loading entity pwm_ctrl
# End time: 19:15:43 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pwm_module_top(str)
# Loading work.pwm_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92805 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       7 segment output duty cycle invalid data.
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:04 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(156): Signal [mode IN port] "reset_n" is type ieee.std_logic_1164.STD_LOGIC; expecting type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(161): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Note: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(233): VHDL Compiler exiting
# End time: 19:21:04 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:15 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(161): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Note: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(233): VHDL Compiler exiting
# End time: 19:21:15 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:29 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 19:21:29 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 100% - Outside tolerance!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 100% - Outside tolerance!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 100% - Outside tolerance!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 100% - Outside tolerance!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 100% - Outside tolerance!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 100% - Outside tolerance!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 100% - Outside tolerance!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 100% - Outside tolerance!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 100% - Outside tolerance!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 100% - Outside tolerance!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 100% - Outside tolerance!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 100% - Outside tolerance!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 100% - Outside tolerance!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:05 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 19:22:05 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92825 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 100% - Outside tolerance!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:58 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 19:25:58 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92825 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/tx_data
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/tx_valid
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/tx_ready
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/s_updateInfo
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/s_valid_data
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/s_bcd_tx_result
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/pwm_dc
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/pwm_dc_updated
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/clk
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/reset_n
add wave -position end  sim:/testbench_top/i_pwm_module/tx
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92825 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/s_seq_step
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:45:34 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 19:45:34 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:48 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(173): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(173): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(173): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(174): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Note: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(237): VHDL Compiler exiting
# End time: 19:46:48 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:02 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(174): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Note: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(237): VHDL Compiler exiting
# End time: 19:47:02 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:11 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 19:47:11 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92825 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/sequences
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:52:42 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 19:52:42 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92845 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:54:03 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 19:54:03 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run -all
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 92845 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:13:37 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 20:13:37 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/i_pwm_module/i_dc_disp_a/s_seq_step'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/i_pwm_module/i_dc_disp_a/s_seq_step'. 
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/s_completed_tx
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:57 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 20:42:57 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:59 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm_ctrl
# -- Compiling architecture rtl of pwm_ctrl
# End time: 20:42:59 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:43:07 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serial_ctrl
# -- Compiling architecture rtl of serial_ctrl
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(38): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(41): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(44): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(46): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(48): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd(50): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 20:43:07 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:43:11 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm_module_top
# -- Compiling architecture str of pwm_module_top
# -- Loading entity startup_reset
# -- Loading entity reset_ctrl
# -- Loading entity key_ctrl
# -- Loading entity serial_uart
# -- Loading entity serial_ctrl
# -- Loading entity dc_disp_ctrl
# -- Loading entity pwm_ctrl
# End time: 20:43:11 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.pwm_module_top(str)
# Loading work.serial_ctrl(rtl)
# Loading work.dc_disp_ctrl(rtl)
# Loading work.pwm_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:08 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 20:44:08 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
# A time value could not be extracted from the current line
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:52:28 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(230): Signal [mode OUT port] "tx_valid" is type ieee.std_logic_1164.STD_LOGIC; expecting type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(230): Cannot read output "tx_valid".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(261): VHDL Compiler exiting
# End time: 20:52:29 on Mar 02,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:52:37 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(230): Cannot read output "tx_valid".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(261): VHDL Compiler exiting
# End time: 20:52:37 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:52:52 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 20:52:52 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/s_dc
restart -f
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
# WARNING: No extended dataflow license exists
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:02 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 21:00:02 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Fatal: (vsim-3734) Index value 5 is out of range 0 to 4.
#    Time: 1001405 ns  Iteration: 2  Process: /testbench_top/i_pwm_module/i_dc_disp_a/p_tData File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Fatal error in Process p_tData at C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd line 229
# 
# HDL call sequence:
# Stopped at C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 229 Process p_tData
# 
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:31 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 21:00:31 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:21 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 21:02:21 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:05:20 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 21:05:20 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
add wave -position end  /testbench_top/i_pwm_module/i_dc_disp_a/p_tData/v_tx_cn
restart -f
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/s_completed_tx
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:04 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(231): near "s_completed_tx": (vcom-1576) expecting THEN.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(239): near "if": (vcom-1576) expecting CASE.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(245): near "else": (vcom-1576) expecting END.
# End time: 21:16:04 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:13 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 21:16:13 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/i_pwm_module/i_dc_disp_a/p_display/s_bcd_result'. 
add wave -position end  /testbench_top/i_pwm_module/i_dc_disp_a/p_display/v_bcd_result
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Fatal: (vsim-3734) Index value -3 is out of range 0 to 4.
#    Time: 1001425 ns  Iteration: 2  Process: /testbench_top/i_pwm_module/i_dc_disp_a/p_tData File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Fatal error in Process p_tData at C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd line 238
# 
# HDL call sequence:
# Stopped at C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 160 Process p_display
# 
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:04 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 21:19:04 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:22:25 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(211): Signal "s_tx_cn" cannot be target of variable assignment statement.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(217): Signal "s_tx_cn" cannot be target of variable assignment statement.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(225): Signal "s_tx_cn" cannot be target of variable assignment statement.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(230): Signal "s_tx_cn" cannot be target of variable assignment statement.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(234): Signal "s_tx_cn" cannot be target of variable assignment statement.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(238): Signal "s_tx_cn" cannot be target of variable assignment statement.
# ** Note: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(268): VHDL Compiler exiting
# End time: 21:22:25 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:22:47 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(230): Signal "s_tx_cn" cannot be target of variable assignment statement.
# ** Note: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(268): VHDL Compiler exiting
# End time: 21:22:47 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:22:57 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 21:22:57 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/i_pwm_module/i_dc_disp_a/p_tData/v_tx_cn'. 
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Fatal: (vsim-3734) Index value -1 is out of range 0 to 4.
#    Time: 1001325 ns  Iteration: 2  Process: /testbench_top/i_pwm_module/i_dc_disp_a/p_tData File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Fatal error in Process p_tData at C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd line 231
# 
# HDL call sequence:
# Stopped at C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 231 Process p_tData
# 
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:03 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 21:24:03 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/s_data_backlog
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/s_backlog_c
add wave -position end  sim:/testbench_top/i_pwm_module/i_dc_disp_a/s_tx_cn
restart -f
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:25:32 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 21:25:32 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:02 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 21:27:02 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:29:53 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 21:29:53 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:33:54 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 21:33:54 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:45:05 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 21:45:05 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
# ** Fatal: (vsim-3734) Index value -1 is out of range 0 to 4.
#    Time: 5001385 ns  Iteration: 2  Process: /testbench_top/i_pwm_module/i_dc_disp_a/p_tData File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Fatal error in Process p_tData at C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd line 228
# 
# HDL call sequence:
# Stopped at C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 228 Process p_tData
# 
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:11 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 21:46:11 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:29 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 21:47:29 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run -all
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position end  sim:/testbench_top/i_pwm_module/tx
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:54:29 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 21:54:29 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run -all
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 1518145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1518145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2039185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2039185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2560225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2560225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3081265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3081265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3602305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3602305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4123345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4123345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4644385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4644385 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5165425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5165425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5686465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5686465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6207505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6207505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6728545 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6728545 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7249585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7249585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7770625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7770625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8291665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8291665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8812705 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8812705 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9333745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9333745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9854785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9854785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 10375825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 10375825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 10896865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 10896865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 11417905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 11417905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 11938945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 11938945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 12459985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 12459985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 12981025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 12981025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 13502065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 13502065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 14023105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 14023105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 14544145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 14544145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 15065185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 15065185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 15586225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 15586225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 16107265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 16107265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 16628305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 16628305 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 17149345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 17149345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 17670385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 17670385 ns  Iteration: 1  Instance: /testbench_top
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 18191425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 18191425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 18712465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 18712465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 19233505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 19233505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 19754545 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 19754545 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 20275585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 20275585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 20796625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 20796625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 21317665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 21317665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 21838705 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 21838705 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 22359745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 22359745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 22880785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 22880785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 23401825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 23401825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 23922865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 23922865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 24443905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 24443905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 24964945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 24964945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 25485985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 25485985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 26007025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 26007025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 26528065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 26528065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 27049105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 27049105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 27570145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 27570145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 28091185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 28091185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 28612225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 28612225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 29133265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 29133265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 29654305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 29654305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 30175345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 30175345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 30696385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 30696385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 31217425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 31217425 ns  Iteration: 1  Instance: /testbench_top
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:30 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 22:06:30 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 1518145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1518145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2039185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2039185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2560225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2560225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3081265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3081265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3602305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3602305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4123345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4123345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4644385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4644385 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5165425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5165425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5686465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5686465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6207505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6207505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6728545 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6728545 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7249585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7249585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7770625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7770625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8291665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8291665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8812705 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8812705 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9333745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9333745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9854785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9854785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 10375825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 10375825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 10896865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 10896865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 11417905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 11417905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 11938945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 11938945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 12459985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 12459985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 12981025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 12981025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 13502065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 13502065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 14023105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 14023105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 14544145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 14544145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 15065185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 15065185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 15586225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 15586225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 16107265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 16107265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 16628305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 16628305 ns  Iteration: 1  Instance: /testbench_top
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:41 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(226): near "if": (vcom-1576) expecting CASE.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(242): near "if": (vcom-1576) expecting PROCESS.
# End time: 22:11:41 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:55 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 22:11:55 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 1518165 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1518165 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2039205 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2039205 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2560245 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2560245 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3081285 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3081285 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3602325 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3602325 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4123365 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4123365 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4644405 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4644405 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5165445 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5165445 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5686485 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5686485 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6207525 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6207525 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6728565 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6728565 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7249605 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7249605 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7770645 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7770645 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8291685 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8291685 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8812725 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8812725 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9333765 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9333765 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9854805 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9854805 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 10375845 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 10375845 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 10896885 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 10896885 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 11417925 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 11417925 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 11938965 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 11938965 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 12460005 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 12460005 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 12981045 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 12981045 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 13502085 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 13502085 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 14023125 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 14023125 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 14544165 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 14544165 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 15065205 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 15065205 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 15586245 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 15586245 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 16107285 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 16107285 ns  Iteration: 1  Instance: /testbench_top
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:16:46 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 22:16:46 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Warning: Unexpected character was received
#    Time: 1170805 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 1605005 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1605005 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2126045 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2126045 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2647085 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2647085 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3168125 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3168125 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3689165 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3689165 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4210205 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4210205 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4731245 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4731245 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5252285 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5252285 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5773325 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5773325 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6294365 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6294365 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6815405 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6815405 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7336445 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7336445 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7857485 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7857485 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8378525 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8378525 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8899565 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8899565 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9420605 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9420605 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9941645 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9941645 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 10462685 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 10462685 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 10983725 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 10983725 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 11504765 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 11504765 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 12025805 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 12025805 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 12546845 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 12546845 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 13067885 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 13067885 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 13588925 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 13588925 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 14109965 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 14109965 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 14631005 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 14631005 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 15152045 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 15152045 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 15673085 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 15673085 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 16194125 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 16194125 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 16715165 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 16715165 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 17236205 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 17236205 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 17757245 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 17757245 ns  Iteration: 1  Instance: /testbench_top
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 18278285 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 18278285 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 18799325 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 18799325 ns  Iteration: 1  Instance: /testbench_top
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:19:43 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 22:19:43 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Warning: Unexpected character was received
#    Time: 1170805 ns  Iteration: 1  Instance: /testbench_top
# ** Fatal: (vsim-3734) Index value 5 is out of range 0 to 4.
#    Time: 1435545 ns  Iteration: 2  Process: /testbench_top/i_pwm_module/i_dc_disp_a/p_tData File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Fatal error in Process p_tData at C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd line 229
# 
# HDL call sequence:
# Stopped at C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 229 Process p_tData
# 
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:20:18 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 22:20:18 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Warning: Unexpected character was received
#    Time: 1170805 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 1605005 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1605005 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2126045 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2126045 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2647085 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2647085 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3168125 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3168125 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3689165 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3689165 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4210205 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4210205 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4731245 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4731245 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5252285 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5252285 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5773325 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5773325 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6294365 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6294365 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6815405 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6815405 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7336445 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7336445 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7857485 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7857485 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8378525 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8378525 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8899565 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8899565 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9420605 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9420605 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9941645 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9941645 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 10462685 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 10462685 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 10983725 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 10983725 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 11504765 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 11504765 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 12025805 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 12025805 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 12546845 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 12546845 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 13067885 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 13067885 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 13588925 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 13588925 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 14109965 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 14109965 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 14631005 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 14631005 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 15152045 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 15152045 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 15673085 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 15673085 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 16194125 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 16194125 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 16715165 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 16715165 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 17236205 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 17236205 ns  Iteration: 1  Instance: /testbench_top
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Warning: Unexpected character was received
#    Time: 1170805 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 1605005 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1605005 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2126045 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2126045 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2647085 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2647085 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3168125 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3168125 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3689165 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3689165 ns  Iteration: 1  Instance: /testbench_top
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:22:51 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 22:22:51 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)

run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Unexpected character was received
#    Time: 353345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 874405 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Warning: Unexpected character was received
#    Time: 1395465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 1655985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1655985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2177025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2177025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2698065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2698065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3219105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3219105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3740145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3740145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4261185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4261185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4782225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4782225 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5303265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5303265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5824305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5824305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6345345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6345345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6866385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6866385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7387425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7387425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7908465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7908465 ns  Iteration: 1  Instance: /testbench_top
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:24:49 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 22:24:49 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Unexpected character was received
#    Time: 353345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 874405 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Warning: Unexpected character was received
#    Time: 1395465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 1655985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1655985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2177025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2177025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2698065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2698065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3219105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3219105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3740145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3740145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4261185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4261185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4782225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4782225 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5303265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5303265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5824305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5824305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6345345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6345345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6866385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6866385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7387425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7387425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7908465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7908465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8429505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8429505 ns  Iteration: 1  Instance: /testbench_top
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:27:02 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 22:27:02 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Unexpected character was received
#    Time: 353345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 874405 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Warning: Unexpected character was received
#    Time: 1395465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 1655985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1655985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2177025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2177025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2698065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2698065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3219105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3219105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3740145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3740145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4261185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4261185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4782225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4782225 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5303265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5303265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5824305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5824305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6345345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6345345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6866385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6866385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7387425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7387425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7908465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7908465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8429505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8429505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8950545 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8950545 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9471585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9471585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9992625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9992625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 10513665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 10513665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 11034705 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 11034705 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 11555745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 11555745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 12076785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 12076785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 12597825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 12597825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 13118865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 13118865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 13639905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 13639905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 14160945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 14160945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 14681985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 14681985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 15203025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 15203025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 15724065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 15724065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 16245105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 16245105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 16766145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 16766145 ns  Iteration: 1  Instance: /testbench_top
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:29:34 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 22:29:34 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Unexpected character was received
#    Time: 266505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 353345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 787565 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 874405 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Warning: Unexpected character was received
#    Time: 1308625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1395465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 1655985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1655985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2177025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2177025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2698065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2698065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3219105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3219105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3740145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3740145 ns  Iteration: 1  Instance: /testbench_top
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:32:57 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 22:32:57 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Unexpected character was received
#    Time: 266505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 353345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 787565 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 874405 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Warning: Unexpected character was received
#    Time: 1308625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1395465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 1655985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1655985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2177025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2177025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2698065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2698065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3219105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3219105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3740145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3740145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4261185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4261185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4782225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4782225 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5303265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5303265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5824305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5824305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6345345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6345345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6866385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6866385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7387425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7387425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7908465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7908465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8429505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8429505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8950545 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8950545 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9471585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9471585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9992625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9992625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 10513665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 10513665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 11034705 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 11034705 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 11555745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 11555745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 12076785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 12076785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 12597825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 12597825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 13118865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 13118865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 13639905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 13639905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 14160945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 14160945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 14681985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 14681985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 15203025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 15203025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 15724065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 15724065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 16245105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 16245105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 16766145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 16766145 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 17287185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 17287185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 17808225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 17808225 ns  Iteration: 1  Instance: /testbench_top
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 18329265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 18329265 ns  Iteration: 1  Instance: /testbench_top
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:05 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 22:38:05 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Unexpected character was received
#    Time: 266505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 353345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 787565 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 874405 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Warning: Unexpected character was received
#    Time: 1308625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1395465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 1655985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1655985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2177025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2177025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2698065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2698065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3219105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3219105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3740145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3740145 ns  Iteration: 1  Instance: /testbench_top
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:38 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 22:52:38 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Unexpected character was received
#    Time: 266505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 353345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 787565 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 874405 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
# ** Warning: Unexpected character was received
#    Time: 1308625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1395465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 1655985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1655985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 1742825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1742825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 1829665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1829665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 1916505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 1916505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2003345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2003345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2090185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2090185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2177025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2177025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2263865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2263865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2350705 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2350705 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2437545 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2437545 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2524385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2524385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2611225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2611225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2698065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2698065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2784905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2784905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2871745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2871745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 2958585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 2958585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3045425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3045425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3132265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3132265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3219105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3219105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3305945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3305945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3392785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3392785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3479625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3479625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3566465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3566465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3653305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3653305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3740145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3740145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3826985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3826985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 3913825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 3913825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4000665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4000665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4087505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4087505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4174345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4174345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4261185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4261185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4348025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4348025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4434865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4434865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4521705 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4521705 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4608545 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4608545 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4695385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4695385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4782225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4782225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4869065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4869065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 4955905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 4955905 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5042745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5042745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5129585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5129585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5216425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5216425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5303265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5303265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5390105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5390105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5476945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5476945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5563785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5563785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5650625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5650625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5737465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5737465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5824305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5824305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5911145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5911145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 5997985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 5997985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6084825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6084825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6171665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6171665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6258505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6258505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6345345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6345345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6432185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6432185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6519025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6519025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6605865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6605865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6692705 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6692705 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6779545 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6779545 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6866385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6866385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 6953225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 6953225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7040065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7040065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7126905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7126905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7213745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7213745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7300585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7300585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7387425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7387425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7474265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7474265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7561105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7561105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7647945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7647945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7734785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7734785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7821625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7821625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7908465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7908465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 7995305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 7995305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8082145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8082145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8168985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8168985 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8255825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8255825 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8342665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8342665 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8429505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8429505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8516345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8516345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8603185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8603185 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8690025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8690025 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8776865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8776865 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8863705 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8863705 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 8950545 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 8950545 ns  Iteration: 1  Instance: /testbench_top
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9037385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9037385 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9124225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9124225 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9211065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9211065 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9297905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9297905 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9384745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9384745 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9471585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9471585 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9558425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9558425 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9645265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9645265 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9732105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9732105 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9818945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9818945 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9905785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9905785 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 9992625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 9992625 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 10079465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 10079465 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 10166305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 10166305 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Hundreds character invalid on serial interface.
#    Time: 10253145 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 10253145 ns  Iteration: 1  Instance: /testbench_top
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 1ms
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
# ** Warning: Unexpected character was received
#    Time: 266505 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 353345 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 787565 ns  Iteration: 1  Instance: /testbench_top
# ** Warning: Unexpected character was received
#    Time: 874405 ns  Iteration: 1  Instance: /testbench_top
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:55 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 22:58:55 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dc_disp_ctrl(rtl)
run 1ms
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
run 200ns
run 200ns
run 200ns
run 200ns
run 200ns
run 200ns
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
run -all
#       Serial interface reports duty cycle : 0% - Outside tolerance!
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - PASS.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface reports duty cycle : 0% - Outside tolerance!
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
restart -f
run 2ms
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
run 1ms
run 1ms
run 1ms
run 1ms
#       Serial interface reports duty cycle : 0% - Outside tolerance!
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:29 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 23:04:29 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run 5ms
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
run 1ms
#       Serial interface reports duty cycle : 100% - OK
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - PASS.
# Test case #2 - Key control - OFF - expect 0%
run -all
#       Serial interface reports duty cycle : 100% - Outside tolerance!
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - PASS.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface reports duty cycle : 15% - OK
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - PASS.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface reports duty cycle : 14% - OK
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - PASS.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - PASS.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface reports duty cycle : 11% - OK
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - PASS.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface reports duty cycle : 12% - OK
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - PASS.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface reports duty cycle : 12% - Outside tolerance!
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface reports duty cycle : 12% - OK
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - PASS.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface reports duty cycle : 11% - OK
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - PASS.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - PASS.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - PASS.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:10:46 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 23:10:46 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface reports duty cycle : 100% - OK
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - PASS.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface reports duty cycle : 100% - Outside tolerance!
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - PASS.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface reports duty cycle : 14% - OK
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - PASS.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface reports duty cycle : 14% - OK
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - PASS.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - PASS.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface reports duty cycle : 11% - OK
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - PASS.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface reports duty cycle : 11% - Outside tolerance!
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface reports duty cycle : 12% - Outside tolerance!
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface reports duty cycle : 12% - OK
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - PASS.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface reports duty cycle : 11% - OK
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - PASS.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface reports duty cycle : 11% - Outside tolerance!
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - PASS.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:33 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 23:14:33 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface reports duty cycle : 0% - Outside tolerance!
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - PASS.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface reports duty cycle : 0% - Outside tolerance!
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface reports duty cycle : 0% - Outside tolerance!
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface reports duty cycle : 0% - Outside tolerance!
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface reports duty cycle : 0% - Outside tolerance!
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface reports duty cycle : 0% - Outside tolerance!
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface reports duty cycle : 0% - Outside tolerance!
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - PASS.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface reports duty cycle : 0% - Outside tolerance!
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface reports duty cycle : 0% - Outside tolerance!
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface reports duty cycle : 0% - Outside tolerance!
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface reports duty cycle : 0% - Outside tolerance!
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:43 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 23:15:43 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface reports duty cycle : 100% - OK
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - PASS.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface reports duty cycle : 100% - Outside tolerance!
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - PASS.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface reports duty cycle : 14% - OK
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - PASS.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface reports duty cycle : 14% - OK
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - PASS.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - PASS.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface reports duty cycle : 11% - OK
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - PASS.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface reports duty cycle : 11% - Outside tolerance!
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface reports duty cycle : 12% - Outside tolerance!
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface reports duty cycle : 12% - OK
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - PASS.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface reports duty cycle : 11% - OK
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - PASS.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface reports duty cycle : 11% - Outside tolerance!
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - PASS.
# Simulation ends
# A time value could not be extracted from the current line
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:19:30 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 23:19:30 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - FAIL.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - FAIL.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - FAIL.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - FAIL.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - FAIL.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - FAIL.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - FAIL.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - FAIL.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - FAIL.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - FAIL.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - FAIL.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface DC readout fails.
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - FAIL.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:20:31 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 23:20:31 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface reports duty cycle : 100% - OK
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - PASS.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface reports duty cycle : 100% - Outside tolerance!
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - PASS.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:10 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 23:25:10 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface reports duty cycle : 100% - OK
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - PASS.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface reports duty cycle : 100% - Outside tolerance!
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - PASS.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:33:50 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 23:33:50 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface reports duty cycle : 100% - OK
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - PASS.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface reports duty cycle : 100% - Outside tolerance!
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:34:34 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity key_ctrl
# -- Compiling architecture rtl of key_ctrl
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd(64): Enumeration literal '1' is not of type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd(67): Enumeration literal '1' is not of type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd(71): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Note: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd(116): VHDL Compiler exiting
# End time: 23:34:34 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:34:58 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity key_ctrl
# -- Compiling architecture rtl of key_ctrl
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd(64): Enumeration literal '1' is not of type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd(67): Enumeration literal '1' is not of type std.STANDARD.BOOLEAN.
# ** Note: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd(116): VHDL Compiler exiting
# End time: 23:34:58 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:35:15 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity key_ctrl
# -- Compiling architecture rtl of key_ctrl
# End time: 23:35:15 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.key_ctrl(rtl)
run 1ms
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
run 2ms
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
add wave -position end  sim:/testbench_top/i_pwm_module/i_key_ctrl_a/debounce_key
restart -f
run 4ms
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:36:54 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity key_ctrl
# -- Compiling architecture rtl of key_ctrl
# End time: 23:36:54 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.key_ctrl(rtl)
run 4ms
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
run 4ms
#       Serial interface reports duty cycle : 100% - OK
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - PASS.
# Test case #2 - Key control - OFF - expect 0%
run 8ms
#       Serial interface reports duty cycle : 100% - Outside tolerance!
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:59 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity key_ctrl
# -- Compiling architecture rtl of key_ctrl
# End time: 23:37:59 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.key_ctrl(rtl)
run 8ms
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface reports duty cycle : 100% - OK
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - PASS.
# Test case #2 - Key control - OFF - expect 0%
run 4ms
#       Serial interface reports duty cycle : 100% - Outside tolerance!
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:40:57 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity key_ctrl
# -- Compiling architecture rtl of key_ctrl
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd(74): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd(74): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd(119): VHDL Compiler exiting
# End time: 23:40:57 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:41:09 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity key_ctrl
# -- Compiling architecture rtl of key_ctrl
# End time: 23:41:09 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.key_ctrl(rtl)
run 12ms
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface reports duty cycle : 100% - OK
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - PASS.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface reports duty cycle : 100% - Outside tolerance!
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:41:45 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity key_ctrl
# -- Compiling architecture rtl of key_ctrl
# End time: 23:41:45 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.key_ctrl(rtl)
run 12ms
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface reports duty cycle : 100% - OK
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - PASS.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface reports duty cycle : 100% - Outside tolerance!
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:42:31 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity key_ctrl
# -- Compiling architecture rtl of key_ctrl
# End time: 23:42:32 on Mar 02,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# Loading work.key_ctrl(rtl)
run 12ms
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface reports duty cycle : 100% - OK
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - PASS.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface reports duty cycle : 100% - Outside tolerance!
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:45:20 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity key_ctrl
# -- Compiling architecture rtl of key_ctrl
# End time: 23:45:20 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.key_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface reports duty cycle : 100% - OK
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - PASS.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface reports duty cycle : 100% - Outside tolerance!
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - FAIL.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - PASS.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface reports duty cycle : 15% - OK
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - PASS.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface reports duty cycle : 14% - OK
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - PASS.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - PASS.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface reports duty cycle : 11% - OK
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - PASS.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface reports duty cycle : 12% - OK
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - PASS.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface reports duty cycle : 12% - Outside tolerance!
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - FAIL.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface reports duty cycle : 12% - OK
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - PASS.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface reports duty cycle : 11% - OK
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - PASS.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - PASS.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - PASS.
# Simulation ends
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:16 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(226): near "if": (vcom-1576) expecting CASE.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(232): near "when": (vcom-1576) expecting END.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(239): near "elsif": (vcom-1576) expecting END.
# ** Error: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd(246): near "elsif": (vcom-1576) expecting END.
# End time: 23:50:16 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:24 on Mar 02,2025
# vcom -reportprogress 300 -work work C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dc_disp_ctrl
# -- Compiling architecture rtl of dc_disp_ctrl
# End time: 23:50:24 on Mar 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.dc_disp_ctrl(rtl)
run -all
# GetModuleFileName: Det går inte att hitta den angivna modulen.
# 
# 
# Simulation starts
# Test case #0 - Check startup values - expect 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #0 - PASS.
# Test case #1 - Key control - ON - expect 100 %
#       Serial interface reports duty cycle : 100% - OK
#       Detected PWM output duty cycle : 100% - OK!
#       Detected 7 segment output duty cycle : 100% - OK!
#    Test case #1 - PASS.
# Test case #2 - Key control - OFF - expect 0%
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #2 - PASS.
# Test case #3 - Key control - UP - should set Duty Cycle to 10%
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #3 - PASS.
# Test case #4 - Check 1kHz PWM frequency (+/- 1 Hz)
#       Detected PWM frequency : 1000 Hz
#    Test case #4 - PASS.
# Test case #5 - Key hold control - UP 50 ms to ~15 % Duty cycle
#       Serial interface reports duty cycle : 15% - OK
#       Detected PWM output duty cycle : 15% - OK!
#       Detected 7 segment output duty cycle : 15% - OK!
#    Test case #5 - PASS.
# Test case #6 - Key control - DOWN 5 ms to decrease Duty cycle with 1 %
#       Serial interface reports duty cycle : 14% - OK
#       Detected PWM output duty cycle : 14% - OK!
#       Detected 7 segment output duty cycle : 14% - OK!
#    Test case #6 - PASS.
# Test case #7 - Key hold control - DOWN 70 ms to decrease Duty cycle to minimum (10 %)
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #7 - PASS.
# Test case #8 - Serial control - Up by sending U in ASCII, expecting 11 %
#       Serial interface reports duty cycle : 11% - OK
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #8 - PASS.
# Test case #9 - Serial control - Up by sending u in ASCII, expecting 12 %
#       Serial interface reports duty cycle : 12% - OK
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #9 - PASS.
# Test case #10 - Serial control - Off by sending 0 in ASCII, expecting 0 %
#       Serial interface reports duty cycle : 0% - OK
#       Detected PWM output duty cycle : 0% - OK!
#       Detected 7 segment output duty cycle : 0% - OK!
#    Test case #10 - PASS.
# Test case #11 - Serial control - ON by sending 1 in ASCII, expecting 12 % (remembered)
#       Serial interface reports duty cycle : 12% - OK
#       Detected PWM output duty cycle : 12% - OK!
#       Detected 7 segment output duty cycle : 12% - OK!
#    Test case #11 - PASS.
# Test case #12 - Serial control - DOWN by sending d in ASCII, expecting 11 %
#       Serial interface reports duty cycle : 11% - OK
#       Detected PWM output duty cycle : 11% - OK!
#       Detected 7 segment output duty cycle : 11% - OK!
#    Test case #12 - PASS.
# Test case #13 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #13 - PASS.
# Test case #14 - Serial control - DOWN by sending D in ASCII, expecting 10 %
#       Serial interface reports duty cycle : 10% - OK
#       Detected PWM output duty cycle : 10% - OK!
#       Detected 7 segment output duty cycle : 10% - OK!
#    Test case #14 - PASS.
# Simulation ends
# End time: 23:52:16 on Mar 02,2025, Elapsed time: 5:37:35
# Errors: 0, Warnings: 0
