
CNC_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ebe4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000708  0800ed74  0800ed74  0000fd74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f47c  0800f47c  0001107c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f47c  0800f47c  0001047c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f484  0800f484  0001107c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f484  0800f484  00010484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f488  0800f488  00010488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800f48c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001198  20000080  0800f508  00011080  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001218  0800f508  00011218  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001107c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000204d9  00000000  00000000  000110ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000570b  00000000  00000000  00031585  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d70  00000000  00000000  00036c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000166a  00000000  00000000  00038a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029c35  00000000  00000000  0003a06a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028242  00000000  00000000  00063c9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fa57d  00000000  00000000  0008bee1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018645e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000080a8  00000000  00000000  001864a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  0018e54c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ed5c 	.word	0x0800ed5c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800ed5c 	.word	0x0800ed5c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <has_header_tail>:
	return 0;
}

// Validação genérica de header/tail
static inline int has_header_tail(const uint8_t *raw, uint32_t len,
		uint8_t header, uint8_t tail) {
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	4611      	mov	r1, r2
 80005a8:	461a      	mov	r2, r3
 80005aa:	460b      	mov	r3, r1
 80005ac:	71fb      	strb	r3, [r7, #7]
 80005ae:	4613      	mov	r3, r2
 80005b0:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d011      	beq.n	80005dc <has_header_tail+0x40>
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d90e      	bls.n	80005dc <has_header_tail+0x40>
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	79fa      	ldrb	r2, [r7, #7]
 80005c4:	429a      	cmp	r2, r3
 80005c6:	d109      	bne.n	80005dc <has_header_tail+0x40>
 80005c8:	68bb      	ldr	r3, [r7, #8]
 80005ca:	3b01      	subs	r3, #1
 80005cc:	68fa      	ldr	r2, [r7, #12]
 80005ce:	4413      	add	r3, r2
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	79ba      	ldrb	r2, [r7, #6]
 80005d4:	429a      	cmp	r2, r3
 80005d6:	d101      	bne.n	80005dc <has_header_tail+0x40>
 80005d8:	2301      	movs	r3, #1
 80005da:	e000      	b.n	80005de <has_header_tail+0x42>
 80005dc:	2300      	movs	r3, #0
}
 80005de:	4618      	mov	r0, r3
 80005e0:	3714      	adds	r7, #20
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr

080005ea <be16_read>:

// Leituras/escritas big-endian (formato no fio)
static inline uint16_t be16_read(const uint8_t *p) {
 80005ea:	b480      	push	{r7}
 80005ec:	b083      	sub	sp, #12
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	b21b      	sxth	r3, r3
 80005f8:	021b      	lsls	r3, r3, #8
 80005fa:	b21a      	sxth	r2, r3
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	3301      	adds	r3, #1
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	b21b      	sxth	r3, r3
 8000604:	4313      	orrs	r3, r2
 8000606:	b21b      	sxth	r3, r3
 8000608:	b29b      	uxth	r3, r3
}
 800060a:	4618      	mov	r0, r3
 800060c:	370c      	adds	r7, #12
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr

08000616 <frame_expect_req>:
// =====================
// Validadores de frame
// =====================
// Garante comprimento mínimo, header/tail corretos e tipo esperado
static inline int frame_expect_req(const uint8_t *raw, uint32_t len,
		req_msg_type_t type, uint32_t min_len) {
 8000616:	b580      	push	{r7, lr}
 8000618:	b084      	sub	sp, #16
 800061a:	af00      	add	r7, sp, #0
 800061c:	60f8      	str	r0, [r7, #12]
 800061e:	60b9      	str	r1, [r7, #8]
 8000620:	603b      	str	r3, [r7, #0]
 8000622:	4613      	mov	r3, r2
 8000624:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d003      	beq.n	8000634 <frame_expect_req+0x1e>
 800062c:	68ba      	ldr	r2, [r7, #8]
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	429a      	cmp	r2, r3
 8000632:	d202      	bcs.n	800063a <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000634:	f04f 33ff 	mov.w	r3, #4294967295
 8000638:	e012      	b.n	8000660 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 800063a:	2355      	movs	r3, #85	@ 0x55
 800063c:	22aa      	movs	r2, #170	@ 0xaa
 800063e:	68b9      	ldr	r1, [r7, #8]
 8000640:	68f8      	ldr	r0, [r7, #12]
 8000642:	f7ff ffab 	bl	800059c <has_header_tail>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d005      	beq.n	8000658 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	3301      	adds	r3, #1
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	79fa      	ldrb	r2, [r7, #7]
 8000654:	429a      	cmp	r2, r3
 8000656:	d002      	beq.n	800065e <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000658:	f06f 0301 	mvn.w	r3, #1
 800065c:	e000      	b.n	8000660 <frame_expect_req+0x4a>
	return PROTO_OK;
 800065e:	2300      	movs	r3, #0
}
 8000660:	4618      	mov	r0, r3
 8000662:	3710      	adds	r7, #16
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <led_ctrl_req_decoder>:
// [7]=paridade (XOR dos bytes 1..6), [8]=0x55

#define LED_CTRL_PARITY_LAST_INDEX 6u
#define LED_CTRL_PARITY_INDEX 7u

int led_ctrl_req_decoder(const uint8_t *raw, uint32_t len, led_ctrl_req_t *out) {
 8000668:	b580      	push	{r7, lr}
 800066a:	b086      	sub	sp, #24
 800066c:	af00      	add	r7, sp, #0
 800066e:	60f8      	str	r0, [r7, #12]
 8000670:	60b9      	str	r1, [r7, #8]
 8000672:	607a      	str	r2, [r7, #4]
    if (!raw || !out)
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d002      	beq.n	8000680 <led_ctrl_req_decoder+0x18>
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d102      	bne.n	8000686 <led_ctrl_req_decoder+0x1e>
        return PROTO_ERR_ARG;
 8000680:	f04f 33ff 	mov.w	r3, #4294967295
 8000684:	e02a      	b.n	80006dc <led_ctrl_req_decoder+0x74>
    if (len > LED_CTRL_REQ_PADDED_TOTAL_LEN)
 8000686:	68bb      	ldr	r3, [r7, #8]
 8000688:	2b2a      	cmp	r3, #42	@ 0x2a
 800068a:	d902      	bls.n	8000692 <led_ctrl_req_decoder+0x2a>
        return PROTO_ERR_RANGE;
 800068c:	f06f 0303 	mvn.w	r3, #3
 8000690:	e024      	b.n	80006dc <led_ctrl_req_decoder+0x74>
    int st = frame_expect_req(raw, len, REQ_LED_CTRL, LED_CTRL_REQ_TOTAL_LEN);
 8000692:	2309      	movs	r3, #9
 8000694:	2207      	movs	r2, #7
 8000696:	68b9      	ldr	r1, [r7, #8]
 8000698:	68f8      	ldr	r0, [r7, #12]
 800069a:	f7ff ffbc 	bl	8000616 <frame_expect_req>
 800069e:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK)
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <led_ctrl_req_decoder+0x42>
        return st;
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	e018      	b.n	80006dc <led_ctrl_req_decoder+0x74>
    out->frameId = raw[2];
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	3302      	adds	r3, #2
 80006ae:	781a      	ldrb	r2, [r3, #0]
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	701a      	strb	r2, [r3, #0]
    out->ledMask = raw[3];
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	3303      	adds	r3, #3
 80006b8:	781a      	ldrb	r2, [r3, #0]
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	705a      	strb	r2, [r3, #1]
    out->channel[0].mode = raw[4];
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	3304      	adds	r3, #4
 80006c2:	781a      	ldrb	r2, [r3, #0]
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	709a      	strb	r2, [r3, #2]
    out->channel[0].frequency = be16_read(raw + 5);
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	3305      	adds	r3, #5
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff ff8c 	bl	80005ea <be16_read>
 80006d2:	4603      	mov	r3, r0
 80006d4:	461a      	mov	r2, r3
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	809a      	strh	r2, [r3, #4]
    return PROTO_OK;
 80006da:	2300      	movs	r3, #0
}
 80006dc:	4618      	mov	r0, r3
 80006de:	3718      	adds	r7, #24
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	4611      	mov	r1, r2
 80006f0:	461a      	mov	r2, r3
 80006f2:	460b      	mov	r3, r1
 80006f4:	71fb      	strb	r3, [r7, #7]
 80006f6:	4613      	mov	r3, r2
 80006f8:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d011      	beq.n	8000724 <has_header_tail+0x40>
 8000700:	68bb      	ldr	r3, [r7, #8]
 8000702:	2b01      	cmp	r3, #1
 8000704:	d90e      	bls.n	8000724 <has_header_tail+0x40>
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	79fa      	ldrb	r2, [r7, #7]
 800070c:	429a      	cmp	r2, r3
 800070e:	d109      	bne.n	8000724 <has_header_tail+0x40>
 8000710:	68bb      	ldr	r3, [r7, #8]
 8000712:	3b01      	subs	r3, #1
 8000714:	68fa      	ldr	r2, [r7, #12]
 8000716:	4413      	add	r3, r2
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	79ba      	ldrb	r2, [r7, #6]
 800071c:	429a      	cmp	r2, r3
 800071e:	d101      	bne.n	8000724 <has_header_tail+0x40>
 8000720:	2301      	movs	r3, #1
 8000722:	e000      	b.n	8000726 <has_header_tail+0x42>
 8000724:	2300      	movs	r3, #0
}
 8000726:	4618      	mov	r0, r3
 8000728:	3714      	adds	r7, #20
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr

08000732 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000732:	b580      	push	{r7, lr}
 8000734:	b084      	sub	sp, #16
 8000736:	af00      	add	r7, sp, #0
 8000738:	60f8      	str	r0, [r7, #12]
 800073a:	60b9      	str	r1, [r7, #8]
 800073c:	603b      	str	r3, [r7, #0]
 800073e:	4613      	mov	r3, r2
 8000740:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	2b00      	cmp	r3, #0
 8000746:	d003      	beq.n	8000750 <frame_expect_req+0x1e>
 8000748:	68ba      	ldr	r2, [r7, #8]
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	429a      	cmp	r2, r3
 800074e:	d202      	bcs.n	8000756 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000750:	f04f 33ff 	mov.w	r3, #4294967295
 8000754:	e012      	b.n	800077c <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000756:	2355      	movs	r3, #85	@ 0x55
 8000758:	22aa      	movs	r2, #170	@ 0xaa
 800075a:	68b9      	ldr	r1, [r7, #8]
 800075c:	68f8      	ldr	r0, [r7, #12]
 800075e:	f7ff ffc1 	bl	80006e4 <has_header_tail>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d005      	beq.n	8000774 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	3301      	adds	r3, #1
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	79fa      	ldrb	r2, [r7, #7]
 8000770:	429a      	cmp	r2, r3
 8000772:	d002      	beq.n	800077a <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000774:	f06f 0301 	mvn.w	r3, #1
 8000778:	e000      	b.n	800077c <frame_expect_req+0x4a>
	return PROTO_OK;
 800077a:	2300      	movs	r3, #0
}
 800077c:	4618      	mov	r0, r3
 800077e:	3710      	adds	r7, #16
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}

08000784 <move_end_req_decoder>:
#include "Protocol/Requests/move_end_request.h"

int move_end_req_decoder(const uint8_t *raw, uint32_t len, move_end_req_t *out) {
 8000784:	b580      	push	{r7, lr}
 8000786:	b086      	sub	sp, #24
 8000788:	af00      	add	r7, sp, #0
 800078a:	60f8      	str	r0, [r7, #12]
 800078c:	60b9      	str	r1, [r7, #8]
 800078e:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d002      	beq.n	800079c <move_end_req_decoder+0x18>
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d102      	bne.n	80007a2 <move_end_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 800079c:	f04f 33ff 	mov.w	r3, #4294967295
 80007a0:	e011      	b.n	80007c6 <move_end_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_END, 4);
 80007a2:	2304      	movs	r3, #4
 80007a4:	2206      	movs	r2, #6
 80007a6:	68b9      	ldr	r1, [r7, #8]
 80007a8:	68f8      	ldr	r0, [r7, #12]
 80007aa:	f7ff ffc2 	bl	8000732 <frame_expect_req>
 80007ae:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <move_end_req_decoder+0x36>
		return st;
 80007b6:	697b      	ldr	r3, [r7, #20]
 80007b8:	e005      	b.n	80007c6 <move_end_req_decoder+0x42>
	out->frameId = raw[2];
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	3302      	adds	r3, #2
 80007be:	781a      	ldrb	r2, [r3, #0]
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 80007c4:	2300      	movs	r3, #0
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	3718      	adds	r7, #24
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <has_header_tail>:
		uint8_t header, uint8_t tail) {
 80007ce:	b480      	push	{r7}
 80007d0:	b085      	sub	sp, #20
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	60f8      	str	r0, [r7, #12]
 80007d6:	60b9      	str	r1, [r7, #8]
 80007d8:	4611      	mov	r1, r2
 80007da:	461a      	mov	r2, r3
 80007dc:	460b      	mov	r3, r1
 80007de:	71fb      	strb	r3, [r7, #7]
 80007e0:	4613      	mov	r3, r2
 80007e2:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d011      	beq.n	800080e <has_header_tail+0x40>
 80007ea:	68bb      	ldr	r3, [r7, #8]
 80007ec:	2b01      	cmp	r3, #1
 80007ee:	d90e      	bls.n	800080e <has_header_tail+0x40>
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	79fa      	ldrb	r2, [r7, #7]
 80007f6:	429a      	cmp	r2, r3
 80007f8:	d109      	bne.n	800080e <has_header_tail+0x40>
 80007fa:	68bb      	ldr	r3, [r7, #8]
 80007fc:	3b01      	subs	r3, #1
 80007fe:	68fa      	ldr	r2, [r7, #12]
 8000800:	4413      	add	r3, r2
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	79ba      	ldrb	r2, [r7, #6]
 8000806:	429a      	cmp	r2, r3
 8000808:	d101      	bne.n	800080e <has_header_tail+0x40>
 800080a:	2301      	movs	r3, #1
 800080c:	e000      	b.n	8000810 <has_header_tail+0x42>
 800080e:	2300      	movs	r3, #0
}
 8000810:	4618      	mov	r0, r3
 8000812:	3714      	adds	r7, #20
 8000814:	46bd      	mov	sp, r7
 8000816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081a:	4770      	bx	lr

0800081c <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	b21b      	sxth	r3, r3
 800082a:	021b      	lsls	r3, r3, #8
 800082c:	b21a      	sxth	r2, r3
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	3301      	adds	r3, #1
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	b21b      	sxth	r3, r3
 8000836:	4313      	orrs	r3, r2
 8000838:	b21b      	sxth	r3, r3
 800083a:	b29b      	uxth	r3, r3
}
 800083c:	4618      	mov	r0, r3
 800083e:	370c      	adds	r7, #12
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr

08000848 <be32_read>:
static inline uint32_t be32_read(const uint8_t *p) {
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
	return (((uint32_t) p[0] << 24) | ((uint32_t) p[1] << 16)
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	061a      	lsls	r2, r3, #24
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	3301      	adds	r3, #1
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	041b      	lsls	r3, r3, #16
 800085e:	431a      	orrs	r2, r3
			| ((uint32_t) p[2] << 8) | (uint32_t) p[3]);
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	3302      	adds	r3, #2
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	021b      	lsls	r3, r3, #8
 8000868:	4313      	orrs	r3, r2
 800086a:	687a      	ldr	r2, [r7, #4]
 800086c:	3203      	adds	r2, #3
 800086e:	7812      	ldrb	r2, [r2, #0]
 8000870:	4313      	orrs	r3, r2
}
 8000872:	4618      	mov	r0, r3
 8000874:	370c      	adds	r7, #12
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr

0800087e <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 800087e:	b580      	push	{r7, lr}
 8000880:	b084      	sub	sp, #16
 8000882:	af00      	add	r7, sp, #0
 8000884:	60f8      	str	r0, [r7, #12]
 8000886:	60b9      	str	r1, [r7, #8]
 8000888:	603b      	str	r3, [r7, #0]
 800088a:	4613      	mov	r3, r2
 800088c:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d003      	beq.n	800089c <frame_expect_req+0x1e>
 8000894:	68ba      	ldr	r2, [r7, #8]
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	429a      	cmp	r2, r3
 800089a:	d202      	bcs.n	80008a2 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 800089c:	f04f 33ff 	mov.w	r3, #4294967295
 80008a0:	e012      	b.n	80008c8 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80008a2:	2355      	movs	r3, #85	@ 0x55
 80008a4:	22aa      	movs	r2, #170	@ 0xaa
 80008a6:	68b9      	ldr	r1, [r7, #8]
 80008a8:	68f8      	ldr	r0, [r7, #12]
 80008aa:	f7ff ff90 	bl	80007ce <has_header_tail>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d005      	beq.n	80008c0 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	3301      	adds	r3, #1
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	79fa      	ldrb	r2, [r7, #7]
 80008bc:	429a      	cmp	r2, r3
 80008be:	d002      	beq.n	80008c6 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80008c0:	f06f 0301 	mvn.w	r3, #1
 80008c4:	e000      	b.n	80008c8 <frame_expect_req+0x4a>
	return PROTO_OK;
 80008c6:	2300      	movs	r3, #0
}
 80008c8:	4618      	mov	r0, r3
 80008ca:	3710      	adds	r7, #16
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}

080008d0 <move_queue_add_req_decoder>:
#include "Protocol/Requests/move_queue_add_request.h"

int move_queue_add_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_add_req_t *out) {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b086      	sub	sp, #24
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60f8      	str	r0, [r7, #12]
 80008d8:	60b9      	str	r1, [r7, #8]
 80008da:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d002      	beq.n	80008e8 <move_queue_add_req_decoder+0x18>
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d102      	bne.n	80008ee <move_queue_add_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 80008e8:	f04f 33ff 	mov.w	r3, #4294967295
 80008ec:	e09a      	b.n	8000a24 <move_queue_add_req_decoder+0x154>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_ADD, 42);
 80008ee:	232a      	movs	r3, #42	@ 0x2a
 80008f0:	2201      	movs	r2, #1
 80008f2:	68b9      	ldr	r1, [r7, #8]
 80008f4:	68f8      	ldr	r0, [r7, #12]
 80008f6:	f7ff ffc2 	bl	800087e <frame_expect_req>
 80008fa:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <move_queue_add_req_decoder+0x36>
		return st;
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	e08e      	b.n	8000a24 <move_queue_add_req_decoder+0x154>
	out->frameId = raw[2];
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	3302      	adds	r3, #2
 800090a:	781a      	ldrb	r2, [r3, #0]
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	701a      	strb	r2, [r3, #0]
	out->dirMask = raw[3];
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	3303      	adds	r3, #3
 8000914:	781a      	ldrb	r2, [r3, #0]
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	705a      	strb	r2, [r3, #1]
	out->vx = be16_read(&raw[4]);
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	3304      	adds	r3, #4
 800091e:	4618      	mov	r0, r3
 8000920:	f7ff ff7c 	bl	800081c <be16_read>
 8000924:	4603      	mov	r3, r0
 8000926:	461a      	mov	r2, r3
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	805a      	strh	r2, [r3, #2]
	out->sx = be32_read(&raw[6]);
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	3306      	adds	r3, #6
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff ff89 	bl	8000848 <be32_read>
 8000936:	4602      	mov	r2, r0
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	605a      	str	r2, [r3, #4]
	out->vy = be16_read(&raw[10]);
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	330a      	adds	r3, #10
 8000940:	4618      	mov	r0, r3
 8000942:	f7ff ff6b 	bl	800081c <be16_read>
 8000946:	4603      	mov	r3, r0
 8000948:	461a      	mov	r2, r3
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	811a      	strh	r2, [r3, #8]
	out->sy = be32_read(&raw[12]);
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	330c      	adds	r3, #12
 8000952:	4618      	mov	r0, r3
 8000954:	f7ff ff78 	bl	8000848 <be32_read>
 8000958:	4602      	mov	r2, r0
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	60da      	str	r2, [r3, #12]
	out->vz = be16_read(&raw[16]);
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	3310      	adds	r3, #16
 8000962:	4618      	mov	r0, r3
 8000964:	f7ff ff5a 	bl	800081c <be16_read>
 8000968:	4603      	mov	r3, r0
 800096a:	461a      	mov	r2, r3
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	821a      	strh	r2, [r3, #16]
	out->sz = be32_read(&raw[18]);
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	3312      	adds	r3, #18
 8000974:	4618      	mov	r0, r3
 8000976:	f7ff ff67 	bl	8000848 <be32_read>
 800097a:	4602      	mov	r2, r0
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	615a      	str	r2, [r3, #20]
	out->kp_x = be16_read(&raw[22]);
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	3316      	adds	r3, #22
 8000984:	4618      	mov	r0, r3
 8000986:	f7ff ff49 	bl	800081c <be16_read>
 800098a:	4603      	mov	r3, r0
 800098c:	461a      	mov	r2, r3
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	831a      	strh	r2, [r3, #24]
	out->ki_x = be16_read(&raw[24]);
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	3318      	adds	r3, #24
 8000996:	4618      	mov	r0, r3
 8000998:	f7ff ff40 	bl	800081c <be16_read>
 800099c:	4603      	mov	r3, r0
 800099e:	461a      	mov	r2, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	835a      	strh	r2, [r3, #26]
	out->kd_x = be16_read(&raw[26]);
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	331a      	adds	r3, #26
 80009a8:	4618      	mov	r0, r3
 80009aa:	f7ff ff37 	bl	800081c <be16_read>
 80009ae:	4603      	mov	r3, r0
 80009b0:	461a      	mov	r2, r3
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	839a      	strh	r2, [r3, #28]
	out->kp_y = be16_read(&raw[28]);
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	331c      	adds	r3, #28
 80009ba:	4618      	mov	r0, r3
 80009bc:	f7ff ff2e 	bl	800081c <be16_read>
 80009c0:	4603      	mov	r3, r0
 80009c2:	461a      	mov	r2, r3
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	83da      	strh	r2, [r3, #30]
	out->ki_y = be16_read(&raw[30]);
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	331e      	adds	r3, #30
 80009cc:	4618      	mov	r0, r3
 80009ce:	f7ff ff25 	bl	800081c <be16_read>
 80009d2:	4603      	mov	r3, r0
 80009d4:	461a      	mov	r2, r3
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	841a      	strh	r2, [r3, #32]
	out->kd_y = be16_read(&raw[32]);
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	3320      	adds	r3, #32
 80009de:	4618      	mov	r0, r3
 80009e0:	f7ff ff1c 	bl	800081c <be16_read>
 80009e4:	4603      	mov	r3, r0
 80009e6:	461a      	mov	r2, r3
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	845a      	strh	r2, [r3, #34]	@ 0x22
	out->kp_z = be16_read(&raw[34]);
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	3322      	adds	r3, #34	@ 0x22
 80009f0:	4618      	mov	r0, r3
 80009f2:	f7ff ff13 	bl	800081c <be16_read>
 80009f6:	4603      	mov	r3, r0
 80009f8:	461a      	mov	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	849a      	strh	r2, [r3, #36]	@ 0x24
	out->ki_z = be16_read(&raw[36]);
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	3324      	adds	r3, #36	@ 0x24
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff ff0a 	bl	800081c <be16_read>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	84da      	strh	r2, [r3, #38]	@ 0x26
	out->kd_z = be16_read(&raw[38]);
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	3326      	adds	r3, #38	@ 0x26
 8000a14:	4618      	mov	r0, r3
 8000a16:	f7ff ff01 	bl	800081c <be16_read>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	851a      	strh	r2, [r3, #40]	@ 0x28
	return PROTO_OK;
 8000a22:	2300      	movs	r3, #0
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	3718      	adds	r7, #24
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}

08000a2c <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000a2c:	b480      	push	{r7}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	60f8      	str	r0, [r7, #12]
 8000a34:	60b9      	str	r1, [r7, #8]
 8000a36:	4611      	mov	r1, r2
 8000a38:	461a      	mov	r2, r3
 8000a3a:	460b      	mov	r3, r1
 8000a3c:	71fb      	strb	r3, [r7, #7]
 8000a3e:	4613      	mov	r3, r2
 8000a40:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d011      	beq.n	8000a6c <has_header_tail+0x40>
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	2b01      	cmp	r3, #1
 8000a4c:	d90e      	bls.n	8000a6c <has_header_tail+0x40>
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	79fa      	ldrb	r2, [r7, #7]
 8000a54:	429a      	cmp	r2, r3
 8000a56:	d109      	bne.n	8000a6c <has_header_tail+0x40>
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	3b01      	subs	r3, #1
 8000a5c:	68fa      	ldr	r2, [r7, #12]
 8000a5e:	4413      	add	r3, r2
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	79ba      	ldrb	r2, [r7, #6]
 8000a64:	429a      	cmp	r2, r3
 8000a66:	d101      	bne.n	8000a6c <has_header_tail+0x40>
 8000a68:	2301      	movs	r3, #1
 8000a6a:	e000      	b.n	8000a6e <has_header_tail+0x42>
 8000a6c:	2300      	movs	r3, #0
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3714      	adds	r7, #20
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr

08000a7a <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b084      	sub	sp, #16
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	60f8      	str	r0, [r7, #12]
 8000a82:	60b9      	str	r1, [r7, #8]
 8000a84:	603b      	str	r3, [r7, #0]
 8000a86:	4613      	mov	r3, r2
 8000a88:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d003      	beq.n	8000a98 <frame_expect_req+0x1e>
 8000a90:	68ba      	ldr	r2, [r7, #8]
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	429a      	cmp	r2, r3
 8000a96:	d202      	bcs.n	8000a9e <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000a98:	f04f 33ff 	mov.w	r3, #4294967295
 8000a9c:	e012      	b.n	8000ac4 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000a9e:	2355      	movs	r3, #85	@ 0x55
 8000aa0:	22aa      	movs	r2, #170	@ 0xaa
 8000aa2:	68b9      	ldr	r1, [r7, #8]
 8000aa4:	68f8      	ldr	r0, [r7, #12]
 8000aa6:	f7ff ffc1 	bl	8000a2c <has_header_tail>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d005      	beq.n	8000abc <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	3301      	adds	r3, #1
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	79fa      	ldrb	r2, [r7, #7]
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	d002      	beq.n	8000ac2 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000abc:	f06f 0301 	mvn.w	r3, #1
 8000ac0:	e000      	b.n	8000ac4 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000ac2:	2300      	movs	r3, #0
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	3710      	adds	r7, #16
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}

08000acc <move_queue_status_req_decoder>:
#include "Protocol/Requests/move_queue_status_request.h"

int move_queue_status_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_status_req_t *out) {
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b086      	sub	sp, #24
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	60f8      	str	r0, [r7, #12]
 8000ad4:	60b9      	str	r1, [r7, #8]
 8000ad6:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d002      	beq.n	8000ae4 <move_queue_status_req_decoder+0x18>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d102      	bne.n	8000aea <move_queue_status_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae8:	e011      	b.n	8000b0e <move_queue_status_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_STATUS, 4);
 8000aea:	2304      	movs	r3, #4
 8000aec:	2202      	movs	r2, #2
 8000aee:	68b9      	ldr	r1, [r7, #8]
 8000af0:	68f8      	ldr	r0, [r7, #12]
 8000af2:	f7ff ffc2 	bl	8000a7a <frame_expect_req>
 8000af6:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <move_queue_status_req_decoder+0x36>
		return st;
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	e005      	b.n	8000b0e <move_queue_status_req_decoder+0x42>
	out->frameId = raw[2];
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	3302      	adds	r3, #2
 8000b06:	781a      	ldrb	r2, [r3, #0]
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000b0c:	2300      	movs	r3, #0
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3718      	adds	r7, #24
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000b16:	b480      	push	{r7}
 8000b18:	b085      	sub	sp, #20
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	60f8      	str	r0, [r7, #12]
 8000b1e:	60b9      	str	r1, [r7, #8]
 8000b20:	4611      	mov	r1, r2
 8000b22:	461a      	mov	r2, r3
 8000b24:	460b      	mov	r3, r1
 8000b26:	71fb      	strb	r3, [r7, #7]
 8000b28:	4613      	mov	r3, r2
 8000b2a:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d011      	beq.n	8000b56 <has_header_tail+0x40>
 8000b32:	68bb      	ldr	r3, [r7, #8]
 8000b34:	2b01      	cmp	r3, #1
 8000b36:	d90e      	bls.n	8000b56 <has_header_tail+0x40>
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	79fa      	ldrb	r2, [r7, #7]
 8000b3e:	429a      	cmp	r2, r3
 8000b40:	d109      	bne.n	8000b56 <has_header_tail+0x40>
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	3b01      	subs	r3, #1
 8000b46:	68fa      	ldr	r2, [r7, #12]
 8000b48:	4413      	add	r3, r2
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	79ba      	ldrb	r2, [r7, #6]
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	d101      	bne.n	8000b56 <has_header_tail+0x40>
 8000b52:	2301      	movs	r3, #1
 8000b54:	e000      	b.n	8000b58 <has_header_tail+0x42>
 8000b56:	2300      	movs	r3, #0
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3714      	adds	r7, #20
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	60f8      	str	r0, [r7, #12]
 8000b6c:	60b9      	str	r1, [r7, #8]
 8000b6e:	603b      	str	r3, [r7, #0]
 8000b70:	4613      	mov	r3, r2
 8000b72:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d003      	beq.n	8000b82 <frame_expect_req+0x1e>
 8000b7a:	68ba      	ldr	r2, [r7, #8]
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d202      	bcs.n	8000b88 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000b82:	f04f 33ff 	mov.w	r3, #4294967295
 8000b86:	e012      	b.n	8000bae <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000b88:	2355      	movs	r3, #85	@ 0x55
 8000b8a:	22aa      	movs	r2, #170	@ 0xaa
 8000b8c:	68b9      	ldr	r1, [r7, #8]
 8000b8e:	68f8      	ldr	r0, [r7, #12]
 8000b90:	f7ff ffc1 	bl	8000b16 <has_header_tail>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d005      	beq.n	8000ba6 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	79fa      	ldrb	r2, [r7, #7]
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	d002      	beq.n	8000bac <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000ba6:	f06f 0301 	mvn.w	r3, #1
 8000baa:	e000      	b.n	8000bae <frame_expect_req+0x4a>
	return PROTO_OK;
 8000bac:	2300      	movs	r3, #0
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <start_move_req_decoder>:
#include "Protocol/Requests/start_move_request.h"

int start_move_req_decoder(const uint8_t *raw, uint32_t len,
		start_move_req_t *out) {
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b086      	sub	sp, #24
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	60f8      	str	r0, [r7, #12]
 8000bbe:	60b9      	str	r1, [r7, #8]
 8000bc0:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d002      	beq.n	8000bce <start_move_req_decoder+0x18>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d102      	bne.n	8000bd4 <start_move_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000bce:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd2:	e011      	b.n	8000bf8 <start_move_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_START_MOVE, 4);
 8000bd4:	2304      	movs	r3, #4
 8000bd6:	2203      	movs	r2, #3
 8000bd8:	68b9      	ldr	r1, [r7, #8]
 8000bda:	68f8      	ldr	r0, [r7, #12]
 8000bdc:	f7ff ffc2 	bl	8000b64 <frame_expect_req>
 8000be0:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <start_move_req_decoder+0x36>
		return st;
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	e005      	b.n	8000bf8 <start_move_req_decoder+0x42>
	out->frameId = raw[2];
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	3302      	adds	r3, #2
 8000bf0:	781a      	ldrb	r2, [r3, #0]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000bf6:	2300      	movs	r3, #0
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3718      	adds	r7, #24
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <xor_reduce_bytes>:
// =====================
// Conjunto genérico de auxiliares
// =====================

// XOR sobre bytes (paridade byte a byte)
static inline uint8_t xor_reduce_bytes(const uint8_t *p, uint32_t n) {
 8000c00:	b480      	push	{r7}
 8000c02:	b085      	sub	sp, #20
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8000c0e:	2300      	movs	r3, #0
 8000c10:	60bb      	str	r3, [r7, #8]
 8000c12:	e009      	b.n	8000c28 <xor_reduce_bytes+0x28>
		x ^= p[i];
 8000c14:	687a      	ldr	r2, [r7, #4]
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	4413      	add	r3, r2
 8000c1a:	781a      	ldrb	r2, [r3, #0]
 8000c1c:	7bfb      	ldrb	r3, [r7, #15]
 8000c1e:	4053      	eors	r3, r2
 8000c20:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	3301      	adds	r3, #1
 8000c26:	60bb      	str	r3, [r7, #8]
 8000c28:	68ba      	ldr	r2, [r7, #8]
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	d3f1      	bcc.n	8000c14 <xor_reduce_bytes+0x14>
	return x;
 8000c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3714      	adds	r7, #20
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr

08000c3e <set_parity_byte>:
	if (!raw)
		return 0;
	return xor_reduce_bytes(raw + start, count) == raw[parity_index];
}
static inline int set_parity_byte(uint8_t *raw, uint32_t start, uint32_t count,
		uint32_t parity_index) {
 8000c3e:	b590      	push	{r4, r7, lr}
 8000c40:	b085      	sub	sp, #20
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	60f8      	str	r0, [r7, #12]
 8000c46:	60b9      	str	r1, [r7, #8]
 8000c48:	607a      	str	r2, [r7, #4]
 8000c4a:	603b      	str	r3, [r7, #0]
	if (!raw)
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d102      	bne.n	8000c58 <set_parity_byte+0x1a>
		return -1;
 8000c52:	f04f 33ff 	mov.w	r3, #4294967295
 8000c56:	e00b      	b.n	8000c70 <set_parity_byte+0x32>
	raw[parity_index] = xor_reduce_bytes(raw + start, count);
 8000c58:	68fa      	ldr	r2, [r7, #12]
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	18d0      	adds	r0, r2, r3
 8000c5e:	68fa      	ldr	r2, [r7, #12]
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	18d4      	adds	r4, r2, r3
 8000c64:	6879      	ldr	r1, [r7, #4]
 8000c66:	f7ff ffcb 	bl	8000c00 <xor_reduce_bytes>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	7023      	strb	r3, [r4, #0]
	return 0;
 8000c6e:	2300      	movs	r3, #0
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3714      	adds	r7, #20
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd90      	pop	{r4, r7, pc}

08000c78 <resp_init>:
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
}
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	460b      	mov	r3, r1
 8000c82:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	22ab      	movs	r2, #171	@ 0xab
 8000c88:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	78fa      	ldrb	r2, [r7, #3]
 8000c90:	701a      	strb	r2, [r3, #0]
}
 8000c92:	bf00      	nop
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <resp_set_tail>:
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
}
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8000c9e:	b480      	push	{r7}
 8000ca0:	b083      	sub	sp, #12
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	6078      	str	r0, [r7, #4]
 8000ca6:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	4413      	add	r3, r2
 8000cae:	2254      	movs	r2, #84	@ 0x54
 8000cb0:	701a      	strb	r2, [r3, #0]
}
 8000cb2:	bf00      	nop
 8000cb4:	370c      	adds	r7, #12
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr

08000cbe <parity_set_byte_1N>:
// =====================
// Wrappers de paridade (intervalo 1..N)
// =====================
// Assume que a paridade cobre os bytes do índice 1 (tipo) até last_index inclusive
static inline int parity_set_byte_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8000cbe:	b580      	push	{r7, lr}
 8000cc0:	b084      	sub	sp, #16
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	60f8      	str	r0, [r7, #12]
 8000cc6:	60b9      	str	r1, [r7, #8]
 8000cc8:	607a      	str	r2, [r7, #4]
	return set_parity_byte(raw, 1, last_index, parity_index);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	68ba      	ldr	r2, [r7, #8]
 8000cce:	2101      	movs	r1, #1
 8000cd0:	68f8      	ldr	r0, [r7, #12]
 8000cd2:	f7ff ffb4 	bl	8000c3e <set_parity_byte>
 8000cd6:	4603      	mov	r3, r0
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3710      	adds	r7, #16
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <led_ctrl_resp_encoder>:
uint8_t led_ctrl_resp_calc_parity(const led_ctrl_resp_t *in) {
	uint8_t b[4] = { RESP_LED_CTRL, in ? in->frameId : 0, in ? in->ledMask : 0,
			in ? in->status : 0 };
	return xor_reduce_bytes(b, 4);
}
int led_ctrl_resp_encoder(const led_ctrl_resp_t *in, uint8_t *raw, uint32_t len) {
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	60f8      	str	r0, [r7, #12]
 8000ce8:	60b9      	str	r1, [r7, #8]
 8000cea:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 7)
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d005      	beq.n	8000cfe <led_ctrl_resp_encoder+0x1e>
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d002      	beq.n	8000cfe <led_ctrl_resp_encoder+0x1e>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2b06      	cmp	r3, #6
 8000cfc:	d802      	bhi.n	8000d04 <led_ctrl_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8000cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000d02:	e01c      	b.n	8000d3e <led_ctrl_resp_encoder+0x5e>
	resp_init(raw, RESP_LED_CTRL);
 8000d04:	2107      	movs	r1, #7
 8000d06:	68b8      	ldr	r0, [r7, #8]
 8000d08:	f7ff ffb6 	bl	8000c78 <resp_init>
	raw[2] = in->frameId;
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	3302      	adds	r3, #2
 8000d10:	68fa      	ldr	r2, [r7, #12]
 8000d12:	7812      	ldrb	r2, [r2, #0]
 8000d14:	701a      	strb	r2, [r3, #0]
	raw[3] = in->ledMask;
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	3303      	adds	r3, #3
 8000d1a:	68fa      	ldr	r2, [r7, #12]
 8000d1c:	7852      	ldrb	r2, [r2, #1]
 8000d1e:	701a      	strb	r2, [r3, #0]
	raw[4] = in->status;
 8000d20:	68bb      	ldr	r3, [r7, #8]
 8000d22:	3304      	adds	r3, #4
 8000d24:	68fa      	ldr	r2, [r7, #12]
 8000d26:	7892      	ldrb	r2, [r2, #2]
 8000d28:	701a      	strb	r2, [r3, #0]
	parity_set_byte_1N(raw, 4, 5);
 8000d2a:	2205      	movs	r2, #5
 8000d2c:	2104      	movs	r1, #4
 8000d2e:	68b8      	ldr	r0, [r7, #8]
 8000d30:	f7ff ffc5 	bl	8000cbe <parity_set_byte_1N>
	resp_set_tail(raw, 6);
 8000d34:	2106      	movs	r1, #6
 8000d36:	68b8      	ldr	r0, [r7, #8]
 8000d38:	f7ff ffb1 	bl	8000c9e <resp_set_tail>
	return PROTO_OK;
 8000d3c:	2300      	movs	r3, #0
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3710      	adds	r7, #16
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8000d46:	b480      	push	{r7}
 8000d48:	b083      	sub	sp, #12
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
 8000d4e:	460b      	mov	r3, r1
 8000d50:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	22ab      	movs	r2, #171	@ 0xab
 8000d56:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	78fa      	ldrb	r2, [r7, #3]
 8000d5e:	701a      	strb	r2, [r3, #0]
}
 8000d60:	bf00      	nop
 8000d62:	370c      	adds	r7, #12
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr

08000d6c <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	2254      	movs	r2, #84	@ 0x54
 8000d7e:	701a      	strb	r2, [r3, #0]
}
 8000d80:	bf00      	nop
 8000d82:	370c      	adds	r7, #12
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr

08000d8c <move_end_resp_encoder>:
	if (st != PROTO_OK)
		return st;
	out->frameId = raw[2];
	return PROTO_OK;
}
int move_end_resp_encoder(const move_end_resp_t *in, uint8_t *raw, uint32_t len) {
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	60f8      	str	r0, [r7, #12]
 8000d94:	60b9      	str	r1, [r7, #8]
 8000d96:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 4)
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d005      	beq.n	8000daa <move_end_resp_encoder+0x1e>
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d002      	beq.n	8000daa <move_end_resp_encoder+0x1e>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2b03      	cmp	r3, #3
 8000da8:	d802      	bhi.n	8000db0 <move_end_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8000daa:	f04f 33ff 	mov.w	r3, #4294967295
 8000dae:	e00d      	b.n	8000dcc <move_end_resp_encoder+0x40>
	resp_init(raw, RESP_MOVE_END);
 8000db0:	2106      	movs	r1, #6
 8000db2:	68b8      	ldr	r0, [r7, #8]
 8000db4:	f7ff ffc7 	bl	8000d46 <resp_init>
	raw[2] = in->frameId;
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	3302      	adds	r3, #2
 8000dbc:	68fa      	ldr	r2, [r7, #12]
 8000dbe:	7812      	ldrb	r2, [r2, #0]
 8000dc0:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 3);
 8000dc2:	2103      	movs	r1, #3
 8000dc4:	68b8      	ldr	r0, [r7, #8]
 8000dc6:	f7ff ffd1 	bl	8000d6c <resp_set_tail>
	return PROTO_OK;
 8000dca:	2300      	movs	r3, #0
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3710      	adds	r7, #16
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8000dde:	2300      	movs	r3, #0
 8000de0:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8000de2:	2300      	movs	r3, #0
 8000de4:	60bb      	str	r3, [r7, #8]
 8000de6:	e009      	b.n	8000dfc <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 8000de8:	687a      	ldr	r2, [r7, #4]
 8000dea:	68bb      	ldr	r3, [r7, #8]
 8000dec:	4413      	add	r3, r2
 8000dee:	781a      	ldrb	r2, [r3, #0]
 8000df0:	7bfb      	ldrb	r3, [r7, #15]
 8000df2:	4053      	eors	r3, r2
 8000df4:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8000df6:	68bb      	ldr	r3, [r7, #8]
 8000df8:	3301      	adds	r3, #1
 8000dfa:	60bb      	str	r3, [r7, #8]
 8000dfc:	68ba      	ldr	r2, [r7, #8]
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	d3f1      	bcc.n	8000de8 <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 8000e04:	7bfb      	ldrb	r3, [r7, #15]
 8000e06:	091b      	lsrs	r3, r3, #4
 8000e08:	b2da      	uxtb	r2, r3
 8000e0a:	7bfb      	ldrb	r3, [r7, #15]
 8000e0c:	4053      	eors	r3, r2
 8000e0e:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 8000e10:	7bfb      	ldrb	r3, [r7, #15]
 8000e12:	089b      	lsrs	r3, r3, #2
 8000e14:	b2da      	uxtb	r2, r3
 8000e16:	7bfb      	ldrb	r3, [r7, #15]
 8000e18:	4053      	eors	r3, r2
 8000e1a:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 8000e1c:	7bfb      	ldrb	r3, [r7, #15]
 8000e1e:	085b      	lsrs	r3, r3, #1
 8000e20:	b2da      	uxtb	r2, r3
 8000e22:	7bfb      	ldrb	r3, [r7, #15]
 8000e24:	4053      	eors	r3, r2
 8000e26:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 8000e28:	7bfb      	ldrb	r3, [r7, #15]
 8000e2a:	f003 0301 	and.w	r3, r3, #1
 8000e2e:	b2db      	uxtb	r3, r3
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3714      	adds	r7, #20
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <set_parity_bit>:
		uint32_t parity_index) {
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	60f8      	str	r0, [r7, #12]
 8000e44:	60b9      	str	r1, [r7, #8]
 8000e46:	607a      	str	r2, [r7, #4]
 8000e48:	603b      	str	r3, [r7, #0]
	if (!raw)
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d102      	bne.n	8000e56 <set_parity_bit+0x1a>
		return -1;
 8000e50:	f04f 33ff 	mov.w	r3, #4294967295
 8000e54:	e010      	b.n	8000e78 <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8000e56:	68fa      	ldr	r2, [r7, #12]
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	6879      	ldr	r1, [r7, #4]
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff ffb8 	bl	8000dd4 <xor_bit_reduce_bytes>
 8000e64:	4603      	mov	r3, r0
 8000e66:	4619      	mov	r1, r3
 8000e68:	68fa      	ldr	r2, [r7, #12]
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	f001 0201 	and.w	r2, r1, #1
 8000e72:	b2d2      	uxtb	r2, r2
 8000e74:	701a      	strb	r2, [r3, #0]
	return 0;
 8000e76:	2300      	movs	r3, #0
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3710      	adds	r7, #16
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	460b      	mov	r3, r1
 8000e8a:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	22ab      	movs	r2, #171	@ 0xab
 8000e90:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	3301      	adds	r3, #1
 8000e96:	78fa      	ldrb	r2, [r7, #3]
 8000e98:	701a      	strb	r2, [r3, #0]
}
 8000e9a:	bf00      	nop
 8000e9c:	370c      	adds	r7, #12
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8000ea6:	b480      	push	{r7}
 8000ea8:	b083      	sub	sp, #12
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
 8000eae:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8000eb0:	687a      	ldr	r2, [r7, #4]
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	2254      	movs	r2, #84	@ 0x54
 8000eb8:	701a      	strb	r2, [r3, #0]
}
 8000eba:	bf00      	nop
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <parity_set_bit_1N>:
static inline int parity_check_byte_1N(const uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
	return check_parity_byte(raw, 1, last_index, parity_index);
}
static inline int parity_set_bit_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b084      	sub	sp, #16
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	60f8      	str	r0, [r7, #12]
 8000ece:	60b9      	str	r1, [r7, #8]
 8000ed0:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	68ba      	ldr	r2, [r7, #8]
 8000ed6:	2101      	movs	r1, #1
 8000ed8:	68f8      	ldr	r0, [r7, #12]
 8000eda:	f7ff ffaf 	bl	8000e3c <set_parity_bit>
 8000ede:	4603      	mov	r3, r0
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3710      	adds	r7, #16
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <move_queue_add_ack_resp_encoder>:
	uint8_t b[3] = { RESP_MOVE_QUEUE_ADD_ACK, in ? in->frameId : 0,
			in ? in->status : 0 };
	return xor_bit_reduce_bytes(b, 3);
}
int move_queue_add_ack_resp_encoder(const move_queue_add_ack_resp_t *in,
		uint8_t *raw, uint32_t len) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d005      	beq.n	8000f06 <move_queue_add_ack_resp_encoder+0x1e>
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d002      	beq.n	8000f06 <move_queue_add_ack_resp_encoder+0x1e>
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2b05      	cmp	r3, #5
 8000f04:	d802      	bhi.n	8000f0c <move_queue_add_ack_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8000f06:	f04f 33ff 	mov.w	r3, #4294967295
 8000f0a:	e017      	b.n	8000f3c <move_queue_add_ack_resp_encoder+0x54>
	resp_init(raw, RESP_MOVE_QUEUE_ADD_ACK);
 8000f0c:	2101      	movs	r1, #1
 8000f0e:	68b8      	ldr	r0, [r7, #8]
 8000f10:	f7ff ffb6 	bl	8000e80 <resp_init>
	raw[2] = in->frameId;
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	3302      	adds	r3, #2
 8000f18:	68fa      	ldr	r2, [r7, #12]
 8000f1a:	7812      	ldrb	r2, [r2, #0]
 8000f1c:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	3303      	adds	r3, #3
 8000f22:	68fa      	ldr	r2, [r7, #12]
 8000f24:	7852      	ldrb	r2, [r2, #1]
 8000f26:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 3, 4);
 8000f28:	2204      	movs	r2, #4
 8000f2a:	2103      	movs	r1, #3
 8000f2c:	68b8      	ldr	r0, [r7, #8]
 8000f2e:	f7ff ffca 	bl	8000ec6 <parity_set_bit_1N>
	resp_set_tail(raw, 5);
 8000f32:	2105      	movs	r1, #5
 8000f34:	68b8      	ldr	r0, [r7, #8]
 8000f36:	f7ff ffb6 	bl	8000ea6 <resp_set_tail>
	return PROTO_OK;
 8000f3a:	2300      	movs	r3, #0
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3710      	adds	r7, #16
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8000f52:	2300      	movs	r3, #0
 8000f54:	60bb      	str	r3, [r7, #8]
 8000f56:	e009      	b.n	8000f6c <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 8000f58:	687a      	ldr	r2, [r7, #4]
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	781a      	ldrb	r2, [r3, #0]
 8000f60:	7bfb      	ldrb	r3, [r7, #15]
 8000f62:	4053      	eors	r3, r2
 8000f64:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	68ba      	ldr	r2, [r7, #8]
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d3f1      	bcc.n	8000f58 <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	091b      	lsrs	r3, r3, #4
 8000f78:	b2da      	uxtb	r2, r3
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	4053      	eors	r3, r2
 8000f7e:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 8000f80:	7bfb      	ldrb	r3, [r7, #15]
 8000f82:	089b      	lsrs	r3, r3, #2
 8000f84:	b2da      	uxtb	r2, r3
 8000f86:	7bfb      	ldrb	r3, [r7, #15]
 8000f88:	4053      	eors	r3, r2
 8000f8a:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
 8000f8e:	085b      	lsrs	r3, r3, #1
 8000f90:	b2da      	uxtb	r2, r3
 8000f92:	7bfb      	ldrb	r3, [r7, #15]
 8000f94:	4053      	eors	r3, r2
 8000f96:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 8000f98:	7bfb      	ldrb	r3, [r7, #15]
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	b2db      	uxtb	r3, r3
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3714      	adds	r7, #20
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr

08000fac <set_parity_bit>:
		uint32_t parity_index) {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	60b9      	str	r1, [r7, #8]
 8000fb6:	607a      	str	r2, [r7, #4]
 8000fb8:	603b      	str	r3, [r7, #0]
	if (!raw)
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d102      	bne.n	8000fc6 <set_parity_bit+0x1a>
		return -1;
 8000fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc4:	e010      	b.n	8000fe8 <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8000fc6:	68fa      	ldr	r2, [r7, #12]
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	4413      	add	r3, r2
 8000fcc:	6879      	ldr	r1, [r7, #4]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff ffb8 	bl	8000f44 <xor_bit_reduce_bytes>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	68fa      	ldr	r2, [r7, #12]
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	4413      	add	r3, r2
 8000fde:	f001 0201 	and.w	r2, r1, #1
 8000fe2:	b2d2      	uxtb	r2, r2
 8000fe4:	701a      	strb	r2, [r3, #0]
	return 0;
 8000fe6:	2300      	movs	r3, #0
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	22ab      	movs	r2, #171	@ 0xab
 8001000:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	3301      	adds	r3, #1
 8001006:	78fa      	ldrb	r2, [r7, #3]
 8001008:	701a      	strb	r2, [r3, #0]
}
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001016:	b480      	push	{r7}
 8001018:	b083      	sub	sp, #12
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
 800101e:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001020:	687a      	ldr	r2, [r7, #4]
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	4413      	add	r3, r2
 8001026:	2254      	movs	r2, #84	@ 0x54
 8001028:	701a      	strb	r2, [r3, #0]
}
 800102a:	bf00      	nop
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr

08001036 <parity_set_bit_1N>:
		uint32_t parity_index) {
 8001036:	b580      	push	{r7, lr}
 8001038:	b084      	sub	sp, #16
 800103a:	af00      	add	r7, sp, #0
 800103c:	60f8      	str	r0, [r7, #12]
 800103e:	60b9      	str	r1, [r7, #8]
 8001040:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	68ba      	ldr	r2, [r7, #8]
 8001046:	2101      	movs	r1, #1
 8001048:	68f8      	ldr	r0, [r7, #12]
 800104a:	f7ff ffaf 	bl	8000fac <set_parity_bit>
 800104e:	4603      	mov	r3, r0
}
 8001050:	4618      	mov	r0, r3
 8001052:	3710      	adds	r7, #16
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <move_queue_status_resp_encoder>:
			in ? in->pidErrZ : 0, in ? in->pctX : 0, in ? in->pctY : 0,
			in ? in->pctZ : 0 };
	return xor_bit_reduce_bytes(b, 9);
}
int move_queue_status_resp_encoder(const move_queue_status_resp_t *in,
		uint8_t *raw, uint32_t len) {
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 12)
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d005      	beq.n	8001076 <move_queue_status_resp_encoder+0x1e>
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d002      	beq.n	8001076 <move_queue_status_resp_encoder+0x1e>
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b0b      	cmp	r3, #11
 8001074:	d802      	bhi.n	800107c <move_queue_status_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001076:	f04f 33ff 	mov.w	r3, #4294967295
 800107a:	e035      	b.n	80010e8 <move_queue_status_resp_encoder+0x90>
	resp_init(raw, RESP_MOVE_QUEUE_STATUS);
 800107c:	2102      	movs	r1, #2
 800107e:	68b8      	ldr	r0, [r7, #8]
 8001080:	f7ff ffb6 	bl	8000ff0 <resp_init>
	raw[2] = in->frameId;
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	3302      	adds	r3, #2
 8001088:	68fa      	ldr	r2, [r7, #12]
 800108a:	7812      	ldrb	r2, [r2, #0]
 800108c:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	3303      	adds	r3, #3
 8001092:	68fa      	ldr	r2, [r7, #12]
 8001094:	7852      	ldrb	r2, [r2, #1]
 8001096:	701a      	strb	r2, [r3, #0]
	raw[4] = in->pidErrX;
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	3304      	adds	r3, #4
 800109c:	68fa      	ldr	r2, [r7, #12]
 800109e:	7892      	ldrb	r2, [r2, #2]
 80010a0:	701a      	strb	r2, [r3, #0]
	raw[5] = in->pidErrY;
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	3305      	adds	r3, #5
 80010a6:	68fa      	ldr	r2, [r7, #12]
 80010a8:	78d2      	ldrb	r2, [r2, #3]
 80010aa:	701a      	strb	r2, [r3, #0]
	raw[6] = in->pidErrZ;
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	3306      	adds	r3, #6
 80010b0:	68fa      	ldr	r2, [r7, #12]
 80010b2:	7912      	ldrb	r2, [r2, #4]
 80010b4:	701a      	strb	r2, [r3, #0]
	raw[7] = in->pctX;
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	3307      	adds	r3, #7
 80010ba:	68fa      	ldr	r2, [r7, #12]
 80010bc:	7952      	ldrb	r2, [r2, #5]
 80010be:	701a      	strb	r2, [r3, #0]
	raw[8] = in->pctY;
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	3308      	adds	r3, #8
 80010c4:	68fa      	ldr	r2, [r7, #12]
 80010c6:	7992      	ldrb	r2, [r2, #6]
 80010c8:	701a      	strb	r2, [r3, #0]
	raw[9] = in->pctZ;
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	3309      	adds	r3, #9
 80010ce:	68fa      	ldr	r2, [r7, #12]
 80010d0:	79d2      	ldrb	r2, [r2, #7]
 80010d2:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 9, 10);
 80010d4:	220a      	movs	r2, #10
 80010d6:	2109      	movs	r1, #9
 80010d8:	68b8      	ldr	r0, [r7, #8]
 80010da:	f7ff ffac 	bl	8001036 <parity_set_bit_1N>
	resp_set_tail(raw, 11);
 80010de:	210b      	movs	r1, #11
 80010e0:	68b8      	ldr	r0, [r7, #8]
 80010e2:	f7ff ff98 	bl	8001016 <resp_set_tail>
	return PROTO_OK;
 80010e6:	2300      	movs	r3, #0
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3710      	adds	r7, #16
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	460b      	mov	r3, r1
 80010fa:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	22ab      	movs	r2, #171	@ 0xab
 8001100:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	3301      	adds	r3, #1
 8001106:	78fa      	ldrb	r2, [r7, #3]
 8001108:	701a      	strb	r2, [r3, #0]
}
 800110a:	bf00      	nop
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr

08001116 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001116:	b480      	push	{r7}
 8001118:	b083      	sub	sp, #12
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
 800111e:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001120:	687a      	ldr	r2, [r7, #4]
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	4413      	add	r3, r2
 8001126:	2254      	movs	r2, #84	@ 0x54
 8001128:	701a      	strb	r2, [r3, #0]
}
 800112a:	bf00      	nop
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr

08001136 <start_move_resp_encoder>:
		return st;
	out->frameId = raw[2];
	return PROTO_OK;
}
int start_move_resp_encoder(const start_move_resp_t *in, uint8_t *raw,
		uint32_t len) {
 8001136:	b580      	push	{r7, lr}
 8001138:	b084      	sub	sp, #16
 800113a:	af00      	add	r7, sp, #0
 800113c:	60f8      	str	r0, [r7, #12]
 800113e:	60b9      	str	r1, [r7, #8]
 8001140:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 4)
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d005      	beq.n	8001154 <start_move_resp_encoder+0x1e>
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d002      	beq.n	8001154 <start_move_resp_encoder+0x1e>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2b03      	cmp	r3, #3
 8001152:	d802      	bhi.n	800115a <start_move_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001154:	f04f 33ff 	mov.w	r3, #4294967295
 8001158:	e00d      	b.n	8001176 <start_move_resp_encoder+0x40>
	resp_init(raw, RESP_START_MOVE);
 800115a:	2103      	movs	r1, #3
 800115c:	68b8      	ldr	r0, [r7, #8]
 800115e:	f7ff ffc7 	bl	80010f0 <resp_init>
	raw[2] = in->frameId;
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	3302      	adds	r3, #2
 8001166:	68fa      	ldr	r2, [r7, #12]
 8001168:	7812      	ldrb	r2, [r2, #0]
 800116a:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 3);
 800116c:	2103      	movs	r1, #3
 800116e:	68b8      	ldr	r0, [r7, #8]
 8001170:	f7ff ffd1 	bl	8001116 <resp_set_tail>
	return PROTO_OK;
 8001174:	2300      	movs	r3, #0
}
 8001176:	4618      	mov	r0, r3
 8001178:	3710      	adds	r7, #16
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <resp_fifo_create>:
struct response_fifo_s {
    node_t *head, *tail;
    int count;
};

response_fifo_t* resp_fifo_create(void) {
 800117e:	b580      	push	{r7, lr}
 8001180:	af00      	add	r7, sp, #0
    return (response_fifo_t*)calloc(1, sizeof(response_fifo_t));
 8001182:	210c      	movs	r1, #12
 8001184:	2001      	movs	r0, #1
 8001186:	f00c fbe9 	bl	800d95c <calloc>
 800118a:	4603      	mov	r3, r0
}
 800118c:	4618      	mov	r0, r3
 800118e:	bd80      	pop	{r7, pc}

08001190 <resp_fifo_push>:
        free(n);
    }
    free(q);
}

int resp_fifo_push(response_fifo_t *q, const uint8_t *frame, uint32_t len) {
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	607a      	str	r2, [r7, #4]
    if (!q || !frame || len == 0) return PROTO_ERR_ARG;
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d005      	beq.n	80011ae <resp_fifo_push+0x1e>
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d002      	beq.n	80011ae <resp_fifo_push+0x1e>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d102      	bne.n	80011b4 <resp_fifo_push+0x24>
 80011ae:	f04f 33ff 	mov.w	r3, #4294967295
 80011b2:	e03d      	b.n	8001230 <resp_fifo_push+0xa0>
    node_t *n = (node_t*)malloc(sizeof(*n));
 80011b4:	200c      	movs	r0, #12
 80011b6:	f00c fbed 	bl	800d994 <malloc>
 80011ba:	4603      	mov	r3, r0
 80011bc:	617b      	str	r3, [r7, #20]
    if (!n) return PROTO_ERR_ALLOC;
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d102      	bne.n	80011ca <resp_fifo_push+0x3a>
 80011c4:	f06f 0302 	mvn.w	r3, #2
 80011c8:	e032      	b.n	8001230 <resp_fifo_push+0xa0>
    n->buf = (uint8_t*)malloc(len);
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f00c fbe2 	bl	800d994 <malloc>
 80011d0:	4603      	mov	r3, r0
 80011d2:	461a      	mov	r2, r3
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	601a      	str	r2, [r3, #0]
    if (!n->buf) { free(n); return PROTO_ERR_ALLOC; }
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d105      	bne.n	80011ec <resp_fifo_push+0x5c>
 80011e0:	6978      	ldr	r0, [r7, #20]
 80011e2:	f00c fbdf 	bl	800d9a4 <free>
 80011e6:	f06f 0302 	mvn.w	r3, #2
 80011ea:	e021      	b.n	8001230 <resp_fifo_push+0xa0>
    memcpy(n->buf, frame, len);
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	68b9      	ldr	r1, [r7, #8]
 80011f4:	4618      	mov	r0, r3
 80011f6:	f00c ff1e 	bl	800e036 <memcpy>
    n->len = len;
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	605a      	str	r2, [r3, #4]
    n->next = NULL;
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	2200      	movs	r2, #0
 8001204:	609a      	str	r2, [r3, #8]
    if (q->tail) q->tail->next = n; else q->head = n;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d004      	beq.n	8001218 <resp_fifo_push+0x88>
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	697a      	ldr	r2, [r7, #20]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	e002      	b.n	800121e <resp_fifo_push+0x8e>
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	697a      	ldr	r2, [r7, #20]
 800121c:	601a      	str	r2, [r3, #0]
    q->tail = n;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	697a      	ldr	r2, [r7, #20]
 8001222:	605a      	str	r2, [r3, #4]
    q->count++;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	1c5a      	adds	r2, r3, #1
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	609a      	str	r2, [r3, #8]
    return PROTO_OK;
 800122e:	2300      	movs	r3, #0
}
 8001230:	4618      	mov	r0, r3
 8001232:	3718      	adds	r7, #24
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <resp_fifo_pop>:

int resp_fifo_pop(response_fifo_t *q, uint8_t *out, uint32_t max_len) {
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
    if (!q || !q->head || !out) return 0;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d006      	beq.n	8001258 <resp_fifo_pop+0x20>
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d002      	beq.n	8001258 <resp_fifo_pop+0x20>
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d101      	bne.n	800125c <resp_fifo_pop+0x24>
 8001258:	2300      	movs	r3, #0
 800125a:	e02e      	b.n	80012ba <resp_fifo_pop+0x82>
    node_t *n = q->head;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	617b      	str	r3, [r7, #20]
    if (n->len > max_len) return PROTO_ERR_RANGE;
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	429a      	cmp	r2, r3
 800126a:	d202      	bcs.n	8001272 <resp_fifo_pop+0x3a>
 800126c:	f06f 0303 	mvn.w	r3, #3
 8001270:	e023      	b.n	80012ba <resp_fifo_pop+0x82>
    memcpy(out, n->buf, n->len);
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	6819      	ldr	r1, [r3, #0]
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	461a      	mov	r2, r3
 800127c:	68b8      	ldr	r0, [r7, #8]
 800127e:	f00c feda 	bl	800e036 <memcpy>
    int ret = (int)n->len;
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	613b      	str	r3, [r7, #16]
    q->head = n->next;
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	689a      	ldr	r2, [r3, #8]
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	601a      	str	r2, [r3, #0]
    if (!q->head) q->tail = NULL;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d102      	bne.n	800129e <resp_fifo_pop+0x66>
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2200      	movs	r2, #0
 800129c:	605a      	str	r2, [r3, #4]
    q->count--;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	1e5a      	subs	r2, r3, #1
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	609a      	str	r2, [r3, #8]
    free(n->buf);
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f00c fb79 	bl	800d9a4 <free>
    free(n);
 80012b2:	6978      	ldr	r0, [r7, #20]
 80012b4:	f00c fb76 	bl	800d9a4 <free>
    return ret;
 80012b8:	693b      	ldr	r3, [r7, #16]
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3718      	adds	r7, #24
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
	...

080012c4 <router_init>:
int resp_fifo_count(const response_fifo_t *q) { return q ? q->count : 0; }

// ---------- Router mínimo ----------
static router_handlers_t g_handlers;  // cópia local dos handlers

void router_init(router_t *r, response_fifo_t *resp_fifo, const router_handlers_t *h) {
 80012c4:	b5b0      	push	{r4, r5, r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	607a      	str	r2, [r7, #4]
    if (!r) return;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d01a      	beq.n	800130c <router_init+0x48>
    memset(r, 0, sizeof(*r));
 80012d6:	2248      	movs	r2, #72	@ 0x48
 80012d8:	2100      	movs	r1, #0
 80012da:	68f8      	ldr	r0, [r7, #12]
 80012dc:	f00c fe20 	bl	800df20 <memset>
    r->resp = resp_fifo;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	68ba      	ldr	r2, [r7, #8]
 80012e4:	645a      	str	r2, [r3, #68]	@ 0x44
    memset(&g_handlers, 0, sizeof g_handlers);
 80012e6:	2224      	movs	r2, #36	@ 0x24
 80012e8:	2100      	movs	r1, #0
 80012ea:	480a      	ldr	r0, [pc, #40]	@ (8001314 <router_init+0x50>)
 80012ec:	f00c fe18 	bl	800df20 <memset>
    if (h) g_handlers = *h;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d00b      	beq.n	800130e <router_init+0x4a>
 80012f6:	4a07      	ldr	r2, [pc, #28]	@ (8001314 <router_init+0x50>)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	4614      	mov	r4, r2
 80012fc:	461d      	mov	r5, r3
 80012fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001300:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001302:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001304:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001306:	682b      	ldr	r3, [r5, #0]
 8001308:	6023      	str	r3, [r4, #0]
 800130a:	e000      	b.n	800130e <router_init+0x4a>
    if (!r) return;
 800130c:	bf00      	nop
}
 800130e:	3710      	adds	r7, #16
 8001310:	46bd      	mov	sp, r7
 8001312:	bdb0      	pop	{r4, r5, r7, pc}
 8001314:	2000009c 	.word	0x2000009c

08001318 <dispatch>:

static void dispatch(router_t *r, const uint8_t *f, uint32_t len) {
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
    if (!r || !f || len < 4) return;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	2b00      	cmp	r3, #0
 8001328:	f000 80c0 	beq.w	80014ac <dispatch+0x194>
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	2b00      	cmp	r3, #0
 8001330:	f000 80bc 	beq.w	80014ac <dispatch+0x194>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2b03      	cmp	r3, #3
 8001338:	f240 80b8 	bls.w	80014ac <dispatch+0x194>
    uint8_t type = f[1];
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	3301      	adds	r3, #1
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	75fb      	strb	r3, [r7, #23]

    // Helper pra reduzir ruído
    #define CALL(h) do{ if (g_handlers.h) g_handlers.h(r, f, len); }while(0)

    switch (type) {
 8001344:	7dfb      	ldrb	r3, [r7, #23]
 8001346:	2b20      	cmp	r3, #32
 8001348:	dc4a      	bgt.n	80013e0 <dispatch+0xc8>
 800134a:	2b00      	cmp	r3, #0
 800134c:	f340 80b0 	ble.w	80014b0 <dispatch+0x198>
 8001350:	3b01      	subs	r3, #1
 8001352:	2b1f      	cmp	r3, #31
 8001354:	f200 80ac 	bhi.w	80014b0 <dispatch+0x198>
 8001358:	a201      	add	r2, pc, #4	@ (adr r2, 8001360 <dispatch+0x48>)
 800135a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800135e:	bf00      	nop
 8001360:	080013e7 	.word	0x080013e7
 8001364:	080013fd 	.word	0x080013fd
 8001368:	08001413 	.word	0x08001413
 800136c:	08001429 	.word	0x08001429
 8001370:	0800143f 	.word	0x0800143f
 8001374:	08001455 	.word	0x08001455
 8001378:	0800146b 	.word	0x0800146b
 800137c:	080014b1 	.word	0x080014b1
 8001380:	080014b1 	.word	0x080014b1
 8001384:	080014b1 	.word	0x080014b1
 8001388:	080014b1 	.word	0x080014b1
 800138c:	080014b1 	.word	0x080014b1
 8001390:	080014b1 	.word	0x080014b1
 8001394:	080014b1 	.word	0x080014b1
 8001398:	080014b1 	.word	0x080014b1
 800139c:	080014b1 	.word	0x080014b1
 80013a0:	080014b1 	.word	0x080014b1
 80013a4:	080014b1 	.word	0x080014b1
 80013a8:	080014b1 	.word	0x080014b1
 80013ac:	080014b1 	.word	0x080014b1
 80013b0:	080014b1 	.word	0x080014b1
 80013b4:	080014b1 	.word	0x080014b1
 80013b8:	080014b1 	.word	0x080014b1
 80013bc:	080014b1 	.word	0x080014b1
 80013c0:	080014b1 	.word	0x080014b1
 80013c4:	080014b1 	.word	0x080014b1
 80013c8:	080014b1 	.word	0x080014b1
 80013cc:	080014b1 	.word	0x080014b1
 80013d0:	080014b1 	.word	0x080014b1
 80013d4:	080014b1 	.word	0x080014b1
 80013d8:	080014b1 	.word	0x080014b1
 80013dc:	08001481 	.word	0x08001481
 80013e0:	2b68      	cmp	r3, #104	@ 0x68
 80013e2:	d058      	beq.n	8001496 <dispatch+0x17e>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
        case REQ_MOVE_END:           CALL(on_move_end);           break;
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
        case REQ_FPGA_STATUS:        CALL(on_fpga_status);        break;
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
        default: /* desconhecido */  break;
 80013e4:	e064      	b.n	80014b0 <dispatch+0x198>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 80013e6:	4b3d      	ldr	r3, [pc, #244]	@ (80014dc <dispatch+0x1c4>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d062      	beq.n	80014b4 <dispatch+0x19c>
 80013ee:	4b3b      	ldr	r3, [pc, #236]	@ (80014dc <dispatch+0x1c4>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	68b9      	ldr	r1, [r7, #8]
 80013f6:	68f8      	ldr	r0, [r7, #12]
 80013f8:	4798      	blx	r3
 80013fa:	e05b      	b.n	80014b4 <dispatch+0x19c>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 80013fc:	4b37      	ldr	r3, [pc, #220]	@ (80014dc <dispatch+0x1c4>)
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d059      	beq.n	80014b8 <dispatch+0x1a0>
 8001404:	4b35      	ldr	r3, [pc, #212]	@ (80014dc <dispatch+0x1c4>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	68b9      	ldr	r1, [r7, #8]
 800140c:	68f8      	ldr	r0, [r7, #12]
 800140e:	4798      	blx	r3
 8001410:	e052      	b.n	80014b8 <dispatch+0x1a0>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001412:	4b32      	ldr	r3, [pc, #200]	@ (80014dc <dispatch+0x1c4>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d050      	beq.n	80014bc <dispatch+0x1a4>
 800141a:	4b30      	ldr	r3, [pc, #192]	@ (80014dc <dispatch+0x1c4>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	687a      	ldr	r2, [r7, #4]
 8001420:	68b9      	ldr	r1, [r7, #8]
 8001422:	68f8      	ldr	r0, [r7, #12]
 8001424:	4798      	blx	r3
 8001426:	e049      	b.n	80014bc <dispatch+0x1a4>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001428:	4b2c      	ldr	r3, [pc, #176]	@ (80014dc <dispatch+0x1c4>)
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d047      	beq.n	80014c0 <dispatch+0x1a8>
 8001430:	4b2a      	ldr	r3, [pc, #168]	@ (80014dc <dispatch+0x1c4>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	68b9      	ldr	r1, [r7, #8]
 8001438:	68f8      	ldr	r0, [r7, #12]
 800143a:	4798      	blx	r3
 800143c:	e040      	b.n	80014c0 <dispatch+0x1a8>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 800143e:	4b27      	ldr	r3, [pc, #156]	@ (80014dc <dispatch+0x1c4>)
 8001440:	691b      	ldr	r3, [r3, #16]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d03e      	beq.n	80014c4 <dispatch+0x1ac>
 8001446:	4b25      	ldr	r3, [pc, #148]	@ (80014dc <dispatch+0x1c4>)
 8001448:	691b      	ldr	r3, [r3, #16]
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	68b9      	ldr	r1, [r7, #8]
 800144e:	68f8      	ldr	r0, [r7, #12]
 8001450:	4798      	blx	r3
 8001452:	e037      	b.n	80014c4 <dispatch+0x1ac>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001454:	4b21      	ldr	r3, [pc, #132]	@ (80014dc <dispatch+0x1c4>)
 8001456:	695b      	ldr	r3, [r3, #20]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d035      	beq.n	80014c8 <dispatch+0x1b0>
 800145c:	4b1f      	ldr	r3, [pc, #124]	@ (80014dc <dispatch+0x1c4>)
 800145e:	695b      	ldr	r3, [r3, #20]
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	68b9      	ldr	r1, [r7, #8]
 8001464:	68f8      	ldr	r0, [r7, #12]
 8001466:	4798      	blx	r3
 8001468:	e02e      	b.n	80014c8 <dispatch+0x1b0>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 800146a:	4b1c      	ldr	r3, [pc, #112]	@ (80014dc <dispatch+0x1c4>)
 800146c:	699b      	ldr	r3, [r3, #24]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d02c      	beq.n	80014cc <dispatch+0x1b4>
 8001472:	4b1a      	ldr	r3, [pc, #104]	@ (80014dc <dispatch+0x1c4>)
 8001474:	699b      	ldr	r3, [r3, #24]
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	68b9      	ldr	r1, [r7, #8]
 800147a:	68f8      	ldr	r0, [r7, #12]
 800147c:	4798      	blx	r3
 800147e:	e025      	b.n	80014cc <dispatch+0x1b4>
        case REQ_FPGA_STATUS:        CALL(on_fpga_status);        break;
 8001480:	4b16      	ldr	r3, [pc, #88]	@ (80014dc <dispatch+0x1c4>)
 8001482:	69db      	ldr	r3, [r3, #28]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d023      	beq.n	80014d0 <dispatch+0x1b8>
 8001488:	4b14      	ldr	r3, [pc, #80]	@ (80014dc <dispatch+0x1c4>)
 800148a:	69db      	ldr	r3, [r3, #28]
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	68b9      	ldr	r1, [r7, #8]
 8001490:	68f8      	ldr	r0, [r7, #12]
 8001492:	4798      	blx	r3
 8001494:	e01c      	b.n	80014d0 <dispatch+0x1b8>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001496:	4b11      	ldr	r3, [pc, #68]	@ (80014dc <dispatch+0x1c4>)
 8001498:	6a1b      	ldr	r3, [r3, #32]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d01a      	beq.n	80014d4 <dispatch+0x1bc>
 800149e:	4b0f      	ldr	r3, [pc, #60]	@ (80014dc <dispatch+0x1c4>)
 80014a0:	6a1b      	ldr	r3, [r3, #32]
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	68b9      	ldr	r1, [r7, #8]
 80014a6:	68f8      	ldr	r0, [r7, #12]
 80014a8:	4798      	blx	r3
 80014aa:	e013      	b.n	80014d4 <dispatch+0x1bc>
    if (!r || !f || len < 4) return;
 80014ac:	bf00      	nop
 80014ae:	e012      	b.n	80014d6 <dispatch+0x1be>
        default: /* desconhecido */  break;
 80014b0:	bf00      	nop
 80014b2:	e010      	b.n	80014d6 <dispatch+0x1be>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 80014b4:	bf00      	nop
 80014b6:	e00e      	b.n	80014d6 <dispatch+0x1be>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 80014b8:	bf00      	nop
 80014ba:	e00c      	b.n	80014d6 <dispatch+0x1be>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 80014bc:	bf00      	nop
 80014be:	e00a      	b.n	80014d6 <dispatch+0x1be>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 80014c0:	bf00      	nop
 80014c2:	e008      	b.n	80014d6 <dispatch+0x1be>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 80014c4:	bf00      	nop
 80014c6:	e006      	b.n	80014d6 <dispatch+0x1be>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 80014c8:	bf00      	nop
 80014ca:	e004      	b.n	80014d6 <dispatch+0x1be>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 80014cc:	bf00      	nop
 80014ce:	e002      	b.n	80014d6 <dispatch+0x1be>
        case REQ_FPGA_STATUS:        CALL(on_fpga_status);        break;
 80014d0:	bf00      	nop
 80014d2:	e000      	b.n	80014d6 <dispatch+0x1be>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 80014d4:	bf00      	nop
    }
    #undef CALL
}
 80014d6:	3718      	adds	r7, #24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	2000009c 	.word	0x2000009c

080014e0 <router_feed_bytes>:

// Como o app já entrega um frame completo, basta validar header/tail e despachar.
void router_feed_bytes(router_t *r, const uint8_t *data, uint32_t len) {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	60f8      	str	r0, [r7, #12]
 80014e8:	60b9      	str	r1, [r7, #8]
 80014ea:	607a      	str	r2, [r7, #4]
    if (!r || !data || len < 4) return;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d016      	beq.n	8001520 <router_feed_bytes+0x40>
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d013      	beq.n	8001520 <router_feed_bytes+0x40>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2b03      	cmp	r3, #3
 80014fc:	d910      	bls.n	8001520 <router_feed_bytes+0x40>
    if (data[0] != REQ_HEADER) return;
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	2baa      	cmp	r3, #170	@ 0xaa
 8001504:	d10e      	bne.n	8001524 <router_feed_bytes+0x44>
    if (data[len - 1] != REQ_TAIL) return;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	3b01      	subs	r3, #1
 800150a:	68ba      	ldr	r2, [r7, #8]
 800150c:	4413      	add	r3, r2
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b55      	cmp	r3, #85	@ 0x55
 8001512:	d109      	bne.n	8001528 <router_feed_bytes+0x48>
    dispatch(r, data, len);
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	68b9      	ldr	r1, [r7, #8]
 8001518:	68f8      	ldr	r0, [r7, #12]
 800151a:	f7ff fefd 	bl	8001318 <dispatch>
 800151e:	e004      	b.n	800152a <router_feed_bytes+0x4a>
    if (!r || !data || len < 4) return;
 8001520:	bf00      	nop
 8001522:	e002      	b.n	800152a <router_feed_bytes+0x4a>
    if (data[0] != REQ_HEADER) return;
 8001524:	bf00      	nop
 8001526:	e000      	b.n	800152a <router_feed_bytes+0x4a>
    if (data[len - 1] != REQ_TAIL) return;
 8001528:	bf00      	nop
}
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}

08001530 <home_service_init>:

LOG_SVC_DEFINE(LOG_SVC_HOME, "home");

static home_status_t g_home;

void home_service_init(void) {
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af04      	add	r7, sp, #16
	g_home.axis_done_mask = 0;
 8001536:	4b0b      	ldr	r3, [pc, #44]	@ (8001564 <home_service_init+0x34>)
 8001538:	2200      	movs	r2, #0
 800153a:	701a      	strb	r2, [r3, #0]
	g_home.error_flags = 0;
 800153c:	4b09      	ldr	r3, [pc, #36]	@ (8001564 <home_service_init+0x34>)
 800153e:	2200      	movs	r2, #0
 8001540:	705a      	strb	r2, [r3, #1]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8001542:	4a09      	ldr	r2, [pc, #36]	@ (8001568 <home_service_init+0x38>)
 8001544:	4b09      	ldr	r3, [pc, #36]	@ (800156c <home_service_init+0x3c>)
 8001546:	9302      	str	r3, [sp, #8]
 8001548:	4b09      	ldr	r3, [pc, #36]	@ (8001570 <home_service_init+0x40>)
 800154a:	9301      	str	r3, [sp, #4]
 800154c:	4b09      	ldr	r3, [pc, #36]	@ (8001574 <home_service_init+0x44>)
 800154e:	9300      	str	r3, [sp, #0]
 8001550:	4613      	mov	r3, r2
 8001552:	2200      	movs	r2, #0
 8001554:	2100      	movs	r1, #0
 8001556:	2003      	movs	r0, #3
 8001558:	f000 fcd2 	bl	8001f00 <log_event_auto>
}
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	200000c0 	.word	0x200000c0
 8001568:	0800ed74 	.word	0x0800ed74
 800156c:	0800ed7c 	.word	0x0800ed7c
 8001570:	0800ed80 	.word	0x0800ed80
 8001574:	0800ed84 	.word	0x0800ed84

08001578 <home_on_move_home>:
const home_status_t* home_status_get(void) {
	return &g_home;
}

void home_on_move_home(const uint8_t *frame, uint32_t len) {
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af04      	add	r7, sp, #16
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de homing */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_home", "not_implemented");
 8001582:	4a08      	ldr	r2, [pc, #32]	@ (80015a4 <home_on_move_home+0x2c>)
 8001584:	4b08      	ldr	r3, [pc, #32]	@ (80015a8 <home_on_move_home+0x30>)
 8001586:	9302      	str	r3, [sp, #8]
 8001588:	4b08      	ldr	r3, [pc, #32]	@ (80015ac <home_on_move_home+0x34>)
 800158a:	9301      	str	r3, [sp, #4]
 800158c:	4b08      	ldr	r3, [pc, #32]	@ (80015b0 <home_on_move_home+0x38>)
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	4613      	mov	r3, r2
 8001592:	2200      	movs	r2, #0
 8001594:	2101      	movs	r1, #1
 8001596:	2003      	movs	r0, #3
 8001598:	f000 fcb2 	bl	8001f00 <log_event_auto>
}
 800159c:	bf00      	nop
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	0800ed74 	.word	0x0800ed74
 80015a8:	0800ed8c 	.word	0x0800ed8c
 80015ac:	0800ed80 	.word	0x0800ed80
 80015b0:	0800ed9c 	.word	0x0800ed9c

080015b4 <led_gpio_config_output>:
#else
#define LED_GPIO_ON_LEVEL  GPIO_PIN_RESET
#define LED_GPIO_OFF_LEVEL GPIO_PIN_SET
#endif

static void led_gpio_config_output(const led_channel_state_t *led) {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b088      	sub	sp, #32
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
    if (!led)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d019      	beq.n	80015f6 <led_gpio_config_output+0x42>
        return;
    GPIO_InitTypeDef gi = {0};
 80015c2:	f107 030c 	add.w	r3, r7, #12
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	605a      	str	r2, [r3, #4]
 80015cc:	609a      	str	r2, [r3, #8]
 80015ce:	60da      	str	r2, [r3, #12]
 80015d0:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	889b      	ldrh	r3, [r3, #4]
 80015d6:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_OUTPUT_PP;
 80015d8:	2301      	movs	r3, #1
 80015da:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 80015e0:	2300      	movs	r3, #0
 80015e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(led->port, &gi);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f107 020c 	add.w	r2, r7, #12
 80015ec:	4611      	mov	r1, r2
 80015ee:	4618      	mov	r0, r3
 80015f0:	f004 fb66 	bl	8005cc0 <HAL_GPIO_Init>
 80015f4:	e000      	b.n	80015f8 <led_gpio_config_output+0x44>
        return;
 80015f6:	bf00      	nop
}
 80015f8:	3720      	adds	r7, #32
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <led_gpio_config_pwm>:

static void led_gpio_config_pwm(const led_channel_state_t *led) {
 80015fe:	b580      	push	{r7, lr}
 8001600:	b088      	sub	sp, #32
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
    if (!led)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d01c      	beq.n	8001646 <led_gpio_config_pwm+0x48>
        return;
    GPIO_InitTypeDef gi = {0};
 800160c:	f107 030c 	add.w	r3, r7, #12
 8001610:	2200      	movs	r2, #0
 8001612:	601a      	str	r2, [r3, #0]
 8001614:	605a      	str	r2, [r3, #4]
 8001616:	609a      	str	r2, [r3, #8]
 8001618:	60da      	str	r2, [r3, #12]
 800161a:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	889b      	ldrh	r3, [r3, #4]
 8001620:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_AF_PP;
 8001622:	2302      	movs	r3, #2
 8001624:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 800162a:	2300      	movs	r3, #0
 800162c:	61bb      	str	r3, [r7, #24]
    gi.Alternate = led->alternate;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(led->port, &gi);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f107 020c 	add.w	r2, r7, #12
 800163c:	4611      	mov	r1, r2
 800163e:	4618      	mov	r0, r3
 8001640:	f004 fb3e 	bl	8005cc0 <HAL_GPIO_Init>
 8001644:	e000      	b.n	8001648 <led_gpio_config_pwm+0x4a>
        return;
 8001646:	bf00      	nop
}
 8001648:	3720      	adds	r7, #32
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <led_push_response>:
 *    resposta; em caso negativo, registra o erro e abandona o envio para evitar
 *    inserir dados inválidos na fila.
 *  - Após a codificação, confere o resultado de app_resp_push para sinalizar e
 *    logar falhas na fila de saída (por exemplo, quando estiver cheia).
 */
static void led_push_response(uint8_t frame_id, uint8_t mask, uint8_t status) {
 8001650:	b580      	push	{r7, lr}
 8001652:	b088      	sub	sp, #32
 8001654:	af02      	add	r7, sp, #8
 8001656:	4603      	mov	r3, r0
 8001658:	71fb      	strb	r3, [r7, #7]
 800165a:	460b      	mov	r3, r1
 800165c:	71bb      	strb	r3, [r7, #6]
 800165e:	4613      	mov	r3, r2
 8001660:	717b      	strb	r3, [r7, #5]
    uint8_t raw[7];
    led_ctrl_resp_t resp = { frame_id, mask, status };
 8001662:	79fb      	ldrb	r3, [r7, #7]
 8001664:	733b      	strb	r3, [r7, #12]
 8001666:	79bb      	ldrb	r3, [r7, #6]
 8001668:	737b      	strb	r3, [r7, #13]
 800166a:	797b      	ldrb	r3, [r7, #5]
 800166c:	73bb      	strb	r3, [r7, #14]
    if (led_ctrl_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 800166e:	f107 0110 	add.w	r1, r7, #16
 8001672:	f107 030c 	add.w	r3, r7, #12
 8001676:	2207      	movs	r2, #7
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff fb31 	bl	8000ce0 <led_ctrl_resp_encoder>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d00c      	beq.n	800169e <led_push_response+0x4e>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "resp", "failed to encode led ack");
 8001684:	4a12      	ldr	r2, [pc, #72]	@ (80016d0 <led_push_response+0x80>)
 8001686:	4b13      	ldr	r3, [pc, #76]	@ (80016d4 <led_push_response+0x84>)
 8001688:	9301      	str	r3, [sp, #4]
 800168a:	4b13      	ldr	r3, [pc, #76]	@ (80016d8 <led_push_response+0x88>)
 800168c:	9300      	str	r3, [sp, #0]
 800168e:	4613      	mov	r3, r2
 8001690:	f06f 0201 	mvn.w	r2, #1
 8001694:	2164      	movs	r1, #100	@ 0x64
 8001696:	2001      	movs	r0, #1
 8001698:	f000 fc32 	bl	8001f00 <log_event_auto>
 800169c:	e014      	b.n	80016c8 <led_push_response+0x78>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 800169e:	f107 0310 	add.w	r3, r7, #16
 80016a2:	2107      	movs	r1, #7
 80016a4:	4618      	mov	r0, r3
 80016a6:	f002 fc69 	bl	8003f7c <app_resp_push>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d00b      	beq.n	80016c8 <led_push_response+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "resp", "failed to queue led ack");
 80016b0:	4a07      	ldr	r2, [pc, #28]	@ (80016d0 <led_push_response+0x80>)
 80016b2:	4b0a      	ldr	r3, [pc, #40]	@ (80016dc <led_push_response+0x8c>)
 80016b4:	9301      	str	r3, [sp, #4]
 80016b6:	4b08      	ldr	r3, [pc, #32]	@ (80016d8 <led_push_response+0x88>)
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	4613      	mov	r3, r2
 80016bc:	f06f 0203 	mvn.w	r2, #3
 80016c0:	2164      	movs	r1, #100	@ 0x64
 80016c2:	2001      	movs	r0, #1
 80016c4:	f000 fc1c 	bl	8001f00 <log_event_auto>
    }
}
 80016c8:	3718      	adds	r7, #24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	0800eda8 	.word	0x0800eda8
 80016d4:	0800edac 	.word	0x0800edac
 80016d8:	0800edc8 	.word	0x0800edc8
 80016dc:	0800edd0 	.word	0x0800edd0

080016e0 <led_timer_get_clock>:

static uint32_t led_timer_get_clock(void) {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
    uint32_t clk = HAL_RCC_GetPCLK2Freq();
 80016e6:	f006 faa3 	bl	8007c30 <HAL_RCC_GetPCLK2Freq>
 80016ea:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR_PPRE2) && defined(RCC_CFGR_PPRE2_DIV1)
    uint32_t presc = (RCC->CFGR & RCC_CFGR_PPRE2);
 80016ec:	4b09      	ldr	r3, [pc, #36]	@ (8001714 <led_timer_get_clock+0x34>)
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80016f4:	603b      	str	r3, [r7, #0]
    if (presc != RCC_CFGR_PPRE2_DIV1 && presc != 0u) {
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d005      	beq.n	8001708 <led_timer_get_clock+0x28>
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d002      	beq.n	8001708 <led_timer_get_clock+0x28>
        clk *= 2u;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	607b      	str	r3, [r7, #4]
    }
#endif
    return clk;
 8001708:	687b      	ldr	r3, [r7, #4]
}
 800170a:	4618      	mov	r0, r3
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	40021000 	.word	0x40021000

08001718 <led_compute_period_ticks>:
 * ~1,22 kHz (80 MHz / 65 536). Para atingir frequências como 1 Hz ou 0,2 Hz
 * é necessário reduzir o clock efetivo do TIM15 via prescaler (por exemplo,
 * PSC = 7999 → divisor efetivo 8 000 → f_min ≈ 0,15 Hz).
 */

static uint32_t led_compute_period_ticks(uint16_t freq_centi_hz) {
 8001718:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800171c:	b094      	sub	sp, #80	@ 0x50
 800171e:	af00      	add	r7, sp, #0
 8001720:	4603      	mov	r3, r0
 8001722:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (freq_centi_hz == 0u)
 8001724:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001726:	2b00      	cmp	r3, #0
 8001728:	d101      	bne.n	800172e <led_compute_period_ticks+0x16>
        return 0u;
 800172a:	2300      	movs	r3, #0
 800172c:	e066      	b.n	80017fc <led_compute_period_ticks+0xe4>

    uint32_t timer_clk = led_timer_get_clock();
 800172e:	f7ff ffd7 	bl	80016e0 <led_timer_get_clock>
 8001732:	6478      	str	r0, [r7, #68]	@ 0x44
    uint32_t prescaler = (uint32_t)htim15.Init.Prescaler + 1u;
 8001734:	4b34      	ldr	r3, [pc, #208]	@ (8001808 <led_compute_period_ticks+0xf0>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	3301      	adds	r3, #1
 800173a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (prescaler == 0u)
 800173c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800173e:	2b00      	cmp	r3, #0
 8001740:	d101      	bne.n	8001746 <led_compute_period_ticks+0x2e>
        return 0u;
 8001742:	2300      	movs	r3, #0
 8001744:	e05a      	b.n	80017fc <led_compute_period_ticks+0xe4>

    uint32_t clk_per_second = timer_clk / prescaler;
 8001746:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001748:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800174a:	fbb2 f3f3 	udiv	r3, r2, r3
 800174e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (clk_per_second == 0u)
 8001750:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001752:	2b00      	cmp	r3, #0
 8001754:	d101      	bne.n	800175a <led_compute_period_ticks+0x42>
        return 0u;
 8001756:	2300      	movs	r3, #0
 8001758:	e050      	b.n	80017fc <led_compute_period_ticks+0xe4>

    uint64_t scaled_clock = (uint64_t)clk_per_second * 100u;
 800175a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800175c:	2200      	movs	r2, #0
 800175e:	4698      	mov	r8, r3
 8001760:	4691      	mov	r9, r2
 8001762:	4642      	mov	r2, r8
 8001764:	464b      	mov	r3, r9
 8001766:	1891      	adds	r1, r2, r2
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	415b      	adcs	r3, r3
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001772:	eb12 0408 	adds.w	r4, r2, r8
 8001776:	eb43 0509 	adc.w	r5, r3, r9
 800177a:	f04f 0200 	mov.w	r2, #0
 800177e:	f04f 0300 	mov.w	r3, #0
 8001782:	016b      	lsls	r3, r5, #5
 8001784:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001788:	0162      	lsls	r2, r4, #5
 800178a:	eb14 0a02 	adds.w	sl, r4, r2
 800178e:	eb45 0b03 	adc.w	fp, r5, r3
 8001792:	eb1a 0308 	adds.w	r3, sl, r8
 8001796:	603b      	str	r3, [r7, #0]
 8001798:	eb4b 0309 	adc.w	r3, fp, r9
 800179c:	607b      	str	r3, [r7, #4]
 800179e:	e9d7 3400 	ldrd	r3, r4, [r7]
 80017a2:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
    uint64_t ticks = (scaled_clock + ((uint64_t)freq_centi_hz / 2u)) / (uint64_t)freq_centi_hz;
 80017a6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80017a8:	085b      	lsrs	r3, r3, #1
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	2200      	movs	r2, #0
 80017b0:	623b      	str	r3, [r7, #32]
 80017b2:	627a      	str	r2, [r7, #36]	@ 0x24
 80017b4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80017b8:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80017bc:	4621      	mov	r1, r4
 80017be:	1889      	adds	r1, r1, r2
 80017c0:	61b9      	str	r1, [r7, #24]
 80017c2:	4629      	mov	r1, r5
 80017c4:	eb43 0101 	adc.w	r1, r3, r1
 80017c8:	61f9      	str	r1, [r7, #28]
 80017ca:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80017cc:	2200      	movs	r2, #0
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	617a      	str	r2, [r7, #20]
 80017d2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80017d6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80017da:	f7fe fd49 	bl	8000270 <__aeabi_uldivmod>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    if (ticks > 0xFFFFFFFFu)
 80017e6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d305      	bcc.n	80017fa <led_compute_period_ticks+0xe2>
        ticks = 0xFFFFFFFFu;
 80017ee:	f04f 32ff 	mov.w	r2, #4294967295
 80017f2:	f04f 0300 	mov.w	r3, #0
 80017f6:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    return (uint32_t)ticks;
 80017fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3750      	adds	r7, #80	@ 0x50
 8001800:	46bd      	mov	sp, r7
 8001802:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001806:	bf00      	nop
 8001808:	20000ff4 	.word	0x20000ff4

0800180c <led_apply_pwm>:

static void led_apply_pwm(uint32_t period_ticks, uint32_t pulse_ticks) {
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6039      	str	r1, [r7, #0]
    if (period_ticks == 0u)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d101      	bne.n	8001820 <led_apply_pwm+0x14>
        period_ticks = 1u;
 800181c:	2301      	movs	r3, #1
 800181e:	607b      	str	r3, [r7, #4]
    if (pulse_ticks > period_ticks)
 8001820:	683a      	ldr	r2, [r7, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	429a      	cmp	r2, r3
 8001826:	d901      	bls.n	800182c <led_apply_pwm+0x20>
        pulse_ticks = period_ticks;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	603b      	str	r3, [r7, #0]

    uint32_t arr = (period_ticks > 0u) ? (period_ticks - 1u) : 0u;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d002      	beq.n	8001838 <led_apply_pwm+0x2c>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	3b01      	subs	r3, #1
 8001836:	e000      	b.n	800183a <led_apply_pwm+0x2e>
 8001838:	2300      	movs	r3, #0
 800183a:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim15, arr);
 800183c:	4b0a      	ldr	r3, [pc, #40]	@ (8001868 <led_apply_pwm+0x5c>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	68fa      	ldr	r2, [r7, #12]
 8001842:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001844:	4a08      	ldr	r2, [pc, #32]	@ (8001868 <led_apply_pwm+0x5c>)
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, pulse_ticks);
 800184a:	4b07      	ldr	r3, [pc, #28]	@ (8001868 <led_apply_pwm+0x5c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	683a      	ldr	r2, [r7, #0]
 8001850:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_GenerateEvent(&htim15, TIM_EVENTSOURCE_UPDATE);
 8001852:	2101      	movs	r1, #1
 8001854:	4804      	ldr	r0, [pc, #16]	@ (8001868 <led_apply_pwm+0x5c>)
 8001856:	f009 fd5d 	bl	800b314 <HAL_TIM_GenerateEvent>
    htim15.Init.Period = arr;
 800185a:	4a03      	ldr	r2, [pc, #12]	@ (8001868 <led_apply_pwm+0x5c>)
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	60d3      	str	r3, [r2, #12]
}
 8001860:	bf00      	nop
 8001862:	3710      	adds	r7, #16
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20000ff4 	.word	0x20000ff4

0800186c <led_force_off>:

static void led_force_off(led_channel_state_t *led) {
 800186c:	b580      	push	{r7, lr}
 800186e:	b088      	sub	sp, #32
 8001870:	af04      	add	r7, sp, #16
 8001872:	6078      	str	r0, [r7, #4]
    if (!led)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d029      	beq.n	80018ce <led_force_off+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 800187a:	f000 f913 	bl	8001aa4 <led_pwm_stop>
 800187e:	4603      	mov	r3, r0
 8001880:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8001882:	7bfb      	ldrb	r3, [r7, #15]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d00d      	beq.n	80018a4 <led_force_off+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 8001888:	4a13      	ldr	r2, [pc, #76]	@ (80018d8 <led_force_off+0x6c>)
 800188a:	7bfb      	ldrb	r3, [r7, #15]
 800188c:	9302      	str	r3, [sp, #8]
 800188e:	4b13      	ldr	r3, [pc, #76]	@ (80018dc <led_force_off+0x70>)
 8001890:	9301      	str	r3, [sp, #4]
 8001892:	4b13      	ldr	r3, [pc, #76]	@ (80018e0 <led_force_off+0x74>)
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	4613      	mov	r3, r2
 8001898:	f06f 0203 	mvn.w	r2, #3
 800189c:	2164      	movs	r1, #100	@ 0x64
 800189e:	2001      	movs	r0, #1
 80018a0:	f000 fb2e 	bl	8001f00 <log_event_auto>
    }
    led_gpio_config_output(led);
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f7ff fe85 	bl	80015b4 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_OFF_LEVEL);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6818      	ldr	r0, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	889b      	ldrh	r3, [r3, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	4619      	mov	r1, r3
 80018b6:	f004 fcaf 	bl	8006218 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_OFF;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2200      	movs	r2, #0
 80018be:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2200      	movs	r2, #0
 80018c4:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	735a      	strb	r2, [r3, #13]
 80018cc:	e000      	b.n	80018d0 <led_force_off+0x64>
        return;
 80018ce:	bf00      	nop
}
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	0800eda8 	.word	0x0800eda8
 80018dc:	0800ede8 	.word	0x0800ede8
 80018e0:	0800ee0c 	.word	0x0800ee0c

080018e4 <led_force_on>:

static void led_force_on(led_channel_state_t *led) {
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b088      	sub	sp, #32
 80018e8:	af04      	add	r7, sp, #16
 80018ea:	6078      	str	r0, [r7, #4]
    if (!led)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d029      	beq.n	8001946 <led_force_on+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 80018f2:	f000 f8d7 	bl	8001aa4 <led_pwm_stop>
 80018f6:	4603      	mov	r3, r0
 80018f8:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 80018fa:	7bfb      	ldrb	r3, [r7, #15]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d00d      	beq.n	800191c <led_force_on+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 8001900:	4a13      	ldr	r2, [pc, #76]	@ (8001950 <led_force_on+0x6c>)
 8001902:	7bfb      	ldrb	r3, [r7, #15]
 8001904:	9302      	str	r3, [sp, #8]
 8001906:	4b13      	ldr	r3, [pc, #76]	@ (8001954 <led_force_on+0x70>)
 8001908:	9301      	str	r3, [sp, #4]
 800190a:	4b13      	ldr	r3, [pc, #76]	@ (8001958 <led_force_on+0x74>)
 800190c:	9300      	str	r3, [sp, #0]
 800190e:	4613      	mov	r3, r2
 8001910:	f06f 0203 	mvn.w	r2, #3
 8001914:	2164      	movs	r1, #100	@ 0x64
 8001916:	2001      	movs	r0, #1
 8001918:	f000 faf2 	bl	8001f00 <log_event_auto>
    }
    led_gpio_config_output(led);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f7ff fe49 	bl	80015b4 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_ON_LEVEL);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6818      	ldr	r0, [r3, #0]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	889b      	ldrh	r3, [r3, #4]
 800192a:	2201      	movs	r2, #1
 800192c:	4619      	mov	r1, r3
 800192e:	f004 fc73 	bl	8006218 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_ON;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2201      	movs	r2, #1
 8001936:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	81da      	strh	r2, [r3, #14]
    led->is_on = 1u;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2201      	movs	r2, #1
 8001942:	735a      	strb	r2, [r3, #13]
 8001944:	e000      	b.n	8001948 <led_force_on+0x64>
        return;
 8001946:	bf00      	nop
}
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	0800eda8 	.word	0x0800eda8
 8001954:	0800ede8 	.word	0x0800ede8
 8001958:	0800ee0c 	.word	0x0800ee0c

0800195c <led_force_blink>:

static void led_force_blink(led_channel_state_t *led, uint16_t freq_centi_hz) {
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af02      	add	r7, sp, #8
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	460b      	mov	r3, r1
 8001966:	807b      	strh	r3, [r7, #2]
    if (!led || freq_centi_hz == 0u)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d03c      	beq.n	80019e8 <led_force_blink+0x8c>
 800196e:	887b      	ldrh	r3, [r7, #2]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d039      	beq.n	80019e8 <led_force_blink+0x8c>
        return;
    uint32_t period_ticks = led_compute_period_ticks(freq_centi_hz);
 8001974:	887b      	ldrh	r3, [r7, #2]
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff fece 	bl	8001718 <led_compute_period_ticks>
 800197c:	60f8      	str	r0, [r7, #12]
    if (period_ticks < 2u)
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	2b01      	cmp	r3, #1
 8001982:	d801      	bhi.n	8001988 <led_force_blink+0x2c>
        period_ticks = 2u;
 8001984:	2302      	movs	r3, #2
 8001986:	60fb      	str	r3, [r7, #12]
    if (period_ticks > (uint32_t)0x10000u)
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800198e:	d902      	bls.n	8001996 <led_force_blink+0x3a>
        period_ticks = 0x10000u;
 8001990:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001994:	60fb      	str	r3, [r7, #12]

    uint32_t pulse_ticks = period_ticks / 2u;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	085b      	lsrs	r3, r3, #1
 800199a:	60bb      	str	r3, [r7, #8]
    led_gpio_config_pwm(led);
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f7ff fe2e 	bl	80015fe <led_gpio_config_pwm>
    led_apply_pwm(period_ticks, pulse_ticks);
 80019a2:	68b9      	ldr	r1, [r7, #8]
 80019a4:	68f8      	ldr	r0, [r7, #12]
 80019a6:	f7ff ff31 	bl	800180c <led_apply_pwm>
    if (led_pwm_start() != HAL_OK) {
 80019aa:	f000 f85d 	bl	8001a68 <led_pwm_start>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d00f      	beq.n	80019d4 <led_force_blink+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao iniciar PWM do TIM15");
 80019b4:	4a0e      	ldr	r2, [pc, #56]	@ (80019f0 <led_force_blink+0x94>)
 80019b6:	4b0f      	ldr	r3, [pc, #60]	@ (80019f4 <led_force_blink+0x98>)
 80019b8:	9301      	str	r3, [sp, #4]
 80019ba:	4b0f      	ldr	r3, [pc, #60]	@ (80019f8 <led_force_blink+0x9c>)
 80019bc:	9300      	str	r3, [sp, #0]
 80019be:	4613      	mov	r3, r2
 80019c0:	f06f 0203 	mvn.w	r2, #3
 80019c4:	2164      	movs	r1, #100	@ 0x64
 80019c6:	2001      	movs	r0, #1
 80019c8:	f000 fa9a 	bl	8001f00 <log_event_auto>
        led_force_off(led);
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f7ff ff4d 	bl	800186c <led_force_off>
        return;
 80019d2:	e00a      	b.n	80019ea <led_force_blink+0x8e>
    }
    led->mode = LED_MODE_BLINK;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2202      	movs	r2, #2
 80019d8:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = freq_centi_hz;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	887a      	ldrh	r2, [r7, #2]
 80019de:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	735a      	strb	r2, [r3, #13]
 80019e6:	e000      	b.n	80019ea <led_force_blink+0x8e>
        return;
 80019e8:	bf00      	nop
}
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	0800eda8 	.word	0x0800eda8
 80019f4:	0800ee14 	.word	0x0800ee14
 80019f8:	0800ee0c 	.word	0x0800ee0c

080019fc <led_apply_config>:

static void led_apply_config(led_channel_state_t *led, uint8_t mode, uint16_t freq_centi_hz) {
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	460b      	mov	r3, r1
 8001a06:	70fb      	strb	r3, [r7, #3]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	803b      	strh	r3, [r7, #0]
    if (!led)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d026      	beq.n	8001a60 <led_apply_config+0x64>
        return;

    if (mode > LED_MODE_BLINK)
 8001a12:	78fb      	ldrb	r3, [r7, #3]
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d901      	bls.n	8001a1c <led_apply_config+0x20>
        mode = LED_MODE_OFF;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	70fb      	strb	r3, [r7, #3]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a1c:	f3ef 8310 	mrs	r3, PRIMASK
 8001a20:	60bb      	str	r3, [r7, #8]
  return(result);
 8001a22:	68bb      	ldr	r3, [r7, #8]

    uint32_t primask = __get_PRIMASK();
 8001a24:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8001a26:	b672      	cpsid	i
}
 8001a28:	bf00      	nop
    __disable_irq();

    if (mode == LED_MODE_ON) {
 8001a2a:	78fb      	ldrb	r3, [r7, #3]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d103      	bne.n	8001a38 <led_apply_config+0x3c>
        led_force_on(led);
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff ff57 	bl	80018e4 <led_force_on>
 8001a36:	e00e      	b.n	8001a56 <led_apply_config+0x5a>
    } else if (mode == LED_MODE_BLINK && freq_centi_hz > 0u) {
 8001a38:	78fb      	ldrb	r3, [r7, #3]
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d108      	bne.n	8001a50 <led_apply_config+0x54>
 8001a3e:	883b      	ldrh	r3, [r7, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d005      	beq.n	8001a50 <led_apply_config+0x54>
        led_force_blink(led, freq_centi_hz);
 8001a44:	883b      	ldrh	r3, [r7, #0]
 8001a46:	4619      	mov	r1, r3
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	f7ff ff87 	bl	800195c <led_force_blink>
 8001a4e:	e002      	b.n	8001a56 <led_apply_config+0x5a>
    } else {
        led_force_off(led);
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f7ff ff0b 	bl	800186c <led_force_off>
    }

    if (primask == 0u) {
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d102      	bne.n	8001a62 <led_apply_config+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 8001a5c:	b662      	cpsie	i
}
 8001a5e:	e000      	b.n	8001a62 <led_apply_config+0x66>
        return;
 8001a60:	bf00      	nop
        __enable_irq();
    }
}
 8001a62:	3710      	adds	r7, #16
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <led_pwm_start>:

static HAL_StatusTypeDef led_pwm_start(void) {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
    if (g_pwm_running)
 8001a6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a9c <led_pwm_start+0x34>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <led_pwm_start+0x12>
        return HAL_OK;
 8001a76:	2300      	movs	r3, #0
 8001a78:	e00c      	b.n	8001a94 <led_pwm_start+0x2c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	4808      	ldr	r0, [pc, #32]	@ (8001aa0 <led_pwm_start+0x38>)
 8001a7e:	f008 fb8f 	bl	800a1a0 <HAL_TIM_PWM_Start>
 8001a82:	4603      	mov	r3, r0
 8001a84:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Start(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 8001a86:	79fb      	ldrb	r3, [r7, #7]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d102      	bne.n	8001a92 <led_pwm_start+0x2a>
        g_pwm_running = 1u;
 8001a8c:	4b03      	ldr	r3, [pc, #12]	@ (8001a9c <led_pwm_start+0x34>)
 8001a8e:	2201      	movs	r2, #1
 8001a90:	701a      	strb	r2, [r3, #0]
    }
    return st;
 8001a92:	79fb      	ldrb	r3, [r7, #7]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	200000c2 	.word	0x200000c2
 8001aa0:	20000ff4 	.word	0x20000ff4

08001aa4 <led_pwm_stop>:

static HAL_StatusTypeDef led_pwm_stop(void) {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
    if (!g_pwm_running)
 8001aaa:	4b17      	ldr	r3, [pc, #92]	@ (8001b08 <led_pwm_stop+0x64>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d101      	bne.n	8001ab6 <led_pwm_stop+0x12>
        return HAL_OK;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	e024      	b.n	8001b00 <led_pwm_stop+0x5c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	4814      	ldr	r0, [pc, #80]	@ (8001b0c <led_pwm_stop+0x68>)
 8001aba:	f008 fd21 	bl	800a500 <HAL_TIM_PWM_Stop>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Stop(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d11a      	bne.n	8001afe <led_pwm_stop+0x5a>
        __HAL_TIM_DISABLE(&htim15);
 8001ac8:	4b10      	ldr	r3, [pc, #64]	@ (8001b0c <led_pwm_stop+0x68>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	6a1a      	ldr	r2, [r3, #32]
 8001ace:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d10f      	bne.n	8001af8 <led_pwm_stop+0x54>
 8001ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b0c <led_pwm_stop+0x68>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	6a1a      	ldr	r2, [r3, #32]
 8001ade:	f240 4344 	movw	r3, #1092	@ 0x444
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d107      	bne.n	8001af8 <led_pwm_stop+0x54>
 8001ae8:	4b08      	ldr	r3, [pc, #32]	@ (8001b0c <led_pwm_stop+0x68>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	4b07      	ldr	r3, [pc, #28]	@ (8001b0c <led_pwm_stop+0x68>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f022 0201 	bic.w	r2, r2, #1
 8001af6:	601a      	str	r2, [r3, #0]
        g_pwm_running = 0u;
 8001af8:	4b03      	ldr	r3, [pc, #12]	@ (8001b08 <led_pwm_stop+0x64>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	701a      	strb	r2, [r3, #0]
    }
    return st;
 8001afe:	79fb      	ldrb	r3, [r7, #7]
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	200000c2 	.word	0x200000c2
 8001b0c:	20000ff4 	.word	0x20000ff4

08001b10 <led_service_init>:

void led_service_init(void) {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b08a      	sub	sp, #40	@ 0x28
 8001b14:	af02      	add	r7, sp, #8
    g_pwm_running = 0u;
 8001b16:	4b42      	ldr	r3, [pc, #264]	@ (8001c20 <led_service_init+0x110>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	701a      	strb	r2, [r3, #0]

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	61fb      	str	r3, [r7, #28]
 8001b20:	e02d      	b.n	8001b7e <led_service_init+0x6e>
        led_gpio_config_output(&g_leds[i]);
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	011b      	lsls	r3, r3, #4
 8001b26:	4a3f      	ldr	r2, [pc, #252]	@ (8001c24 <led_service_init+0x114>)
 8001b28:	4413      	add	r3, r2
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff fd42 	bl	80015b4 <led_gpio_config_output>
        HAL_GPIO_WritePin(g_leds[i].port, g_leds[i].pin, LED_GPIO_OFF_LEVEL);
 8001b30:	4a3c      	ldr	r2, [pc, #240]	@ (8001c24 <led_service_init+0x114>)
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	011b      	lsls	r3, r3, #4
 8001b36:	4413      	add	r3, r2
 8001b38:	6818      	ldr	r0, [r3, #0]
 8001b3a:	4a3a      	ldr	r2, [pc, #232]	@ (8001c24 <led_service_init+0x114>)
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	011b      	lsls	r3, r3, #4
 8001b40:	4413      	add	r3, r2
 8001b42:	3304      	adds	r3, #4
 8001b44:	881b      	ldrh	r3, [r3, #0]
 8001b46:	2200      	movs	r2, #0
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f004 fb65 	bl	8006218 <HAL_GPIO_WritePin>
        g_leds[i].mode = LED_MODE_OFF;
 8001b4e:	4a35      	ldr	r2, [pc, #212]	@ (8001c24 <led_service_init+0x114>)
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	011b      	lsls	r3, r3, #4
 8001b54:	4413      	add	r3, r2
 8001b56:	330c      	adds	r3, #12
 8001b58:	2200      	movs	r2, #0
 8001b5a:	701a      	strb	r2, [r3, #0]
        g_leds[i].frequency_centi_hz = 0u;
 8001b5c:	4a31      	ldr	r2, [pc, #196]	@ (8001c24 <led_service_init+0x114>)
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	011b      	lsls	r3, r3, #4
 8001b62:	4413      	add	r3, r2
 8001b64:	330e      	adds	r3, #14
 8001b66:	2200      	movs	r2, #0
 8001b68:	801a      	strh	r2, [r3, #0]
        g_leds[i].is_on = 0u;
 8001b6a:	4a2e      	ldr	r2, [pc, #184]	@ (8001c24 <led_service_init+0x114>)
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	011b      	lsls	r3, r3, #4
 8001b70:	4413      	add	r3, r2
 8001b72:	330d      	adds	r3, #13
 8001b74:	2200      	movs	r2, #0
 8001b76:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	61fb      	str	r3, [r7, #28]
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d0ce      	beq.n	8001b22 <led_service_init+0x12>
    }

    if (htim15.Instance != TIM15) {
 8001b84:	4b28      	ldr	r3, [pc, #160]	@ (8001c28 <led_service_init+0x118>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a28      	ldr	r2, [pc, #160]	@ (8001c2c <led_service_init+0x11c>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d001      	beq.n	8001b92 <led_service_init+0x82>
        MX_TIM15_Init();
 8001b8e:	f003 f923 	bl	8004dd8 <MX_TIM15_Init>
    }

    if (HAL_TIM_PWM_Init(&htim15) != HAL_OK) {
 8001b92:	4825      	ldr	r0, [pc, #148]	@ (8001c28 <led_service_init+0x118>)
 8001b94:	f008 f9f0 	bl	8009f78 <HAL_TIM_PWM_Init>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d00c      	beq.n	8001bb8 <led_service_init+0xa8>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao inicializar PWM do TIM15");
 8001b9e:	4a24      	ldr	r2, [pc, #144]	@ (8001c30 <led_service_init+0x120>)
 8001ba0:	4b24      	ldr	r3, [pc, #144]	@ (8001c34 <led_service_init+0x124>)
 8001ba2:	9301      	str	r3, [sp, #4]
 8001ba4:	4b24      	ldr	r3, [pc, #144]	@ (8001c38 <led_service_init+0x128>)
 8001ba6:	9300      	str	r3, [sp, #0]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	f06f 0203 	mvn.w	r2, #3
 8001bae:	2164      	movs	r1, #100	@ 0x64
 8001bb0:	2001      	movs	r0, #1
 8001bb2:	f000 f9a5 	bl	8001f00 <log_event_auto>
        return;
 8001bb6:	e02f      	b.n	8001c18 <led_service_init+0x108>
    }

    TIM_OC_InitTypeDef oc = {0};
 8001bb8:	463b      	mov	r3, r7
 8001bba:	2200      	movs	r2, #0
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	605a      	str	r2, [r3, #4]
 8001bc0:	609a      	str	r2, [r3, #8]
 8001bc2:	60da      	str	r2, [r3, #12]
 8001bc4:	611a      	str	r2, [r3, #16]
 8001bc6:	615a      	str	r2, [r3, #20]
 8001bc8:	619a      	str	r2, [r3, #24]
    oc.OCMode = TIM_OCMODE_PWM1;
 8001bca:	2360      	movs	r3, #96	@ 0x60
 8001bcc:	603b      	str	r3, [r7, #0]
#if LED_ACTIVE_HIGH
    oc.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	60bb      	str	r3, [r7, #8]
    oc.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60fb      	str	r3, [r7, #12]
#else
    oc.OCPolarity = TIM_OCPOLARITY_LOW;
    oc.OCNPolarity = TIM_OCNPOLARITY_LOW;
#endif
    oc.OCFastMode = TIM_OCFAST_DISABLE;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	613b      	str	r3, [r7, #16]
    oc.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	617b      	str	r3, [r7, #20]
    oc.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001bde:	2300      	movs	r3, #0
 8001be0:	61bb      	str	r3, [r7, #24]
    oc.Pulse = 0u;
 8001be2:	2300      	movs	r3, #0
 8001be4:	607b      	str	r3, [r7, #4]

    if (HAL_TIM_PWM_ConfigChannel(&htim15, &oc, TIM_CHANNEL_1) != HAL_OK) {
 8001be6:	463b      	mov	r3, r7
 8001be8:	2200      	movs	r2, #0
 8001bea:	4619      	mov	r1, r3
 8001bec:	480e      	ldr	r0, [pc, #56]	@ (8001c28 <led_service_init+0x118>)
 8001bee:	f009 f943 	bl	800ae78 <HAL_TIM_PWM_ConfigChannel>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d00c      	beq.n	8001c12 <led_service_init+0x102>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao configurar canal PWM do TIM15");
 8001bf8:	4a0d      	ldr	r2, [pc, #52]	@ (8001c30 <led_service_init+0x120>)
 8001bfa:	4b10      	ldr	r3, [pc, #64]	@ (8001c3c <led_service_init+0x12c>)
 8001bfc:	9301      	str	r3, [sp, #4]
 8001bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8001c38 <led_service_init+0x128>)
 8001c00:	9300      	str	r3, [sp, #0]
 8001c02:	4613      	mov	r3, r2
 8001c04:	f06f 0203 	mvn.w	r2, #3
 8001c08:	2164      	movs	r1, #100	@ 0x64
 8001c0a:	2001      	movs	r0, #1
 8001c0c:	f000 f978 	bl	8001f00 <log_event_auto>
        return;
 8001c10:	e002      	b.n	8001c18 <led_service_init+0x108>
    }

    led_force_off(&g_leds[0]);
 8001c12:	4804      	ldr	r0, [pc, #16]	@ (8001c24 <led_service_init+0x114>)
 8001c14:	f7ff fe2a 	bl	800186c <led_force_off>
}
 8001c18:	3720      	adds	r7, #32
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	200000c2 	.word	0x200000c2
 8001c24:	20000000 	.word	0x20000000
 8001c28:	20000ff4 	.word	0x20000ff4
 8001c2c:	40014000 	.word	0x40014000
 8001c30:	0800eda8 	.word	0x0800eda8
 8001c34:	0800ee34 	.word	0x0800ee34
 8001c38:	0800ee0c 	.word	0x0800ee0c
 8001c3c:	0800ee58 	.word	0x0800ee58

08001c40 <led_on_led_ctrl>:

void led_on_led_ctrl(const uint8_t *frame, uint32_t len) {
 8001c40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c42:	b097      	sub	sp, #92	@ 0x5c
 8001c44:	af0a      	add	r7, sp, #40	@ 0x28
 8001c46:	6178      	str	r0, [r7, #20]
 8001c48:	6139      	str	r1, [r7, #16]
    led_ctrl_req_t req;
    if (!frame)
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	f000 80d2 	beq.w	8001df6 <led_on_led_ctrl+0x1b6>
        return;
    if (len < LED_CTRL_REQ_TOTAL_LEN || len > LED_CTRL_REQ_PADDED_TOTAL_LEN) {
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	2b08      	cmp	r3, #8
 8001c56:	d902      	bls.n	8001c5e <led_on_led_ctrl+0x1e>
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8001c5c:	d90e      	bls.n	8001c7c <led_on_led_ctrl+0x3c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "len", "invalid led frame len=%lu", (unsigned long)len);
 8001c5e:	4a68      	ldr	r2, [pc, #416]	@ (8001e00 <led_on_led_ctrl+0x1c0>)
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	9302      	str	r3, [sp, #8]
 8001c64:	4b67      	ldr	r3, [pc, #412]	@ (8001e04 <led_on_led_ctrl+0x1c4>)
 8001c66:	9301      	str	r3, [sp, #4]
 8001c68:	4b67      	ldr	r3, [pc, #412]	@ (8001e08 <led_on_led_ctrl+0x1c8>)
 8001c6a:	9300      	str	r3, [sp, #0]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	f06f 0203 	mvn.w	r2, #3
 8001c72:	2164      	movs	r1, #100	@ 0x64
 8001c74:	2001      	movs	r0, #1
 8001c76:	f000 f943 	bl	8001f00 <log_event_auto>
        return;
 8001c7a:	e0bd      	b.n	8001df8 <led_on_led_ctrl+0x1b8>
    }
    proto_result_t decode_status = led_ctrl_req_decoder(frame, len, &req);
 8001c7c:	f107 031c 	add.w	r3, r7, #28
 8001c80:	461a      	mov	r2, r3
 8001c82:	6939      	ldr	r1, [r7, #16]
 8001c84:	6978      	ldr	r0, [r7, #20]
 8001c86:	f7fe fcef 	bl	8000668 <led_ctrl_req_decoder>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (decode_status != PROTO_OK) {
 8001c90:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d00f      	beq.n	8001cb8 <led_on_led_ctrl+0x78>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "decode", "failed to decode led request (%d)", (int)decode_status);
 8001c98:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8001c9c:	4958      	ldr	r1, [pc, #352]	@ (8001e00 <led_on_led_ctrl+0x1c0>)
 8001c9e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001ca2:	9302      	str	r3, [sp, #8]
 8001ca4:	4b59      	ldr	r3, [pc, #356]	@ (8001e0c <led_on_led_ctrl+0x1cc>)
 8001ca6:	9301      	str	r3, [sp, #4]
 8001ca8:	4b59      	ldr	r3, [pc, #356]	@ (8001e10 <led_on_led_ctrl+0x1d0>)
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	460b      	mov	r3, r1
 8001cae:	2164      	movs	r1, #100	@ 0x64
 8001cb0:	2001      	movs	r0, #1
 8001cb2:	f000 f925 	bl	8001f00 <log_event_auto>
        return;
 8001cb6:	e09f      	b.n	8001df8 <led_on_led_ctrl+0x1b8>
    }

    const uint8_t requested_mask = req.ledMask;
 8001cb8:	7f7b      	ldrb	r3, [r7, #29]
 8001cba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const uint8_t valid_mask = LED_MASK_LED1;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t ack_mask = 0u;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t status = PROTO_OK;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001cd4:	e02d      	b.n	8001d32 <led_on_led_ctrl+0xf2>
        uint8_t mask_bit = LED_MASK_LED1;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if ((requested_mask & mask_bit) == 0u) {
 8001cdc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001ce0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d01e      	beq.n	8001d2a <led_on_led_ctrl+0xea>
            continue;
        }
        ack_mask |= mask_bit;
 8001cec:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001cf0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        led_apply_config(&g_leds[i], req.channel[i].mode, req.channel[i].frequency);
 8001cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cfc:	011b      	lsls	r3, r3, #4
 8001cfe:	4a45      	ldr	r2, [pc, #276]	@ (8001e14 <led_on_led_ctrl+0x1d4>)
 8001d00:	1898      	adds	r0, r3, r2
 8001d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	3320      	adds	r3, #32
 8001d08:	f107 0210 	add.w	r2, r7, #16
 8001d0c:	4413      	add	r3, r2
 8001d0e:	f813 1c12 	ldrb.w	r1, [r3, #-18]
 8001d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	3320      	adds	r3, #32
 8001d18:	f107 0210 	add.w	r2, r7, #16
 8001d1c:	4413      	add	r3, r2
 8001d1e:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8001d22:	461a      	mov	r2, r3
 8001d24:	f7ff fe6a 	bl	80019fc <led_apply_config>
 8001d28:	e000      	b.n	8001d2c <led_on_led_ctrl+0xec>
            continue;
 8001d2a:	bf00      	nop
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8001d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d2e:	3301      	adds	r3, #1
 8001d30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d0ce      	beq.n	8001cd6 <led_on_led_ctrl+0x96>
    }

    if ((requested_mask & (uint8_t)~valid_mask) != 0u) {
 8001d38:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001d3c:	43db      	mvns	r3, r3
 8001d3e:	b2da      	uxtb	r2, r3
 8001d40:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d44:	4013      	ands	r3, r2
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d003      	beq.n	8001d54 <led_on_led_ctrl+0x114>
        status = PROTO_WARN;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001d52:	e00a      	b.n	8001d6a <led_on_led_ctrl+0x12a>
    } else if (ack_mask == 0u && requested_mask != 0u) {
 8001d54:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d106      	bne.n	8001d6a <led_on_led_ctrl+0x12a>
 8001d5c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d002      	beq.n	8001d6a <led_on_led_ctrl+0x12a>
        status = PROTO_WARN;
 8001d64:	2301      	movs	r3, #1
 8001d66:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    }

    led_push_response(req.frameId, ack_mask, status);
 8001d6a:	7f3b      	ldrb	r3, [r7, #28]
 8001d6c:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001d70:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff fc6b 	bl	8001650 <led_push_response>

    LOGA_THIS(LOG_STATE_APPLIED, status, "applied",
 8001d7a:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 8001d7e:	4e20      	ldr	r6, [pc, #128]	@ (8001e00 <led_on_led_ctrl+0x1c0>)
 8001d80:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001d84:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8001d88:	4b22      	ldr	r3, [pc, #136]	@ (8001e14 <led_on_led_ctrl+0x1d4>)
 8001d8a:	7b1b      	ldrb	r3, [r3, #12]
 8001d8c:	60fb      	str	r3, [r7, #12]
 8001d8e:	4b21      	ldr	r3, [pc, #132]	@ (8001e14 <led_on_led_ctrl+0x1d4>)
 8001d90:	89db      	ldrh	r3, [r3, #14]
 8001d92:	4821      	ldr	r0, [pc, #132]	@ (8001e18 <led_on_led_ctrl+0x1d8>)
 8001d94:	fba0 0303 	umull	r0, r3, r0, r3
 8001d98:	095b      	lsrs	r3, r3, #5
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	60bb      	str	r3, [r7, #8]
 8001d9e:	4b1d      	ldr	r3, [pc, #116]	@ (8001e14 <led_on_led_ctrl+0x1d4>)
 8001da0:	89db      	ldrh	r3, [r3, #14]
 8001da2:	481d      	ldr	r0, [pc, #116]	@ (8001e18 <led_on_led_ctrl+0x1d8>)
 8001da4:	fba0 5003 	umull	r5, r0, r0, r3
 8001da8:	0940      	lsrs	r0, r0, #5
 8001daa:	2564      	movs	r5, #100	@ 0x64
 8001dac:	fb05 f000 	mul.w	r0, r5, r0
 8001db0:	1a1b      	subs	r3, r3, r0
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	461d      	mov	r5, r3
 8001db6:	4b17      	ldr	r3, [pc, #92]	@ (8001e14 <led_on_led_ctrl+0x1d4>)
 8001db8:	7b5b      	ldrb	r3, [r3, #13]
 8001dba:	607b      	str	r3, [r7, #4]
 8001dbc:	4b17      	ldr	r3, [pc, #92]	@ (8001e1c <led_on_led_ctrl+0x1dc>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	4815      	ldr	r0, [pc, #84]	@ (8001e1c <led_on_led_ctrl+0x1dc>)
 8001dc6:	6800      	ldr	r0, [r0, #0]
 8001dc8:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8001dca:	9009      	str	r0, [sp, #36]	@ 0x24
 8001dcc:	9308      	str	r3, [sp, #32]
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	9007      	str	r0, [sp, #28]
 8001dd2:	9506      	str	r5, [sp, #24]
 8001dd4:	68b8      	ldr	r0, [r7, #8]
 8001dd6:	9005      	str	r0, [sp, #20]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	9304      	str	r3, [sp, #16]
 8001ddc:	9103      	str	r1, [sp, #12]
 8001dde:	9202      	str	r2, [sp, #8]
 8001de0:	4b0f      	ldr	r3, [pc, #60]	@ (8001e20 <led_on_led_ctrl+0x1e0>)
 8001de2:	9301      	str	r3, [sp, #4]
 8001de4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e24 <led_on_led_ctrl+0x1e4>)
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	4633      	mov	r3, r6
 8001dea:	4622      	mov	r2, r4
 8001dec:	2102      	movs	r1, #2
 8001dee:	2001      	movs	r0, #1
 8001df0:	f000 f886 	bl	8001f00 <log_event_auto>
 8001df4:	e000      	b.n	8001df8 <led_on_led_ctrl+0x1b8>
        return;
 8001df6:	bf00      	nop
              (unsigned long)(g_leds[0].frequency_centi_hz / 100u),
              (unsigned long)(g_leds[0].frequency_centi_hz % 100u),
              g_leds[0].is_on,
              (unsigned long)(__HAL_TIM_GET_AUTORELOAD(&htim15) + 1u),
              (unsigned long)__HAL_TIM_GET_COMPARE(&htim15, TIM_CHANNEL_1));
 8001df8:	3734      	adds	r7, #52	@ 0x34
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	0800eda8 	.word	0x0800eda8
 8001e04:	0800ee80 	.word	0x0800ee80
 8001e08:	0800ee9c 	.word	0x0800ee9c
 8001e0c:	0800eea0 	.word	0x0800eea0
 8001e10:	0800eec4 	.word	0x0800eec4
 8001e14:	20000000 	.word	0x20000000
 8001e18:	51eb851f 	.word	0x51eb851f
 8001e1c:	20000ff4 	.word	0x20000ff4
 8001e20:	0800eecc 	.word	0x0800eecc
 8001e24:	0800ef1c 	.word	0x0800ef1c

08001e28 <log_service_init>:
#include <stdio.h>
#include <stdarg.h>
#include <string.h>
#include "usart.h"

void log_service_init(void){
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
    // Garante stdout sem buffer para que o printf descarregue imediatamente na UART.
    setvbuf(stdout, NULL, _IONBF, 0);
 8001e2c:	4b04      	ldr	r3, [pc, #16]	@ (8001e40 <log_service_init+0x18>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6898      	ldr	r0, [r3, #8]
 8001e32:	2300      	movs	r3, #0
 8001e34:	2202      	movs	r2, #2
 8001e36:	2100      	movs	r1, #0
 8001e38:	f00b ff3e 	bl	800dcb8 <setvbuf>
}
 8001e3c:	bf00      	nop
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	2000002c 	.word	0x2000002c

08001e44 <log_event_ids>:

void log_poll(void){
    // No-op: a transmissão é síncrona via _write/HAL_UART_Transmit.
}

void log_event_ids(uint8_t service_id, uint8_t state_id, int32_t status){
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	603a      	str	r2, [r7, #0]
 8001e4e:	71fb      	strb	r3, [r7, #7]
 8001e50:	460b      	mov	r3, r1
 8001e52:	71bb      	strb	r3, [r7, #6]
    printf("L:svc=%u,state=%u,status=%ld\r\n", (unsigned)service_id, (unsigned)state_id, (long)status);
 8001e54:	79f9      	ldrb	r1, [r7, #7]
 8001e56:	79ba      	ldrb	r2, [r7, #6]
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	4803      	ldr	r0, [pc, #12]	@ (8001e68 <log_event_ids+0x24>)
 8001e5c:	f00b ff1a 	bl	800dc94 <iprintf>
}
 8001e60:	bf00      	nop
 8001e62:	3708      	adds	r7, #8
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	0800ef24 	.word	0x0800ef24

08001e6c <log_event_names>:

void log_event_names(const char* service_name, const char* state_name, const char* status_text){
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	607a      	str	r2, [r7, #4]
    if(!service_name) service_name = "?";
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d101      	bne.n	8001e82 <log_event_names+0x16>
 8001e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001eac <log_event_names+0x40>)
 8001e80:	60fb      	str	r3, [r7, #12]
    if(!state_name) state_name = "?";
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d101      	bne.n	8001e8c <log_event_names+0x20>
 8001e88:	4b08      	ldr	r3, [pc, #32]	@ (8001eac <log_event_names+0x40>)
 8001e8a:	60bb      	str	r3, [r7, #8]
    if(!status_text) status_text = "?";
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <log_event_names+0x2a>
 8001e92:	4b06      	ldr	r3, [pc, #24]	@ (8001eac <log_event_names+0x40>)
 8001e94:	607b      	str	r3, [r7, #4]
    printf("LOG:service=%s,state=%s,status=%s\r\n", service_name, state_name, status_text);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	68ba      	ldr	r2, [r7, #8]
 8001e9a:	68f9      	ldr	r1, [r7, #12]
 8001e9c:	4804      	ldr	r0, [pc, #16]	@ (8001eb0 <log_event_names+0x44>)
 8001e9e:	f00b fef9 	bl	800dc94 <iprintf>
}
 8001ea2:	bf00      	nop
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	0800ef44 	.word	0x0800ef44
 8001eb0:	0800ef48 	.word	0x0800ef48

08001eb4 <_write>:

// Mantém _write exatamente igual: utilizado pelo printf para enviar à USART1.
int _write(int fd, char *ptr, int len) {
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d002      	beq.n	8001ecc <_write+0x18>
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d111      	bne.n	8001ef0 <_write+0x3c>
      hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed4:	68b9      	ldr	r1, [r7, #8]
 8001ed6:	4809      	ldr	r0, [pc, #36]	@ (8001efc <_write+0x48>)
 8001ed8:	f00a fe7e 	bl	800cbd8 <HAL_UART_Transmit>
 8001edc:	4603      	mov	r3, r0
 8001ede:	75fb      	strb	r3, [r7, #23]
      if (hstatus == HAL_OK)
 8001ee0:	7dfb      	ldrb	r3, [r7, #23]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <_write+0x36>
        return len;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	e004      	b.n	8001ef4 <_write+0x40>
      else
        return -1;
 8001eea:	f04f 33ff 	mov.w	r3, #4294967295
 8001eee:	e001      	b.n	8001ef4 <_write+0x40>
    }
    return -1;
 8001ef0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	20001040 	.word	0x20001040

08001f00 <log_event_auto>:

void log_event_auto(log_service_id_t service_id, log_state_id_t state_id, int32_t status,
                    const char* service_name, const char* state_name,
                    const char* fmt, ...){
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b0a8      	sub	sp, #160	@ 0xa0
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60ba      	str	r2, [r7, #8]
 8001f08:	607b      	str	r3, [r7, #4]
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	73fb      	strb	r3, [r7, #15]
 8001f0e:	460b      	mov	r3, r1
 8001f10:	73bb      	strb	r3, [r7, #14]
    (void)service_id;
    (void)state_id;
    (void)status;

    char text[128];
    if(fmt && fmt[0]){
 8001f12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d010      	beq.n	8001f3c <log_event_auto+0x3c>
 8001f1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d00b      	beq.n	8001f3c <log_event_auto+0x3c>
        va_list ap;
        va_start(ap, fmt);
 8001f24:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8001f28:	617b      	str	r3, [r7, #20]
        (void)vsnprintf(text, sizeof text, fmt, ap);
 8001f2a:	f107 0018 	add.w	r0, r7, #24
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8001f34:	2180      	movs	r1, #128	@ 0x80
 8001f36:	f00b ffe5 	bl	800df04 <vsniprintf>
    if(fmt && fmt[0]){
 8001f3a:	e003      	b.n	8001f44 <log_event_auto+0x44>
        va_end(ap);
    }else{
        text[0] = '?';
 8001f3c:	233f      	movs	r3, #63	@ 0x3f
 8001f3e:	763b      	strb	r3, [r7, #24]
        text[1] = '\0';
 8001f40:	2300      	movs	r3, #0
 8001f42:	767b      	strb	r3, [r7, #25]
    }
    const char* svc = service_name ? service_name : "?";
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <log_event_auto+0x4e>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	e000      	b.n	8001f50 <log_event_auto+0x50>
 8001f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001f84 <log_event_auto+0x84>)
 8001f50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    const char* stn = state_name ? state_name : "?";
 8001f54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d002      	beq.n	8001f62 <log_event_auto+0x62>
 8001f5c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f60:	e000      	b.n	8001f64 <log_event_auto+0x64>
 8001f62:	4b08      	ldr	r3, [pc, #32]	@ (8001f84 <log_event_auto+0x84>)
 8001f64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    printf("LOG:service=%s,state=%s,status=%s\r\n", svc, stn, text);
 8001f68:	f107 0318 	add.w	r3, r7, #24
 8001f6c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001f70:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8001f74:	4804      	ldr	r0, [pc, #16]	@ (8001f88 <log_event_auto+0x88>)
 8001f76:	f00b fe8d 	bl	800dc94 <iprintf>
}
 8001f7a:	bf00      	nop
 8001f7c:	37a0      	adds	r7, #160	@ 0xa0
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	0800ef44 	.word	0x0800ef44
 8001f88:	0800ef48 	.word	0x0800ef48

08001f8c <gpio_bsrr_set>:
    { GPIOB, GPIO_PIN_1, GPIOA, GPIO_PIN_2, GPIOD, GPIO_PIN_14,
      MOTION_ENCODER_TYPE_TIM, &htim5, NULL, 32u },
};

static inline void gpio_bsrr_set(GPIO_TypeDef *port, uint16_t pin)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	460b      	mov	r3, r1
 8001f96:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d003      	beq.n	8001fa6 <gpio_bsrr_set+0x1a>
    port->BSRR = pin;
 8001f9e:	887a      	ldrh	r2, [r7, #2]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	619a      	str	r2, [r3, #24]
 8001fa4:	e000      	b.n	8001fa8 <gpio_bsrr_set+0x1c>
    if (!port) return;
 8001fa6:	bf00      	nop
}
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr

08001fb2 <gpio_bsrr_reset>:
static inline void gpio_bsrr_reset(GPIO_TypeDef *port, uint16_t pin)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	b083      	sub	sp, #12
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
 8001fba:	460b      	mov	r3, r1
 8001fbc:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d004      	beq.n	8001fce <gpio_bsrr_reset+0x1c>
    port->BSRR = ((uint32_t)pin) << 16u;
 8001fc4:	887b      	ldrh	r3, [r7, #2]
 8001fc6:	041a      	lsls	r2, r3, #16
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	619a      	str	r2, [r3, #24]
 8001fcc:	e000      	b.n	8001fd0 <gpio_bsrr_reset+0x1e>
    if (!port) return;
 8001fce:	bf00      	nop
}
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
	...

08001fdc <motion_hw_init>:

void motion_hw_init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
    // Garante STEP baixo e drivers desabilitados
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	71fb      	strb	r3, [r7, #7]
 8001fe6:	e02b      	b.n	8002040 <motion_hw_init+0x64>
        gpio_bsrr_reset(g_axis[i].step_port, g_axis[i].step_pin);
 8001fe8:	79fa      	ldrb	r2, [r7, #7]
 8001fea:	493d      	ldr	r1, [pc, #244]	@ (80020e0 <motion_hw_init+0x104>)
 8001fec:	4613      	mov	r3, r2
 8001fee:	00db      	lsls	r3, r3, #3
 8001ff0:	4413      	add	r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	6818      	ldr	r0, [r3, #0]
 8001ff8:	79fa      	ldrb	r2, [r7, #7]
 8001ffa:	4939      	ldr	r1, [pc, #228]	@ (80020e0 <motion_hw_init+0x104>)
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	00db      	lsls	r3, r3, #3
 8002000:	4413      	add	r3, r2
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	440b      	add	r3, r1
 8002006:	3304      	adds	r3, #4
 8002008:	881b      	ldrh	r3, [r3, #0]
 800200a:	4619      	mov	r1, r3
 800200c:	f7ff ffd1 	bl	8001fb2 <gpio_bsrr_reset>
        // Enable ativo em baixo: mantém alto (desabilitado)
        gpio_bsrr_set(g_axis[i].ena_port, g_axis[i].ena_pin);
 8002010:	79fa      	ldrb	r2, [r7, #7]
 8002012:	4933      	ldr	r1, [pc, #204]	@ (80020e0 <motion_hw_init+0x104>)
 8002014:	4613      	mov	r3, r2
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	4413      	add	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	440b      	add	r3, r1
 800201e:	3310      	adds	r3, #16
 8002020:	6818      	ldr	r0, [r3, #0]
 8002022:	79fa      	ldrb	r2, [r7, #7]
 8002024:	492e      	ldr	r1, [pc, #184]	@ (80020e0 <motion_hw_init+0x104>)
 8002026:	4613      	mov	r3, r2
 8002028:	00db      	lsls	r3, r3, #3
 800202a:	4413      	add	r3, r2
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	440b      	add	r3, r1
 8002030:	3314      	adds	r3, #20
 8002032:	881b      	ldrh	r3, [r3, #0]
 8002034:	4619      	mov	r1, r3
 8002036:	f7ff ffa9 	bl	8001f8c <gpio_bsrr_set>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	3301      	adds	r3, #1
 800203e:	71fb      	strb	r3, [r7, #7]
 8002040:	79fb      	ldrb	r3, [r7, #7]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d9d0      	bls.n	8001fe8 <motion_hw_init+0xc>
    }

    // Zera contadores e inicia encoders conforme o tipo de periférico
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002046:	2300      	movs	r3, #0
 8002048:	71bb      	strb	r3, [r7, #6]
 800204a:	e034      	b.n	80020b6 <motion_hw_init+0xda>
        const motion_axis_hw_t *axis = &g_axis[i];
 800204c:	79ba      	ldrb	r2, [r7, #6]
 800204e:	4613      	mov	r3, r2
 8002050:	00db      	lsls	r3, r3, #3
 8002052:	4413      	add	r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	4a22      	ldr	r2, [pc, #136]	@ (80020e0 <motion_hw_init+0x104>)
 8002058:	4413      	add	r3, r2
 800205a:	603b      	str	r3, [r7, #0]
        if (axis->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	7d9b      	ldrb	r3, [r3, #22]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d110      	bne.n	8002086 <motion_hw_init+0xaa>
            __HAL_TIM_SET_COUNTER(axis->tim, 0u);
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2200      	movs	r2, #0
 800206c:	625a      	str	r2, [r3, #36]	@ 0x24
            if (HAL_TIM_Encoder_Start(axis->tim, TIM_CHANNEL_ALL) != HAL_OK) {
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	699b      	ldr	r3, [r3, #24]
 8002072:	213c      	movs	r1, #60	@ 0x3c
 8002074:	4618      	mov	r0, r3
 8002076:	f008 fd39 	bl	800aaec <HAL_TIM_Encoder_Start>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d017      	beq.n	80020b0 <motion_hw_init+0xd4>
                Error_Handler();
 8002080:	f002 fb4a 	bl	8004718 <Error_Handler>
 8002084:	e014      	b.n	80020b0 <motion_hw_init+0xd4>
            }
        } else if (axis->encoder_type == MOTION_ENCODER_TYPE_LPTIM) {
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	7d9b      	ldrb	r3, [r3, #22]
 800208a:	2b01      	cmp	r3, #1
 800208c:	d110      	bne.n	80020b0 <motion_hw_init+0xd4>
            (void)HAL_LPTIM_Encoder_Stop(axis->lptim);
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	69db      	ldr	r3, [r3, #28]
 8002092:	4618      	mov	r0, r3
 8002094:	f004 fbba 	bl	800680c <HAL_LPTIM_Encoder_Stop>
            if (HAL_LPTIM_Encoder_Start(axis->lptim, LPTIM_ENCODER_PERIOD) != HAL_OK) {
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	69db      	ldr	r3, [r3, #28]
 800209c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80020a0:	4618      	mov	r0, r3
 80020a2:	f004 fb29 	bl	80066f8 <HAL_LPTIM_Encoder_Start>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <motion_hw_init+0xd4>
                Error_Handler();
 80020ac:	f002 fb34 	bl	8004718 <Error_Handler>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 80020b0:	79bb      	ldrb	r3, [r7, #6]
 80020b2:	3301      	adds	r3, #1
 80020b4:	71bb      	strb	r3, [r7, #6]
 80020b6:	79bb      	ldrb	r3, [r7, #6]
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d9c7      	bls.n	800204c <motion_hw_init+0x70>
#endif
        }
    }

    // Mantém os EN dos eixos Y (1) e Z (2) ativados (nível baixo) conforme solicitado
    gpio_bsrr_reset(g_axis[1].ena_port, g_axis[1].ena_pin);
 80020bc:	4b09      	ldr	r3, [pc, #36]	@ (80020e4 <motion_hw_init+0x108>)
 80020be:	2220      	movs	r2, #32
 80020c0:	4611      	mov	r1, r2
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7ff ff75 	bl	8001fb2 <gpio_bsrr_reset>
    gpio_bsrr_reset(g_axis[2].ena_port, g_axis[2].ena_pin);
 80020c8:	4b07      	ldr	r3, [pc, #28]	@ (80020e8 <motion_hw_init+0x10c>)
 80020ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80020ce:	4611      	mov	r1, r2
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7ff ff6e 	bl	8001fb2 <gpio_bsrr_reset>
}
 80020d6:	bf00      	nop
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	0800f38c 	.word	0x0800f38c
 80020e4:	48000800 	.word	0x48000800
 80020e8:	48000c00 	.word	0x48000c00

080020ec <motion_hw_set_dir>:

void motion_hw_set_dir(uint8_t axis, uint8_t dir)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	4603      	mov	r3, r0
 80020f4:	460a      	mov	r2, r1
 80020f6:	71fb      	strb	r3, [r7, #7]
 80020f8:	4613      	mov	r3, r2
 80020fa:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 80020fc:	79fb      	ldrb	r3, [r7, #7]
 80020fe:	2b02      	cmp	r3, #2
 8002100:	d82e      	bhi.n	8002160 <motion_hw_set_dir+0x74>
    if (dir) gpio_bsrr_set(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002102:	79bb      	ldrb	r3, [r7, #6]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d015      	beq.n	8002134 <motion_hw_set_dir+0x48>
 8002108:	79fa      	ldrb	r2, [r7, #7]
 800210a:	4917      	ldr	r1, [pc, #92]	@ (8002168 <motion_hw_set_dir+0x7c>)
 800210c:	4613      	mov	r3, r2
 800210e:	00db      	lsls	r3, r3, #3
 8002110:	4413      	add	r3, r2
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	440b      	add	r3, r1
 8002116:	3308      	adds	r3, #8
 8002118:	6818      	ldr	r0, [r3, #0]
 800211a:	79fa      	ldrb	r2, [r7, #7]
 800211c:	4912      	ldr	r1, [pc, #72]	@ (8002168 <motion_hw_set_dir+0x7c>)
 800211e:	4613      	mov	r3, r2
 8002120:	00db      	lsls	r3, r3, #3
 8002122:	4413      	add	r3, r2
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	440b      	add	r3, r1
 8002128:	330c      	adds	r3, #12
 800212a:	881b      	ldrh	r3, [r3, #0]
 800212c:	4619      	mov	r1, r3
 800212e:	f7ff ff2d 	bl	8001f8c <gpio_bsrr_set>
 8002132:	e016      	b.n	8002162 <motion_hw_set_dir+0x76>
    else     gpio_bsrr_reset(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002134:	79fa      	ldrb	r2, [r7, #7]
 8002136:	490c      	ldr	r1, [pc, #48]	@ (8002168 <motion_hw_set_dir+0x7c>)
 8002138:	4613      	mov	r3, r2
 800213a:	00db      	lsls	r3, r3, #3
 800213c:	4413      	add	r3, r2
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	440b      	add	r3, r1
 8002142:	3308      	adds	r3, #8
 8002144:	6818      	ldr	r0, [r3, #0]
 8002146:	79fa      	ldrb	r2, [r7, #7]
 8002148:	4907      	ldr	r1, [pc, #28]	@ (8002168 <motion_hw_set_dir+0x7c>)
 800214a:	4613      	mov	r3, r2
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	4413      	add	r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	440b      	add	r3, r1
 8002154:	330c      	adds	r3, #12
 8002156:	881b      	ldrh	r3, [r3, #0]
 8002158:	4619      	mov	r1, r3
 800215a:	f7ff ff2a 	bl	8001fb2 <gpio_bsrr_reset>
 800215e:	e000      	b.n	8002162 <motion_hw_set_dir+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002160:	bf00      	nop
}
 8002162:	3708      	adds	r7, #8
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	0800f38c 	.word	0x0800f38c

0800216c <motion_hw_enable>:

void motion_hw_enable(uint8_t axis, uint8_t enable)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	460a      	mov	r2, r1
 8002176:	71fb      	strb	r3, [r7, #7]
 8002178:	4613      	mov	r3, r2
 800217a:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 800217c:	79fb      	ldrb	r3, [r7, #7]
 800217e:	2b02      	cmp	r3, #2
 8002180:	d82e      	bhi.n	80021e0 <motion_hw_enable+0x74>
    // Enable ativo em baixo: enable=1 -> força baixo
    if (enable) gpio_bsrr_reset(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 8002182:	79bb      	ldrb	r3, [r7, #6]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d015      	beq.n	80021b4 <motion_hw_enable+0x48>
 8002188:	79fa      	ldrb	r2, [r7, #7]
 800218a:	4917      	ldr	r1, [pc, #92]	@ (80021e8 <motion_hw_enable+0x7c>)
 800218c:	4613      	mov	r3, r2
 800218e:	00db      	lsls	r3, r3, #3
 8002190:	4413      	add	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	440b      	add	r3, r1
 8002196:	3310      	adds	r3, #16
 8002198:	6818      	ldr	r0, [r3, #0]
 800219a:	79fa      	ldrb	r2, [r7, #7]
 800219c:	4912      	ldr	r1, [pc, #72]	@ (80021e8 <motion_hw_enable+0x7c>)
 800219e:	4613      	mov	r3, r2
 80021a0:	00db      	lsls	r3, r3, #3
 80021a2:	4413      	add	r3, r2
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	440b      	add	r3, r1
 80021a8:	3314      	adds	r3, #20
 80021aa:	881b      	ldrh	r3, [r3, #0]
 80021ac:	4619      	mov	r1, r3
 80021ae:	f7ff ff00 	bl	8001fb2 <gpio_bsrr_reset>
 80021b2:	e016      	b.n	80021e2 <motion_hw_enable+0x76>
    else        gpio_bsrr_set(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 80021b4:	79fa      	ldrb	r2, [r7, #7]
 80021b6:	490c      	ldr	r1, [pc, #48]	@ (80021e8 <motion_hw_enable+0x7c>)
 80021b8:	4613      	mov	r3, r2
 80021ba:	00db      	lsls	r3, r3, #3
 80021bc:	4413      	add	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	440b      	add	r3, r1
 80021c2:	3310      	adds	r3, #16
 80021c4:	6818      	ldr	r0, [r3, #0]
 80021c6:	79fa      	ldrb	r2, [r7, #7]
 80021c8:	4907      	ldr	r1, [pc, #28]	@ (80021e8 <motion_hw_enable+0x7c>)
 80021ca:	4613      	mov	r3, r2
 80021cc:	00db      	lsls	r3, r3, #3
 80021ce:	4413      	add	r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	440b      	add	r3, r1
 80021d4:	3314      	adds	r3, #20
 80021d6:	881b      	ldrh	r3, [r3, #0]
 80021d8:	4619      	mov	r1, r3
 80021da:	f7ff fed7 	bl	8001f8c <gpio_bsrr_set>
 80021de:	e000      	b.n	80021e2 <motion_hw_enable+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 80021e0:	bf00      	nop
}
 80021e2:	3708      	adds	r7, #8
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	0800f38c 	.word	0x0800f38c

080021ec <motion_hw_step_high>:

void motion_hw_step_high(uint8_t axis)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	4603      	mov	r3, r0
 80021f4:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 80021f6:	79fb      	ldrb	r3, [r7, #7]
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d814      	bhi.n	8002226 <motion_hw_step_high+0x3a>
    gpio_bsrr_set(g_axis[axis].step_port, g_axis[axis].step_pin);
 80021fc:	79fa      	ldrb	r2, [r7, #7]
 80021fe:	490c      	ldr	r1, [pc, #48]	@ (8002230 <motion_hw_step_high+0x44>)
 8002200:	4613      	mov	r3, r2
 8002202:	00db      	lsls	r3, r3, #3
 8002204:	4413      	add	r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	440b      	add	r3, r1
 800220a:	6818      	ldr	r0, [r3, #0]
 800220c:	79fa      	ldrb	r2, [r7, #7]
 800220e:	4908      	ldr	r1, [pc, #32]	@ (8002230 <motion_hw_step_high+0x44>)
 8002210:	4613      	mov	r3, r2
 8002212:	00db      	lsls	r3, r3, #3
 8002214:	4413      	add	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	440b      	add	r3, r1
 800221a:	3304      	adds	r3, #4
 800221c:	881b      	ldrh	r3, [r3, #0]
 800221e:	4619      	mov	r1, r3
 8002220:	f7ff feb4 	bl	8001f8c <gpio_bsrr_set>
 8002224:	e000      	b.n	8002228 <motion_hw_step_high+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002226:	bf00      	nop
}
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	0800f38c 	.word	0x0800f38c

08002234 <motion_hw_step_low>:
void motion_hw_step_low(uint8_t axis)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	4603      	mov	r3, r0
 800223c:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 800223e:	79fb      	ldrb	r3, [r7, #7]
 8002240:	2b02      	cmp	r3, #2
 8002242:	d814      	bhi.n	800226e <motion_hw_step_low+0x3a>
    gpio_bsrr_reset(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002244:	79fa      	ldrb	r2, [r7, #7]
 8002246:	490c      	ldr	r1, [pc, #48]	@ (8002278 <motion_hw_step_low+0x44>)
 8002248:	4613      	mov	r3, r2
 800224a:	00db      	lsls	r3, r3, #3
 800224c:	4413      	add	r3, r2
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	440b      	add	r3, r1
 8002252:	6818      	ldr	r0, [r3, #0]
 8002254:	79fa      	ldrb	r2, [r7, #7]
 8002256:	4908      	ldr	r1, [pc, #32]	@ (8002278 <motion_hw_step_low+0x44>)
 8002258:	4613      	mov	r3, r2
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	4413      	add	r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	440b      	add	r3, r1
 8002262:	3304      	adds	r3, #4
 8002264:	881b      	ldrh	r3, [r3, #0]
 8002266:	4619      	mov	r1, r3
 8002268:	f7ff fea3 	bl	8001fb2 <gpio_bsrr_reset>
 800226c:	e000      	b.n	8002270 <motion_hw_step_low+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 800226e:	bf00      	nop
}
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	0800f38c 	.word	0x0800f38c

0800227c <motion_hw_encoder_read_raw>:

uint32_t motion_hw_encoder_read_raw(uint8_t axis)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0;
 8002286:	79fb      	ldrb	r3, [r7, #7]
 8002288:	2b02      	cmp	r3, #2
 800228a:	d901      	bls.n	8002290 <motion_hw_encoder_read_raw+0x14>
 800228c:	2300      	movs	r3, #0
 800228e:	e015      	b.n	80022bc <motion_hw_encoder_read_raw+0x40>
    const motion_axis_hw_t *hw = &g_axis[axis];
 8002290:	79fa      	ldrb	r2, [r7, #7]
 8002292:	4613      	mov	r3, r2
 8002294:	00db      	lsls	r3, r3, #3
 8002296:	4413      	add	r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	4a0b      	ldr	r2, [pc, #44]	@ (80022c8 <motion_hw_encoder_read_raw+0x4c>)
 800229c:	4413      	add	r3, r2
 800229e:	60fb      	str	r3, [r7, #12]
    if (hw->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	7d9b      	ldrb	r3, [r3, #22]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d104      	bne.n	80022b2 <motion_hw_encoder_read_raw+0x36>
        return (uint32_t)__HAL_TIM_GET_COUNTER(hw->tim);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b0:	e004      	b.n	80022bc <motion_hw_encoder_read_raw+0x40>
    } else {
        return (uint32_t)(hw->lptim->Instance->CNT & 0xFFFFu);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	69db      	ldr	r3, [r3, #28]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	69db      	ldr	r3, [r3, #28]
 80022ba:	b29b      	uxth	r3, r3
    }
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3714      	adds	r7, #20
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr
 80022c8:	0800f38c 	.word	0x0800f38c

080022cc <motion_hw_encoder_bits>:

uint8_t motion_hw_encoder_bits(uint8_t axis)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	4603      	mov	r3, r0
 80022d4:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0u;
 80022d6:	79fb      	ldrb	r3, [r7, #7]
 80022d8:	2b02      	cmp	r3, #2
 80022da:	d901      	bls.n	80022e0 <motion_hw_encoder_bits+0x14>
 80022dc:	2300      	movs	r3, #0
 80022de:	e008      	b.n	80022f2 <motion_hw_encoder_bits+0x26>
    return g_axis[axis].counter_bits;
 80022e0:	79fa      	ldrb	r2, [r7, #7]
 80022e2:	4907      	ldr	r1, [pc, #28]	@ (8002300 <motion_hw_encoder_bits+0x34>)
 80022e4:	4613      	mov	r3, r2
 80022e6:	00db      	lsls	r3, r3, #3
 80022e8:	4413      	add	r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	440b      	add	r3, r1
 80022ee:	3320      	adds	r3, #32
 80022f0:	781b      	ldrb	r3, [r3, #0]
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	0800f38c 	.word	0x0800f38c

08002304 <motion_lock>:
static volatile uint8_t g_demo_speed_idx = 1u; /* default ≈10k steps/s */

/* =======================
 *  Helpers de lock
 * ======================= */
static inline uint32_t motion_lock(void) {
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800230a:	f3ef 8310 	mrs	r3, PRIMASK
 800230e:	603b      	str	r3, [r7, #0]
  return(result);
 8002310:	683b      	ldr	r3, [r7, #0]
    uint32_t primask = __get_PRIMASK();
 8002312:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8002314:	b672      	cpsid	i
}
 8002316:	bf00      	nop
    __disable_irq();
    return primask;
 8002318:	687b      	ldr	r3, [r7, #4]
}
 800231a:	4618      	mov	r0, r3
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr

08002326 <motion_unlock>:
static inline void motion_unlock(uint32_t primask) {
 8002326:	b480      	push	{r7}
 8002328:	b085      	sub	sp, #20
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f383 8810 	msr	PRIMASK, r3
}
 8002338:	bf00      	nop
    __set_PRIMASK(primask);
}
 800233a:	bf00      	nop
 800233c:	3714      	adds	r7, #20
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr

08002346 <motion_total_for_axis>:

/* =======================
 *  Helpers de acesso por eixo
 * ======================= */
static inline uint32_t motion_total_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002346:	b480      	push	{r7}
 8002348:	b083      	sub	sp, #12
 800234a:	af00      	add	r7, sp, #0
 800234c:	6078      	str	r0, [r7, #4]
 800234e:	460b      	mov	r3, r1
 8002350:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002352:	78fb      	ldrb	r3, [r7, #3]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d002      	beq.n	800235e <motion_total_for_axis+0x18>
 8002358:	2b01      	cmp	r3, #1
 800235a:	d003      	beq.n	8002364 <motion_total_for_axis+0x1e>
 800235c:	e005      	b.n	800236a <motion_total_for_axis+0x24>
        case AXIS_X: return req->sx;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	e004      	b.n	800236e <motion_total_for_axis+0x28>
        case AXIS_Y: return req->sy;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	e001      	b.n	800236e <motion_total_for_axis+0x28>
        case AXIS_Z:
        default:     return req->sz;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	695b      	ldr	r3, [r3, #20]
    }
}
 800236e:	4618      	mov	r0, r3
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr

0800237a <motion_velocity_for_axis>:
static inline uint16_t motion_velocity_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
 8002382:	460b      	mov	r3, r1
 8002384:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002386:	78fb      	ldrb	r3, [r7, #3]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d002      	beq.n	8002392 <motion_velocity_for_axis+0x18>
 800238c:	2b01      	cmp	r3, #1
 800238e:	d003      	beq.n	8002398 <motion_velocity_for_axis+0x1e>
 8002390:	e005      	b.n	800239e <motion_velocity_for_axis+0x24>
        case AXIS_X: return req->vx;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	885b      	ldrh	r3, [r3, #2]
 8002396:	e004      	b.n	80023a2 <motion_velocity_for_axis+0x28>
        case AXIS_Y: return req->vy;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	891b      	ldrh	r3, [r3, #8]
 800239c:	e001      	b.n	80023a2 <motion_velocity_for_axis+0x28>
        case AXIS_Z:
        default:     return req->vz;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	8a1b      	ldrh	r3, [r3, #16]
    }
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr

080023ae <motion_kp_for_axis>:
static inline uint16_t motion_kp_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 80023ae:	b480      	push	{r7}
 80023b0:	b083      	sub	sp, #12
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
 80023b6:	460b      	mov	r3, r1
 80023b8:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 80023ba:	78fb      	ldrb	r3, [r7, #3]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d002      	beq.n	80023c6 <motion_kp_for_axis+0x18>
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d003      	beq.n	80023cc <motion_kp_for_axis+0x1e>
 80023c4:	e005      	b.n	80023d2 <motion_kp_for_axis+0x24>
        case AXIS_X: return req->kp_x;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	8b1b      	ldrh	r3, [r3, #24]
 80023ca:	e004      	b.n	80023d6 <motion_kp_for_axis+0x28>
        case AXIS_Y: return req->kp_y;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	8bdb      	ldrh	r3, [r3, #30]
 80023d0:	e001      	b.n	80023d6 <motion_kp_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kp_z;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    }
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr

080023e2 <motion_ki_for_axis>:
static inline uint16_t motion_ki_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 80023e2:	b480      	push	{r7}
 80023e4:	b083      	sub	sp, #12
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
 80023ea:	460b      	mov	r3, r1
 80023ec:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 80023ee:	78fb      	ldrb	r3, [r7, #3]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d002      	beq.n	80023fa <motion_ki_for_axis+0x18>
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d003      	beq.n	8002400 <motion_ki_for_axis+0x1e>
 80023f8:	e005      	b.n	8002406 <motion_ki_for_axis+0x24>
        case AXIS_X: return req->ki_x;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	8b5b      	ldrh	r3, [r3, #26]
 80023fe:	e004      	b.n	800240a <motion_ki_for_axis+0x28>
        case AXIS_Y: return req->ki_y;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	8c1b      	ldrh	r3, [r3, #32]
 8002404:	e001      	b.n	800240a <motion_ki_for_axis+0x28>
        case AXIS_Z:
        default:     return req->ki_z;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
    }
}
 800240a:	4618      	mov	r0, r3
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr

08002416 <motion_kd_for_axis>:
static inline uint16_t motion_kd_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002416:	b480      	push	{r7}
 8002418:	b083      	sub	sp, #12
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
 800241e:	460b      	mov	r3, r1
 8002420:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002422:	78fb      	ldrb	r3, [r7, #3]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d002      	beq.n	800242e <motion_kd_for_axis+0x18>
 8002428:	2b01      	cmp	r3, #1
 800242a:	d003      	beq.n	8002434 <motion_kd_for_axis+0x1e>
 800242c:	e005      	b.n	800243a <motion_kd_for_axis+0x24>
        case AXIS_X: return req->kd_x;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	8b9b      	ldrh	r3, [r3, #28]
 8002432:	e004      	b.n	800243e <motion_kd_for_axis+0x28>
        case AXIS_Y: return req->kd_y;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8002438:	e001      	b.n	800243e <motion_kd_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kd_z;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    }
}
 800243e:	4618      	mov	r0, r3
 8002440:	370c      	adds	r7, #12
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr

0800244a <motion_clamp_error>:
static inline int8_t motion_clamp_error(int32_t value) {
 800244a:	b480      	push	{r7}
 800244c:	b083      	sub	sp, #12
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
    if (value > 127)  return 127;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2b7f      	cmp	r3, #127	@ 0x7f
 8002456:	dd01      	ble.n	800245c <motion_clamp_error+0x12>
 8002458:	237f      	movs	r3, #127	@ 0x7f
 800245a:	e008      	b.n	800246e <motion_clamp_error+0x24>
    if (value < -128) return -128;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8002462:	da02      	bge.n	800246a <motion_clamp_error+0x20>
 8002464:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8002468:	e001      	b.n	800246e <motion_clamp_error+0x24>
    return (int8_t)value;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	b25b      	sxtb	r3, r3
}
 800246e:	4618      	mov	r0, r3
 8002470:	370c      	adds	r7, #12
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
	...

0800247c <motion_refresh_status_locked>:

/* =======================
 *  Status e fila
 * ======================= */
static void motion_refresh_status_locked(void) {
 800247c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002480:	b0a3      	sub	sp, #140	@ 0x8c
 8002482:	af00      	add	r7, sp, #0
    g_status.queue_depth = (uint8_t)(g_queue_count + (g_has_active_segment ? 1u : 0u));
 8002484:	4b9a      	ldr	r3, [pc, #616]	@ (80026f0 <motion_refresh_status_locked+0x274>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	b2db      	uxtb	r3, r3
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <motion_refresh_status_locked+0x16>
 800248e:	2201      	movs	r2, #1
 8002490:	e000      	b.n	8002494 <motion_refresh_status_locked+0x18>
 8002492:	2200      	movs	r2, #0
 8002494:	4b97      	ldr	r3, [pc, #604]	@ (80026f4 <motion_refresh_status_locked+0x278>)
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	4413      	add	r3, r2
 800249a:	b2db      	uxtb	r3, r3
 800249c:	4a96      	ldr	r2, [pc, #600]	@ (80026f8 <motion_refresh_status_locked+0x27c>)
 800249e:	7053      	strb	r3, [r2, #1]

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80024a0:	2300      	movs	r3, #0
 80024a2:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80024a6:	e118      	b.n	80026da <motion_refresh_status_locked+0x25e>
        const motion_axis_state_t *ax = &g_axis_state[axis];
 80024a8:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 80024ac:	4613      	mov	r3, r2
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	4413      	add	r3, r2
 80024b2:	011b      	lsls	r3, r3, #4
 80024b4:	4a91      	ldr	r2, [pc, #580]	@ (80026fc <motion_refresh_status_locked+0x280>)
 80024b6:	4413      	add	r3, r2
 80024b8:	677b      	str	r3, [r7, #116]	@ 0x74
        uint32_t total = ax->total_steps;
 80024ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	673b      	str	r3, [r7, #112]	@ 0x70
        uint32_t emitted = ax->emitted_steps;
 80024c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
        uint8_t pct = 0u;
 80024c6:	2300      	movs	r3, #0
 80024c8:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86

        if (g_has_active_segment && total > 0u) {
 80024cc:	4b88      	ldr	r3, [pc, #544]	@ (80026f0 <motion_refresh_status_locked+0x274>)
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d049      	beq.n	800256a <motion_refresh_status_locked+0xee>
 80024d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d046      	beq.n	800256a <motion_refresh_status_locked+0xee>
            uint64_t scaled = (uint64_t)emitted * 100u;
 80024dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024de:	2200      	movs	r2, #0
 80024e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80024e2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80024e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80024e8:	1891      	adds	r1, r2, r2
 80024ea:	6239      	str	r1, [r7, #32]
 80024ec:	415b      	adcs	r3, r3
 80024ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80024f0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80024f4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80024f6:	eb12 0801 	adds.w	r8, r2, r1
 80024fa:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80024fc:	eb43 0901 	adc.w	r9, r3, r1
 8002500:	f04f 0200 	mov.w	r2, #0
 8002504:	f04f 0300 	mov.w	r3, #0
 8002508:	ea4f 1349 	mov.w	r3, r9, lsl #5
 800250c:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8002510:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8002514:	eb18 0102 	adds.w	r1, r8, r2
 8002518:	6439      	str	r1, [r7, #64]	@ 0x40
 800251a:	eb49 0303 	adc.w	r3, r9, r3
 800251e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002520:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002522:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8002526:	4602      	mov	r2, r0
 8002528:	189b      	adds	r3, r3, r2
 800252a:	61bb      	str	r3, [r7, #24]
 800252c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800252e:	460a      	mov	r2, r1
 8002530:	4153      	adcs	r3, r2
 8002532:	61fb      	str	r3, [r7, #28]
 8002534:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002538:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
            pct = (uint8_t)(scaled / total);
 800253c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800253e:	2200      	movs	r2, #0
 8002540:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002542:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002544:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002548:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800254c:	f7fd fe90 	bl	8000270 <__aeabi_uldivmod>
 8002550:	4602      	mov	r2, r0
 8002552:	460b      	mov	r3, r1
 8002554:	4613      	mov	r3, r2
 8002556:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
            if (pct > 100u) pct = 100u;
 800255a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800255e:	2b64      	cmp	r3, #100	@ 0x64
 8002560:	d954      	bls.n	800260c <motion_refresh_status_locked+0x190>
 8002562:	2364      	movs	r3, #100	@ 0x64
 8002564:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
        if (g_has_active_segment && total > 0u) {
 8002568:	e050      	b.n	800260c <motion_refresh_status_locked+0x190>
        } else if (total == 0u && g_has_active_segment) {
 800256a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800256c:	2b00      	cmp	r3, #0
 800256e:	d108      	bne.n	8002582 <motion_refresh_status_locked+0x106>
 8002570:	4b5f      	ldr	r3, [pc, #380]	@ (80026f0 <motion_refresh_status_locked+0x274>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <motion_refresh_status_locked+0x106>
            pct = 100u;
 800257a:	2364      	movs	r3, #100	@ 0x64
 800257c:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8002580:	e045      	b.n	800260e <motion_refresh_status_locked+0x192>
        } else if (!g_has_active_segment && total > 0u) {
 8002582:	4b5b      	ldr	r3, [pc, #364]	@ (80026f0 <motion_refresh_status_locked+0x274>)
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	b2db      	uxtb	r3, r3
 8002588:	2b00      	cmp	r3, #0
 800258a:	d140      	bne.n	800260e <motion_refresh_status_locked+0x192>
 800258c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800258e:	2b00      	cmp	r3, #0
 8002590:	d03d      	beq.n	800260e <motion_refresh_status_locked+0x192>
            pct = (emitted >= total) ? 100u : (uint8_t)(((uint64_t)emitted * 100u) / total);
 8002592:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002594:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002596:	429a      	cmp	r2, r3
 8002598:	d234      	bcs.n	8002604 <motion_refresh_status_locked+0x188>
 800259a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800259c:	2200      	movs	r2, #0
 800259e:	469a      	mov	sl, r3
 80025a0:	4693      	mov	fp, r2
 80025a2:	4652      	mov	r2, sl
 80025a4:	465b      	mov	r3, fp
 80025a6:	1891      	adds	r1, r2, r2
 80025a8:	6139      	str	r1, [r7, #16]
 80025aa:	415b      	adcs	r3, r3
 80025ac:	617b      	str	r3, [r7, #20]
 80025ae:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80025b2:	eb12 040a 	adds.w	r4, r2, sl
 80025b6:	eb43 050b 	adc.w	r5, r3, fp
 80025ba:	f04f 0200 	mov.w	r2, #0
 80025be:	f04f 0300 	mov.w	r3, #0
 80025c2:	016b      	lsls	r3, r5, #5
 80025c4:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80025c8:	0162      	lsls	r2, r4, #5
 80025ca:	18a1      	adds	r1, r4, r2
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	eb45 0303 	adc.w	r3, r5, r3
 80025d2:	60fb      	str	r3, [r7, #12]
 80025d4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80025d8:	460b      	mov	r3, r1
 80025da:	eb13 030a 	adds.w	r3, r3, sl
 80025de:	633b      	str	r3, [r7, #48]	@ 0x30
 80025e0:	4613      	mov	r3, r2
 80025e2:	eb43 030b 	adc.w	r3, r3, fp
 80025e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80025e8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80025ea:	2200      	movs	r2, #0
 80025ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80025f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80025f4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80025f8:	f7fd fe3a 	bl	8000270 <__aeabi_uldivmod>
 80025fc:	4602      	mov	r2, r0
 80025fe:	460b      	mov	r3, r1
 8002600:	b2d3      	uxtb	r3, r2
 8002602:	e000      	b.n	8002606 <motion_refresh_status_locked+0x18a>
 8002604:	2364      	movs	r3, #100	@ 0x64
 8002606:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 800260a:	e000      	b.n	800260e <motion_refresh_status_locked+0x192>
        if (g_has_active_segment && total > 0u) {
 800260c:	bf00      	nop
        }

        int64_t actual_counts = g_encoder_position[axis] - g_encoder_origin[axis];
 800260e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002612:	4a3b      	ldr	r2, [pc, #236]	@ (8002700 <motion_refresh_status_locked+0x284>)
 8002614:	00db      	lsls	r3, r3, #3
 8002616:	4413      	add	r3, r2
 8002618:	e9d3 0100 	ldrd	r0, r1, [r3]
 800261c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002620:	4a38      	ldr	r2, [pc, #224]	@ (8002704 <motion_refresh_status_locked+0x288>)
 8002622:	00db      	lsls	r3, r3, #3
 8002624:	4413      	add	r3, r2
 8002626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800262a:	1a86      	subs	r6, r0, r2
 800262c:	603e      	str	r6, [r7, #0]
 800262e:	eb61 0303 	sbc.w	r3, r1, r3
 8002632:	607b      	str	r3, [r7, #4]
 8002634:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002638:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
        if (actual_counts > (int64_t)INT32_MAX) actual_counts = INT32_MAX;
 800263c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8002640:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8002644:	f173 0300 	sbcs.w	r3, r3, #0
 8002648:	db06      	blt.n	8002658 <motion_refresh_status_locked+0x1dc>
 800264a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800264e:	f04f 0300 	mov.w	r3, #0
 8002652:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
 8002656:	e00c      	b.n	8002672 <motion_refresh_status_locked+0x1f6>
        else if (actual_counts < (int64_t)INT32_MIN) actual_counts = INT32_MIN;
 8002658:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800265c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8002660:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8002664:	da05      	bge.n	8002672 <motion_refresh_status_locked+0x1f6>
 8002666:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800266a:	f04f 33ff 	mov.w	r3, #4294967295
 800266e:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78

        int32_t desired_counts = (int32_t)ax->target_steps;
 8002672:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	65fb      	str	r3, [r7, #92]	@ 0x5c
        int32_t err = desired_counts - (int32_t)actual_counts;
 8002678:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800267a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800267c:	1a9b      	subs	r3, r3, r2
 800267e:	65bb      	str	r3, [r7, #88]	@ 0x58
        int8_t  err8 = motion_clamp_error(err);
 8002680:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8002682:	f7ff fee2 	bl	800244a <motion_clamp_error>
 8002686:	4603      	mov	r3, r0
 8002688:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        switch (axis) {
 800268c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002690:	2b00      	cmp	r3, #0
 8002692:	d002      	beq.n	800269a <motion_refresh_status_locked+0x21e>
 8002694:	2b01      	cmp	r3, #1
 8002696:	d009      	beq.n	80026ac <motion_refresh_status_locked+0x230>
 8002698:	e011      	b.n	80026be <motion_refresh_status_locked+0x242>
            case AXIS_X: g_status.pctX = pct; g_status.pidErrX = err8; break;
 800269a:	4a17      	ldr	r2, [pc, #92]	@ (80026f8 <motion_refresh_status_locked+0x27c>)
 800269c:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80026a0:	7093      	strb	r3, [r2, #2]
 80026a2:	4a15      	ldr	r2, [pc, #84]	@ (80026f8 <motion_refresh_status_locked+0x27c>)
 80026a4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80026a8:	7153      	strb	r3, [r2, #5]
 80026aa:	e011      	b.n	80026d0 <motion_refresh_status_locked+0x254>
            case AXIS_Y: g_status.pctY = pct; g_status.pidErrY = err8; break;
 80026ac:	4a12      	ldr	r2, [pc, #72]	@ (80026f8 <motion_refresh_status_locked+0x27c>)
 80026ae:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80026b2:	70d3      	strb	r3, [r2, #3]
 80026b4:	4a10      	ldr	r2, [pc, #64]	@ (80026f8 <motion_refresh_status_locked+0x27c>)
 80026b6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80026ba:	7193      	strb	r3, [r2, #6]
 80026bc:	e008      	b.n	80026d0 <motion_refresh_status_locked+0x254>
            case AXIS_Z:
            default:     g_status.pctZ = pct; g_status.pidErrZ = err8; break;
 80026be:	4a0e      	ldr	r2, [pc, #56]	@ (80026f8 <motion_refresh_status_locked+0x27c>)
 80026c0:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80026c4:	7113      	strb	r3, [r2, #4]
 80026c6:	4a0c      	ldr	r2, [pc, #48]	@ (80026f8 <motion_refresh_status_locked+0x27c>)
 80026c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80026cc:	71d3      	strb	r3, [r2, #7]
 80026ce:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80026d0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80026d4:	3301      	adds	r3, #1
 80026d6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80026da:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80026de:	2b02      	cmp	r3, #2
 80026e0:	f67f aee2 	bls.w	80024a8 <motion_refresh_status_locked+0x2c>
        }
    }
}
 80026e4:	bf00      	nop
 80026e6:	bf00      	nop
 80026e8:	378c      	adds	r7, #140	@ 0x8c
 80026ea:	46bd      	mov	sp, r7
 80026ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026f0:	2000015c 	.word	0x2000015c
 80026f4:	20000c62 	.word	0x20000c62
 80026f8:	200000c4 	.word	0x200000c4
 80026fc:	200000cc 	.word	0x200000cc
 8002700:	20000c68 	.word	0x20000c68
 8002704:	20000c90 	.word	0x20000c90

08002708 <motion_stop_all_axes_locked>:

static void motion_stop_all_axes_locked(void) {
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800270e:	2300      	movs	r3, #0
 8002710:	71fb      	strb	r3, [r7, #7]
 8002712:	e045      	b.n	80027a0 <motion_stop_all_axes_locked+0x98>
        motion_hw_step_low(axis);
 8002714:	79fb      	ldrb	r3, [r7, #7]
 8002716:	4618      	mov	r0, r3
 8002718:	f7ff fd8c 	bl	8002234 <motion_hw_step_low>
        motion_hw_enable(axis, 0u);
 800271c:	79fb      	ldrb	r3, [r7, #7]
 800271e:	2100      	movs	r1, #0
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff fd23 	bl	800216c <motion_hw_enable>

        motion_axis_state_t *ax = &g_axis_state[axis];
 8002726:	79fa      	ldrb	r2, [r7, #7]
 8002728:	4613      	mov	r3, r2
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	4413      	add	r3, r2
 800272e:	011b      	lsls	r3, r3, #4
 8002730:	4a1f      	ldr	r2, [pc, #124]	@ (80027b0 <motion_stop_all_axes_locked+0xa8>)
 8002732:	4413      	add	r3, r2
 8002734:	603b      	str	r3, [r7, #0]
        ax->total_steps       = 0u;
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	2200      	movs	r2, #0
 8002740:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	2200      	movs	r2, #0
 8002746:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = 0u;
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	2200      	movs	r2, #0
 800274c:	819a      	strh	r2, [r3, #12]
        ax->kp = 0u; ax->ki = 0u; ax->kd = 0u;
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	2200      	movs	r2, #0
 8002752:	81da      	strh	r2, [r3, #14]
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	2200      	movs	r2, #0
 8002758:	821a      	strh	r2, [r3, #16]
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	2200      	movs	r2, #0
 800275e:	825a      	strh	r2, [r3, #18]

        /* limpa controle de pulso/guardas */
        ax->step_high         = 0u;
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	2200      	movs	r2, #0
 8002764:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u;
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	2200      	movs	r2, #0
 800276a:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = 0u;
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	2200      	movs	r2, #0
 8002770:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = 0u;
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        /* limpa DDA/rampa */
        ax->dda_accum_q16     = 0u;
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	2200      	movs	r2, #0
 8002780:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	2200      	movs	r2, #0
 8002786:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = 0u;
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	2200      	movs	r2, #0
 800278c:	621a      	str	r2, [r3, #32]
        ax->v_actual_sps      = 0u;
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	2200      	movs	r2, #0
 8002792:	625a      	str	r2, [r3, #36]	@ 0x24
        ax->accel_sps2        = 0u;
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	2200      	movs	r2, #0
 8002798:	629a      	str	r2, [r3, #40]	@ 0x28
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800279a:	79fb      	ldrb	r3, [r7, #7]
 800279c:	3301      	adds	r3, #1
 800279e:	71fb      	strb	r3, [r7, #7]
 80027a0:	79fb      	ldrb	r3, [r7, #7]
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d9b6      	bls.n	8002714 <motion_stop_all_axes_locked+0xc>
    }
}
 80027a6:	bf00      	nop
 80027a8:	bf00      	nop
 80027aa:	3708      	adds	r7, #8
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	200000cc 	.word	0x200000cc

080027b4 <motion_queue_clear_locked>:

static void motion_queue_clear_locked(void) {
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
    g_queue_head = 0u;
 80027b8:	4b06      	ldr	r3, [pc, #24]	@ (80027d4 <motion_queue_clear_locked+0x20>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	701a      	strb	r2, [r3, #0]
    g_queue_tail = 0u;
 80027be:	4b06      	ldr	r3, [pc, #24]	@ (80027d8 <motion_queue_clear_locked+0x24>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	701a      	strb	r2, [r3, #0]
    g_queue_count = 0u;
 80027c4:	4b05      	ldr	r3, [pc, #20]	@ (80027dc <motion_queue_clear_locked+0x28>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	701a      	strb	r2, [r3, #0]
}
 80027ca:	bf00      	nop
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr
 80027d4:	20000c60 	.word	0x20000c60
 80027d8:	20000c61 	.word	0x20000c61
 80027dc:	20000c62 	.word	0x20000c62

080027e0 <motion_queue_push_locked>:

static proto_result_t motion_queue_push_locked(const move_queue_add_req_t *req) {
 80027e0:	b5b0      	push	{r4, r5, r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
    if (g_queue_count >= MOTION_QUEUE_CAPACITY)
 80027e8:	4b17      	ldr	r3, [pc, #92]	@ (8002848 <motion_queue_push_locked+0x68>)
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	2b3f      	cmp	r3, #63	@ 0x3f
 80027ee:	d902      	bls.n	80027f6 <motion_queue_push_locked+0x16>
        return PROTO_ERR_RANGE;
 80027f0:	f06f 0303 	mvn.w	r3, #3
 80027f4:	e024      	b.n	8002840 <motion_queue_push_locked+0x60>
    g_queue[g_queue_tail].req = *req;
 80027f6:	4b15      	ldr	r3, [pc, #84]	@ (800284c <motion_queue_push_locked+0x6c>)
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	4619      	mov	r1, r3
 80027fc:	4a14      	ldr	r2, [pc, #80]	@ (8002850 <motion_queue_push_locked+0x70>)
 80027fe:	232c      	movs	r3, #44	@ 0x2c
 8002800:	fb01 f303 	mul.w	r3, r1, r3
 8002804:	441a      	add	r2, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4614      	mov	r4, r2
 800280a:	461d      	mov	r5, r3
 800280c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800280e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002810:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002812:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002814:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002818:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    g_queue_tail = (uint8_t)((g_queue_tail + 1u) % MOTION_QUEUE_CAPACITY);
 800281c:	4b0b      	ldr	r3, [pc, #44]	@ (800284c <motion_queue_push_locked+0x6c>)
 800281e:	781b      	ldrb	r3, [r3, #0]
 8002820:	3301      	adds	r3, #1
 8002822:	b2db      	uxtb	r3, r3
 8002824:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002828:	b2da      	uxtb	r2, r3
 800282a:	4b08      	ldr	r3, [pc, #32]	@ (800284c <motion_queue_push_locked+0x6c>)
 800282c:	701a      	strb	r2, [r3, #0]
    ++g_queue_count;
 800282e:	4b06      	ldr	r3, [pc, #24]	@ (8002848 <motion_queue_push_locked+0x68>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	3301      	adds	r3, #1
 8002834:	b2da      	uxtb	r2, r3
 8002836:	4b04      	ldr	r3, [pc, #16]	@ (8002848 <motion_queue_push_locked+0x68>)
 8002838:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 800283a:	f7ff fe1f 	bl	800247c <motion_refresh_status_locked>
    return PROTO_OK;
 800283e:	2300      	movs	r3, #0
}
 8002840:	4618      	mov	r0, r3
 8002842:	3708      	adds	r7, #8
 8002844:	46bd      	mov	sp, r7
 8002846:	bdb0      	pop	{r4, r5, r7, pc}
 8002848:	20000c62 	.word	0x20000c62
 800284c:	20000c61 	.word	0x20000c61
 8002850:	20000160 	.word	0x20000160

08002854 <motion_queue_pop_locked>:

static int motion_queue_pop_locked(move_queue_add_req_t *out) {
 8002854:	b4b0      	push	{r4, r5, r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
    if (g_queue_count == 0u) return 0;
 800285c:	4b18      	ldr	r3, [pc, #96]	@ (80028c0 <motion_queue_pop_locked+0x6c>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d101      	bne.n	8002868 <motion_queue_pop_locked+0x14>
 8002864:	2300      	movs	r3, #0
 8002866:	e025      	b.n	80028b4 <motion_queue_pop_locked+0x60>
    if (out) *out = g_queue[g_queue_head].req;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d012      	beq.n	8002894 <motion_queue_pop_locked+0x40>
 800286e:	4b15      	ldr	r3, [pc, #84]	@ (80028c4 <motion_queue_pop_locked+0x70>)
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	4618      	mov	r0, r3
 8002874:	6879      	ldr	r1, [r7, #4]
 8002876:	4a14      	ldr	r2, [pc, #80]	@ (80028c8 <motion_queue_pop_locked+0x74>)
 8002878:	232c      	movs	r3, #44	@ 0x2c
 800287a:	fb00 f303 	mul.w	r3, r0, r3
 800287e:	4413      	add	r3, r2
 8002880:	460c      	mov	r4, r1
 8002882:	461d      	mov	r5, r3
 8002884:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002886:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002888:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800288a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800288c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002890:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    g_queue_head = (uint8_t)((g_queue_head + 1u) % MOTION_QUEUE_CAPACITY);
 8002894:	4b0b      	ldr	r3, [pc, #44]	@ (80028c4 <motion_queue_pop_locked+0x70>)
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	3301      	adds	r3, #1
 800289a:	b2db      	uxtb	r3, r3
 800289c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028a0:	b2da      	uxtb	r2, r3
 80028a2:	4b08      	ldr	r3, [pc, #32]	@ (80028c4 <motion_queue_pop_locked+0x70>)
 80028a4:	701a      	strb	r2, [r3, #0]
    --g_queue_count;
 80028a6:	4b06      	ldr	r3, [pc, #24]	@ (80028c0 <motion_queue_pop_locked+0x6c>)
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	3b01      	subs	r3, #1
 80028ac:	b2da      	uxtb	r2, r3
 80028ae:	4b04      	ldr	r3, [pc, #16]	@ (80028c0 <motion_queue_pop_locked+0x6c>)
 80028b0:	701a      	strb	r2, [r3, #0]
    return 1;
 80028b2:	2301      	movs	r3, #1
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bcb0      	pop	{r4, r5, r7}
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	20000c62 	.word	0x20000c62
 80028c4:	20000c60 	.word	0x20000c60
 80028c8:	20000160 	.word	0x20000160

080028cc <motion_begin_segment_locked>:

/* =======================
 *  Início de segmento
 * ======================= */
static void motion_begin_segment_locked(const move_queue_add_req_t *seg) {
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b086      	sub	sp, #24
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
    if (!seg) return;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	f000 809d 	beq.w	8002a16 <motion_begin_segment_locked+0x14a>

    g_has_active_segment = 1u;
 80028dc:	4b50      	ldr	r3, [pc, #320]	@ (8002a20 <motion_begin_segment_locked+0x154>)
 80028de:	2201      	movs	r2, #1
 80028e0:	701a      	strb	r2, [r3, #0]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80028e2:	2300      	movs	r3, #0
 80028e4:	75fb      	strb	r3, [r7, #23]
 80028e6:	e091      	b.n	8002a0c <motion_begin_segment_locked+0x140>
        motion_axis_state_t *ax = &g_axis_state[axis];
 80028e8:	7dfa      	ldrb	r2, [r7, #23]
 80028ea:	4613      	mov	r3, r2
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	4413      	add	r3, r2
 80028f0:	011b      	lsls	r3, r3, #4
 80028f2:	4a4c      	ldr	r2, [pc, #304]	@ (8002a24 <motion_begin_segment_locked+0x158>)
 80028f4:	4413      	add	r3, r2
 80028f6:	613b      	str	r3, [r7, #16]
        uint32_t total   = motion_total_for_axis(seg, axis);
 80028f8:	7dfb      	ldrb	r3, [r7, #23]
 80028fa:	4619      	mov	r1, r3
 80028fc:	6878      	ldr	r0, [r7, #4]
 80028fe:	f7ff fd22 	bl	8002346 <motion_total_for_axis>
 8002902:	60f8      	str	r0, [r7, #12]
        uint16_t velTick = motion_velocity_for_axis(seg, axis);
 8002904:	7dfb      	ldrb	r3, [r7, #23]
 8002906:	4619      	mov	r1, r3
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f7ff fd36 	bl	800237a <motion_velocity_for_axis>
 800290e:	4603      	mov	r3, r0
 8002910:	817b      	strh	r3, [r7, #10]

        ax->total_steps       = total;
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	68fa      	ldr	r2, [r7, #12]
 8002916:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	2200      	movs	r2, #0
 800291c:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	2200      	movs	r2, #0
 8002922:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = velTick;
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	897a      	ldrh	r2, [r7, #10]
 8002928:	819a      	strh	r2, [r3, #12]
        ax->kp = motion_kp_for_axis(seg, axis);
 800292a:	7dfb      	ldrb	r3, [r7, #23]
 800292c:	4619      	mov	r1, r3
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f7ff fd3d 	bl	80023ae <motion_kp_for_axis>
 8002934:	4603      	mov	r3, r0
 8002936:	461a      	mov	r2, r3
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	81da      	strh	r2, [r3, #14]
        ax->ki = motion_ki_for_axis(seg, axis);
 800293c:	7dfb      	ldrb	r3, [r7, #23]
 800293e:	4619      	mov	r1, r3
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	f7ff fd4e 	bl	80023e2 <motion_ki_for_axis>
 8002946:	4603      	mov	r3, r0
 8002948:	461a      	mov	r2, r3
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	821a      	strh	r2, [r3, #16]
        ax->kd = motion_kd_for_axis(seg, axis);
 800294e:	7dfb      	ldrb	r3, [r7, #23]
 8002950:	4619      	mov	r1, r3
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f7ff fd5f 	bl	8002416 <motion_kd_for_axis>
 8002958:	4603      	mov	r3, r0
 800295a:	461a      	mov	r2, r3
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	825a      	strh	r2, [r3, #18]

        /* guardas para atender DIR/ENABLE timings do TMC5160 */
        ax->step_high         = 0u;
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	2200      	movs	r2, #0
 8002964:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u; /* tLOW inicia zerado; será aplicado após o 1º pulso */
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	2200      	movs	r2, #0
 800296a:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = (total > 0u) ? MOTION_ENABLE_SETTLE_TICKS : 0u;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <motion_begin_segment_locked+0xaa>
 8002972:	2202      	movs	r2, #2
 8002974:	e000      	b.n	8002978 <motion_begin_segment_locked+0xac>
 8002976:	2200      	movs	r2, #0
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = MOTION_DIR_SETUP_TICKS;
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	2201      	movs	r2, #1
 8002982:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        /* zera DDA/rampa (não atrapalha caminho de fila) */
        ax->dda_accum_q16     = 0u;
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	2200      	movs	r2, #0
 800298a:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	2200      	movs	r2, #0
 8002990:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = ((uint32_t)velTick) * 1000u;  /* steps/s alvo (derivado do seu campo) */
 8002992:	897b      	ldrh	r3, [r7, #10]
 8002994:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002998:	fb03 f202 	mul.w	r2, r3, r2
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	621a      	str	r2, [r3, #32]
        ax->v_actual_sps      = 0u;
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	2200      	movs	r2, #0
 80029a4:	625a      	str	r2, [r3, #36]	@ 0x24
        ax->accel_sps2        = DEMO_ACCEL_SPS2;
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	4a1f      	ldr	r2, [pc, #124]	@ (8002a28 <motion_begin_segment_locked+0x15c>)
 80029aa:	629a      	str	r2, [r3, #40]	@ 0x28

        motion_hw_step_low(axis);
 80029ac:	7dfb      	ldrb	r3, [r7, #23]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff fc40 	bl	8002234 <motion_hw_step_low>
        motion_hw_set_dir(axis, (uint8_t)((seg->dirMask >> axis) & 0x1u));
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	785b      	ldrb	r3, [r3, #1]
 80029b8:	461a      	mov	r2, r3
 80029ba:	7dfb      	ldrb	r3, [r7, #23]
 80029bc:	fa42 f303 	asr.w	r3, r2, r3
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	f003 0301 	and.w	r3, r3, #1
 80029c6:	b2da      	uxtb	r2, r3
 80029c8:	7dfb      	ldrb	r3, [r7, #23]
 80029ca:	4611      	mov	r1, r2
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff fb8d 	bl	80020ec <motion_hw_set_dir>

        if (total > 0u) motion_hw_enable(axis, 1u);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d005      	beq.n	80029e4 <motion_begin_segment_locked+0x118>
 80029d8:	7dfb      	ldrb	r3, [r7, #23]
 80029da:	2101      	movs	r1, #1
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff fbc5 	bl	800216c <motion_hw_enable>
 80029e2:	e004      	b.n	80029ee <motion_begin_segment_locked+0x122>
        else            motion_hw_enable(axis, 0u);
 80029e4:	7dfb      	ldrb	r3, [r7, #23]
 80029e6:	2100      	movs	r1, #0
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7ff fbbf 	bl	800216c <motion_hw_enable>

        g_encoder_origin[axis] = g_encoder_position[axis];
 80029ee:	7dfb      	ldrb	r3, [r7, #23]
 80029f0:	7df9      	ldrb	r1, [r7, #23]
 80029f2:	4a0e      	ldr	r2, [pc, #56]	@ (8002a2c <motion_begin_segment_locked+0x160>)
 80029f4:	00db      	lsls	r3, r3, #3
 80029f6:	4413      	add	r3, r2
 80029f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029fc:	480c      	ldr	r0, [pc, #48]	@ (8002a30 <motion_begin_segment_locked+0x164>)
 80029fe:	00c9      	lsls	r1, r1, #3
 8002a00:	4401      	add	r1, r0
 8002a02:	e9c1 2300 	strd	r2, r3, [r1]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002a06:	7dfb      	ldrb	r3, [r7, #23]
 8002a08:	3301      	adds	r3, #1
 8002a0a:	75fb      	strb	r3, [r7, #23]
 8002a0c:	7dfb      	ldrb	r3, [r7, #23]
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	f67f af6a 	bls.w	80028e8 <motion_begin_segment_locked+0x1c>
 8002a14:	e000      	b.n	8002a18 <motion_begin_segment_locked+0x14c>
    if (!seg) return;
 8002a16:	bf00      	nop
    }
}
 8002a18:	3718      	adds	r7, #24
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	2000015c 	.word	0x2000015c
 8002a24:	200000cc 	.word	0x200000cc
 8002a28:	00030d40 	.word	0x00030d40
 8002a2c:	20000c68 	.word	0x20000c68
 8002a30:	20000c90 	.word	0x20000c90

08002a34 <motion_try_start_next_locked>:

static uint8_t motion_try_start_next_locked(void) {
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b08c      	sub	sp, #48	@ 0x30
 8002a38:	af00      	add	r7, sp, #0
    move_queue_add_req_t next;
    if (!motion_queue_pop_locked(&next))
 8002a3a:	1d3b      	adds	r3, r7, #4
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f7ff ff09 	bl	8002854 <motion_queue_pop_locked>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d101      	bne.n	8002a4c <motion_try_start_next_locked+0x18>
        return 0u;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	e004      	b.n	8002a56 <motion_try_start_next_locked+0x22>
    motion_begin_segment_locked(&next);
 8002a4c:	1d3b      	adds	r3, r7, #4
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff ff3c 	bl	80028cc <motion_begin_segment_locked>
    return 1u;
 8002a54:	2301      	movs	r3, #1
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3730      	adds	r7, #48	@ 0x30
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
	...

08002a60 <motion_update_encoders>:

/* =======================
 *  Encoders
 * ======================= */
static void motion_update_encoders(void) {
 8002a60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a64:	b088      	sub	sp, #32
 8002a66:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002a68:	2300      	movs	r3, #0
 8002a6a:	77fb      	strb	r3, [r7, #31]
 8002a6c:	e05c      	b.n	8002b28 <motion_update_encoders+0xc8>
        uint32_t now = motion_hw_encoder_read_raw(axis);
 8002a6e:	7ffb      	ldrb	r3, [r7, #31]
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7ff fc03 	bl	800227c <motion_hw_encoder_read_raw>
 8002a76:	61b8      	str	r0, [r7, #24]
        uint8_t bits = motion_hw_encoder_bits(axis);
 8002a78:	7ffb      	ldrb	r3, [r7, #31]
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7ff fc26 	bl	80022cc <motion_hw_encoder_bits>
 8002a80:	4603      	mov	r3, r0
 8002a82:	75fb      	strb	r3, [r7, #23]
        if (bits == 16u) {
 8002a84:	7dfb      	ldrb	r3, [r7, #23]
 8002a86:	2b10      	cmp	r3, #16
 8002a88:	d127      	bne.n	8002ada <motion_update_encoders+0x7a>
            uint16_t prev = (uint16_t)g_encoder_last_raw[axis];
 8002a8a:	7ffb      	ldrb	r3, [r7, #31]
 8002a8c:	4a2b      	ldr	r2, [pc, #172]	@ (8002b3c <motion_update_encoders+0xdc>)
 8002a8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a92:	81fb      	strh	r3, [r7, #14]
            int16_t delta = (int16_t)((uint16_t)now - prev);
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	b29a      	uxth	r2, r3
 8002a98:	89fb      	ldrh	r3, [r7, #14]
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	b29b      	uxth	r3, r3
 8002a9e:	81bb      	strh	r3, [r7, #12]
            g_encoder_last_raw[axis] = (uint16_t)now;
 8002aa0:	69bb      	ldr	r3, [r7, #24]
 8002aa2:	b29a      	uxth	r2, r3
 8002aa4:	7ffb      	ldrb	r3, [r7, #31]
 8002aa6:	4611      	mov	r1, r2
 8002aa8:	4a24      	ldr	r2, [pc, #144]	@ (8002b3c <motion_update_encoders+0xdc>)
 8002aaa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_encoder_position[axis] += delta;
 8002aae:	7ffb      	ldrb	r3, [r7, #31]
 8002ab0:	4a23      	ldr	r2, [pc, #140]	@ (8002b40 <motion_update_encoders+0xe0>)
 8002ab2:	00db      	lsls	r3, r3, #3
 8002ab4:	4413      	add	r3, r2
 8002ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aba:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8002abe:	17c8      	asrs	r0, r1, #31
 8002ac0:	460c      	mov	r4, r1
 8002ac2:	4605      	mov	r5, r0
 8002ac4:	7ff9      	ldrb	r1, [r7, #31]
 8002ac6:	eb12 0a04 	adds.w	sl, r2, r4
 8002aca:	eb43 0b05 	adc.w	fp, r3, r5
 8002ace:	4a1c      	ldr	r2, [pc, #112]	@ (8002b40 <motion_update_encoders+0xe0>)
 8002ad0:	00cb      	lsls	r3, r1, #3
 8002ad2:	4413      	add	r3, r2
 8002ad4:	e9c3 ab00 	strd	sl, fp, [r3]
 8002ad8:	e023      	b.n	8002b22 <motion_update_encoders+0xc2>
        } else {
            int32_t delta = (int32_t)(now - g_encoder_last_raw[axis]);
 8002ada:	7ffb      	ldrb	r3, [r7, #31]
 8002adc:	4a17      	ldr	r2, [pc, #92]	@ (8002b3c <motion_update_encoders+0xdc>)
 8002ade:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ae2:	69ba      	ldr	r2, [r7, #24]
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	613b      	str	r3, [r7, #16]
            g_encoder_last_raw[axis] = now;
 8002ae8:	7ffb      	ldrb	r3, [r7, #31]
 8002aea:	4914      	ldr	r1, [pc, #80]	@ (8002b3c <motion_update_encoders+0xdc>)
 8002aec:	69ba      	ldr	r2, [r7, #24]
 8002aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_position[axis] += delta;
 8002af2:	7ffb      	ldrb	r3, [r7, #31]
 8002af4:	4a12      	ldr	r2, [pc, #72]	@ (8002b40 <motion_update_encoders+0xe0>)
 8002af6:	00db      	lsls	r3, r3, #3
 8002af8:	4413      	add	r3, r2
 8002afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002afe:	6939      	ldr	r1, [r7, #16]
 8002b00:	17c8      	asrs	r0, r1, #31
 8002b02:	4688      	mov	r8, r1
 8002b04:	4681      	mov	r9, r0
 8002b06:	7ff9      	ldrb	r1, [r7, #31]
 8002b08:	eb12 0008 	adds.w	r0, r2, r8
 8002b0c:	6038      	str	r0, [r7, #0]
 8002b0e:	eb43 0309 	adc.w	r3, r3, r9
 8002b12:	607b      	str	r3, [r7, #4]
 8002b14:	4a0a      	ldr	r2, [pc, #40]	@ (8002b40 <motion_update_encoders+0xe0>)
 8002b16:	00cb      	lsls	r3, r1, #3
 8002b18:	4413      	add	r3, r2
 8002b1a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002b1e:	e9c3 1200 	strd	r1, r2, [r3]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002b22:	7ffb      	ldrb	r3, [r7, #31]
 8002b24:	3301      	adds	r3, #1
 8002b26:	77fb      	strb	r3, [r7, #31]
 8002b28:	7ffb      	ldrb	r3, [r7, #31]
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d99f      	bls.n	8002a6e <motion_update_encoders+0xe>
        }
    }
}
 8002b2e:	bf00      	nop
 8002b30:	bf00      	nop
 8002b32:	3720      	adds	r7, #32
 8002b34:	46bd      	mov	sp, r7
 8002b36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b3a:	bf00      	nop
 8002b3c:	20000c80 	.word	0x20000c80
 8002b40:	20000c68 	.word	0x20000c68

08002b44 <motion_send_queue_add_ack>:

/* =======================
 *  Envio de respostas
 * ======================= */
static void motion_send_queue_add_ack(uint8_t frame_id, uint8_t status) {
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b088      	sub	sp, #32
 8002b48:	af02      	add	r7, sp, #8
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	460a      	mov	r2, r1
 8002b4e:	71fb      	strb	r3, [r7, #7]
 8002b50:	4613      	mov	r3, r2
 8002b52:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[6];
    move_queue_add_ack_resp_t resp = { frame_id, status };
 8002b54:	79fb      	ldrb	r3, [r7, #7]
 8002b56:	733b      	strb	r3, [r7, #12]
 8002b58:	79bb      	ldrb	r3, [r7, #6]
 8002b5a:	737b      	strb	r3, [r7, #13]
    if (move_queue_add_ack_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8002b5c:	f107 0110 	add.w	r1, r7, #16
 8002b60:	f107 030c 	add.w	r3, r7, #12
 8002b64:	2206      	movs	r2, #6
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7fe f9be 	bl	8000ee8 <move_queue_add_ack_resp_encoder>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00c      	beq.n	8002b8c <motion_send_queue_add_ack+0x48>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "ack", "encode_fail");
 8002b72:	4a12      	ldr	r2, [pc, #72]	@ (8002bbc <motion_send_queue_add_ack+0x78>)
 8002b74:	4b12      	ldr	r3, [pc, #72]	@ (8002bc0 <motion_send_queue_add_ack+0x7c>)
 8002b76:	9301      	str	r3, [sp, #4]
 8002b78:	4b12      	ldr	r3, [pc, #72]	@ (8002bc4 <motion_send_queue_add_ack+0x80>)
 8002b7a:	9300      	str	r3, [sp, #0]
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	f06f 0201 	mvn.w	r2, #1
 8002b82:	2164      	movs	r1, #100	@ 0x64
 8002b84:	2002      	movs	r0, #2
 8002b86:	f7ff f9bb 	bl	8001f00 <log_event_auto>
 8002b8a:	e014      	b.n	8002bb6 <motion_send_queue_add_ack+0x72>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8002b8c:	f107 0310 	add.w	r3, r7, #16
 8002b90:	2106      	movs	r1, #6
 8002b92:	4618      	mov	r0, r3
 8002b94:	f001 f9f2 	bl	8003f7c <app_resp_push>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d00b      	beq.n	8002bb6 <motion_send_queue_add_ack+0x72>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "ack", "queue_full");
 8002b9e:	4a07      	ldr	r2, [pc, #28]	@ (8002bbc <motion_send_queue_add_ack+0x78>)
 8002ba0:	4b09      	ldr	r3, [pc, #36]	@ (8002bc8 <motion_send_queue_add_ack+0x84>)
 8002ba2:	9301      	str	r3, [sp, #4]
 8002ba4:	4b07      	ldr	r3, [pc, #28]	@ (8002bc4 <motion_send_queue_add_ack+0x80>)
 8002ba6:	9300      	str	r3, [sp, #0]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	f06f 0203 	mvn.w	r2, #3
 8002bae:	2164      	movs	r1, #100	@ 0x64
 8002bb0:	2002      	movs	r0, #2
 8002bb2:	f7ff f9a5 	bl	8001f00 <log_event_auto>
    }
}
 8002bb6:	3718      	adds	r7, #24
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	0800ef6c 	.word	0x0800ef6c
 8002bc0:	0800ef74 	.word	0x0800ef74
 8002bc4:	0800ef80 	.word	0x0800ef80
 8002bc8:	0800ef84 	.word	0x0800ef84

08002bcc <motion_send_queue_status_response>:
static void motion_send_queue_status_response(uint8_t frame_id) {
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b08a      	sub	sp, #40	@ 0x28
 8002bd0:	af02      	add	r7, sp, #8
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	71fb      	strb	r3, [r7, #7]
    uint8_t raw[12];
    move_queue_status_resp_t resp = {
 8002bd6:	79fb      	ldrb	r3, [r7, #7]
 8002bd8:	733b      	strb	r3, [r7, #12]
        .frameId = frame_id,
        .status  = (uint8_t)g_status.state,
 8002bda:	4b27      	ldr	r3, [pc, #156]	@ (8002c78 <motion_send_queue_status_response+0xac>)
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8002be0:	737b      	strb	r3, [r7, #13]
        .pidErrX = (uint8_t)g_status.pidErrX,
 8002be2:	4b25      	ldr	r3, [pc, #148]	@ (8002c78 <motion_send_queue_status_response+0xac>)
 8002be4:	795b      	ldrb	r3, [r3, #5]
 8002be6:	b25b      	sxtb	r3, r3
 8002be8:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8002bea:	73bb      	strb	r3, [r7, #14]
        .pidErrY = (uint8_t)g_status.pidErrY,
 8002bec:	4b22      	ldr	r3, [pc, #136]	@ (8002c78 <motion_send_queue_status_response+0xac>)
 8002bee:	799b      	ldrb	r3, [r3, #6]
 8002bf0:	b25b      	sxtb	r3, r3
 8002bf2:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8002bf4:	73fb      	strb	r3, [r7, #15]
        .pidErrZ = (uint8_t)g_status.pidErrZ,
 8002bf6:	4b20      	ldr	r3, [pc, #128]	@ (8002c78 <motion_send_queue_status_response+0xac>)
 8002bf8:	79db      	ldrb	r3, [r3, #7]
 8002bfa:	b25b      	sxtb	r3, r3
 8002bfc:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8002bfe:	743b      	strb	r3, [r7, #16]
        .pctX    = g_status.pctX,
 8002c00:	4b1d      	ldr	r3, [pc, #116]	@ (8002c78 <motion_send_queue_status_response+0xac>)
 8002c02:	789b      	ldrb	r3, [r3, #2]
 8002c04:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8002c06:	747b      	strb	r3, [r7, #17]
        .pctY    = g_status.pctY,
 8002c08:	4b1b      	ldr	r3, [pc, #108]	@ (8002c78 <motion_send_queue_status_response+0xac>)
 8002c0a:	78db      	ldrb	r3, [r3, #3]
 8002c0c:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8002c0e:	74bb      	strb	r3, [r7, #18]
        .pctZ    = g_status.pctZ,
 8002c10:	4b19      	ldr	r3, [pc, #100]	@ (8002c78 <motion_send_queue_status_response+0xac>)
 8002c12:	791b      	ldrb	r3, [r3, #4]
 8002c14:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8002c16:	74fb      	strb	r3, [r7, #19]
    };
    if (move_queue_status_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8002c18:	f107 0114 	add.w	r1, r7, #20
 8002c1c:	f107 030c 	add.w	r3, r7, #12
 8002c20:	220c      	movs	r2, #12
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7fe fa18 	bl	8001058 <move_queue_status_resp_encoder>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d00c      	beq.n	8002c48 <motion_send_queue_status_response+0x7c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "status", "encode_fail");
 8002c2e:	4a13      	ldr	r2, [pc, #76]	@ (8002c7c <motion_send_queue_status_response+0xb0>)
 8002c30:	4b13      	ldr	r3, [pc, #76]	@ (8002c80 <motion_send_queue_status_response+0xb4>)
 8002c32:	9301      	str	r3, [sp, #4]
 8002c34:	4b13      	ldr	r3, [pc, #76]	@ (8002c84 <motion_send_queue_status_response+0xb8>)
 8002c36:	9300      	str	r3, [sp, #0]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	f06f 0201 	mvn.w	r2, #1
 8002c3e:	2164      	movs	r1, #100	@ 0x64
 8002c40:	2002      	movs	r0, #2
 8002c42:	f7ff f95d 	bl	8001f00 <log_event_auto>
 8002c46:	e014      	b.n	8002c72 <motion_send_queue_status_response+0xa6>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8002c48:	f107 0314 	add.w	r3, r7, #20
 8002c4c:	210c      	movs	r1, #12
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f001 f994 	bl	8003f7c <app_resp_push>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d00b      	beq.n	8002c72 <motion_send_queue_status_response+0xa6>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "status", "queue_full");
 8002c5a:	4a08      	ldr	r2, [pc, #32]	@ (8002c7c <motion_send_queue_status_response+0xb0>)
 8002c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c88 <motion_send_queue_status_response+0xbc>)
 8002c5e:	9301      	str	r3, [sp, #4]
 8002c60:	4b08      	ldr	r3, [pc, #32]	@ (8002c84 <motion_send_queue_status_response+0xb8>)
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	4613      	mov	r3, r2
 8002c66:	f06f 0203 	mvn.w	r2, #3
 8002c6a:	2164      	movs	r1, #100	@ 0x64
 8002c6c:	2002      	movs	r0, #2
 8002c6e:	f7ff f947 	bl	8001f00 <log_event_auto>
    }
}
 8002c72:	3720      	adds	r7, #32
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	200000c4 	.word	0x200000c4
 8002c7c:	0800ef6c 	.word	0x0800ef6c
 8002c80:	0800ef74 	.word	0x0800ef74
 8002c84:	0800ef90 	.word	0x0800ef90
 8002c88:	0800ef84 	.word	0x0800ef84

08002c8c <motion_send_start_response>:
static void motion_send_start_response(uint8_t frame_id) {
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b086      	sub	sp, #24
 8002c90:	af02      	add	r7, sp, #8
 8002c92:	4603      	mov	r3, r0
 8002c94:	71fb      	strb	r3, [r7, #7]
    uint8_t raw[4];
    start_move_resp_t resp = { frame_id };
 8002c96:	79fb      	ldrb	r3, [r7, #7]
 8002c98:	723b      	strb	r3, [r7, #8]
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8002c9a:	f107 010c 	add.w	r1, r7, #12
 8002c9e:	f107 0308 	add.w	r3, r7, #8
 8002ca2:	2204      	movs	r2, #4
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7fe fa46 	bl	8001136 <start_move_resp_encoder>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d115      	bne.n	8002cdc <motion_send_start_response+0x50>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8002cb0:	f107 030c 	add.w	r3, r7, #12
 8002cb4:	2104      	movs	r1, #4
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f001 f960 	bl	8003f7c <app_resp_push>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00d      	beq.n	8002cde <motion_send_start_response+0x52>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "start", "resp_queue_full");
 8002cc2:	4a08      	ldr	r2, [pc, #32]	@ (8002ce4 <motion_send_start_response+0x58>)
 8002cc4:	4b08      	ldr	r3, [pc, #32]	@ (8002ce8 <motion_send_start_response+0x5c>)
 8002cc6:	9301      	str	r3, [sp, #4]
 8002cc8:	4b08      	ldr	r3, [pc, #32]	@ (8002cec <motion_send_start_response+0x60>)
 8002cca:	9300      	str	r3, [sp, #0]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	f06f 0203 	mvn.w	r2, #3
 8002cd2:	2164      	movs	r1, #100	@ 0x64
 8002cd4:	2002      	movs	r0, #2
 8002cd6:	f7ff f913 	bl	8001f00 <log_event_auto>
 8002cda:	e000      	b.n	8002cde <motion_send_start_response+0x52>
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8002cdc:	bf00      	nop
    }
}
 8002cde:	3710      	adds	r7, #16
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	0800ef6c 	.word	0x0800ef6c
 8002ce8:	0800ef98 	.word	0x0800ef98
 8002cec:	0800efa8 	.word	0x0800efa8

08002cf0 <motion_send_move_end_response>:
static void motion_send_move_end_response(uint8_t frame_id) {
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af02      	add	r7, sp, #8
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	71fb      	strb	r3, [r7, #7]
    uint8_t raw[4];
    move_end_resp_t resp = { frame_id };
 8002cfa:	79fb      	ldrb	r3, [r7, #7]
 8002cfc:	723b      	strb	r3, [r7, #8]
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8002cfe:	f107 010c 	add.w	r1, r7, #12
 8002d02:	f107 0308 	add.w	r3, r7, #8
 8002d06:	2204      	movs	r2, #4
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7fe f83f 	bl	8000d8c <move_end_resp_encoder>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d115      	bne.n	8002d40 <motion_send_move_end_response+0x50>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8002d14:	f107 030c 	add.w	r3, r7, #12
 8002d18:	2104      	movs	r1, #4
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f001 f92e 	bl	8003f7c <app_resp_push>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d00d      	beq.n	8002d42 <motion_send_move_end_response+0x52>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "move_end", "resp_queue_full");
 8002d26:	4a08      	ldr	r2, [pc, #32]	@ (8002d48 <motion_send_move_end_response+0x58>)
 8002d28:	4b08      	ldr	r3, [pc, #32]	@ (8002d4c <motion_send_move_end_response+0x5c>)
 8002d2a:	9301      	str	r3, [sp, #4]
 8002d2c:	4b08      	ldr	r3, [pc, #32]	@ (8002d50 <motion_send_move_end_response+0x60>)
 8002d2e:	9300      	str	r3, [sp, #0]
 8002d30:	4613      	mov	r3, r2
 8002d32:	f06f 0203 	mvn.w	r2, #3
 8002d36:	2164      	movs	r1, #100	@ 0x64
 8002d38:	2002      	movs	r0, #2
 8002d3a:	f7ff f8e1 	bl	8001f00 <log_event_auto>
 8002d3e:	e000      	b.n	8002d42 <motion_send_move_end_response+0x52>
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8002d40:	bf00      	nop
    }
}
 8002d42:	3710      	adds	r7, #16
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	0800ef6c 	.word	0x0800ef6c
 8002d4c:	0800ef98 	.word	0x0800ef98
 8002d50:	0800efb0 	.word	0x0800efb0

08002d54 <motion_service_init>:

/* =======================
 *  Init
 * ======================= */
void motion_service_init(void) {
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b088      	sub	sp, #32
 8002d58:	af04      	add	r7, sp, #16
    uint32_t primask = motion_lock();
 8002d5a:	f7ff fad3 	bl	8002304 <motion_lock>
 8002d5e:	60b8      	str	r0, [r7, #8]

    memset(&g_status, 0, sizeof g_status);
 8002d60:	2208      	movs	r2, #8
 8002d62:	2100      	movs	r1, #0
 8002d64:	483c      	ldr	r0, [pc, #240]	@ (8002e58 <motion_service_init+0x104>)
 8002d66:	f00b f8db 	bl	800df20 <memset>
    memset(g_axis_state, 0, sizeof g_axis_state);
 8002d6a:	2290      	movs	r2, #144	@ 0x90
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	483b      	ldr	r0, [pc, #236]	@ (8002e5c <motion_service_init+0x108>)
 8002d70:	f00b f8d6 	bl	800df20 <memset>
    memset(g_queue, 0, sizeof g_queue);
 8002d74:	f44f 6230 	mov.w	r2, #2816	@ 0xb00
 8002d78:	2100      	movs	r1, #0
 8002d7a:	4839      	ldr	r0, [pc, #228]	@ (8002e60 <motion_service_init+0x10c>)
 8002d7c:	f00b f8d0 	bl	800df20 <memset>
    memset(g_encoder_position, 0, sizeof g_encoder_position);
 8002d80:	2218      	movs	r2, #24
 8002d82:	2100      	movs	r1, #0
 8002d84:	4837      	ldr	r0, [pc, #220]	@ (8002e64 <motion_service_init+0x110>)
 8002d86:	f00b f8cb 	bl	800df20 <memset>
    memset(g_encoder_last_raw, 0, sizeof g_encoder_last_raw);
 8002d8a:	220c      	movs	r2, #12
 8002d8c:	2100      	movs	r1, #0
 8002d8e:	4836      	ldr	r0, [pc, #216]	@ (8002e68 <motion_service_init+0x114>)
 8002d90:	f00b f8c6 	bl	800df20 <memset>
    memset(g_encoder_origin, 0, sizeof g_encoder_origin);
 8002d94:	2218      	movs	r2, #24
 8002d96:	2100      	movs	r1, #0
 8002d98:	4834      	ldr	r0, [pc, #208]	@ (8002e6c <motion_service_init+0x118>)
 8002d9a:	f00b f8c1 	bl	800df20 <memset>

    g_status.state = MOTION_IDLE;
 8002d9e:	4b2e      	ldr	r3, [pc, #184]	@ (8002e58 <motion_service_init+0x104>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	701a      	strb	r2, [r3, #0]
    g_queue_head = g_queue_tail = g_queue_count = 0u;
 8002da4:	4b32      	ldr	r3, [pc, #200]	@ (8002e70 <motion_service_init+0x11c>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	701a      	strb	r2, [r3, #0]
 8002daa:	4b31      	ldr	r3, [pc, #196]	@ (8002e70 <motion_service_init+0x11c>)
 8002dac:	781a      	ldrb	r2, [r3, #0]
 8002dae:	4b31      	ldr	r3, [pc, #196]	@ (8002e74 <motion_service_init+0x120>)
 8002db0:	701a      	strb	r2, [r3, #0]
 8002db2:	4b30      	ldr	r3, [pc, #192]	@ (8002e74 <motion_service_init+0x120>)
 8002db4:	781a      	ldrb	r2, [r3, #0]
 8002db6:	4b30      	ldr	r3, [pc, #192]	@ (8002e78 <motion_service_init+0x124>)
 8002db8:	701a      	strb	r2, [r3, #0]
    g_has_active_segment = 0u;
 8002dba:	4b30      	ldr	r3, [pc, #192]	@ (8002e7c <motion_service_init+0x128>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	701a      	strb	r2, [r3, #0]

    motion_stop_all_axes_locked();
 8002dc0:	f7ff fca2 	bl	8002708 <motion_stop_all_axes_locked>
    motion_refresh_status_locked();
 8002dc4:	f7ff fb5a 	bl	800247c <motion_refresh_status_locked>
    motion_unlock(primask);
 8002dc8:	68b8      	ldr	r0, [r7, #8]
 8002dca:	f7ff faac 	bl	8002326 <motion_unlock>

    motion_hw_init();
 8002dce:	f7ff f905 	bl	8001fdc <motion_hw_init>

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	73fb      	strb	r3, [r7, #15]
 8002dd6:	e01a      	b.n	8002e0e <motion_service_init+0xba>
        uint32_t raw = motion_hw_encoder_read_raw(axis);
 8002dd8:	7bfb      	ldrb	r3, [r7, #15]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7ff fa4e 	bl	800227c <motion_hw_encoder_read_raw>
 8002de0:	6078      	str	r0, [r7, #4]
        if (motion_hw_encoder_bits(axis) == 16u) {
 8002de2:	7bfb      	ldrb	r3, [r7, #15]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7ff fa71 	bl	80022cc <motion_hw_encoder_bits>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b10      	cmp	r3, #16
 8002dee:	d106      	bne.n	8002dfe <motion_service_init+0xaa>
            g_encoder_last_raw[axis] = raw & 0xFFFFu;
 8002df0:	7bfb      	ldrb	r3, [r7, #15]
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	b292      	uxth	r2, r2
 8002df6:	491c      	ldr	r1, [pc, #112]	@ (8002e68 <motion_service_init+0x114>)
 8002df8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8002dfc:	e004      	b.n	8002e08 <motion_service_init+0xb4>
        } else {
            g_encoder_last_raw[axis] = raw;
 8002dfe:	7bfb      	ldrb	r3, [r7, #15]
 8002e00:	4919      	ldr	r1, [pc, #100]	@ (8002e68 <motion_service_init+0x114>)
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002e08:	7bfb      	ldrb	r3, [r7, #15]
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	73fb      	strb	r3, [r7, #15]
 8002e0e:	7bfb      	ldrb	r3, [r7, #15]
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d9e1      	bls.n	8002dd8 <motion_service_init+0x84>
        }
    }

    if (HAL_TIM_Base_Start_IT(&htim6) != HAL_OK) Error_Handler();
 8002e14:	481a      	ldr	r0, [pc, #104]	@ (8002e80 <motion_service_init+0x12c>)
 8002e16:	f006 ff7b 	bl	8009d10 <HAL_TIM_Base_Start_IT>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <motion_service_init+0xd0>
 8002e20:	f001 fc7a 	bl	8004718 <Error_Handler>
    if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK) Error_Handler();
 8002e24:	4817      	ldr	r0, [pc, #92]	@ (8002e84 <motion_service_init+0x130>)
 8002e26:	f006 ff73 	bl	8009d10 <HAL_TIM_Base_Start_IT>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d001      	beq.n	8002e34 <motion_service_init+0xe0>
 8002e30:	f001 fc72 	bl	8004718 <Error_Handler>

    LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "timers_ready");
 8002e34:	4a14      	ldr	r2, [pc, #80]	@ (8002e88 <motion_service_init+0x134>)
 8002e36:	4b15      	ldr	r3, [pc, #84]	@ (8002e8c <motion_service_init+0x138>)
 8002e38:	9302      	str	r3, [sp, #8]
 8002e3a:	4b15      	ldr	r3, [pc, #84]	@ (8002e90 <motion_service_init+0x13c>)
 8002e3c:	9301      	str	r3, [sp, #4]
 8002e3e:	4b15      	ldr	r3, [pc, #84]	@ (8002e94 <motion_service_init+0x140>)
 8002e40:	9300      	str	r3, [sp, #0]
 8002e42:	4613      	mov	r3, r2
 8002e44:	2200      	movs	r2, #0
 8002e46:	2100      	movs	r1, #0
 8002e48:	2002      	movs	r0, #2
 8002e4a:	f7ff f859 	bl	8001f00 <log_event_auto>
}
 8002e4e:	bf00      	nop
 8002e50:	3710      	adds	r7, #16
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	200000c4 	.word	0x200000c4
 8002e5c:	200000cc 	.word	0x200000cc
 8002e60:	20000160 	.word	0x20000160
 8002e64:	20000c68 	.word	0x20000c68
 8002e68:	20000c80 	.word	0x20000c80
 8002e6c:	20000c90 	.word	0x20000c90
 8002e70:	20000c62 	.word	0x20000c62
 8002e74:	20000c61 	.word	0x20000c61
 8002e78:	20000c60 	.word	0x20000c60
 8002e7c:	2000015c 	.word	0x2000015c
 8002e80:	20000f5c 	.word	0x20000f5c
 8002e84:	20000fa8 	.word	0x20000fa8
 8002e88:	0800ef6c 	.word	0x0800ef6c
 8002e8c:	0800efbc 	.word	0x0800efbc
 8002e90:	0800efcc 	.word	0x0800efcc
 8002e94:	0800efd0 	.word	0x0800efd0

08002e98 <motion_on_tim6_tick>:
 *  - fecha largura de pulso
 *  - DEMO: DDA suave
 *  - Fila: caminho original
 * ======================= */
void motion_on_tim6_tick(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b088      	sub	sp, #32
 8002e9c:	af00      	add	r7, sp, #0
    if (g_status.state != MOTION_RUNNING || !g_has_active_segment)
 8002e9e:	4b9d      	ldr	r3, [pc, #628]	@ (8003114 <motion_on_tim6_tick+0x27c>)
 8002ea0:	781b      	ldrb	r3, [r3, #0]
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	f040 815d 	bne.w	8003164 <motion_on_tim6_tick+0x2cc>
 8002eaa:	4b9b      	ldr	r3, [pc, #620]	@ (8003118 <motion_on_tim6_tick+0x280>)
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	f000 8157 	beq.w	8003164 <motion_on_tim6_tick+0x2cc>
        return;

    /* 1) Fecha pulsos altos pendentes (garante largura do STEP) */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	77fb      	strb	r3, [r7, #31]
 8002eba:	e02a      	b.n	8002f12 <motion_on_tim6_tick+0x7a>
        motion_axis_state_t *ax = &g_axis_state[axis];
 8002ebc:	7ffa      	ldrb	r2, [r7, #31]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	4413      	add	r3, r2
 8002ec4:	011b      	lsls	r3, r3, #4
 8002ec6:	4a95      	ldr	r2, [pc, #596]	@ (800311c <motion_on_tim6_tick+0x284>)
 8002ec8:	4413      	add	r3, r2
 8002eca:	603b      	str	r3, [r7, #0]
        if (ax->step_high) {
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	7d1b      	ldrb	r3, [r3, #20]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d011      	beq.n	8002ef8 <motion_on_tim6_tick+0x60>
            if (--ax->step_high == 0u) {
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	7d1b      	ldrb	r3, [r3, #20]
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	b2da      	uxtb	r2, r3
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	751a      	strb	r2, [r3, #20]
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	7d1b      	ldrb	r3, [r3, #20]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d111      	bne.n	8002f0c <motion_on_tim6_tick+0x74>
                motion_hw_step_low(axis);
 8002ee8:	7ffb      	ldrb	r3, [r7, #31]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7ff f9a2 	bl	8002234 <motion_hw_step_low>
                /* Inicia tempo mínimo em BAIXO antes de permitir novo STEP */
                ax->step_low = MOTION_STEP_LOW_TICKS; /* Para voltar ao comportamento anterior, defina MOTION_STEP_LOW_TICKS=0u */
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	755a      	strb	r2, [r3, #21]
 8002ef6:	e009      	b.n	8002f0c <motion_on_tim6_tick+0x74>
            }
        } else if (ax->step_low) {
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	7d5b      	ldrb	r3, [r3, #21]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d005      	beq.n	8002f0c <motion_on_tim6_tick+0x74>
            /* Conta o período obrigatório em BAIXO (tLOW) */
            --ax->step_low;
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	7d5b      	ldrb	r3, [r3, #21]
 8002f04:	3b01      	subs	r3, #1
 8002f06:	b2da      	uxtb	r2, r3
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	755a      	strb	r2, [r3, #21]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002f0c:	7ffb      	ldrb	r3, [r7, #31]
 8002f0e:	3301      	adds	r3, #1
 8002f10:	77fb      	strb	r3, [r7, #31]
 8002f12:	7ffb      	ldrb	r3, [r7, #31]
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d9d1      	bls.n	8002ebc <motion_on_tim6_tick+0x24>
        }
    }

    /* 2) DEMO: DDA a 50 kHz -> distribuição uniforme de passos */
    if (g_demo_continuous) {
 8002f18:	4b81      	ldr	r3, [pc, #516]	@ (8003120 <motion_on_tim6_tick+0x288>)
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d05f      	beq.n	8002fe2 <motion_on_tim6_tick+0x14a>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002f22:	2300      	movs	r3, #0
 8002f24:	77bb      	strb	r3, [r7, #30]
 8002f26:	e058      	b.n	8002fda <motion_on_tim6_tick+0x142>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8002f28:	7fba      	ldrb	r2, [r7, #30]
 8002f2a:	4613      	mov	r3, r2
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	4413      	add	r3, r2
 8002f30:	011b      	lsls	r3, r3, #4
 8002f32:	4a7a      	ldr	r2, [pc, #488]	@ (800311c <motion_on_tim6_tick+0x284>)
 8002f34:	4413      	add	r3, r2
 8002f36:	613b      	str	r3, [r7, #16]

            if (ax->emitted_steps >= ax->total_steps) continue;
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	689a      	ldr	r2, [r3, #8]
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d242      	bcs.n	8002fca <motion_on_tim6_tick+0x132>

            /* guardas de ENABLE e DIR (atendem setup/hold do TMC5160) */
            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d008      	beq.n	8002f60 <motion_on_tim6_tick+0xc8>
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002f54:	3b01      	subs	r3, #1
 8002f56:	b2da      	uxtb	r2, r3
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8002f5e:	e039      	b.n	8002fd4 <motion_on_tim6_tick+0x13c>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d008      	beq.n	8002f7c <motion_on_tim6_tick+0xe4>
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8002f70:	3b01      	subs	r3, #1
 8002f72:	b2da      	uxtb	r2, r3
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 8002f7a:	e02b      	b.n	8002fd4 <motion_on_tim6_tick+0x13c>

            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	7d1b      	ldrb	r3, [r3, #20]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d124      	bne.n	8002fce <motion_on_tim6_tick+0x136>
            if (ax->step_low)  continue; /* aguardando tLOW mínimo antes de novo STEP */
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	7d5b      	ldrb	r3, [r3, #21]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d122      	bne.n	8002fd2 <motion_on_tim6_tick+0x13a>

            /* DDA: acumula fase e emite STEP ao cruzar 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	699a      	ldr	r2, [r3, #24]
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	69db      	ldr	r3, [r3, #28]
 8002f94:	441a      	add	r2, r3
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	699b      	ldr	r3, [r3, #24]
 8002f9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fa2:	d317      	bcc.n	8002fd4 <motion_on_tim6_tick+0x13c>
                ax->dda_accum_q16 -= Q16_1;
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	699b      	ldr	r3, [r3, #24]
 8002fa8:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	619a      	str	r2, [r3, #24]

                motion_hw_step_high(axis);
 8002fb0:	7fbb      	ldrb	r3, [r7, #30]
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7ff f91a 	bl	80021ec <motion_hw_step_high>
                ax->step_high = MOTION_STEP_HIGH_TICKS;
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	751a      	strb	r2, [r3, #20]
                ++ax->emitted_steps;
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	1c5a      	adds	r2, r3, #1
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	609a      	str	r2, [r3, #8]
 8002fc8:	e004      	b.n	8002fd4 <motion_on_tim6_tick+0x13c>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8002fca:	bf00      	nop
 8002fcc:	e002      	b.n	8002fd4 <motion_on_tim6_tick+0x13c>
            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 8002fce:	bf00      	nop
 8002fd0:	e000      	b.n	8002fd4 <motion_on_tim6_tick+0x13c>
            if (ax->step_low)  continue; /* aguardando tLOW mínimo antes de novo STEP */
 8002fd2:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002fd4:	7fbb      	ldrb	r3, [r7, #30]
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	77bb      	strb	r3, [r7, #30]
 8002fda:	7fbb      	ldrb	r3, [r7, #30]
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	d9a3      	bls.n	8002f28 <motion_on_tim6_tick+0x90>
 8002fe0:	e052      	b.n	8003088 <motion_on_tim6_tick+0x1f0>
            }
        }
    }
    else {
        /* 3) Caminho original (fila): preservado */
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	777b      	strb	r3, [r7, #29]
 8002fe6:	e04c      	b.n	8003082 <motion_on_tim6_tick+0x1ea>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8002fe8:	7f7a      	ldrb	r2, [r7, #29]
 8002fea:	4613      	mov	r3, r2
 8002fec:	005b      	lsls	r3, r3, #1
 8002fee:	4413      	add	r3, r2
 8002ff0:	011b      	lsls	r3, r3, #4
 8002ff2:	4a4a      	ldr	r2, [pc, #296]	@ (800311c <motion_on_tim6_tick+0x284>)
 8002ff4:	4413      	add	r3, r2
 8002ff6:	617b      	str	r3, [r7, #20]

            if (ax->step_high) continue;
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	7d1b      	ldrb	r3, [r3, #20]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d138      	bne.n	8003072 <motion_on_tim6_tick+0x1da>
            if (ax->step_low)  continue; /* aguardando tLOW mínimo antes de novo STEP */
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	7d5b      	ldrb	r3, [r3, #21]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d136      	bne.n	8003076 <motion_on_tim6_tick+0x1de>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	429a      	cmp	r2, r3
 8003012:	d232      	bcs.n	800307a <motion_on_tim6_tick+0x1e2>

            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800301a:	2b00      	cmp	r3, #0
 800301c:	d008      	beq.n	8003030 <motion_on_tim6_tick+0x198>
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003024:	3b01      	subs	r3, #1
 8003026:	b2da      	uxtb	r2, r3
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 800302e:	e025      	b.n	800307c <motion_on_tim6_tick+0x1e4>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003036:	2b00      	cmp	r3, #0
 8003038:	d008      	beq.n	800304c <motion_on_tim6_tick+0x1b4>
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003040:	3b01      	subs	r3, #1
 8003042:	b2da      	uxtb	r2, r3
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 800304a:	e017      	b.n	800307c <motion_on_tim6_tick+0x1e4>

            if (ax->emitted_steps < ax->target_steps) {
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	429a      	cmp	r2, r3
 8003056:	d211      	bcs.n	800307c <motion_on_tim6_tick+0x1e4>
                motion_hw_step_high(axis);
 8003058:	7f7b      	ldrb	r3, [r7, #29]
 800305a:	4618      	mov	r0, r3
 800305c:	f7ff f8c6 	bl	80021ec <motion_hw_step_high>
                ax->step_high = MOTION_STEP_HIGH_TICKS;
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	2201      	movs	r2, #1
 8003064:	751a      	strb	r2, [r3, #20]
                ++ax->emitted_steps;
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	1c5a      	adds	r2, r3, #1
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	609a      	str	r2, [r3, #8]
 8003070:	e004      	b.n	800307c <motion_on_tim6_tick+0x1e4>
            if (ax->step_high) continue;
 8003072:	bf00      	nop
 8003074:	e002      	b.n	800307c <motion_on_tim6_tick+0x1e4>
            if (ax->step_low)  continue; /* aguardando tLOW mínimo antes de novo STEP */
 8003076:	bf00      	nop
 8003078:	e000      	b.n	800307c <motion_on_tim6_tick+0x1e4>
            if (ax->emitted_steps >= ax->total_steps) continue;
 800307a:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800307c:	7f7b      	ldrb	r3, [r7, #29]
 800307e:	3301      	adds	r3, #1
 8003080:	777b      	strb	r3, [r7, #29]
 8003082:	7f7b      	ldrb	r3, [r7, #29]
 8003084:	2b02      	cmp	r3, #2
 8003086:	d9af      	bls.n	8002fe8 <motion_on_tim6_tick+0x150>
            }
        }
    }

    /* 4) Término do segmento (inalterado) */
    uint8_t finished = 1u;
 8003088:	2301      	movs	r3, #1
 800308a:	773b      	strb	r3, [r7, #28]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800308c:	2300      	movs	r3, #0
 800308e:	76fb      	strb	r3, [r7, #27]
 8003090:	e017      	b.n	80030c2 <motion_on_tim6_tick+0x22a>
        const motion_axis_state_t *ax = &g_axis_state[axis];
 8003092:	7efa      	ldrb	r2, [r7, #27]
 8003094:	4613      	mov	r3, r2
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	4413      	add	r3, r2
 800309a:	011b      	lsls	r3, r3, #4
 800309c:	4a1f      	ldr	r2, [pc, #124]	@ (800311c <motion_on_tim6_tick+0x284>)
 800309e:	4413      	add	r3, r2
 80030a0:	60fb      	str	r3, [r7, #12]
        if (ax->emitted_steps < ax->total_steps || ax->step_high) {
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	689a      	ldr	r2, [r3, #8]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d303      	bcc.n	80030b6 <motion_on_tim6_tick+0x21e>
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	7d1b      	ldrb	r3, [r3, #20]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d002      	beq.n	80030bc <motion_on_tim6_tick+0x224>
            finished = 0u; break;
 80030b6:	2300      	movs	r3, #0
 80030b8:	773b      	strb	r3, [r7, #28]
 80030ba:	e005      	b.n	80030c8 <motion_on_tim6_tick+0x230>
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80030bc:	7efb      	ldrb	r3, [r7, #27]
 80030be:	3301      	adds	r3, #1
 80030c0:	76fb      	strb	r3, [r7, #27]
 80030c2:	7efb      	ldrb	r3, [r7, #27]
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d9e4      	bls.n	8003092 <motion_on_tim6_tick+0x1fa>
        }
    }
    if (!finished) return;
 80030c8:	7f3b      	ldrb	r3, [r7, #28]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d04c      	beq.n	8003168 <motion_on_tim6_tick+0x2d0>

    uint32_t primask = motion_lock();
 80030ce:	f7ff f919 	bl	8002304 <motion_lock>
 80030d2:	60b8      	str	r0, [r7, #8]
    if (g_has_active_segment) {
 80030d4:	4b10      	ldr	r3, [pc, #64]	@ (8003118 <motion_on_tim6_tick+0x280>)
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d03e      	beq.n	800315c <motion_on_tim6_tick+0x2c4>
        uint8_t confirm = 1u;
 80030de:	2301      	movs	r3, #1
 80030e0:	76bb      	strb	r3, [r7, #26]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80030e2:	2300      	movs	r3, #0
 80030e4:	767b      	strb	r3, [r7, #25]
 80030e6:	e020      	b.n	800312a <motion_on_tim6_tick+0x292>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 80030e8:	7e7a      	ldrb	r2, [r7, #25]
 80030ea:	4613      	mov	r3, r2
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	4413      	add	r3, r2
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	4a0a      	ldr	r2, [pc, #40]	@ (800311c <motion_on_tim6_tick+0x284>)
 80030f4:	4413      	add	r3, r2
 80030f6:	607b      	str	r3, [r7, #4]
            if (ax->emitted_steps < ax->total_steps || ax->step_high) {
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	689a      	ldr	r2, [r3, #8]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	429a      	cmp	r2, r3
 8003102:	d303      	bcc.n	800310c <motion_on_tim6_tick+0x274>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	7d1b      	ldrb	r3, [r3, #20]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00b      	beq.n	8003124 <motion_on_tim6_tick+0x28c>
                confirm = 0u; break;
 800310c:	2300      	movs	r3, #0
 800310e:	76bb      	strb	r3, [r7, #26]
 8003110:	e00e      	b.n	8003130 <motion_on_tim6_tick+0x298>
 8003112:	bf00      	nop
 8003114:	200000c4 	.word	0x200000c4
 8003118:	2000015c 	.word	0x2000015c
 800311c:	200000cc 	.word	0x200000cc
 8003120:	20000ca8 	.word	0x20000ca8
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003124:	7e7b      	ldrb	r3, [r7, #25]
 8003126:	3301      	adds	r3, #1
 8003128:	767b      	strb	r3, [r7, #25]
 800312a:	7e7b      	ldrb	r3, [r7, #25]
 800312c:	2b02      	cmp	r3, #2
 800312e:	d9db      	bls.n	80030e8 <motion_on_tim6_tick+0x250>
            }
        }
        if (confirm) {
 8003130:	7ebb      	ldrb	r3, [r7, #26]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d012      	beq.n	800315c <motion_on_tim6_tick+0x2c4>
            if (motion_try_start_next_locked()) {
 8003136:	f7ff fc7d 	bl	8002a34 <motion_try_start_next_locked>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d003      	beq.n	8003148 <motion_on_tim6_tick+0x2b0>
                g_status.state = MOTION_RUNNING;
 8003140:	4b0b      	ldr	r3, [pc, #44]	@ (8003170 <motion_on_tim6_tick+0x2d8>)
 8003142:	2202      	movs	r2, #2
 8003144:	701a      	strb	r2, [r3, #0]
 8003146:	e007      	b.n	8003158 <motion_on_tim6_tick+0x2c0>
            } else {
                g_has_active_segment = 0u;
 8003148:	4b0a      	ldr	r3, [pc, #40]	@ (8003174 <motion_on_tim6_tick+0x2dc>)
 800314a:	2200      	movs	r2, #0
 800314c:	701a      	strb	r2, [r3, #0]
                motion_stop_all_axes_locked();
 800314e:	f7ff fadb 	bl	8002708 <motion_stop_all_axes_locked>
                g_status.state = MOTION_DONE;
 8003152:	4b07      	ldr	r3, [pc, #28]	@ (8003170 <motion_on_tim6_tick+0x2d8>)
 8003154:	2205      	movs	r2, #5
 8003156:	701a      	strb	r2, [r3, #0]
            }
            motion_refresh_status_locked();
 8003158:	f7ff f990 	bl	800247c <motion_refresh_status_locked>
        }
    }
    motion_unlock(primask);
 800315c:	68b8      	ldr	r0, [r7, #8]
 800315e:	f7ff f8e2 	bl	8002326 <motion_unlock>
 8003162:	e002      	b.n	800316a <motion_on_tim6_tick+0x2d2>
        return;
 8003164:	bf00      	nop
 8003166:	e000      	b.n	800316a <motion_on_tim6_tick+0x2d2>
    if (!finished) return;
 8003168:	bf00      	nop
}
 800316a:	3720      	adds	r7, #32
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	200000c4 	.word	0x200000c4
 8003174:	2000015c 	.word	0x2000015c

08003178 <motion_on_tim7_tick>:
 *  - Atualiza encoders
 *  - DEMO: rampa e dda_inc
 *  - Fila: sua lógica original de target_steps
 * ======================= */
void motion_on_tim7_tick(void)
{
 8003178:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800317c:	b094      	sub	sp, #80	@ 0x50
 800317e:	af00      	add	r7, sp, #0
    motion_update_encoders();
 8003180:	f7ff fc6e 	bl	8002a60 <motion_update_encoders>

    /* DEMO: aplica rampa e calcula incremento do DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && g_demo_continuous) {
 8003184:	4b76      	ldr	r3, [pc, #472]	@ (8003360 <motion_on_tim7_tick+0x1e8>)
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b02      	cmp	r3, #2
 800318c:	d175      	bne.n	800327a <motion_on_tim7_tick+0x102>
 800318e:	4b75      	ldr	r3, [pc, #468]	@ (8003364 <motion_on_tim7_tick+0x1ec>)
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	b2db      	uxtb	r3, r3
 8003194:	2b00      	cmp	r3, #0
 8003196:	d070      	beq.n	800327a <motion_on_tim7_tick+0x102>
 8003198:	4b73      	ldr	r3, [pc, #460]	@ (8003368 <motion_on_tim7_tick+0x1f0>)
 800319a:	781b      	ldrb	r3, [r3, #0]
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d06b      	beq.n	800327a <motion_on_tim7_tick+0x102>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80031a2:	2300      	movs	r3, #0
 80031a4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80031a8:	e063      	b.n	8003272 <motion_on_tim7_tick+0xfa>
            motion_axis_state_t *ax = &g_axis_state[axis];
 80031aa:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80031ae:	4613      	mov	r3, r2
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	4413      	add	r3, r2
 80031b4:	011b      	lsls	r3, r3, #4
 80031b6:	4a6d      	ldr	r2, [pc, #436]	@ (800336c <motion_on_tim7_tick+0x1f4>)
 80031b8:	4413      	add	r3, r2
 80031ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
            if (ax->emitted_steps >= ax->total_steps) continue;
 80031bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031be:	689a      	ldr	r2, [r3, #8]
 80031c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d24e      	bcs.n	8003266 <motion_on_tim7_tick+0xee>

            /* dv = a/1000 (steps/s por tick de 1 ms) */
            uint32_t dv = ax->accel_sps2 / 1000u;
 80031c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031cc:	4b68      	ldr	r3, [pc, #416]	@ (8003370 <motion_on_tim7_tick+0x1f8>)
 80031ce:	fba3 2302 	umull	r2, r3, r3, r2
 80031d2:	099b      	lsrs	r3, r3, #6
 80031d4:	63bb      	str	r3, [r7, #56]	@ 0x38
            if (ax->v_actual_sps < ax->v_target_sps) {
 80031d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031dc:	6a1b      	ldr	r3, [r3, #32]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d20d      	bcs.n	80031fe <motion_on_tim7_tick+0x86>
                uint32_t v = ax->v_actual_sps + dv;
 80031e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031e8:	4413      	add	r3, r2
 80031ea:	633b      	str	r3, [r7, #48]	@ 0x30
                ax->v_actual_sps = (v > ax->v_target_sps) ? ax->v_target_sps : v;
 80031ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031ee:	6a1a      	ldr	r2, [r3, #32]
 80031f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031f2:	429a      	cmp	r2, r3
 80031f4:	bf28      	it	cs
 80031f6:	461a      	movcs	r2, r3
 80031f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031fa:	625a      	str	r2, [r3, #36]	@ 0x24
 80031fc:	e019      	b.n	8003232 <motion_on_tim7_tick+0xba>
            } else if (ax->v_actual_sps > ax->v_target_sps) {
 80031fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003200:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003202:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003204:	6a1b      	ldr	r3, [r3, #32]
 8003206:	429a      	cmp	r2, r3
 8003208:	d913      	bls.n	8003232 <motion_on_tim7_tick+0xba>
                uint32_t v = (ax->v_actual_sps > dv) ? ax->v_actual_sps - dv : 0u;
 800320a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800320c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800320e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003210:	4293      	cmp	r3, r2
 8003212:	d204      	bcs.n	800321e <motion_on_tim7_tick+0xa6>
 8003214:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003216:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	e000      	b.n	8003220 <motion_on_tim7_tick+0xa8>
 800321e:	2300      	movs	r3, #0
 8003220:	637b      	str	r3, [r7, #52]	@ 0x34
                ax->v_actual_sps = (v < ax->v_target_sps) ? ax->v_target_sps : v;
 8003222:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003224:	6a1a      	ldr	r2, [r3, #32]
 8003226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003228:	429a      	cmp	r2, r3
 800322a:	bf38      	it	cc
 800322c:	461a      	movcc	r2, r3
 800322e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003230:	625a      	str	r2, [r3, #36]	@ 0x24
            }

            /* inc_Q16 = v_actual / f_TIM6 */
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 8003232:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003236:	2200      	movs	r2, #0
 8003238:	61bb      	str	r3, [r7, #24]
 800323a:	61fa      	str	r2, [r7, #28]
 800323c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003240:	460b      	mov	r3, r1
 8003242:	0c1b      	lsrs	r3, r3, #16
 8003244:	617b      	str	r3, [r7, #20]
 8003246:	460b      	mov	r3, r1
 8003248:	041b      	lsls	r3, r3, #16
 800324a:	613b      	str	r3, [r7, #16]
 800324c:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8003250:	f04f 0300 	mov.w	r3, #0
 8003254:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003258:	f7fd f80a 	bl	8000270 <__aeabi_uldivmod>
 800325c:	4602      	mov	r2, r0
 800325e:	460b      	mov	r3, r1
 8003260:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003262:	61da      	str	r2, [r3, #28]
 8003264:	e000      	b.n	8003268 <motion_on_tim7_tick+0xf0>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8003266:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003268:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800326c:	3301      	adds	r3, #1
 800326e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8003272:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003276:	2b02      	cmp	r3, #2
 8003278:	d997      	bls.n	80031aa <motion_on_tim7_tick+0x32>
        }
    }

    /* Caminho original da fila: mantém avanço por velocity_per_tick */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && !g_demo_continuous) {
 800327a:	4b39      	ldr	r3, [pc, #228]	@ (8003360 <motion_on_tim7_tick+0x1e8>)
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	b2db      	uxtb	r3, r3
 8003280:	2b02      	cmp	r3, #2
 8003282:	d15f      	bne.n	8003344 <motion_on_tim7_tick+0x1cc>
 8003284:	4b37      	ldr	r3, [pc, #220]	@ (8003364 <motion_on_tim7_tick+0x1ec>)
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2b00      	cmp	r3, #0
 800328c:	d05a      	beq.n	8003344 <motion_on_tim7_tick+0x1cc>
 800328e:	4b36      	ldr	r3, [pc, #216]	@ (8003368 <motion_on_tim7_tick+0x1f0>)
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	b2db      	uxtb	r3, r3
 8003294:	2b00      	cmp	r3, #0
 8003296:	d155      	bne.n	8003344 <motion_on_tim7_tick+0x1cc>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003298:	2300      	movs	r3, #0
 800329a:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800329e:	e04d      	b.n	800333c <motion_on_tim7_tick+0x1c4>
            motion_axis_state_t *ax = &g_axis_state[axis];
 80032a0:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 80032a4:	4613      	mov	r3, r2
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	4413      	add	r3, r2
 80032aa:	011b      	lsls	r3, r3, #4
 80032ac:	4a2f      	ldr	r2, [pc, #188]	@ (800336c <motion_on_tim7_tick+0x1f4>)
 80032ae:	4413      	add	r3, r2
 80032b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if (ax->emitted_steps >= ax->total_steps) continue;
 80032b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032b4:	689a      	ldr	r2, [r3, #8]
 80032b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d238      	bcs.n	8003330 <motion_on_tim7_tick+0x1b8>

            uint32_t total = ax->total_steps;
 80032be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	62bb      	str	r3, [r7, #40]	@ 0x28
            uint32_t target = ax->target_steps;
 80032c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	64bb      	str	r3, [r7, #72]	@ 0x48
            uint32_t velocity = ax->velocity_per_tick;
 80032ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032cc:	899b      	ldrh	r3, [r3, #12]
 80032ce:	627b      	str	r3, [r7, #36]	@ 0x24

            if (velocity == 0u) {
 80032d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d102      	bne.n	80032dc <motion_on_tim7_tick+0x164>
                target = total;
 80032d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80032da:	e025      	b.n	8003328 <motion_on_tim7_tick+0x1b0>
            } else {
                uint64_t next = (uint64_t)target + (uint64_t)velocity;
 80032dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032de:	2200      	movs	r2, #0
 80032e0:	461c      	mov	r4, r3
 80032e2:	4615      	mov	r5, r2
 80032e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e6:	2200      	movs	r2, #0
 80032e8:	4698      	mov	r8, r3
 80032ea:	4691      	mov	r9, r2
 80032ec:	eb14 0308 	adds.w	r3, r4, r8
 80032f0:	60bb      	str	r3, [r7, #8]
 80032f2:	eb45 0309 	adc.w	r3, r5, r9
 80032f6:	60fb      	str	r3, [r7, #12]
 80032f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80032fc:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
                if (next > total) next = total;
 8003300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003302:	2200      	movs	r2, #0
 8003304:	469a      	mov	sl, r3
 8003306:	4693      	mov	fp, r2
 8003308:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800330c:	4592      	cmp	sl, r2
 800330e:	eb7b 0303 	sbcs.w	r3, fp, r3
 8003312:	d207      	bcs.n	8003324 <motion_on_tim7_tick+0x1ac>
 8003314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003316:	2200      	movs	r2, #0
 8003318:	603b      	str	r3, [r7, #0]
 800331a:	607a      	str	r2, [r7, #4]
 800331c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003320:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
                target = (uint32_t)next;
 8003324:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003326:	64bb      	str	r3, [r7, #72]	@ 0x48
            }
            ax->target_steps = target;
 8003328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800332a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800332c:	605a      	str	r2, [r3, #4]
 800332e:	e000      	b.n	8003332 <motion_on_tim7_tick+0x1ba>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8003330:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003332:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003336:	3301      	adds	r3, #1
 8003338:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800333c:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003340:	2b02      	cmp	r3, #2
 8003342:	d9ad      	bls.n	80032a0 <motion_on_tim7_tick+0x128>
        }
    }

    uint32_t primask = motion_lock();
 8003344:	f7fe ffde 	bl	8002304 <motion_lock>
 8003348:	6238      	str	r0, [r7, #32]
    motion_refresh_status_locked();
 800334a:	f7ff f897 	bl	800247c <motion_refresh_status_locked>
    motion_unlock(primask);
 800334e:	6a38      	ldr	r0, [r7, #32]
 8003350:	f7fe ffe9 	bl	8002326 <motion_unlock>
}
 8003354:	bf00      	nop
 8003356:	3750      	adds	r7, #80	@ 0x50
 8003358:	46bd      	mov	sp, r7
 800335a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800335e:	bf00      	nop
 8003360:	200000c4 	.word	0x200000c4
 8003364:	2000015c 	.word	0x2000015c
 8003368:	20000ca8 	.word	0x20000ca8
 800336c:	200000cc 	.word	0x200000cc
 8003370:	10624dd3 	.word	0x10624dd3

08003374 <motion_on_move_queue_add>:

/* =======================
 *  Handlers de protocolo
 * ======================= */
void motion_on_move_queue_add(const uint8_t *frame, uint32_t len) {
 8003374:	b590      	push	{r4, r7, lr}
 8003376:	b097      	sub	sp, #92	@ 0x5c
 8003378:	af06      	add	r7, sp, #24
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
    move_queue_add_req_t req;
    uint8_t ack_status = MOTION_ACK_INVALID;
 800337e:	2301      	movs	r3, #1
 8003380:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint8_t frame_id = 0u;
 8003384:	2300      	movs	r3, #0
 8003386:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!frame) return;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2b00      	cmp	r3, #0
 800338e:	f000 8087 	beq.w	80034a0 <motion_on_move_queue_add+0x12c>
    proto_result_t decode_status = move_queue_add_req_decoder(frame, len, &req);
 8003392:	f107 0308 	add.w	r3, r7, #8
 8003396:	461a      	mov	r2, r3
 8003398:	6839      	ldr	r1, [r7, #0]
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7fd fa98 	bl	80008d0 <move_queue_add_req_decoder>
 80033a0:	4603      	mov	r3, r0
 80033a2:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (decode_status != PROTO_OK) {
 80033a6:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d014      	beq.n	80033d8 <motion_on_move_queue_add+0x64>
        motion_send_queue_add_ack(frame_id, ack_status);
 80033ae:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80033b2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80033b6:	4611      	mov	r1, r2
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7ff fbc3 	bl	8002b44 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "queue_add", "decode_fail");
 80033be:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 80033c2:	4939      	ldr	r1, [pc, #228]	@ (80034a8 <motion_on_move_queue_add+0x134>)
 80033c4:	4b39      	ldr	r3, [pc, #228]	@ (80034ac <motion_on_move_queue_add+0x138>)
 80033c6:	9301      	str	r3, [sp, #4]
 80033c8:	4b39      	ldr	r3, [pc, #228]	@ (80034b0 <motion_on_move_queue_add+0x13c>)
 80033ca:	9300      	str	r3, [sp, #0]
 80033cc:	460b      	mov	r3, r1
 80033ce:	2164      	movs	r1, #100	@ 0x64
 80033d0:	2002      	movs	r0, #2
 80033d2:	f7fe fd95 	bl	8001f00 <log_event_auto>
        return;
 80033d6:	e064      	b.n	80034a2 <motion_on_move_queue_add+0x12e>
    }
    frame_id = req.frameId;
 80033d8:	7a3b      	ldrb	r3, [r7, #8]
 80033da:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    /* Bloqueia enfileiramento em condição de E-STOP */
    if (!safety_is_safe()) {
 80033de:	f000 fb8d 	bl	8003afc <safety_is_safe>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d114      	bne.n	8003412 <motion_on_move_queue_add+0x9e>
        motion_send_queue_add_ack(frame_id, ack_status);
 80033e8:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80033ec:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80033f0:	4611      	mov	r1, r2
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7ff fba6 	bl	8002b44 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "queue_add", "blocked_safety");
 80033f8:	4a2b      	ldr	r2, [pc, #172]	@ (80034a8 <motion_on_move_queue_add+0x134>)
 80033fa:	4b2e      	ldr	r3, [pc, #184]	@ (80034b4 <motion_on_move_queue_add+0x140>)
 80033fc:	9301      	str	r3, [sp, #4]
 80033fe:	4b2c      	ldr	r3, [pc, #176]	@ (80034b0 <motion_on_move_queue_add+0x13c>)
 8003400:	9300      	str	r3, [sp, #0]
 8003402:	4613      	mov	r3, r2
 8003404:	f06f 0203 	mvn.w	r2, #3
 8003408:	2164      	movs	r1, #100	@ 0x64
 800340a:	2002      	movs	r0, #2
 800340c:	f7fe fd78 	bl	8001f00 <log_event_auto>
        return;
 8003410:	e047      	b.n	80034a2 <motion_on_move_queue_add+0x12e>
    }

    uint32_t primask = motion_lock();
 8003412:	f7fe ff77 	bl	8002304 <motion_lock>
 8003416:	63b8      	str	r0, [r7, #56]	@ 0x38
    proto_result_t push_status = motion_queue_push_locked(&req);
 8003418:	f107 0308 	add.w	r3, r7, #8
 800341c:	4618      	mov	r0, r3
 800341e:	f7ff f9df 	bl	80027e0 <motion_queue_push_locked>
 8003422:	4603      	mov	r3, r0
 8003424:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (push_status == PROTO_OK) {
 8003428:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800342c:	2b00      	cmp	r3, #0
 800342e:	d112      	bne.n	8003456 <motion_on_move_queue_add+0xe2>
        ack_status = MOTION_ACK_OK;
 8003430:	2300      	movs	r3, #0
 8003432:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (g_status.state == MOTION_IDLE || g_status.state == MOTION_DONE)
 8003436:	4b20      	ldr	r3, [pc, #128]	@ (80034b8 <motion_on_move_queue_add+0x144>)
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	b2db      	uxtb	r3, r3
 800343c:	2b00      	cmp	r3, #0
 800343e:	d004      	beq.n	800344a <motion_on_move_queue_add+0xd6>
 8003440:	4b1d      	ldr	r3, [pc, #116]	@ (80034b8 <motion_on_move_queue_add+0x144>)
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b05      	cmp	r3, #5
 8003448:	d102      	bne.n	8003450 <motion_on_move_queue_add+0xdc>
            g_status.state = MOTION_QUEUED;
 800344a:	4b1b      	ldr	r3, [pc, #108]	@ (80034b8 <motion_on_move_queue_add+0x144>)
 800344c:	2201      	movs	r2, #1
 800344e:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 8003450:	f7ff f814 	bl	800247c <motion_refresh_status_locked>
 8003454:	e002      	b.n	800345c <motion_on_move_queue_add+0xe8>
    } else {
        ack_status = MOTION_ACK_QUEUE_FULL;
 8003456:	2302      	movs	r3, #2
 8003458:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    motion_unlock(primask);
 800345c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800345e:	f7fe ff62 	bl	8002326 <motion_unlock>

    motion_send_queue_add_ack(frame_id, ack_status);
 8003462:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8003466:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800346a:	4611      	mov	r1, r2
 800346c:	4618      	mov	r0, r3
 800346e:	f7ff fb69 	bl	8002b44 <motion_send_queue_add_ack>
    LOGA_THIS(LOG_STATE_RECEIVED, ack_status, "queue_add",
 8003472:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8003476:	480c      	ldr	r0, [pc, #48]	@ (80034a8 <motion_on_move_queue_add+0x134>)
 8003478:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800347c:	7a79      	ldrb	r1, [r7, #9]
 800347e:	460c      	mov	r4, r1
 8003480:	490d      	ldr	r1, [pc, #52]	@ (80034b8 <motion_on_move_queue_add+0x144>)
 8003482:	7849      	ldrb	r1, [r1, #1]
 8003484:	b2c9      	uxtb	r1, r1
 8003486:	9104      	str	r1, [sp, #16]
 8003488:	9403      	str	r4, [sp, #12]
 800348a:	9302      	str	r3, [sp, #8]
 800348c:	4b0b      	ldr	r3, [pc, #44]	@ (80034bc <motion_on_move_queue_add+0x148>)
 800348e:	9301      	str	r3, [sp, #4]
 8003490:	4b07      	ldr	r3, [pc, #28]	@ (80034b0 <motion_on_move_queue_add+0x13c>)
 8003492:	9300      	str	r3, [sp, #0]
 8003494:	4603      	mov	r3, r0
 8003496:	2101      	movs	r1, #1
 8003498:	2002      	movs	r0, #2
 800349a:	f7fe fd31 	bl	8001f00 <log_event_auto>
 800349e:	e000      	b.n	80034a2 <motion_on_move_queue_add+0x12e>
    if (!frame) return;
 80034a0:	bf00      	nop
              "frame=%u dirMask=0x%02X queue=%u",
              (unsigned)frame_id, (unsigned)req.dirMask, (unsigned)g_status.queue_depth);
}
 80034a2:	3744      	adds	r7, #68	@ 0x44
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd90      	pop	{r4, r7, pc}
 80034a8:	0800ef6c 	.word	0x0800ef6c
 80034ac:	0800efd8 	.word	0x0800efd8
 80034b0:	0800efe4 	.word	0x0800efe4
 80034b4:	0800eff0 	.word	0x0800eff0
 80034b8:	200000c4 	.word	0x200000c4
 80034bc:	0800f000 	.word	0x0800f000

080034c0 <motion_on_move_queue_status>:

void motion_on_move_queue_status(const uint8_t *frame, uint32_t len) {
 80034c0:	b5b0      	push	{r4, r5, r7, lr}
 80034c2:	b08c      	sub	sp, #48	@ 0x30
 80034c4:	af08      	add	r7, sp, #32
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	6039      	str	r1, [r7, #0]
    move_queue_status_req_t req;
    if (move_queue_status_req_decoder(frame, len, &req) != PROTO_OK) {
 80034ca:	f107 0308 	add.w	r3, r7, #8
 80034ce:	461a      	mov	r2, r3
 80034d0:	6839      	ldr	r1, [r7, #0]
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f7fd fafa 	bl	8000acc <move_queue_status_req_decoder>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d00c      	beq.n	80034f8 <motion_on_move_queue_status+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "queue_status", "decode_fail");
 80034de:	4a1f      	ldr	r2, [pc, #124]	@ (800355c <motion_on_move_queue_status+0x9c>)
 80034e0:	4b1f      	ldr	r3, [pc, #124]	@ (8003560 <motion_on_move_queue_status+0xa0>)
 80034e2:	9301      	str	r3, [sp, #4]
 80034e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003564 <motion_on_move_queue_status+0xa4>)
 80034e6:	9300      	str	r3, [sp, #0]
 80034e8:	4613      	mov	r3, r2
 80034ea:	f06f 0201 	mvn.w	r2, #1
 80034ee:	2164      	movs	r1, #100	@ 0x64
 80034f0:	2002      	movs	r0, #2
 80034f2:	f7fe fd05 	bl	8001f00 <log_event_auto>
 80034f6:	e02e      	b.n	8003556 <motion_on_move_queue_status+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 80034f8:	f7fe ff04 	bl	8002304 <motion_lock>
 80034fc:	60f8      	str	r0, [r7, #12]
    motion_refresh_status_locked();
 80034fe:	f7fe ffbd 	bl	800247c <motion_refresh_status_locked>
    motion_unlock(primask);
 8003502:	68f8      	ldr	r0, [r7, #12]
 8003504:	f7fe ff0f 	bl	8002326 <motion_unlock>

    motion_send_queue_status_response(req.frameId);
 8003508:	7a3b      	ldrb	r3, [r7, #8]
 800350a:	4618      	mov	r0, r3
 800350c:	f7ff fb5e 	bl	8002bcc <motion_send_queue_status_response>
    LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_status",
 8003510:	4a12      	ldr	r2, [pc, #72]	@ (800355c <motion_on_move_queue_status+0x9c>)
 8003512:	4b15      	ldr	r3, [pc, #84]	@ (8003568 <motion_on_move_queue_status+0xa8>)
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	b2db      	uxtb	r3, r3
 8003518:	4619      	mov	r1, r3
 800351a:	4b13      	ldr	r3, [pc, #76]	@ (8003568 <motion_on_move_queue_status+0xa8>)
 800351c:	785b      	ldrb	r3, [r3, #1]
 800351e:	b2db      	uxtb	r3, r3
 8003520:	4618      	mov	r0, r3
 8003522:	4b11      	ldr	r3, [pc, #68]	@ (8003568 <motion_on_move_queue_status+0xa8>)
 8003524:	789b      	ldrb	r3, [r3, #2]
 8003526:	b2db      	uxtb	r3, r3
 8003528:	461c      	mov	r4, r3
 800352a:	4b0f      	ldr	r3, [pc, #60]	@ (8003568 <motion_on_move_queue_status+0xa8>)
 800352c:	78db      	ldrb	r3, [r3, #3]
 800352e:	b2db      	uxtb	r3, r3
 8003530:	461d      	mov	r5, r3
 8003532:	4b0d      	ldr	r3, [pc, #52]	@ (8003568 <motion_on_move_queue_status+0xa8>)
 8003534:	791b      	ldrb	r3, [r3, #4]
 8003536:	b2db      	uxtb	r3, r3
 8003538:	9306      	str	r3, [sp, #24]
 800353a:	9505      	str	r5, [sp, #20]
 800353c:	9404      	str	r4, [sp, #16]
 800353e:	9003      	str	r0, [sp, #12]
 8003540:	9102      	str	r1, [sp, #8]
 8003542:	4b0a      	ldr	r3, [pc, #40]	@ (800356c <motion_on_move_queue_status+0xac>)
 8003544:	9301      	str	r3, [sp, #4]
 8003546:	4b07      	ldr	r3, [pc, #28]	@ (8003564 <motion_on_move_queue_status+0xa4>)
 8003548:	9300      	str	r3, [sp, #0]
 800354a:	4613      	mov	r3, r2
 800354c:	2200      	movs	r2, #0
 800354e:	2101      	movs	r1, #1
 8003550:	2002      	movs	r0, #2
 8003552:	f7fe fcd5 	bl	8001f00 <log_event_auto>
              "state=%u depth=%u pct=(%u,%u,%u)",
              (unsigned)g_status.state, (unsigned)g_status.queue_depth,
              (unsigned)g_status.pctX, (unsigned)g_status.pctY, (unsigned)g_status.pctZ);
}
 8003556:	3710      	adds	r7, #16
 8003558:	46bd      	mov	sp, r7
 800355a:	bdb0      	pop	{r4, r5, r7, pc}
 800355c:	0800ef6c 	.word	0x0800ef6c
 8003560:	0800efd8 	.word	0x0800efd8
 8003564:	0800f024 	.word	0x0800f024
 8003568:	200000c4 	.word	0x200000c4
 800356c:	0800f034 	.word	0x0800f034

08003570 <motion_on_start_move>:

void motion_on_start_move(const uint8_t *frame, uint32_t len) {
 8003570:	b580      	push	{r7, lr}
 8003572:	b088      	sub	sp, #32
 8003574:	af02      	add	r7, sp, #8
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
    start_move_req_t req;
    if (start_move_req_decoder(frame, len, &req) != PROTO_OK) {
 800357a:	f107 030c 	add.w	r3, r7, #12
 800357e:	461a      	mov	r2, r3
 8003580:	6839      	ldr	r1, [r7, #0]
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f7fd fb17 	bl	8000bb6 <start_move_req_decoder>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00c      	beq.n	80035a8 <motion_on_start_move+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "start_move", "decode_fail");
 800358e:	4a25      	ldr	r2, [pc, #148]	@ (8003624 <motion_on_start_move+0xb4>)
 8003590:	4b25      	ldr	r3, [pc, #148]	@ (8003628 <motion_on_start_move+0xb8>)
 8003592:	9301      	str	r3, [sp, #4]
 8003594:	4b25      	ldr	r3, [pc, #148]	@ (800362c <motion_on_start_move+0xbc>)
 8003596:	9300      	str	r3, [sp, #0]
 8003598:	4613      	mov	r3, r2
 800359a:	f06f 0201 	mvn.w	r2, #1
 800359e:	2164      	movs	r1, #100	@ 0x64
 80035a0:	2002      	movs	r0, #2
 80035a2:	f7fe fcad 	bl	8001f00 <log_event_auto>
 80035a6:	e03a      	b.n	800361e <motion_on_start_move+0xae>
        return;
    }
    uint8_t started = 0u;
 80035a8:	2300      	movs	r3, #0
 80035aa:	75fb      	strb	r3, [r7, #23]
    uint32_t primask = motion_lock();
 80035ac:	f7fe feaa 	bl	8002304 <motion_lock>
 80035b0:	6138      	str	r0, [r7, #16]

    if (!safety_is_safe()) {
 80035b2:	f000 faa3 	bl	8003afc <safety_is_safe>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d102      	bne.n	80035c2 <motion_on_start_move+0x52>
        started = 0u;
 80035bc:	2300      	movs	r3, #0
 80035be:	75fb      	strb	r3, [r7, #23]
 80035c0:	e014      	b.n	80035ec <motion_on_start_move+0x7c>
    } else if (!g_has_active_segment) {
 80035c2:	4b1b      	ldr	r3, [pc, #108]	@ (8003630 <motion_on_start_move+0xc0>)
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d10a      	bne.n	80035e2 <motion_on_start_move+0x72>
        if (motion_try_start_next_locked()) {
 80035cc:	f7ff fa32 	bl	8002a34 <motion_try_start_next_locked>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00a      	beq.n	80035ec <motion_on_start_move+0x7c>
            g_status.state = MOTION_RUNNING;
 80035d6:	4b17      	ldr	r3, [pc, #92]	@ (8003634 <motion_on_start_move+0xc4>)
 80035d8:	2202      	movs	r2, #2
 80035da:	701a      	strb	r2, [r3, #0]
            started = 1u;
 80035dc:	2301      	movs	r3, #1
 80035de:	75fb      	strb	r3, [r7, #23]
 80035e0:	e004      	b.n	80035ec <motion_on_start_move+0x7c>
        }
    } else {
        g_status.state = MOTION_RUNNING;
 80035e2:	4b14      	ldr	r3, [pc, #80]	@ (8003634 <motion_on_start_move+0xc4>)
 80035e4:	2202      	movs	r2, #2
 80035e6:	701a      	strb	r2, [r3, #0]
        started = 1u;
 80035e8:	2301      	movs	r3, #1
 80035ea:	75fb      	strb	r3, [r7, #23]
    }

    motion_refresh_status_locked();
 80035ec:	f7fe ff46 	bl	800247c <motion_refresh_status_locked>
    motion_unlock(primask);
 80035f0:	6938      	ldr	r0, [r7, #16]
 80035f2:	f7fe fe98 	bl	8002326 <motion_unlock>

    motion_send_start_response(req.frameId);
 80035f6:	7b3b      	ldrb	r3, [r7, #12]
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7ff fb47 	bl	8002c8c <motion_send_start_response>
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "start_move", started ? "running" : "ignored");
 80035fe:	4a09      	ldr	r2, [pc, #36]	@ (8003624 <motion_on_start_move+0xb4>)
 8003600:	7dfb      	ldrb	r3, [r7, #23]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <motion_on_start_move+0x9a>
 8003606:	4b0c      	ldr	r3, [pc, #48]	@ (8003638 <motion_on_start_move+0xc8>)
 8003608:	e000      	b.n	800360c <motion_on_start_move+0x9c>
 800360a:	4b0c      	ldr	r3, [pc, #48]	@ (800363c <motion_on_start_move+0xcc>)
 800360c:	9301      	str	r3, [sp, #4]
 800360e:	4b07      	ldr	r3, [pc, #28]	@ (800362c <motion_on_start_move+0xbc>)
 8003610:	9300      	str	r3, [sp, #0]
 8003612:	4613      	mov	r3, r2
 8003614:	2200      	movs	r2, #0
 8003616:	2102      	movs	r1, #2
 8003618:	2002      	movs	r0, #2
 800361a:	f7fe fc71 	bl	8001f00 <log_event_auto>
}
 800361e:	3718      	adds	r7, #24
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}
 8003624:	0800ef6c 	.word	0x0800ef6c
 8003628:	0800efd8 	.word	0x0800efd8
 800362c:	0800f058 	.word	0x0800f058
 8003630:	2000015c 	.word	0x2000015c
 8003634:	200000c4 	.word	0x200000c4
 8003638:	0800f064 	.word	0x0800f064
 800363c:	0800f06c 	.word	0x0800f06c

08003640 <motion_on_move_end>:

void motion_on_move_end(const uint8_t *frame, uint32_t len) {
 8003640:	b580      	push	{r7, lr}
 8003642:	b088      	sub	sp, #32
 8003644:	af04      	add	r7, sp, #16
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	6039      	str	r1, [r7, #0]
    move_end_req_t req;
    if (move_end_req_decoder(frame, len, &req) != PROTO_OK) {
 800364a:	f107 0308 	add.w	r3, r7, #8
 800364e:	461a      	mov	r2, r3
 8003650:	6839      	ldr	r1, [r7, #0]
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f7fd f896 	bl	8000784 <move_end_req_decoder>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00c      	beq.n	8003678 <motion_on_move_end+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "move_end", "decode_fail");
 800365e:	4a1f      	ldr	r2, [pc, #124]	@ (80036dc <motion_on_move_end+0x9c>)
 8003660:	4b1f      	ldr	r3, [pc, #124]	@ (80036e0 <motion_on_move_end+0xa0>)
 8003662:	9301      	str	r3, [sp, #4]
 8003664:	4b1f      	ldr	r3, [pc, #124]	@ (80036e4 <motion_on_move_end+0xa4>)
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	4613      	mov	r3, r2
 800366a:	f06f 0201 	mvn.w	r2, #1
 800366e:	2164      	movs	r1, #100	@ 0x64
 8003670:	2002      	movs	r0, #2
 8003672:	f7fe fc45 	bl	8001f00 <log_event_auto>
 8003676:	e02d      	b.n	80036d4 <motion_on_move_end+0x94>
        return;
    }
    uint32_t primask = motion_lock();
 8003678:	f7fe fe44 	bl	8002304 <motion_lock>
 800367c:	60f8      	str	r0, [r7, #12]
    motion_stop_all_axes_locked();
 800367e:	f7ff f843 	bl	8002708 <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 8003682:	f7ff f897 	bl	80027b4 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 8003686:	4b18      	ldr	r3, [pc, #96]	@ (80036e8 <motion_on_move_end+0xa8>)
 8003688:	2200      	movs	r2, #0
 800368a:	701a      	strb	r2, [r3, #0]
    g_status.state = MOTION_STOPPING;
 800368c:	4b17      	ldr	r3, [pc, #92]	@ (80036ec <motion_on_move_end+0xac>)
 800368e:	2204      	movs	r2, #4
 8003690:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8003692:	f7fe fef3 	bl	800247c <motion_refresh_status_locked>
    motion_unlock(primask);
 8003696:	68f8      	ldr	r0, [r7, #12]
 8003698:	f7fe fe45 	bl	8002326 <motion_unlock>

    motion_send_move_end_response(req.frameId);
 800369c:	7a3b      	ldrb	r3, [r7, #8]
 800369e:	4618      	mov	r0, r3
 80036a0:	f7ff fb26 	bl	8002cf0 <motion_send_move_end_response>

    primask = motion_lock();
 80036a4:	f7fe fe2e 	bl	8002304 <motion_lock>
 80036a8:	60f8      	str	r0, [r7, #12]
    g_status.state = MOTION_IDLE;
 80036aa:	4b10      	ldr	r3, [pc, #64]	@ (80036ec <motion_on_move_end+0xac>)
 80036ac:	2200      	movs	r2, #0
 80036ae:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80036b0:	f7fe fee4 	bl	800247c <motion_refresh_status_locked>
    motion_unlock(primask);
 80036b4:	68f8      	ldr	r0, [r7, #12]
 80036b6:	f7fe fe36 	bl	8002326 <motion_unlock>

    LOGT_THIS(LOG_STATE_APPLIED, PROTO_OK, "move_end", "stopped");
 80036ba:	4a08      	ldr	r2, [pc, #32]	@ (80036dc <motion_on_move_end+0x9c>)
 80036bc:	4b0c      	ldr	r3, [pc, #48]	@ (80036f0 <motion_on_move_end+0xb0>)
 80036be:	9302      	str	r3, [sp, #8]
 80036c0:	4b0c      	ldr	r3, [pc, #48]	@ (80036f4 <motion_on_move_end+0xb4>)
 80036c2:	9301      	str	r3, [sp, #4]
 80036c4:	4b07      	ldr	r3, [pc, #28]	@ (80036e4 <motion_on_move_end+0xa4>)
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	4613      	mov	r3, r2
 80036ca:	2200      	movs	r2, #0
 80036cc:	2102      	movs	r1, #2
 80036ce:	2002      	movs	r0, #2
 80036d0:	f7fe fc16 	bl	8001f00 <log_event_auto>
}
 80036d4:	3710      	adds	r7, #16
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	0800ef6c 	.word	0x0800ef6c
 80036e0:	0800efd8 	.word	0x0800efd8
 80036e4:	0800efb0 	.word	0x0800efb0
 80036e8:	2000015c 	.word	0x2000015c
 80036ec:	200000c4 	.word	0x200000c4
 80036f0:	0800f074 	.word	0x0800f074
 80036f4:	0800efcc 	.word	0x0800efcc

080036f8 <motion_demo_set_continuous>:
    motion_unlock(primask);
}

/* Liga/desliga gerador contínuo de passos (ignora a fila) */
void motion_demo_set_continuous(uint8_t enable)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b086      	sub	sp, #24
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	4603      	mov	r3, r0
 8003700:	71fb      	strb	r3, [r7, #7]
    uint32_t primask = motion_lock();
 8003702:	f7fe fdff 	bl	8002304 <motion_lock>
 8003706:	6138      	str	r0, [r7, #16]
    g_demo_continuous = (enable ? 1u : 0u);
 8003708:	79fb      	ldrb	r3, [r7, #7]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <motion_demo_set_continuous+0x1a>
 800370e:	2201      	movs	r2, #1
 8003710:	e000      	b.n	8003714 <motion_demo_set_continuous+0x1c>
 8003712:	2200      	movs	r2, #0
 8003714:	4b42      	ldr	r3, [pc, #264]	@ (8003820 <motion_demo_set_continuous+0x128>)
 8003716:	701a      	strb	r2, [r3, #0]

    if (g_demo_continuous) {
 8003718:	4b41      	ldr	r3, [pc, #260]	@ (8003820 <motion_demo_set_continuous+0x128>)
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	b2db      	uxtb	r3, r3
 800371e:	2b00      	cmp	r3, #0
 8003720:	d06a      	beq.n	80037f8 <motion_demo_set_continuous+0x100>
        g_has_active_segment = 1u;
 8003722:	4b40      	ldr	r3, [pc, #256]	@ (8003824 <motion_demo_set_continuous+0x12c>)
 8003724:	2201      	movs	r2, #1
 8003726:	701a      	strb	r2, [r3, #0]

        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003728:	2300      	movs	r3, #0
 800372a:	75fb      	strb	r3, [r7, #23]
 800372c:	e05b      	b.n	80037e6 <motion_demo_set_continuous+0xee>
            motion_axis_state_t *ax = &g_axis_state[axis];
 800372e:	7dfa      	ldrb	r2, [r7, #23]
 8003730:	4613      	mov	r3, r2
 8003732:	005b      	lsls	r3, r3, #1
 8003734:	4413      	add	r3, r2
 8003736:	011b      	lsls	r3, r3, #4
 8003738:	4a3b      	ldr	r2, [pc, #236]	@ (8003828 <motion_demo_set_continuous+0x130>)
 800373a:	4413      	add	r3, r2
 800373c:	60fb      	str	r3, [r7, #12]

            ax->total_steps       = 0xFFFFFFFFu; /* efetivamente contínuo */
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	f04f 32ff 	mov.w	r2, #4294967295
 8003744:	601a      	str	r2, [r3, #0]
            ax->target_steps      = 0u;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2200      	movs	r2, #0
 800374a:	605a      	str	r2, [r3, #4]
            ax->emitted_steps     = 0u;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2200      	movs	r2, #0
 8003750:	609a      	str	r2, [r3, #8]

            /* tabela em "k steps/s" (~1 kHz) -> converte para steps/s */
            uint16_t vtab         = g_demo_speed_table[g_demo_speed_idx & 0x3u];
 8003752:	4b36      	ldr	r3, [pc, #216]	@ (800382c <motion_demo_set_continuous+0x134>)
 8003754:	781b      	ldrb	r3, [r3, #0]
 8003756:	b2db      	uxtb	r3, r3
 8003758:	f003 0303 	and.w	r3, r3, #3
 800375c:	4a34      	ldr	r2, [pc, #208]	@ (8003830 <motion_demo_set_continuous+0x138>)
 800375e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003762:	817b      	strh	r3, [r7, #10]
            ax->velocity_per_tick = vtab;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	897a      	ldrh	r2, [r7, #10]
 8003768:	819a      	strh	r2, [r3, #12]
            ax->v_target_sps      = ((uint32_t)vtab) * 1000u;
 800376a:	897b      	ldrh	r3, [r7, #10]
 800376c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003770:	fb03 f202 	mul.w	r2, r3, r2
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	621a      	str	r2, [r3, #32]
            ax->v_actual_sps      = 0u;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	625a      	str	r2, [r3, #36]	@ 0x24
            ax->accel_sps2        = DEMO_ACCEL_SPS2;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	4a2c      	ldr	r2, [pc, #176]	@ (8003834 <motion_demo_set_continuous+0x13c>)
 8003782:	629a      	str	r2, [r3, #40]	@ 0x28

            ax->dda_accum_q16     = 0u;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	619a      	str	r2, [r3, #24]
            ax->dda_inc_q16       = 0u;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2200      	movs	r2, #0
 800378e:	61da      	str	r2, [r3, #28]

            ax->step_high         = 0u;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2200      	movs	r2, #0
 8003794:	751a      	strb	r2, [r3, #20]
            ax->step_low          = 0u; /* tLOW inicia zerado; será aplicado nos pulsos subsequentes */
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2200      	movs	r2, #0
 800379a:	755a      	strb	r2, [r3, #21]
            ax->en_settle_ticks   = MOTION_ENABLE_SETTLE_TICKS;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2202      	movs	r2, #2
 80037a0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
            ax->dir_settle_ticks  = MOTION_DIR_SETUP_TICKS;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

            motion_hw_step_low(axis);
 80037ac:	7dfb      	ldrb	r3, [r7, #23]
 80037ae:	4618      	mov	r0, r3
 80037b0:	f7fe fd40 	bl	8002234 <motion_hw_step_low>
            motion_hw_set_dir(axis, 1u);     /* forward */
 80037b4:	7dfb      	ldrb	r3, [r7, #23]
 80037b6:	2101      	movs	r1, #1
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7fe fc97 	bl	80020ec <motion_hw_set_dir>
            motion_hw_enable(axis, 1u);      /* ativo em baixo no TMC5160 */
 80037be:	7dfb      	ldrb	r3, [r7, #23]
 80037c0:	2101      	movs	r1, #1
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7fe fcd2 	bl	800216c <motion_hw_enable>
            g_encoder_origin[axis] = g_encoder_position[axis];
 80037c8:	7dfb      	ldrb	r3, [r7, #23]
 80037ca:	7df9      	ldrb	r1, [r7, #23]
 80037cc:	4a1a      	ldr	r2, [pc, #104]	@ (8003838 <motion_demo_set_continuous+0x140>)
 80037ce:	00db      	lsls	r3, r3, #3
 80037d0:	4413      	add	r3, r2
 80037d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d6:	4819      	ldr	r0, [pc, #100]	@ (800383c <motion_demo_set_continuous+0x144>)
 80037d8:	00c9      	lsls	r1, r1, #3
 80037da:	4401      	add	r1, r0
 80037dc:	e9c1 2300 	strd	r2, r3, [r1]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80037e0:	7dfb      	ldrb	r3, [r7, #23]
 80037e2:	3301      	adds	r3, #1
 80037e4:	75fb      	strb	r3, [r7, #23]
 80037e6:	7dfb      	ldrb	r3, [r7, #23]
 80037e8:	2b02      	cmp	r3, #2
 80037ea:	d9a0      	bls.n	800372e <motion_demo_set_continuous+0x36>
        }
        g_status.state = MOTION_RUNNING;
 80037ec:	4b14      	ldr	r3, [pc, #80]	@ (8003840 <motion_demo_set_continuous+0x148>)
 80037ee:	2202      	movs	r2, #2
 80037f0:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 80037f2:	f7fe fe43 	bl	800247c <motion_refresh_status_locked>
 80037f6:	e00b      	b.n	8003810 <motion_demo_set_continuous+0x118>
    } else {
        motion_stop_all_axes_locked();
 80037f8:	f7fe ff86 	bl	8002708 <motion_stop_all_axes_locked>
        motion_queue_clear_locked();
 80037fc:	f7fe ffda 	bl	80027b4 <motion_queue_clear_locked>
        g_has_active_segment = 0u;
 8003800:	4b08      	ldr	r3, [pc, #32]	@ (8003824 <motion_demo_set_continuous+0x12c>)
 8003802:	2200      	movs	r2, #0
 8003804:	701a      	strb	r2, [r3, #0]
        g_status.state = MOTION_IDLE;
 8003806:	4b0e      	ldr	r3, [pc, #56]	@ (8003840 <motion_demo_set_continuous+0x148>)
 8003808:	2200      	movs	r2, #0
 800380a:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 800380c:	f7fe fe36 	bl	800247c <motion_refresh_status_locked>
    }
    motion_unlock(primask);
 8003810:	6938      	ldr	r0, [r7, #16]
 8003812:	f7fe fd88 	bl	8002326 <motion_unlock>
}
 8003816:	bf00      	nop
 8003818:	3718      	adds	r7, #24
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	20000ca8 	.word	0x20000ca8
 8003824:	2000015c 	.word	0x2000015c
 8003828:	200000cc 	.word	0x200000cc
 800382c:	20000010 	.word	0x20000010
 8003830:	0800f3f8 	.word	0x0800f3f8
 8003834:	00030d40 	.word	0x00030d40
 8003838:	20000c68 	.word	0x20000c68
 800383c:	20000c90 	.word	0x20000c90
 8003840:	200000c4 	.word	0x200000c4

08003844 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
    if (!htim) return;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00f      	beq.n	8003872 <HAL_TIM_PeriodElapsedCallback+0x2e>
    if (htim->Instance == TIM6) {
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a09      	ldr	r2, [pc, #36]	@ (800387c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d102      	bne.n	8003862 <HAL_TIM_PeriodElapsedCallback+0x1e>
        motion_on_tim6_tick();
 800385c:	f7ff fb1c 	bl	8002e98 <motion_on_tim6_tick>
 8003860:	e008      	b.n	8003874 <HAL_TIM_PeriodElapsedCallback+0x30>
    } else if (htim->Instance == TIM7) {
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a06      	ldr	r2, [pc, #24]	@ (8003880 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d103      	bne.n	8003874 <HAL_TIM_PeriodElapsedCallback+0x30>
        motion_on_tim7_tick();
 800386c:	f7ff fc84 	bl	8003178 <motion_on_tim7_tick>
 8003870:	e000      	b.n	8003874 <HAL_TIM_PeriodElapsedCallback+0x30>
    if (!htim) return;
 8003872:	bf00      	nop
    } else {
        (void)htim;
    }
}
 8003874:	3708      	adds	r7, #8
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	40001000 	.word	0x40001000
 8003880:	40001400 	.word	0x40001400

08003884 <motion_emergency_stop>:

/* ===== API pública auxiliar ===== */
void motion_emergency_stop(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
    uint32_t primask = motion_lock();
 800388a:	f7fe fd3b 	bl	8002304 <motion_lock>
 800388e:	6078      	str	r0, [r7, #4]

    g_demo_continuous = 0u;
 8003890:	4b10      	ldr	r3, [pc, #64]	@ (80038d4 <motion_emergency_stop+0x50>)
 8003892:	2200      	movs	r2, #0
 8003894:	701a      	strb	r2, [r3, #0]
    motion_stop_all_axes_locked();
 8003896:	f7fe ff37 	bl	8002708 <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 800389a:	f7fe ff8b 	bl	80027b4 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 800389e:	4b0e      	ldr	r3, [pc, #56]	@ (80038d8 <motion_emergency_stop+0x54>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	701a      	strb	r2, [r3, #0]

    g_status.state = MOTION_STOPPING;
 80038a4:	4b0d      	ldr	r3, [pc, #52]	@ (80038dc <motion_emergency_stop+0x58>)
 80038a6:	2204      	movs	r2, #4
 80038a8:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80038aa:	f7fe fde7 	bl	800247c <motion_refresh_status_locked>
    motion_unlock(primask);
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f7fe fd39 	bl	8002326 <motion_unlock>

    primask = motion_lock();
 80038b4:	f7fe fd26 	bl	8002304 <motion_lock>
 80038b8:	6078      	str	r0, [r7, #4]
    g_status.state = MOTION_IDLE;
 80038ba:	4b08      	ldr	r3, [pc, #32]	@ (80038dc <motion_emergency_stop+0x58>)
 80038bc:	2200      	movs	r2, #0
 80038be:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80038c0:	f7fe fddc 	bl	800247c <motion_refresh_status_locked>
    motion_unlock(primask);
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	f7fe fd2e 	bl	8002326 <motion_unlock>
}
 80038ca:	bf00      	nop
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	20000ca8 	.word	0x20000ca8
 80038d8:	2000015c 	.word	0x2000015c
 80038dc:	200000c4 	.word	0x200000c4

080038e0 <motion_demo_is_active>:

uint8_t motion_demo_is_active(void)
{
 80038e0:	b480      	push	{r7}
 80038e2:	af00      	add	r7, sp, #0
    return g_demo_continuous ? 1u : 0u;
 80038e4:	4b06      	ldr	r3, [pc, #24]	@ (8003900 <motion_demo_is_active+0x20>)
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d001      	beq.n	80038f2 <motion_demo_is_active+0x12>
 80038ee:	2301      	movs	r3, #1
 80038f0:	e000      	b.n	80038f4 <motion_demo_is_active+0x14>
 80038f2:	2300      	movs	r3, #0
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	46bd      	mov	sp, r7
 80038f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fc:	4770      	bx	lr
 80038fe:	bf00      	nop
 8003900:	20000ca8 	.word	0x20000ca8

08003904 <motion_demo_cycle_speed>:

void motion_demo_cycle_speed(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
    /* Avança índice (0..3) */
    g_demo_speed_idx = (uint8_t)((g_demo_speed_idx + 1u) & 0x3u);
 800390a:	4b21      	ldr	r3, [pc, #132]	@ (8003990 <motion_demo_cycle_speed+0x8c>)
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	b2db      	uxtb	r3, r3
 8003910:	3301      	adds	r3, #1
 8003912:	b2db      	uxtb	r3, r3
 8003914:	f003 0303 	and.w	r3, r3, #3
 8003918:	b2da      	uxtb	r2, r3
 800391a:	4b1d      	ldr	r3, [pc, #116]	@ (8003990 <motion_demo_cycle_speed+0x8c>)
 800391c:	701a      	strb	r2, [r3, #0]

    /* Se demo está ativo, atualiza v_target_sps imediatamente (rampa cuida do resto) */
    if (g_demo_continuous) {
 800391e:	4b1d      	ldr	r3, [pc, #116]	@ (8003994 <motion_demo_cycle_speed+0x90>)
 8003920:	781b      	ldrb	r3, [r3, #0]
 8003922:	b2db      	uxtb	r3, r3
 8003924:	2b00      	cmp	r3, #0
 8003926:	d02f      	beq.n	8003988 <motion_demo_cycle_speed+0x84>
        uint16_t vtab = g_demo_speed_table[g_demo_speed_idx & 0x3u];
 8003928:	4b19      	ldr	r3, [pc, #100]	@ (8003990 <motion_demo_cycle_speed+0x8c>)
 800392a:	781b      	ldrb	r3, [r3, #0]
 800392c:	b2db      	uxtb	r3, r3
 800392e:	f003 0303 	and.w	r3, r3, #3
 8003932:	4a19      	ldr	r2, [pc, #100]	@ (8003998 <motion_demo_cycle_speed+0x94>)
 8003934:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003938:	80bb      	strh	r3, [r7, #4]
        uint32_t primask = motion_lock();
 800393a:	f7fe fce3 	bl	8002304 <motion_lock>
 800393e:	6038      	str	r0, [r7, #0]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003940:	2300      	movs	r3, #0
 8003942:	71fb      	strb	r3, [r7, #7]
 8003944:	e01a      	b.n	800397c <motion_demo_cycle_speed+0x78>
            g_axis_state[axis].velocity_per_tick = vtab;
 8003946:	79fa      	ldrb	r2, [r7, #7]
 8003948:	4914      	ldr	r1, [pc, #80]	@ (800399c <motion_demo_cycle_speed+0x98>)
 800394a:	4613      	mov	r3, r2
 800394c:	005b      	lsls	r3, r3, #1
 800394e:	4413      	add	r3, r2
 8003950:	011b      	lsls	r3, r3, #4
 8003952:	440b      	add	r3, r1
 8003954:	330c      	adds	r3, #12
 8003956:	88ba      	ldrh	r2, [r7, #4]
 8003958:	801a      	strh	r2, [r3, #0]
            g_axis_state[axis].v_target_sps      = ((uint32_t)vtab) * 1000u;
 800395a:	88bb      	ldrh	r3, [r7, #4]
 800395c:	79fa      	ldrb	r2, [r7, #7]
 800395e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003962:	fb03 f101 	mul.w	r1, r3, r1
 8003966:	480d      	ldr	r0, [pc, #52]	@ (800399c <motion_demo_cycle_speed+0x98>)
 8003968:	4613      	mov	r3, r2
 800396a:	005b      	lsls	r3, r3, #1
 800396c:	4413      	add	r3, r2
 800396e:	011b      	lsls	r3, r3, #4
 8003970:	4403      	add	r3, r0
 8003972:	3320      	adds	r3, #32
 8003974:	6019      	str	r1, [r3, #0]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003976:	79fb      	ldrb	r3, [r7, #7]
 8003978:	3301      	adds	r3, #1
 800397a:	71fb      	strb	r3, [r7, #7]
 800397c:	79fb      	ldrb	r3, [r7, #7]
 800397e:	2b02      	cmp	r3, #2
 8003980:	d9e1      	bls.n	8003946 <motion_demo_cycle_speed+0x42>
            /* dda_inc será recalculado no próximo tick do TIM7 conforme v_actual */
        }
        motion_unlock(primask);
 8003982:	6838      	ldr	r0, [r7, #0]
 8003984:	f7fe fccf 	bl	8002326 <motion_unlock>
    }
}
 8003988:	bf00      	nop
 800398a:	3708      	adds	r7, #8
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	20000010 	.word	0x20000010
 8003994:	20000ca8 	.word	0x20000ca8
 8003998:	0800f3f8 	.word	0x0800f3f8
 800399c:	200000cc 	.word	0x200000cc

080039a0 <probe_service_init>:

LOG_SVC_DEFINE(LOG_SVC_PROBE, "probe");

static probe_status_t g_probe;

void probe_service_init(void) {
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af04      	add	r7, sp, #16
	g_probe.axis_done_mask = 0;
 80039a6:	4b0e      	ldr	r3, [pc, #56]	@ (80039e0 <probe_service_init+0x40>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	701a      	strb	r2, [r3, #0]
	g_probe.error_flags = 0;
 80039ac:	4b0c      	ldr	r3, [pc, #48]	@ (80039e0 <probe_service_init+0x40>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	705a      	strb	r2, [r3, #1]
	g_probe.latched_pos_x = g_probe.latched_pos_y = g_probe.latched_pos_z = 0;
 80039b2:	2300      	movs	r3, #0
 80039b4:	4a0a      	ldr	r2, [pc, #40]	@ (80039e0 <probe_service_init+0x40>)
 80039b6:	60d3      	str	r3, [r2, #12]
 80039b8:	4a09      	ldr	r2, [pc, #36]	@ (80039e0 <probe_service_init+0x40>)
 80039ba:	6093      	str	r3, [r2, #8]
 80039bc:	4a08      	ldr	r2, [pc, #32]	@ (80039e0 <probe_service_init+0x40>)
 80039be:	6053      	str	r3, [r2, #4]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 80039c0:	4a08      	ldr	r2, [pc, #32]	@ (80039e4 <probe_service_init+0x44>)
 80039c2:	4b09      	ldr	r3, [pc, #36]	@ (80039e8 <probe_service_init+0x48>)
 80039c4:	9302      	str	r3, [sp, #8]
 80039c6:	4b09      	ldr	r3, [pc, #36]	@ (80039ec <probe_service_init+0x4c>)
 80039c8:	9301      	str	r3, [sp, #4]
 80039ca:	4b09      	ldr	r3, [pc, #36]	@ (80039f0 <probe_service_init+0x50>)
 80039cc:	9300      	str	r3, [sp, #0]
 80039ce:	4613      	mov	r3, r2
 80039d0:	2200      	movs	r2, #0
 80039d2:	2100      	movs	r1, #0
 80039d4:	2004      	movs	r0, #4
 80039d6:	f7fe fa93 	bl	8001f00 <log_event_auto>
}
 80039da:	bf00      	nop
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	20000cac 	.word	0x20000cac
 80039e4:	0800f07c 	.word	0x0800f07c
 80039e8:	0800f084 	.word	0x0800f084
 80039ec:	0800f088 	.word	0x0800f088
 80039f0:	0800f08c 	.word	0x0800f08c

080039f4 <probe_on_move_probe_level>:
const probe_status_t* probe_status_get(void) {
	return &g_probe;
}

void probe_on_move_probe_level(const uint8_t *frame, uint32_t len) {
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b086      	sub	sp, #24
 80039f8:	af04      	add	r7, sp, #16
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de probe */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_probe_level", "not_implemented");
 80039fe:	4a08      	ldr	r2, [pc, #32]	@ (8003a20 <probe_on_move_probe_level+0x2c>)
 8003a00:	4b08      	ldr	r3, [pc, #32]	@ (8003a24 <probe_on_move_probe_level+0x30>)
 8003a02:	9302      	str	r3, [sp, #8]
 8003a04:	4b08      	ldr	r3, [pc, #32]	@ (8003a28 <probe_on_move_probe_level+0x34>)
 8003a06:	9301      	str	r3, [sp, #4]
 8003a08:	4b08      	ldr	r3, [pc, #32]	@ (8003a2c <probe_on_move_probe_level+0x38>)
 8003a0a:	9300      	str	r3, [sp, #0]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	2200      	movs	r2, #0
 8003a10:	2101      	movs	r1, #1
 8003a12:	2004      	movs	r0, #4
 8003a14:	f7fe fa74 	bl	8001f00 <log_event_auto>
}
 8003a18:	bf00      	nop
 8003a1a:	3708      	adds	r7, #8
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	0800f07c 	.word	0x0800f07c
 8003a24:	0800f094 	.word	0x0800f094
 8003a28:	0800f088 	.word	0x0800f088
 8003a2c:	0800f0a4 	.word	0x0800f0a4

08003a30 <safety_service_init>:

LOG_SVC_DEFINE(LOG_SVC_SAFETY, "safety");

static volatile safety_state_t g_state = SAFETY_NORMAL;

void safety_service_init(void) {
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af04      	add	r7, sp, #16
	g_state = SAFETY_NORMAL;
 8003a36:	4b09      	ldr	r3, [pc, #36]	@ (8003a5c <safety_service_init+0x2c>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "normal");
 8003a3c:	4a08      	ldr	r2, [pc, #32]	@ (8003a60 <safety_service_init+0x30>)
 8003a3e:	4b09      	ldr	r3, [pc, #36]	@ (8003a64 <safety_service_init+0x34>)
 8003a40:	9302      	str	r3, [sp, #8]
 8003a42:	4b09      	ldr	r3, [pc, #36]	@ (8003a68 <safety_service_init+0x38>)
 8003a44:	9301      	str	r3, [sp, #4]
 8003a46:	4b09      	ldr	r3, [pc, #36]	@ (8003a6c <safety_service_init+0x3c>)
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	2100      	movs	r1, #0
 8003a50:	2005      	movs	r0, #5
 8003a52:	f7fe fa55 	bl	8001f00 <log_event_auto>
}
 8003a56:	bf00      	nop
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	20000cbc 	.word	0x20000cbc
 8003a60:	0800f0b8 	.word	0x0800f0b8
 8003a64:	0800f0c0 	.word	0x0800f0c0
 8003a68:	0800f0c8 	.word	0x0800f0c8
 8003a6c:	0800f0cc 	.word	0x0800f0cc

08003a70 <safety_estop_assert>:
void safety_estop_assert(void) {
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af04      	add	r7, sp, #16
	g_state = SAFETY_ESTOP;
 8003a76:	4b09      	ldr	r3, [pc, #36]	@ (8003a9c <safety_estop_assert+0x2c>)
 8003a78:	2201      	movs	r2, #1
 8003a7a:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_ASSERT, PROTO_OK, "estop", "assert");
 8003a7c:	4a08      	ldr	r2, [pc, #32]	@ (8003aa0 <safety_estop_assert+0x30>)
 8003a7e:	4b09      	ldr	r3, [pc, #36]	@ (8003aa4 <safety_estop_assert+0x34>)
 8003a80:	9302      	str	r3, [sp, #8]
 8003a82:	4b09      	ldr	r3, [pc, #36]	@ (8003aa8 <safety_estop_assert+0x38>)
 8003a84:	9301      	str	r3, [sp, #4]
 8003a86:	4b09      	ldr	r3, [pc, #36]	@ (8003aac <safety_estop_assert+0x3c>)
 8003a88:	9300      	str	r3, [sp, #0]
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	210a      	movs	r1, #10
 8003a90:	2005      	movs	r0, #5
 8003a92:	f7fe fa35 	bl	8001f00 <log_event_auto>
}
 8003a96:	bf00      	nop
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	20000cbc 	.word	0x20000cbc
 8003aa0:	0800f0b8 	.word	0x0800f0b8
 8003aa4:	0800f0d4 	.word	0x0800f0d4
 8003aa8:	0800f0c8 	.word	0x0800f0c8
 8003aac:	0800f0dc 	.word	0x0800f0dc

08003ab0 <safety_estop_release>:
void safety_estop_release(void) {
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af04      	add	r7, sp, #16
	if (g_state == SAFETY_ESTOP)
 8003ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ae8 <safety_estop_release+0x38>)
 8003ab8:	781b      	ldrb	r3, [r3, #0]
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d102      	bne.n	8003ac6 <safety_estop_release+0x16>
		g_state = SAFETY_RECOVERY_WAIT;
 8003ac0:	4b09      	ldr	r3, [pc, #36]	@ (8003ae8 <safety_estop_release+0x38>)
 8003ac2:	2202      	movs	r2, #2
 8003ac4:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_RELEASE, PROTO_OK, "estop", "release");
 8003ac6:	4a09      	ldr	r2, [pc, #36]	@ (8003aec <safety_estop_release+0x3c>)
 8003ac8:	4b09      	ldr	r3, [pc, #36]	@ (8003af0 <safety_estop_release+0x40>)
 8003aca:	9302      	str	r3, [sp, #8]
 8003acc:	4b09      	ldr	r3, [pc, #36]	@ (8003af4 <safety_estop_release+0x44>)
 8003ace:	9301      	str	r3, [sp, #4]
 8003ad0:	4b09      	ldr	r3, [pc, #36]	@ (8003af8 <safety_estop_release+0x48>)
 8003ad2:	9300      	str	r3, [sp, #0]
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	210b      	movs	r1, #11
 8003ada:	2005      	movs	r0, #5
 8003adc:	f7fe fa10 	bl	8001f00 <log_event_auto>
}
 8003ae0:	bf00      	nop
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	20000cbc 	.word	0x20000cbc
 8003aec:	0800f0b8 	.word	0x0800f0b8
 8003af0:	0800f0e4 	.word	0x0800f0e4
 8003af4:	0800f0c8 	.word	0x0800f0c8
 8003af8:	0800f0dc 	.word	0x0800f0dc

08003afc <safety_is_safe>:
int safety_is_safe(void) {
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
	return g_state == SAFETY_NORMAL;
 8003b00:	4b06      	ldr	r3, [pc, #24]	@ (8003b1c <safety_is_safe+0x20>)
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	bf0c      	ite	eq
 8003b0a:	2301      	moveq	r3, #1
 8003b0c:	2300      	movne	r3, #0
 8003b0e:	b2db      	uxtb	r3, r3
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop
 8003b1c:	20000cbc 	.word	0x20000cbc

08003b20 <h_move_queue_add>:
#include "Services/Probe/probe_service.h"
#include "Services/Led/led_service.h"
#include "Services/Test/test_spi_service.h"

// Funções estáticas de adaptação compatíveis com os callbacks do roteador
static void h_move_queue_add(router_t *r, const uint8_t *f, uint32_t l) {
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_add(f, l);
 8003b2c:	6879      	ldr	r1, [r7, #4]
 8003b2e:	68b8      	ldr	r0, [r7, #8]
 8003b30:	f7ff fc20 	bl	8003374 <motion_on_move_queue_add>
}
 8003b34:	bf00      	nop
 8003b36:	3710      	adds	r7, #16
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <h_move_queue_status>:
static void h_move_queue_status(router_t *r, const uint8_t *f, uint32_t l) {
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_status(f, l);
 8003b48:	6879      	ldr	r1, [r7, #4]
 8003b4a:	68b8      	ldr	r0, [r7, #8]
 8003b4c:	f7ff fcb8 	bl	80034c0 <motion_on_move_queue_status>
}
 8003b50:	bf00      	nop
 8003b52:	3710      	adds	r7, #16
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <h_start_move>:
static void h_start_move(router_t *r, const uint8_t *f, uint32_t l) {
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_start_move(f, l);
 8003b64:	6879      	ldr	r1, [r7, #4]
 8003b66:	68b8      	ldr	r0, [r7, #8]
 8003b68:	f7ff fd02 	bl	8003570 <motion_on_start_move>
}
 8003b6c:	bf00      	nop
 8003b6e:	3710      	adds	r7, #16
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <h_move_home>:
static void h_move_home(router_t *r, const uint8_t *f, uint32_t l) {
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	60b9      	str	r1, [r7, #8]
 8003b7e:	607a      	str	r2, [r7, #4]
	(void) r;
	home_on_move_home(f, l);
 8003b80:	6879      	ldr	r1, [r7, #4]
 8003b82:	68b8      	ldr	r0, [r7, #8]
 8003b84:	f7fd fcf8 	bl	8001578 <home_on_move_home>
}
 8003b88:	bf00      	nop
 8003b8a:	3710      	adds	r7, #16
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <h_move_probe_level>:
static void h_move_probe_level(router_t *r, const uint8_t *f, uint32_t l) {
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	607a      	str	r2, [r7, #4]
	(void) r;
	probe_on_move_probe_level(f, l);
 8003b9c:	6879      	ldr	r1, [r7, #4]
 8003b9e:	68b8      	ldr	r0, [r7, #8]
 8003ba0:	f7ff ff28 	bl	80039f4 <probe_on_move_probe_level>
}
 8003ba4:	bf00      	nop
 8003ba6:	3710      	adds	r7, #16
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}

08003bac <h_move_end>:
static void h_move_end(router_t *r, const uint8_t *f, uint32_t l) {
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_end(f, l);
 8003bb8:	6879      	ldr	r1, [r7, #4]
 8003bba:	68b8      	ldr	r0, [r7, #8]
 8003bbc:	f7ff fd40 	bl	8003640 <motion_on_move_end>
}
 8003bc0:	bf00      	nop
 8003bc2:	3710      	adds	r7, #16
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}

08003bc8 <h_led_ctrl>:
static void h_led_ctrl(router_t *r, const uint8_t *f, uint32_t l) {
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	60f8      	str	r0, [r7, #12]
 8003bd0:	60b9      	str	r1, [r7, #8]
 8003bd2:	607a      	str	r2, [r7, #4]
	(void) r;
	led_on_led_ctrl(f, l);
 8003bd4:	6879      	ldr	r1, [r7, #4]
 8003bd6:	68b8      	ldr	r0, [r7, #8]
 8003bd8:	f7fe f832 	bl	8001c40 <led_on_led_ctrl>
}
 8003bdc:	bf00      	nop
 8003bde:	3710      	adds	r7, #16
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}

08003be4 <h_fpga_status>:
static void h_fpga_status(router_t *r, const uint8_t *f, uint32_t l) {
 8003be4:	b480      	push	{r7}
 8003be6:	b085      	sub	sp, #20
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
	(void) r;
	(void) f;
	(void) l; /* opcional */
}
 8003bf0:	bf00      	nop
 8003bf2:	3714      	adds	r7, #20
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <h_test_hello>:

static void h_test_hello(router_t *r, const uint8_t *f, uint32_t l) {
 8003bfc:	b480      	push	{r7}
 8003bfe:	b085      	sub	sp, #20
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	60b9      	str	r1, [r7, #8]
 8003c06:	607a      	str	r2, [r7, #4]
	(void) r;
	//test_spi_on_hello(f, l);
}
 8003c08:	bf00      	nop
 8003c0a:	3714      	adds	r7, #20
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <services_register_handlers>:

void services_register_handlers(router_handlers_t *h) {
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
	if (!h)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d01b      	beq.n	8003c5a <services_register_handlers+0x46>
		return;
	h->on_move_queue_add = h_move_queue_add;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a10      	ldr	r2, [pc, #64]	@ (8003c68 <services_register_handlers+0x54>)
 8003c26:	601a      	str	r2, [r3, #0]
	h->on_move_queue_status = h_move_queue_status;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	4a10      	ldr	r2, [pc, #64]	@ (8003c6c <services_register_handlers+0x58>)
 8003c2c:	605a      	str	r2, [r3, #4]
	h->on_start_move = h_start_move;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a0f      	ldr	r2, [pc, #60]	@ (8003c70 <services_register_handlers+0x5c>)
 8003c32:	609a      	str	r2, [r3, #8]
	h->on_move_home = h_move_home;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	4a0f      	ldr	r2, [pc, #60]	@ (8003c74 <services_register_handlers+0x60>)
 8003c38:	60da      	str	r2, [r3, #12]
	h->on_move_probe_level = h_move_probe_level;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a0e      	ldr	r2, [pc, #56]	@ (8003c78 <services_register_handlers+0x64>)
 8003c3e:	611a      	str	r2, [r3, #16]
	h->on_move_end = h_move_end;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	4a0e      	ldr	r2, [pc, #56]	@ (8003c7c <services_register_handlers+0x68>)
 8003c44:	615a      	str	r2, [r3, #20]
	h->on_led_ctrl = h_led_ctrl;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a0d      	ldr	r2, [pc, #52]	@ (8003c80 <services_register_handlers+0x6c>)
 8003c4a:	619a      	str	r2, [r3, #24]
	h->on_fpga_status = h_fpga_status;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	4a0d      	ldr	r2, [pc, #52]	@ (8003c84 <services_register_handlers+0x70>)
 8003c50:	61da      	str	r2, [r3, #28]
	h->on_test_hello = h_test_hello;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a0c      	ldr	r2, [pc, #48]	@ (8003c88 <services_register_handlers+0x74>)
 8003c56:	621a      	str	r2, [r3, #32]
 8003c58:	e000      	b.n	8003c5c <services_register_handlers+0x48>
		return;
 8003c5a:	bf00      	nop
}
 8003c5c:	370c      	adds	r7, #12
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr
 8003c66:	bf00      	nop
 8003c68:	08003b21 	.word	0x08003b21
 8003c6c:	08003b3d 	.word	0x08003b3d
 8003c70:	08003b59 	.word	0x08003b59
 8003c74:	08003b75 	.word	0x08003b75
 8003c78:	08003b91 	.word	0x08003b91
 8003c7c:	08003bad 	.word	0x08003bad
 8003c80:	08003bc9 	.word	0x08003bc9
 8003c84:	08003be5 	.word	0x08003be5
 8003c88:	08003bfd 	.word	0x08003bfd

08003c8c <tx_fill_left_zero_right_filler>:
/**
 * @brief Preenche o buffer de TX com 22×0x00 à esquerda e 20×SPI_FILL_BYTE à direita.
 * @param dst Ponteiro para o buffer de TX (tamanho = 42).
 */
static inline void tx_fill_left_zero_right_filler(uint8_t *dst)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b082      	sub	sp, #8
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
    memset(&dst[0],                 0x00,           RESP_LEFT_PAD_LEN); /* 22×0x00  */
 8003c94:	2216      	movs	r2, #22
 8003c96:	2100      	movs	r1, #0
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f00a f941 	bl	800df20 <memset>
    memset(&dst[RESP_LEFT_PAD_LEN], SPI_FILL_BYTE,  RESP_RIGHT_LEN);    /* 20×filler */
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	3316      	adds	r3, #22
 8003ca2:	2214      	movs	r2, #20
 8003ca4:	21a5      	movs	r1, #165	@ 0xa5
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f00a f93a 	bl	800df20 <memset>
}
 8003cac:	bf00      	nop
 8003cae:	3708      	adds	r7, #8
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <is_fill42>:
 * @param buf Buffer de entrada (tamanho = 42).
 * @param val Valor esperado em todos os bytes.
 * @return 1 se todos os bytes são 'val', 0 caso contrário.
 */
static int is_fill42(const uint8_t *buf, uint8_t val)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	460b      	mov	r3, r1
 8003cbe:	70fb      	strb	r3, [r7, #3]
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	60fb      	str	r3, [r7, #12]
 8003cc4:	e00b      	b.n	8003cde <is_fill42+0x2a>
        if (buf[i] != val) return 0;
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	4413      	add	r3, r2
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	78fa      	ldrb	r2, [r7, #3]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d001      	beq.n	8003cd8 <is_fill42+0x24>
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	e006      	b.n	8003ce6 <is_fill42+0x32>
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	3301      	adds	r3, #1
 8003cdc:	60fb      	str	r3, [r7, #12]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2b29      	cmp	r3, #41	@ 0x29
 8003ce2:	d9f0      	bls.n	8003cc6 <is_fill42+0x12>
    return 1;
 8003ce4:	2301      	movs	r3, #1
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3714      	adds	r7, #20
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr

08003cf2 <find_frame>:
 * @param off  (out) Offset de início do quadro (REQ_HEADER).
 * @param len  (out) Comprimento do quadro (inclui REQ_TAIL).
 * @return 1 se encontrou, 0 caso contrário.
 */
static int find_frame(const uint8_t *buf, uint16_t *off, uint16_t *len)
{
 8003cf2:	b480      	push	{r7}
 8003cf4:	b087      	sub	sp, #28
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	60f8      	str	r0, [r7, #12]
 8003cfa:	60b9      	str	r1, [r7, #8]
 8003cfc:	607a      	str	r2, [r7, #4]
    uint16_t i = 0;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	82fb      	strh	r3, [r7, #22]
    while (i < APP_SPI_DMA_BUF_LEN && buf[i] != REQ_HEADER) i++;
 8003d02:	e002      	b.n	8003d0a <find_frame+0x18>
 8003d04:	8afb      	ldrh	r3, [r7, #22]
 8003d06:	3301      	adds	r3, #1
 8003d08:	82fb      	strh	r3, [r7, #22]
 8003d0a:	8afb      	ldrh	r3, [r7, #22]
 8003d0c:	2b29      	cmp	r3, #41	@ 0x29
 8003d0e:	d805      	bhi.n	8003d1c <find_frame+0x2a>
 8003d10:	8afb      	ldrh	r3, [r7, #22]
 8003d12:	68fa      	ldr	r2, [r7, #12]
 8003d14:	4413      	add	r3, r2
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	2baa      	cmp	r3, #170	@ 0xaa
 8003d1a:	d1f3      	bne.n	8003d04 <find_frame+0x12>
    if (i >= APP_SPI_DMA_BUF_LEN) return 0;
 8003d1c:	8afb      	ldrh	r3, [r7, #22]
 8003d1e:	2b29      	cmp	r3, #41	@ 0x29
 8003d20:	d901      	bls.n	8003d26 <find_frame+0x34>
 8003d22:	2300      	movs	r3, #0
 8003d24:	e01d      	b.n	8003d62 <find_frame+0x70>

    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8003d26:	8afb      	ldrh	r3, [r7, #22]
 8003d28:	3301      	adds	r3, #1
 8003d2a:	82bb      	strh	r3, [r7, #20]
 8003d2c:	e015      	b.n	8003d5a <find_frame+0x68>
        if (buf[j] == REQ_TAIL) {
 8003d2e:	8abb      	ldrh	r3, [r7, #20]
 8003d30:	68fa      	ldr	r2, [r7, #12]
 8003d32:	4413      	add	r3, r2
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	2b55      	cmp	r3, #85	@ 0x55
 8003d38:	d10c      	bne.n	8003d54 <find_frame+0x62>
            *off = i;
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	8afa      	ldrh	r2, [r7, #22]
 8003d3e:	801a      	strh	r2, [r3, #0]
            *len = (uint16_t)(j - i + 1u);
 8003d40:	8aba      	ldrh	r2, [r7, #20]
 8003d42:	8afb      	ldrh	r3, [r7, #22]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	3301      	adds	r3, #1
 8003d4a:	b29a      	uxth	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	801a      	strh	r2, [r3, #0]
            return 1;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e006      	b.n	8003d62 <find_frame+0x70>
    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8003d54:	8abb      	ldrh	r3, [r7, #20]
 8003d56:	3301      	adds	r3, #1
 8003d58:	82bb      	strh	r3, [r7, #20]
 8003d5a:	8abb      	ldrh	r3, [r7, #20]
 8003d5c:	2b29      	cmp	r3, #41	@ 0x29
 8003d5e:	d9e6      	bls.n	8003d2e <find_frame+0x3c>
        }
    }
    return 0;
 8003d60:	2300      	movs	r3, #0
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	371c      	adds	r7, #28
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
	...

08003d70 <prepare_next_tx>:
 *      * Se n > 20, trunca para os 20 últimos bytes.
 *  - SEM resposta:
 *      * 22×0x00 + 20×SPI_FILL_BYTE (poll).
 */
static void prepare_next_tx(void)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b08e      	sub	sp, #56	@ 0x38
 8003d74:	af00      	add	r7, sp, #0
    uint8_t tmp[APP_SPI_DMA_BUF_LEN];
    int n = 0;
 8003d76:	2300      	movs	r3, #0
 8003d78:	637b      	str	r3, [r7, #52]	@ 0x34

    if (!g_resp_fifo) {
 8003d7a:	4b21      	ldr	r3, [pc, #132]	@ (8003e00 <prepare_next_tx+0x90>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d106      	bne.n	8003d90 <prepare_next_tx+0x20>
        /* Sem fila -> 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8003d82:	4820      	ldr	r0, [pc, #128]	@ (8003e04 <prepare_next_tx+0x94>)
 8003d84:	f7ff ff82 	bl	8003c8c <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8003d88:	4b1f      	ldr	r3, [pc, #124]	@ (8003e08 <prepare_next_tx+0x98>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	701a      	strb	r2, [r3, #0]
 8003d8e:	e034      	b.n	8003dfa <prepare_next_tx+0x8a>
        return;
    }

    n = resp_fifo_pop(g_resp_fifo, tmp, (int)APP_SPI_DMA_BUF_LEN);
 8003d90:	4b1b      	ldr	r3, [pc, #108]	@ (8003e00 <prepare_next_tx+0x90>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	1d39      	adds	r1, r7, #4
 8003d96:	222a      	movs	r2, #42	@ 0x2a
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f7fd fa4d 	bl	8001238 <resp_fifo_pop>
 8003d9e:	6378      	str	r0, [r7, #52]	@ 0x34
    if (n > 0) {
 8003da0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	dd23      	ble.n	8003dee <prepare_next_tx+0x7e>
        /* Zera TODO o frame para evitar A5 antes do payload */
        memset(g_spi_tx_dma_buf, 0x00, APP_SPI_DMA_BUF_LEN);
 8003da6:	222a      	movs	r2, #42	@ 0x2a
 8003da8:	2100      	movs	r1, #0
 8003daa:	4816      	ldr	r0, [pc, #88]	@ (8003e04 <prepare_next_tx+0x94>)
 8003dac:	f00a f8b8 	bl	800df20 <memset>

        /* Copia o payload alinhado à direita (trunca se necessário) */
        uint16_t to_copy = (uint16_t)((n > (int)RESP_RIGHT_LEN) ? RESP_RIGHT_LEN : n);
 8003db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003db2:	2b14      	cmp	r3, #20
 8003db4:	dc02      	bgt.n	8003dbc <prepare_next_tx+0x4c>
 8003db6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	e000      	b.n	8003dbe <prepare_next_tx+0x4e>
 8003dbc:	2314      	movs	r3, #20
 8003dbe:	867b      	strh	r3, [r7, #50]	@ 0x32
        uint16_t dst_off = (uint16_t)(APP_SPI_DMA_BUF_LEN - to_copy); /* 42 - to_copy */
 8003dc0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003dc2:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 8003dc6:	863b      	strh	r3, [r7, #48]	@ 0x30
        uint16_t src_off = (uint16_t)(n - to_copy);                   /* últimos 'to_copy' bytes */
 8003dc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dca:	b29a      	uxth	r2, r3
 8003dcc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        memcpy(&g_spi_tx_dma_buf[dst_off], &tmp[src_off], to_copy);
 8003dd2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003dd4:	4a0b      	ldr	r2, [pc, #44]	@ (8003e04 <prepare_next_tx+0x94>)
 8003dd6:	1898      	adds	r0, r3, r2
 8003dd8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003dda:	1d3a      	adds	r2, r7, #4
 8003ddc:	4413      	add	r3, r2
 8003dde:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003de0:	4619      	mov	r1, r3
 8003de2:	f00a f928 	bl	800e036 <memcpy>
        g_state = APP_SPI_PENDING;
 8003de6:	4b08      	ldr	r3, [pc, #32]	@ (8003e08 <prepare_next_tx+0x98>)
 8003de8:	2202      	movs	r2, #2
 8003dea:	701a      	strb	r2, [r3, #0]
 8003dec:	e005      	b.n	8003dfa <prepare_next_tx+0x8a>
    } else {
        /* Sem resposta -> mantém contrato visual: 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8003dee:	4805      	ldr	r0, [pc, #20]	@ (8003e04 <prepare_next_tx+0x94>)
 8003df0:	f7ff ff4c 	bl	8003c8c <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8003df4:	4b04      	ldr	r3, [pc, #16]	@ (8003e08 <prepare_next_tx+0x98>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	701a      	strb	r2, [r3, #0]
    }
}
 8003dfa:	3738      	adds	r7, #56	@ 0x38
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	20000d2c 	.word	0x20000d2c
 8003e04:	20000d5c 	.word	0x20000d5c
 8003e08:	20000d88 	.word	0x20000d88

08003e0c <restart_spi_dma>:
/**
 * @brief Reinicia uma transação SPI por DMA (não bloqueante).
 * Seta g_state=BUSY em caso de sucesso; seta g_spi_error_flag em erro.
 */
static void restart_spi_dma(void)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	af00      	add	r7, sp, #0
    if (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 8003e10:	480d      	ldr	r0, [pc, #52]	@ (8003e48 <restart_spi_dma+0x3c>)
 8003e12:	f005 fbbb 	bl	800958c <HAL_SPI_GetState>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d003      	beq.n	8003e24 <restart_spi_dma+0x18>
        g_spi_error_flag = 1u;
 8003e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e4c <restart_spi_dma+0x40>)
 8003e1e:	2201      	movs	r2, #1
 8003e20:	701a      	strb	r2, [r3, #0]
        return;
 8003e22:	e00f      	b.n	8003e44 <restart_spi_dma+0x38>
    }

    if (HAL_SPI_TransmitReceive_DMA(&hspi2,
 8003e24:	232a      	movs	r3, #42	@ 0x2a
 8003e26:	4a0a      	ldr	r2, [pc, #40]	@ (8003e50 <restart_spi_dma+0x44>)
 8003e28:	490a      	ldr	r1, [pc, #40]	@ (8003e54 <restart_spi_dma+0x48>)
 8003e2a:	4807      	ldr	r0, [pc, #28]	@ (8003e48 <restart_spi_dma+0x3c>)
 8003e2c:	f005 f8ec 	bl	8009008 <HAL_SPI_TransmitReceive_DMA>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d003      	beq.n	8003e3e <restart_spi_dma+0x32>
            g_spi_tx_dma_buf, g_spi_rx_dma_buf,
            (uint16_t)APP_SPI_DMA_BUF_LEN) != HAL_OK) {
        g_spi_error_flag = 1u;
 8003e36:	4b05      	ldr	r3, [pc, #20]	@ (8003e4c <restart_spi_dma+0x40>)
 8003e38:	2201      	movs	r2, #1
 8003e3a:	701a      	strb	r2, [r3, #0]
        return;
 8003e3c:	e002      	b.n	8003e44 <restart_spi_dma+0x38>
    }

    g_state = APP_SPI_BUSY;
 8003e3e:	4b06      	ldr	r3, [pc, #24]	@ (8003e58 <restart_spi_dma+0x4c>)
 8003e40:	2201      	movs	r2, #1
 8003e42:	701a      	strb	r2, [r3, #0]
}
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	20000dcc 	.word	0x20000dcc
 8003e4c:	20000d87 	.word	0x20000d87
 8003e50:	20000d30 	.word	0x20000d30
 8003e54:	20000d5c 	.word	0x20000d5c
 8003e58:	20000d88 	.word	0x20000d88

08003e5c <app_init>:
/**
 * @brief Inicializa roteador, fila de respostas e a primeira rodada DMA.
 * Preenche o primeiro TX como 22×0x00 + 20×filler.
 */
void app_init(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
    /* Registra serviços no router (o projeto deve prover os handlers) */
    memset(&g_handlers, 0, sizeof g_handlers);
 8003e60:	2224      	movs	r2, #36	@ 0x24
 8003e62:	2100      	movs	r1, #0
 8003e64:	4813      	ldr	r0, [pc, #76]	@ (8003eb4 <app_init+0x58>)
 8003e66:	f00a f85b 	bl	800df20 <memset>
    services_register_handlers(&g_handlers);
 8003e6a:	4812      	ldr	r0, [pc, #72]	@ (8003eb4 <app_init+0x58>)
 8003e6c:	f7ff fed2 	bl	8003c14 <services_register_handlers>

    /* Inicializa serviços (ordem: log/diag, safety, periféricos simples, motion) */
#if LOG_ENABLE
    log_service_init();
 8003e70:	f7fd ffda 	bl	8001e28 <log_service_init>
#endif
    safety_service_init();
 8003e74:	f7ff fddc 	bl	8003a30 <safety_service_init>
    led_service_init();
 8003e78:	f7fd fe4a 	bl	8001b10 <led_service_init>
    home_service_init();
 8003e7c:	f7fd fb58 	bl	8001530 <home_service_init>
    probe_service_init();
 8003e80:	f7ff fd8e 	bl	80039a0 <probe_service_init>
    motion_service_init();
 8003e84:	f7fe ff66 	bl	8002d54 <motion_service_init>

    g_resp_fifo = resp_fifo_create();
 8003e88:	f7fd f979 	bl	800117e <resp_fifo_create>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	4a0a      	ldr	r2, [pc, #40]	@ (8003eb8 <app_init+0x5c>)
 8003e90:	6013      	str	r3, [r2, #0]
    router_init(&g_router, g_resp_fifo, &g_handlers);
 8003e92:	4b09      	ldr	r3, [pc, #36]	@ (8003eb8 <app_init+0x5c>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a07      	ldr	r2, [pc, #28]	@ (8003eb4 <app_init+0x58>)
 8003e98:	4619      	mov	r1, r3
 8003e9a:	4808      	ldr	r0, [pc, #32]	@ (8003ebc <app_init+0x60>)
 8003e9c:	f7fd fa12 	bl	80012c4 <router_init>

    /* Primeiro frame: 22×0x00 + 20×filler (evita A5 no início quando não há resposta) */
    tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8003ea0:	4807      	ldr	r0, [pc, #28]	@ (8003ec0 <app_init+0x64>)
 8003ea2:	f7ff fef3 	bl	8003c8c <tx_fill_left_zero_right_filler>

    restart_spi_dma();
 8003ea6:	f7ff ffb1 	bl	8003e0c <restart_spi_dma>
    g_state = APP_SPI_READY;
 8003eaa:	4b06      	ldr	r3, [pc, #24]	@ (8003ec4 <app_init+0x68>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	701a      	strb	r2, [r3, #0]
}
 8003eb0:	bf00      	nop
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	20000d08 	.word	0x20000d08
 8003eb8:	20000d2c 	.word	0x20000d2c
 8003ebc:	20000cc0 	.word	0x20000cc0
 8003ec0:	20000d5c 	.word	0x20000d5c
 8003ec4:	20000d88 	.word	0x20000d88

08003ec8 <app_poll>:
/**
 * @brief Loop de serviço: processa RX (quando há rodada concluída),
 *        prepara o próximo TX e rearma o DMA.
 */
void app_poll(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
    /* Só processa quando um round DMA foi concluído pelo HAL */
    if (!g_spi_round_done) return;
 8003ece:	4b19      	ldr	r3, [pc, #100]	@ (8003f34 <app_poll+0x6c>)
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d028      	beq.n	8003f2a <app_poll+0x62>
    g_spi_round_done = 0u;
 8003ed8:	4b16      	ldr	r3, [pc, #88]	@ (8003f34 <app_poll+0x6c>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	701a      	strb	r2, [r3, #0]

    /* 1) Interpretar o RX atual */
    if (is_fill42(g_spi_rx_dma_buf, SPI_POLL_BYTE)) {
 8003ede:	213c      	movs	r1, #60	@ 0x3c
 8003ee0:	4815      	ldr	r0, [pc, #84]	@ (8003f38 <app_poll+0x70>)
 8003ee2:	f7ff fee7 	bl	8003cb4 <is_fill42>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d119      	bne.n	8003f20 <app_poll+0x58>
        /* 42×0x3C => cliente apenas leu respostas; não alimenta router */
    } else {
        /* Tenta extrair [REQ_HEADER ... REQ_TAIL] e empurra para o router */
        uint16_t off = 0, len = 0;
 8003eec:	2300      	movs	r3, #0
 8003eee:	80fb      	strh	r3, [r7, #6]
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	80bb      	strh	r3, [r7, #4]
        if (find_frame(g_spi_rx_dma_buf, &off, &len)) {
 8003ef4:	1d3a      	adds	r2, r7, #4
 8003ef6:	1dbb      	adds	r3, r7, #6
 8003ef8:	4619      	mov	r1, r3
 8003efa:	480f      	ldr	r0, [pc, #60]	@ (8003f38 <app_poll+0x70>)
 8003efc:	f7ff fef9 	bl	8003cf2 <find_frame>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d009      	beq.n	8003f1a <app_poll+0x52>
            router_feed_bytes(&g_router, &g_spi_rx_dma_buf[off], len);
 8003f06:	88fb      	ldrh	r3, [r7, #6]
 8003f08:	461a      	mov	r2, r3
 8003f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8003f38 <app_poll+0x70>)
 8003f0c:	4413      	add	r3, r2
 8003f0e:	88ba      	ldrh	r2, [r7, #4]
 8003f10:	4619      	mov	r1, r3
 8003f12:	480a      	ldr	r0, [pc, #40]	@ (8003f3c <app_poll+0x74>)
 8003f14:	f7fd fae4 	bl	80014e0 <router_feed_bytes>
 8003f18:	e002      	b.n	8003f20 <app_poll+0x58>
        } else {
            /* Quadro inválido/parcial ou outro padrão -> marca erro leve */
            g_spi_error_flag = 1u;
 8003f1a:	4b09      	ldr	r3, [pc, #36]	@ (8003f40 <app_poll+0x78>)
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	701a      	strb	r2, [r3, #0]
        }
    }

    /* 2) Preparar TX (resposta à direita ou 22×0x00 + 20×filler) */
    prepare_next_tx();
 8003f20:	f7ff ff26 	bl	8003d70 <prepare_next_tx>

    /* 3) Reiniciar DMA para o próximo round */
    restart_spi_dma();
 8003f24:	f7ff ff72 	bl	8003e0c <restart_spi_dma>
 8003f28:	e000      	b.n	8003f2c <app_poll+0x64>
    if (!g_spi_round_done) return;
 8003f2a:	bf00      	nop
}
 8003f2c:	3708      	adds	r7, #8
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	20000d86 	.word	0x20000d86
 8003f38:	20000d30 	.word	0x20000d30
 8003f3c:	20000cc0 	.word	0x20000cc0
 8003f40:	20000d87 	.word	0x20000d87

08003f44 <app_spi_isr_txrx_done>:
/**
 * @brief Callback para “transfer complete” do SPI+DMA.
 * Apenas sinaliza o loop principal (app_poll) via g_spi_round_done.
 */
void app_spi_isr_txrx_done(SPI_HandleTypeDef *hspi)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
    if (!hspi) return;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d008      	beq.n	8003f64 <app_spi_isr_txrx_done+0x20>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a07      	ldr	r2, [pc, #28]	@ (8003f74 <app_spi_isr_txrx_done+0x30>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d105      	bne.n	8003f68 <app_spi_isr_txrx_done+0x24>
    g_spi_round_done = 1u;
 8003f5c:	4b06      	ldr	r3, [pc, #24]	@ (8003f78 <app_spi_isr_txrx_done+0x34>)
 8003f5e:	2201      	movs	r2, #1
 8003f60:	701a      	strb	r2, [r3, #0]
 8003f62:	e002      	b.n	8003f6a <app_spi_isr_txrx_done+0x26>
    if (!hspi) return;
 8003f64:	bf00      	nop
 8003f66:	e000      	b.n	8003f6a <app_spi_isr_txrx_done+0x26>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8003f68:	bf00      	nop
}
 8003f6a:	370c      	adds	r7, #12
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr
 8003f74:	40003800 	.word	0x40003800
 8003f78:	20000d86 	.word	0x20000d86

08003f7c <app_resp_push>:
 * @param frame Buffer com a resposta (número de bytes = len).
 * @param len   Tamanho da resposta (até 20 bytes). >20 retorna erro.
 * @return 0 em sucesso; PROTO_ERR_ARG ou PROTO_ERR_RANGE em erro.
 */
int app_resp_push(const uint8_t *frame, uint32_t len)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
    if (!g_resp_fifo || !frame || len == 0u) {
 8003f86:	4b0f      	ldr	r3, [pc, #60]	@ (8003fc4 <app_resp_push+0x48>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d005      	beq.n	8003f9a <app_resp_push+0x1e>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d002      	beq.n	8003f9a <app_resp_push+0x1e>
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d102      	bne.n	8003fa0 <app_resp_push+0x24>
        return PROTO_ERR_ARG;
 8003f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f9e:	e00d      	b.n	8003fbc <app_resp_push+0x40>
    }
    if (len > RESP_RIGHT_LEN) {
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	2b14      	cmp	r3, #20
 8003fa4:	d902      	bls.n	8003fac <app_resp_push+0x30>
        return PROTO_ERR_RANGE; /* impede >20 bytes */
 8003fa6:	f06f 0303 	mvn.w	r3, #3
 8003faa:	e007      	b.n	8003fbc <app_resp_push+0x40>
    }
    return resp_fifo_push(g_resp_fifo, frame, len);
 8003fac:	4b05      	ldr	r3, [pc, #20]	@ (8003fc4 <app_resp_push+0x48>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	683a      	ldr	r2, [r7, #0]
 8003fb2:	6879      	ldr	r1, [r7, #4]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7fd f8eb 	bl	8001190 <resp_fifo_push>
 8003fba:	4603      	mov	r3, r0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3708      	adds	r7, #8
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	20000d2c 	.word	0x20000d2c

08003fc8 <configure_encoder_timer>:
 * A estrutura gerada pelo CubeMX usa TI1 por padrão. Esta função sobrescreve a
 * configuração para capturar os dois canais do encoder, mantendo todos os
 * filtros e *prescalers* em 0/1 para preservar a resolução máxima.
 */
static void configure_encoder_timer(TIM_HandleTypeDef *htim)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b08e      	sub	sp, #56	@ 0x38
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
    TIM_Encoder_InitTypeDef config = {0};
 8003fd0:	f107 0314 	add.w	r3, r7, #20
 8003fd4:	2224      	movs	r2, #36	@ 0x24
 8003fd6:	2100      	movs	r1, #0
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f009 ffa1 	bl	800df20 <memset>
    TIM_MasterConfigTypeDef master = {0};
 8003fde:	f107 0308 	add.w	r3, r7, #8
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	601a      	str	r2, [r3, #0]
 8003fe6:	605a      	str	r2, [r3, #4]
 8003fe8:	609a      	str	r2, [r3, #8]

    config.EncoderMode = TIM_ENCODERMODE_TI12;
 8003fea:	2303      	movs	r3, #3
 8003fec:	617b      	str	r3, [r7, #20]
    config.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	61bb      	str	r3, [r7, #24]
    config.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	61fb      	str	r3, [r7, #28]
    config.IC1Prescaler = TIM_ICPSC_DIV1;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	623b      	str	r3, [r7, #32]
    config.IC1Filter = 0;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	627b      	str	r3, [r7, #36]	@ 0x24
    config.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003ffe:	2300      	movs	r3, #0
 8004000:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004002:	2301      	movs	r3, #1
 8004004:	62fb      	str	r3, [r7, #44]	@ 0x2c
    config.IC2Prescaler = TIM_ICPSC_DIV1;
 8004006:	2300      	movs	r3, #0
 8004008:	633b      	str	r3, [r7, #48]	@ 0x30
    config.IC2Filter = 0;
 800400a:	2300      	movs	r3, #0
 800400c:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_TIM_Encoder_Init(htim, &config) != HAL_OK)
 800400e:	f107 0314 	add.w	r3, r7, #20
 8004012:	4619      	mov	r1, r3
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f006 fba7 	bl	800a768 <HAL_TIM_Encoder_Init>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d001      	beq.n	8004024 <configure_encoder_timer+0x5c>
    {
        Error_Handler();
 8004020:	f000 fb7a 	bl	8004718 <Error_Handler>
    }

    master.MasterOutputTrigger = TIM_TRGO_RESET;
 8004024:	2300      	movs	r3, #0
 8004026:	60bb      	str	r3, [r7, #8]
    master.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004028:	2300      	movs	r3, #0
 800402a:	613b      	str	r3, [r7, #16]
    if (HAL_TIMEx_MasterConfigSynchronization(htim, &master) != HAL_OK)
 800402c:	f107 0308 	add.w	r3, r7, #8
 8004030:	4619      	mov	r1, r3
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f008 fa7c 	bl	800c530 <HAL_TIMEx_MasterConfigSynchronization>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d001      	beq.n	8004042 <configure_encoder_timer+0x7a>
    {
        Error_Handler();
 800403e:	f000 fb6b 	bl	8004718 <Error_Handler>
    }
}
 8004042:	bf00      	nop
 8004044:	3738      	adds	r7, #56	@ 0x38
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <configure_output>:

/**
 * @brief Ajusta um conjunto de saídas STEP/DIR/ENABLE para modo *push-pull*.
 */
static void configure_output(GPIO_TypeDef *port, uint32_t pins, uint32_t speed)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b08a      	sub	sp, #40	@ 0x28
 800404e:	af00      	add	r7, sp, #0
 8004050:	60f8      	str	r0, [r7, #12]
 8004052:	60b9      	str	r1, [r7, #8]
 8004054:	607a      	str	r2, [r7, #4]
    GPIO_InitTypeDef init = {0};
 8004056:	f107 0314 	add.w	r3, r7, #20
 800405a:	2200      	movs	r2, #0
 800405c:	601a      	str	r2, [r3, #0]
 800405e:	605a      	str	r2, [r3, #4]
 8004060:	609a      	str	r2, [r3, #8]
 8004062:	60da      	str	r2, [r3, #12]
 8004064:	611a      	str	r2, [r3, #16]
    init.Pin = pins;
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	617b      	str	r3, [r7, #20]
    init.Mode = GPIO_MODE_OUTPUT_PP;
 800406a:	2301      	movs	r3, #1
 800406c:	61bb      	str	r3, [r7, #24]
    init.Pull = GPIO_NOPULL;
 800406e:	2300      	movs	r3, #0
 8004070:	61fb      	str	r3, [r7, #28]
    init.Speed = speed;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(port, &init);
 8004076:	f107 0314 	add.w	r3, r7, #20
 800407a:	4619      	mov	r1, r3
 800407c:	68f8      	ldr	r0, [r7, #12]
 800407e:	f001 fe1f 	bl	8005cc0 <HAL_GPIO_Init>
}
 8004082:	bf00      	nop
 8004084:	3728      	adds	r7, #40	@ 0x28
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
	...

0800408c <board_config_apply_motion_gpio>:
//        Error_Handler();
//    }
//}

void board_config_apply_motion_gpio(void)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef init = {0};
 8004092:	1d3b      	adds	r3, r7, #4
 8004094:	2200      	movs	r2, #0
 8004096:	601a      	str	r2, [r3, #0]
 8004098:	605a      	str	r2, [r3, #4]
 800409a:	609a      	str	r2, [r3, #8]
 800409c:	60da      	str	r2, [r3, #12]
 800409e:	611a      	str	r2, [r3, #16]

    /* Saídas de movimento com tempos de borda compatíveis com STEP/DIR */
    configure_output(GPIOB, GPIO_PIN_4 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_SPEED_FREQ_VERY_HIGH);
 80040a0:	2203      	movs	r2, #3
 80040a2:	2113      	movs	r1, #19
 80040a4:	4825      	ldr	r0, [pc, #148]	@ (800413c <board_config_apply_motion_gpio+0xb0>)
 80040a6:	f7ff ffd0 	bl	800404a <configure_output>
    configure_output(GPIOB, GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 80040aa:	2203      	movs	r2, #3
 80040ac:	2104      	movs	r1, #4
 80040ae:	4823      	ldr	r0, [pc, #140]	@ (800413c <board_config_apply_motion_gpio+0xb0>)
 80040b0:	f7ff ffcb 	bl	800404a <configure_output>
    configure_output(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 80040b4:	2203      	movs	r2, #3
 80040b6:	210c      	movs	r1, #12
 80040b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80040bc:	f7ff ffc5 	bl	800404a <configure_output>
    configure_output(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_SPEED_FREQ_LOW);
 80040c0:	2200      	movs	r2, #0
 80040c2:	2130      	movs	r1, #48	@ 0x30
 80040c4:	481e      	ldr	r0, [pc, #120]	@ (8004140 <board_config_apply_motion_gpio+0xb4>)
 80040c6:	f7ff ffc0 	bl	800404a <configure_output>
    configure_output(GPIOD, GPIO_PIN_14, GPIO_SPEED_FREQ_LOW);
 80040ca:	2200      	movs	r2, #0
 80040cc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80040d0:	481c      	ldr	r0, [pc, #112]	@ (8004144 <board_config_apply_motion_gpio+0xb8>)
 80040d2:	f7ff ffba 	bl	800404a <configure_output>

    /* Estados seguros antes de habilitar drivers: ENA alto, STEP/DIR baixos */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4 | GPIO_PIN_2 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 80040d6:	2200      	movs	r2, #0
 80040d8:	2117      	movs	r1, #23
 80040da:	4818      	ldr	r0, [pc, #96]	@ (800413c <board_config_apply_motion_gpio+0xb0>)
 80040dc:	f002 f89c 	bl	8006218 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_PIN_RESET);
 80040e0:	2200      	movs	r2, #0
 80040e2:	210c      	movs	r1, #12
 80040e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80040e8:	f002 f896 	bl	8006218 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);     /* EN_X desabilitado (alto) */
 80040ec:	2201      	movs	r2, #1
 80040ee:	2110      	movs	r1, #16
 80040f0:	4813      	ldr	r0, [pc, #76]	@ (8004140 <board_config_apply_motion_gpio+0xb4>)
 80040f2:	f002 f891 	bl	8006218 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);   /* EN_Y habilitado (baixo) */
 80040f6:	2200      	movs	r2, #0
 80040f8:	2120      	movs	r1, #32
 80040fa:	4811      	ldr	r0, [pc, #68]	@ (8004140 <board_config_apply_motion_gpio+0xb4>)
 80040fc:	f002 f88c 	bl	8006218 <HAL_GPIO_WritePin>
    // EN_Z (PD14) ativo em nível baixo por solicitação: inicia habilitado
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8004100:	2200      	movs	r2, #0
 8004102:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004106:	480f      	ldr	r0, [pc, #60]	@ (8004144 <board_config_apply_motion_gpio+0xb8>)
 8004108:	f002 f886 	bl	8006218 <HAL_GPIO_WritePin>

    /* Entradas de segurança em *pull-up* com detecção de bordas de ambos os sentidos */
    init.Mode = GPIO_MODE_IT_RISING_FALLING;
 800410c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8004110:	60bb      	str	r3, [r7, #8]
    init.Pull = GPIO_PULLUP;
 8004112:	2301      	movs	r3, #1
 8004114:	60fb      	str	r3, [r7, #12]
     */
#if 0
    init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;  /* PC0/PC1/PC2 como EXTI */
    HAL_GPIO_Init(GPIOC, &init);
#else
    init.Pin = GPIO_PIN_1;                             /* Somente PC1 como EXTI */
 8004116:	2302      	movs	r3, #2
 8004118:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 800411a:	1d3b      	adds	r3, r7, #4
 800411c:	4619      	mov	r1, r3
 800411e:	4808      	ldr	r0, [pc, #32]	@ (8004140 <board_config_apply_motion_gpio+0xb4>)
 8004120:	f001 fdce 	bl	8005cc0 <HAL_GPIO_Init>
#endif

    init.Pin = GPIO_PIN_13;                            /* EXTI do PC13 permanece */
 8004124:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004128:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 800412a:	1d3b      	adds	r3, r7, #4
 800412c:	4619      	mov	r1, r3
 800412e:	4804      	ldr	r0, [pc, #16]	@ (8004140 <board_config_apply_motion_gpio+0xb4>)
 8004130:	f001 fdc6 	bl	8005cc0 <HAL_GPIO_Init>
}
 8004134:	bf00      	nop
 8004136:	3718      	adds	r7, #24
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}
 800413c:	48000400 	.word	0x48000400
 8004140:	48000800 	.word	0x48000800
 8004144:	48000c00 	.word	0x48000c00

08004148 <board_config_force_encoder_quadrature>:

void board_config_force_encoder_quadrature(void)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	af00      	add	r7, sp, #0
    configure_encoder_timer(&htim3);
 800414c:	4803      	ldr	r0, [pc, #12]	@ (800415c <board_config_force_encoder_quadrature+0x14>)
 800414e:	f7ff ff3b 	bl	8003fc8 <configure_encoder_timer>
    configure_encoder_timer(&htim5);
 8004152:	4803      	ldr	r0, [pc, #12]	@ (8004160 <board_config_force_encoder_quadrature+0x18>)
 8004154:	f7ff ff38 	bl	8003fc8 <configure_encoder_timer>
}
 8004158:	bf00      	nop
 800415a:	bd80      	pop	{r7, pc}
 800415c:	20000ec4 	.word	0x20000ec4
 8004160:	20000f10 	.word	0x20000f10

08004164 <board_config_apply_interrupt_priorities>:

void board_config_apply_interrupt_priorities(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
    /* EXTI de segurança: interrupções mais altas para abortar movimento */
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8004168:	2200      	movs	r2, #0
 800416a:	2100      	movs	r1, #0
 800416c:	2006      	movs	r0, #6
 800416e:	f001 fa11 	bl	8005594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004172:	2006      	movs	r0, #6
 8004174:	f001 fa3a 	bl	80055ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8004178:	2200      	movs	r2, #0
 800417a:	2100      	movs	r1, #0
 800417c:	2007      	movs	r0, #7
 800417e:	f001 fa09 	bl	8005594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8004182:	2007      	movs	r0, #7
 8004184:	f001 fa32 	bl	80055ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8004188:	2200      	movs	r2, #0
 800418a:	2100      	movs	r1, #0
 800418c:	2008      	movs	r0, #8
 800418e:	f001 fa01 	bl	8005594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8004192:	2008      	movs	r0, #8
 8004194:	f001 fa2a 	bl	80055ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004198:	2200      	movs	r2, #0
 800419a:	2100      	movs	r1, #0
 800419c:	2028      	movs	r0, #40	@ 0x28
 800419e:	f001 f9f9 	bl	8005594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80041a2:	2028      	movs	r0, #40	@ 0x28
 80041a4:	f001 fa22 	bl	80055ec <HAL_NVIC_EnableIRQ>

    /* Temporização do núcleo de movimento (TIM6/TIM7) e transporte SPI */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80041a8:	2200      	movs	r2, #0
 80041aa:	2101      	movs	r1, #1
 80041ac:	2036      	movs	r0, #54	@ 0x36
 80041ae:	f001 f9f1 	bl	8005594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80041b2:	2036      	movs	r0, #54	@ 0x36
 80041b4:	f001 fa1a 	bl	80055ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 2, 0);
 80041b8:	2200      	movs	r2, #0
 80041ba:	2102      	movs	r1, #2
 80041bc:	200e      	movs	r0, #14
 80041be:	f001 f9e9 	bl	8005594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80041c2:	200e      	movs	r0, #14
 80041c4:	f001 fa12 	bl	80055ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 80041c8:	2200      	movs	r2, #0
 80041ca:	2102      	movs	r1, #2
 80041cc:	200f      	movs	r0, #15
 80041ce:	f001 f9e1 	bl	8005594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80041d2:	200f      	movs	r0, #15
 80041d4:	f001 fa0a 	bl	80055ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 80041d8:	2200      	movs	r2, #0
 80041da:	2103      	movs	r1, #3
 80041dc:	2037      	movs	r0, #55	@ 0x37
 80041de:	f001 f9d9 	bl	8005594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80041e2:	2037      	movs	r0, #55	@ 0x37
 80041e4:	f001 fa02 	bl	80055ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 80041e8:	2200      	movs	r2, #0
 80041ea:	2104      	movs	r1, #4
 80041ec:	2025      	movs	r0, #37	@ 0x25
 80041ee:	f001 f9d1 	bl	8005594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80041f2:	2025      	movs	r0, #37	@ 0x25
 80041f4:	f001 f9fa 	bl	80055ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80041f8:	2200      	movs	r2, #0
 80041fa:	2105      	movs	r1, #5
 80041fc:	2024      	movs	r0, #36	@ 0x24
 80041fe:	f001 f9c9 	bl	8005594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004202:	2024      	movs	r0, #36	@ 0x24
 8004204:	f001 f9f2 	bl	80055ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 6, 0);
 8004208:	2200      	movs	r2, #0
 800420a:	2106      	movs	r1, #6
 800420c:	2018      	movs	r0, #24
 800420e:	f001 f9c1 	bl	8005594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8004212:	2018      	movs	r0, #24
 8004214:	f001 f9ea 	bl	80055ec <HAL_NVIC_EnableIRQ>
}
 8004218:	bf00      	nop
 800421a:	bd80      	pop	{r7, pc}

0800421c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004222:	4b10      	ldr	r3, [pc, #64]	@ (8004264 <MX_DMA_Init+0x48>)
 8004224:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004226:	4a0f      	ldr	r2, [pc, #60]	@ (8004264 <MX_DMA_Init+0x48>)
 8004228:	f043 0301 	orr.w	r3, r3, #1
 800422c:	6493      	str	r3, [r2, #72]	@ 0x48
 800422e:	4b0d      	ldr	r3, [pc, #52]	@ (8004264 <MX_DMA_Init+0x48>)
 8004230:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004232:	f003 0301 	and.w	r3, r3, #1
 8004236:	607b      	str	r3, [r7, #4]
 8004238:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800423a:	2200      	movs	r2, #0
 800423c:	2100      	movs	r1, #0
 800423e:	200e      	movs	r0, #14
 8004240:	f001 f9a8 	bl	8005594 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8004244:	200e      	movs	r0, #14
 8004246:	f001 f9d1 	bl	80055ec <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800424a:	2200      	movs	r2, #0
 800424c:	2100      	movs	r1, #0
 800424e:	200f      	movs	r0, #15
 8004250:	f001 f9a0 	bl	8005594 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8004254:	200f      	movs	r0, #15
 8004256:	f001 f9c9 	bl	80055ec <HAL_NVIC_EnableIRQ>

}
 800425a:	bf00      	nop
 800425c:	3708      	adds	r7, #8
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	40021000 	.word	0x40021000

08004268 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b08c      	sub	sp, #48	@ 0x30
 800426c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800426e:	f107 031c 	add.w	r3, r7, #28
 8004272:	2200      	movs	r2, #0
 8004274:	601a      	str	r2, [r3, #0]
 8004276:	605a      	str	r2, [r3, #4]
 8004278:	609a      	str	r2, [r3, #8]
 800427a:	60da      	str	r2, [r3, #12]
 800427c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800427e:	4b4d      	ldr	r3, [pc, #308]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 8004280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004282:	4a4c      	ldr	r2, [pc, #304]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 8004284:	f043 0310 	orr.w	r3, r3, #16
 8004288:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800428a:	4b4a      	ldr	r3, [pc, #296]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 800428c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800428e:	f003 0310 	and.w	r3, r3, #16
 8004292:	61bb      	str	r3, [r7, #24]
 8004294:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004296:	4b47      	ldr	r3, [pc, #284]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 8004298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800429a:	4a46      	ldr	r2, [pc, #280]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 800429c:	f043 0304 	orr.w	r3, r3, #4
 80042a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042a2:	4b44      	ldr	r3, [pc, #272]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 80042a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042a6:	f003 0304 	and.w	r3, r3, #4
 80042aa:	617b      	str	r3, [r7, #20]
 80042ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80042ae:	4b41      	ldr	r3, [pc, #260]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 80042b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042b2:	4a40      	ldr	r2, [pc, #256]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 80042b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042ba:	4b3e      	ldr	r3, [pc, #248]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 80042bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042c2:	613b      	str	r3, [r7, #16]
 80042c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80042c6:	4b3b      	ldr	r3, [pc, #236]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 80042c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042ca:	4a3a      	ldr	r2, [pc, #232]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 80042cc:	f043 0301 	orr.w	r3, r3, #1
 80042d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042d2:	4b38      	ldr	r3, [pc, #224]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 80042d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	60fb      	str	r3, [r7, #12]
 80042dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80042de:	4b35      	ldr	r3, [pc, #212]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 80042e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042e2:	4a34      	ldr	r2, [pc, #208]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 80042e4:	f043 0302 	orr.w	r3, r3, #2
 80042e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042ea:	4b32      	ldr	r3, [pc, #200]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 80042ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042ee:	f003 0302 	and.w	r3, r3, #2
 80042f2:	60bb      	str	r3, [r7, #8]
 80042f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80042f6:	4b2f      	ldr	r3, [pc, #188]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 80042f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042fa:	4a2e      	ldr	r2, [pc, #184]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 80042fc:	f043 0308 	orr.w	r3, r3, #8
 8004300:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004302:	4b2c      	ldr	r3, [pc, #176]	@ (80043b4 <MX_GPIO_Init+0x14c>)
 8004304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004306:	f003 0308 	and.w	r3, r3, #8
 800430a:	607b      	str	r3, [r7, #4]
 800430c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800430e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004312:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004314:	2303      	movs	r3, #3
 8004316:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004318:	2300      	movs	r3, #0
 800431a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800431c:	f107 031c 	add.w	r3, r7, #28
 8004320:	4619      	mov	r1, r3
 8004322:	4825      	ldr	r0, [pc, #148]	@ (80043b8 <MX_GPIO_Init+0x150>)
 8004324:	f001 fccc 	bl	8005cc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC1
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8004328:	f64f 73fa 	movw	r3, #65530	@ 0xfffa
 800432c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800432e:	2303      	movs	r3, #3
 8004330:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004332:	2300      	movs	r3, #0
 8004334:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004336:	f107 031c 	add.w	r3, r7, #28
 800433a:	4619      	mov	r1, r3
 800433c:	481f      	ldr	r0, [pc, #124]	@ (80043bc <MX_GPIO_Init+0x154>)
 800433e:	f001 fcbf 	bl	8005cc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004342:	2303      	movs	r3, #3
 8004344:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004346:	2303      	movs	r3, #3
 8004348:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800434a:	2300      	movs	r3, #0
 800434c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800434e:	f107 031c 	add.w	r3, r7, #28
 8004352:	4619      	mov	r1, r3
 8004354:	481a      	ldr	r0, [pc, #104]	@ (80043c0 <MX_GPIO_Init+0x158>)
 8004356:	f001 fcb3 	bl	8005cc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA8
                           PA9 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 800435a:	f649 7338 	movw	r3, #40760	@ 0x9f38
 800435e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004360:	2303      	movs	r3, #3
 8004362:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004364:	2300      	movs	r3, #0
 8004366:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004368:	f107 031c 	add.w	r3, r7, #28
 800436c:	4619      	mov	r1, r3
 800436e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004372:	f001 fca5 	bl	8005cc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB14 PB15
                           PB3 PB4 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8004376:	f64d 733f 	movw	r3, #57151	@ 0xdf3f
 800437a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800437c:	2303      	movs	r3, #3
 800437e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004380:	2300      	movs	r3, #0
 8004382:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004384:	f107 031c 	add.w	r3, r7, #28
 8004388:	4619      	mov	r1, r3
 800438a:	480e      	ldr	r0, [pc, #56]	@ (80043c4 <MX_GPIO_Init+0x15c>)
 800438c:	f001 fc98 	bl	8005cc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD2 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004390:	f64f 73e4 	movw	r3, #65508	@ 0xffe4
 8004394:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004396:	2303      	movs	r3, #3
 8004398:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800439a:	2300      	movs	r3, #0
 800439c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800439e:	f107 031c 	add.w	r3, r7, #28
 80043a2:	4619      	mov	r1, r3
 80043a4:	4808      	ldr	r0, [pc, #32]	@ (80043c8 <MX_GPIO_Init+0x160>)
 80043a6:	f001 fc8b 	bl	8005cc0 <HAL_GPIO_Init>

}
 80043aa:	bf00      	nop
 80043ac:	3730      	adds	r7, #48	@ 0x30
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	40021000 	.word	0x40021000
 80043b8:	48001000 	.word	0x48001000
 80043bc:	48000800 	.word	0x48000800
 80043c0:	48001c00 	.word	0x48001c00
 80043c4:	48000400 	.word	0x48000400
 80043c8:	48000c00 	.word	0x48000c00

080043cc <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80043d0:	4b16      	ldr	r3, [pc, #88]	@ (800442c <MX_LPTIM1_Init+0x60>)
 80043d2:	4a17      	ldr	r2, [pc, #92]	@ (8004430 <MX_LPTIM1_Init+0x64>)
 80043d4:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80043d6:	4b15      	ldr	r3, [pc, #84]	@ (800442c <MX_LPTIM1_Init+0x60>)
 80043d8:	2200      	movs	r2, #0
 80043da:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80043dc:	4b13      	ldr	r3, [pc, #76]	@ (800442c <MX_LPTIM1_Init+0x60>)
 80043de:	2200      	movs	r2, #0
 80043e0:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 80043e2:	4b12      	ldr	r3, [pc, #72]	@ (800442c <MX_LPTIM1_Init+0x60>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 80043e8:	4b10      	ldr	r3, [pc, #64]	@ (800442c <MX_LPTIM1_Init+0x60>)
 80043ea:	2200      	movs	r2, #0
 80043ec:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80043ee:	4b0f      	ldr	r3, [pc, #60]	@ (800442c <MX_LPTIM1_Init+0x60>)
 80043f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80043f4:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80043f6:	4b0d      	ldr	r3, [pc, #52]	@ (800442c <MX_LPTIM1_Init+0x60>)
 80043f8:	2200      	movs	r2, #0
 80043fa:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80043fc:	4b0b      	ldr	r3, [pc, #44]	@ (800442c <MX_LPTIM1_Init+0x60>)
 80043fe:	2200      	movs	r2, #0
 8004400:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8004402:	4b0a      	ldr	r3, [pc, #40]	@ (800442c <MX_LPTIM1_Init+0x60>)
 8004404:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8004408:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800440a:	4b08      	ldr	r3, [pc, #32]	@ (800442c <MX_LPTIM1_Init+0x60>)
 800440c:	2200      	movs	r2, #0
 800440e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8004410:	4b06      	ldr	r3, [pc, #24]	@ (800442c <MX_LPTIM1_Init+0x60>)
 8004412:	2200      	movs	r2, #0
 8004414:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8004416:	4805      	ldr	r0, [pc, #20]	@ (800442c <MX_LPTIM1_Init+0x60>)
 8004418:	f001 ff64 	bl	80062e4 <HAL_LPTIM_Init>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 8004422:	f000 f979 	bl	8004718 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8004426:	bf00      	nop
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	20000d8c 	.word	0x20000d8c
 8004430:	40007c00 	.word	0x40007c00

08004434 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b0ac      	sub	sp, #176	@ 0xb0
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800443c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]
 8004444:	605a      	str	r2, [r3, #4]
 8004446:	609a      	str	r2, [r3, #8]
 8004448:	60da      	str	r2, [r3, #12]
 800444a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800444c:	f107 0314 	add.w	r3, r7, #20
 8004450:	2288      	movs	r2, #136	@ 0x88
 8004452:	2100      	movs	r1, #0
 8004454:	4618      	mov	r0, r3
 8004456:	f009 fd63 	bl	800df20 <memset>
  if(lptimHandle->Instance==LPTIM1)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a25      	ldr	r2, [pc, #148]	@ (80044f4 <HAL_LPTIM_MspInit+0xc0>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d143      	bne.n	80044ec <HAL_LPTIM_MspInit+0xb8>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8004464:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004468:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 800446a:	2300      	movs	r3, #0
 800446c:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800446e:	f107 0314 	add.w	r3, r7, #20
 8004472:	4618      	mov	r0, r3
 8004474:	f003 fc52 	bl	8007d1c <HAL_RCCEx_PeriphCLKConfig>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 800447e:	f000 f94b 	bl	8004718 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8004482:	4b1d      	ldr	r3, [pc, #116]	@ (80044f8 <HAL_LPTIM_MspInit+0xc4>)
 8004484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004486:	4a1c      	ldr	r2, [pc, #112]	@ (80044f8 <HAL_LPTIM_MspInit+0xc4>)
 8004488:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800448c:	6593      	str	r3, [r2, #88]	@ 0x58
 800448e:	4b1a      	ldr	r3, [pc, #104]	@ (80044f8 <HAL_LPTIM_MspInit+0xc4>)
 8004490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004492:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004496:	613b      	str	r3, [r7, #16]
 8004498:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800449a:	4b17      	ldr	r3, [pc, #92]	@ (80044f8 <HAL_LPTIM_MspInit+0xc4>)
 800449c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800449e:	4a16      	ldr	r2, [pc, #88]	@ (80044f8 <HAL_LPTIM_MspInit+0xc4>)
 80044a0:	f043 0304 	orr.w	r3, r3, #4
 80044a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044a6:	4b14      	ldr	r3, [pc, #80]	@ (80044f8 <HAL_LPTIM_MspInit+0xc4>)
 80044a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044aa:	f003 0304 	and.w	r3, r3, #4
 80044ae:	60fb      	str	r3, [r7, #12]
 80044b0:	68fb      	ldr	r3, [r7, #12]
    /**LPTIM1 GPIO Configuration
    PC0     ------> LPTIM1_IN1
    PC2     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 80044b2:	2305      	movs	r3, #5
 80044b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044b8:	2302      	movs	r3, #2
 80044ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044be:	2300      	movs	r3, #0
 80044c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044c4:	2300      	movs	r3, #0
 80044c6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 80044ca:	2301      	movs	r3, #1
 80044cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044d0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80044d4:	4619      	mov	r1, r3
 80044d6:	4809      	ldr	r0, [pc, #36]	@ (80044fc <HAL_LPTIM_MspInit+0xc8>)
 80044d8:	f001 fbf2 	bl	8005cc0 <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 80044dc:	2200      	movs	r2, #0
 80044de:	2100      	movs	r1, #0
 80044e0:	2041      	movs	r0, #65	@ 0x41
 80044e2:	f001 f857 	bl	8005594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 80044e6:	2041      	movs	r0, #65	@ 0x41
 80044e8:	f001 f880 	bl	80055ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 80044ec:	bf00      	nop
 80044ee:	37b0      	adds	r7, #176	@ 0xb0
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	40007c00 	.word	0x40007c00
 80044f8:	40021000 	.word	0x40021000
 80044fc:	48000800 	.word	0x48000800

08004500 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004504:	f000 fee1 	bl	80052ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004508:	f000 f82c 	bl	8004564 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800450c:	f7ff feac 	bl	8004268 <MX_GPIO_Init>
  MX_DMA_Init();
 8004510:	f7ff fe84 	bl	800421c <MX_DMA_Init>
  MX_SPI2_Init();
 8004514:	f000 f924 	bl	8004760 <MX_SPI2_Init>
  MX_TIM6_Init();
 8004518:	f000 fbf2 	bl	8004d00 <MX_TIM6_Init>
  MX_TIM5_Init();
 800451c:	f000 fb9a 	bl	8004c54 <MX_TIM5_Init>
  MX_TIM7_Init();
 8004520:	f000 fc24 	bl	8004d6c <MX_TIM7_Init>
  MX_TIM3_Init();
 8004524:	f000 fb40 	bl	8004ba8 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8004528:	f000 fe18 	bl	800515c <MX_USART1_UART_Init>
  MX_TIM15_Init();
 800452c:	f000 fc54 	bl	8004dd8 <MX_TIM15_Init>
  MX_LPTIM1_Init();
 8004530:	f7ff ff4c 	bl	80043cc <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */
    board_config_apply_motion_gpio();
 8004534:	f7ff fdaa 	bl	800408c <board_config_apply_motion_gpio>
    board_config_force_encoder_quadrature();
 8004538:	f7ff fe06 	bl	8004148 <board_config_force_encoder_quadrature>
    board_config_apply_interrupt_priorities();
 800453c:	f7ff fe12 	bl	8004164 <board_config_apply_interrupt_priorities>
    //board_config_apply_spi_dma_profile();
    app_init();
 8004540:	f7ff fc8c 	bl	8003e5c <app_init>
    // Inicia timers do laço de passos (TIM6) e controle/status (TIM7)
    HAL_TIM_Base_Start_IT(&htim6);
 8004544:	4805      	ldr	r0, [pc, #20]	@ (800455c <main+0x5c>)
 8004546:	f005 fbe3 	bl	8009d10 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim7);
 800454a:	4805      	ldr	r0, [pc, #20]	@ (8004560 <main+0x60>)
 800454c:	f005 fbe0 	bl	8009d10 <HAL_TIM_Base_Start_IT>
    motion_demo_set_continuous(1);
 8004550:	2001      	movs	r0, #1
 8004552:	f7ff f8d1 	bl	80036f8 <motion_demo_set_continuous>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //printf("oioioioioioi2\r\n");
    //HAL_Delay(1000);
    app_poll();
 8004556:	f7ff fcb7 	bl	8003ec8 <app_poll>
 800455a:	e7fc      	b.n	8004556 <main+0x56>
 800455c:	20000f5c 	.word	0x20000f5c
 8004560:	20000fa8 	.word	0x20000fa8

08004564 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b096      	sub	sp, #88	@ 0x58
 8004568:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800456a:	f107 0314 	add.w	r3, r7, #20
 800456e:	2244      	movs	r2, #68	@ 0x44
 8004570:	2100      	movs	r1, #0
 8004572:	4618      	mov	r0, r3
 8004574:	f009 fcd4 	bl	800df20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004578:	463b      	mov	r3, r7
 800457a:	2200      	movs	r2, #0
 800457c:	601a      	str	r2, [r3, #0]
 800457e:	605a      	str	r2, [r3, #4]
 8004580:	609a      	str	r2, [r3, #8]
 8004582:	60da      	str	r2, [r3, #12]
 8004584:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004586:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800458a:	f002 fb9f 	bl	8006ccc <HAL_PWREx_ControlVoltageScaling>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d001      	beq.n	8004598 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8004594:	f000 f8c0 	bl	8004718 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8004598:	2310      	movs	r3, #16
 800459a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800459c:	2301      	movs	r3, #1
 800459e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80045a0:	2300      	movs	r3, #0
 80045a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80045a4:	2360      	movs	r3, #96	@ 0x60
 80045a6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80045a8:	2302      	movs	r3, #2
 80045aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80045ac:	2301      	movs	r3, #1
 80045ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80045b0:	2301      	movs	r3, #1
 80045b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80045b4:	2328      	movs	r3, #40	@ 0x28
 80045b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80045b8:	2307      	movs	r3, #7
 80045ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80045bc:	2302      	movs	r3, #2
 80045be:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80045c0:	2302      	movs	r3, #2
 80045c2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045c4:	f107 0314 	add.w	r3, r7, #20
 80045c8:	4618      	mov	r0, r3
 80045ca:	f002 fbe1 	bl	8006d90 <HAL_RCC_OscConfig>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d001      	beq.n	80045d8 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80045d4:	f000 f8a0 	bl	8004718 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045d8:	230f      	movs	r3, #15
 80045da:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80045dc:	2303      	movs	r3, #3
 80045de:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80045e0:	2300      	movs	r3, #0
 80045e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80045e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80045e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80045ea:	2300      	movs	r3, #0
 80045ec:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80045ee:	463b      	mov	r3, r7
 80045f0:	2104      	movs	r1, #4
 80045f2:	4618      	mov	r0, r3
 80045f4:	f003 f8ce 	bl	8007794 <HAL_RCC_ClockConfig>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d001      	beq.n	8004602 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80045fe:	f000 f88b 	bl	8004718 <Error_Handler>
  }
}
 8004602:	bf00      	nop
 8004604:	3758      	adds	r7, #88	@ 0x58
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}

0800460a <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800460a:	b580      	push	{r7, lr}
 800460c:	b082      	sub	sp, #8
 800460e:	af00      	add	r7, sp, #0
 8004610:	6078      	str	r0, [r7, #4]
    app_spi_isr_txrx_done(hspi);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f7ff fc96 	bl	8003f44 <app_spi_isr_txrx_done>
}
 8004618:	bf00      	nop
 800461a:	3708      	adds	r7, #8
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
    if (hspi == NULL) return;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d013      	beq.n	8004656 <HAL_SPI_ErrorCallback+0x36>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a0c      	ldr	r2, [pc, #48]	@ (8004664 <HAL_SPI_ErrorCallback+0x44>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d110      	bne.n	800465a <HAL_SPI_ErrorCallback+0x3a>

    g_spi_last_error = hspi->ErrorCode;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800463c:	4a0a      	ldr	r2, [pc, #40]	@ (8004668 <HAL_SPI_ErrorCallback+0x48>)
 800463e:	6013      	str	r3, [r2, #0]
    g_spi_error_count++;
 8004640:	4b0a      	ldr	r3, [pc, #40]	@ (800466c <HAL_SPI_ErrorCallback+0x4c>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	3301      	adds	r3, #1
 8004646:	4a09      	ldr	r2, [pc, #36]	@ (800466c <HAL_SPI_ErrorCallback+0x4c>)
 8004648:	6013      	str	r3, [r2, #0]

    /* Indicação visual simples para diagnóstico */
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800464a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800464e:	4808      	ldr	r0, [pc, #32]	@ (8004670 <HAL_SPI_ErrorCallback+0x50>)
 8004650:	f001 fe0e 	bl	8006270 <HAL_GPIO_TogglePin>
 8004654:	e002      	b.n	800465c <HAL_SPI_ErrorCallback+0x3c>
    if (hspi == NULL) return;
 8004656:	bf00      	nop
 8004658:	e000      	b.n	800465c <HAL_SPI_ErrorCallback+0x3c>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 800465a:	bf00      	nop
}
 800465c:	3708      	adds	r7, #8
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	40003800 	.word	0x40003800
 8004668:	20000dc8 	.word	0x20000dc8
 800466c:	20000dc4 	.word	0x20000dc4
 8004670:	48000400 	.word	0x48000400

08004674 <HAL_GPIO_EXTI_Callback>:
/* Botões de segurança (EXTI):
 * - B1 (PC13): E-STOP imediato (pressionado = nível baixo)
 * - B2 (PC0): Release/recover + funções extras do demo (pressionado = baixo)
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	4603      	mov	r3, r0
 800467c:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin) {
 800467e:	88fb      	ldrh	r3, [r7, #6]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d019      	beq.n	80046b8 <HAL_GPIO_EXTI_Callback+0x44>
 8004684:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004688:	d135      	bne.n	80046f6 <HAL_GPIO_EXTI_Callback+0x82>
    case GPIO_PIN_13: /* B1 - E-STOP */
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 800468a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800468e:	481e      	ldr	r0, [pc, #120]	@ (8004708 <HAL_GPIO_EXTI_Callback+0x94>)
 8004690:	f001 fda2 	bl	80061d8 <HAL_GPIO_ReadPin>
 8004694:	4603      	mov	r3, r0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d12f      	bne.n	80046fa <HAL_GPIO_EXTI_Callback+0x86>
            /* Pressionado: aciona E-STOP e para tudo agora */
            safety_estop_assert();
 800469a:	f7ff f9e9 	bl	8003a70 <safety_estop_assert>
            motion_emergency_stop();
 800469e:	f7ff f8f1 	bl	8003884 <motion_emergency_stop>
            /* Opcionalmente interrompe os timers para cessar qualquer atividade em ISR */
            HAL_TIM_Base_Stop_IT(&htim6);
 80046a2:	481a      	ldr	r0, [pc, #104]	@ (800470c <HAL_GPIO_EXTI_Callback+0x98>)
 80046a4:	f005 fbe8 	bl	8009e78 <HAL_TIM_Base_Stop_IT>
            HAL_TIM_Base_Stop_IT(&htim7);
 80046a8:	4819      	ldr	r0, [pc, #100]	@ (8004710 <HAL_GPIO_EXTI_Callback+0x9c>)
 80046aa:	f005 fbe5 	bl	8009e78 <HAL_TIM_Base_Stop_IT>
            /* Se houver PWM em TIM15 (LED/auxiliar), pare também */
            HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 80046ae:	2100      	movs	r1, #0
 80046b0:	4818      	ldr	r0, [pc, #96]	@ (8004714 <HAL_GPIO_EXTI_Callback+0xa0>)
 80046b2:	f005 ff25 	bl	800a500 <HAL_TIM_PWM_Stop>
        }
        break;
 80046b6:	e020      	b.n	80046fa <HAL_GPIO_EXTI_Callback+0x86>
    case GPIO_PIN_0:  /* B2 - Release/Resume + demo speed step */
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 80046b8:	2101      	movs	r1, #1
 80046ba:	4813      	ldr	r0, [pc, #76]	@ (8004708 <HAL_GPIO_EXTI_Callback+0x94>)
 80046bc:	f001 fd8c 	bl	80061d8 <HAL_GPIO_ReadPin>
 80046c0:	4603      	mov	r3, r0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d11b      	bne.n	80046fe <HAL_GPIO_EXTI_Callback+0x8a>
            /* Libera segurança */
            safety_estop_release();
 80046c6:	f7ff f9f3 	bl	8003ab0 <safety_estop_release>
            /* Garante que os timers base voltem a rodar */
            HAL_TIM_Base_Start_IT(&htim6);
 80046ca:	4810      	ldr	r0, [pc, #64]	@ (800470c <HAL_GPIO_EXTI_Callback+0x98>)
 80046cc:	f005 fb20 	bl	8009d10 <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim7);
 80046d0:	480f      	ldr	r0, [pc, #60]	@ (8004710 <HAL_GPIO_EXTI_Callback+0x9c>)
 80046d2:	f005 fb1d 	bl	8009d10 <HAL_TIM_Base_Start_IT>
            /* Reativa movimentos conforme contexto */
            if (motion_demo_is_active()) {
 80046d6:	f7ff f903 	bl	80038e0 <motion_demo_is_active>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d002      	beq.n	80046e6 <HAL_GPIO_EXTI_Callback+0x72>
                /* Cicla velocidade no modo demo contínuo */
                motion_demo_cycle_speed();
 80046e0:	f7ff f910 	bl	8003904 <motion_demo_cycle_speed>
                motion_demo_set_continuous(1);
                /* Se usa PWM em TIM15 para indicação, retome */
                HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
            }
        }
        break;
 80046e4:	e00b      	b.n	80046fe <HAL_GPIO_EXTI_Callback+0x8a>
                motion_demo_set_continuous(1);
 80046e6:	2001      	movs	r0, #1
 80046e8:	f7ff f806 	bl	80036f8 <motion_demo_set_continuous>
                HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 80046ec:	2100      	movs	r1, #0
 80046ee:	4809      	ldr	r0, [pc, #36]	@ (8004714 <HAL_GPIO_EXTI_Callback+0xa0>)
 80046f0:	f005 fd56 	bl	800a1a0 <HAL_TIM_PWM_Start>
        break;
 80046f4:	e003      	b.n	80046fe <HAL_GPIO_EXTI_Callback+0x8a>
    case GPIO_PIN_1:
    case GPIO_PIN_2:
    default:
        /* Reservado para sensores PROX/limites; sem ação específica aqui */
        break;
 80046f6:	bf00      	nop
 80046f8:	e002      	b.n	8004700 <HAL_GPIO_EXTI_Callback+0x8c>
        break;
 80046fa:	bf00      	nop
 80046fc:	e000      	b.n	8004700 <HAL_GPIO_EXTI_Callback+0x8c>
        break;
 80046fe:	bf00      	nop
    }
}
 8004700:	bf00      	nop
 8004702:	3708      	adds	r7, #8
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	48000800 	.word	0x48000800
 800470c:	20000f5c 	.word	0x20000f5c
 8004710:	20000fa8 	.word	0x20000fa8
 8004714:	20000ff4 	.word	0x20000ff4

08004718 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
#if LOG_ENABLE
	log_event_ids(LOG_SVC_APP, LOG_STATE_ERROR, -1);
 800471c:	f04f 32ff 	mov.w	r2, #4294967295
 8004720:	2164      	movs	r1, #100	@ 0x64
 8004722:	2000      	movs	r0, #0
 8004724:	f7fd fb8e 	bl	8001e44 <log_event_ids>
	log_event_names("app", "error", "Error_Handler");
 8004728:	4a04      	ldr	r2, [pc, #16]	@ (800473c <Error_Handler+0x24>)
 800472a:	4905      	ldr	r1, [pc, #20]	@ (8004740 <Error_Handler+0x28>)
 800472c:	4805      	ldr	r0, [pc, #20]	@ (8004744 <Error_Handler+0x2c>)
 800472e:	f7fd fb9d 	bl	8001e6c <log_event_names>
  __ASM volatile ("cpsid i" : : : "memory");
 8004732:	b672      	cpsid	i
}
 8004734:	bf00      	nop
#endif
	__disable_irq();
	while (1) {
 8004736:	bf00      	nop
 8004738:	e7fd      	b.n	8004736 <Error_Handler+0x1e>
 800473a:	bf00      	nop
 800473c:	0800f0ec 	.word	0x0800f0ec
 8004740:	0800f0fc 	.word	0x0800f0fc
 8004744:	0800f104 	.word	0x0800f104

08004748 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8004752:	bf00      	nop
 8004754:	370c      	adds	r7, #12
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
	...

08004760 <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8004764:	4b18      	ldr	r3, [pc, #96]	@ (80047c8 <MX_SPI2_Init+0x68>)
 8004766:	4a19      	ldr	r2, [pc, #100]	@ (80047cc <MX_SPI2_Init+0x6c>)
 8004768:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 800476a:	4b17      	ldr	r3, [pc, #92]	@ (80047c8 <MX_SPI2_Init+0x68>)
 800476c:	2200      	movs	r2, #0
 800476e:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004770:	4b15      	ldr	r3, [pc, #84]	@ (80047c8 <MX_SPI2_Init+0x68>)
 8004772:	2200      	movs	r2, #0
 8004774:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004776:	4b14      	ldr	r3, [pc, #80]	@ (80047c8 <MX_SPI2_Init+0x68>)
 8004778:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800477c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800477e:	4b12      	ldr	r3, [pc, #72]	@ (80047c8 <MX_SPI2_Init+0x68>)
 8004780:	2202      	movs	r2, #2
 8004782:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004784:	4b10      	ldr	r3, [pc, #64]	@ (80047c8 <MX_SPI2_Init+0x68>)
 8004786:	2201      	movs	r2, #1
 8004788:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 800478a:	4b0f      	ldr	r3, [pc, #60]	@ (80047c8 <MX_SPI2_Init+0x68>)
 800478c:	2200      	movs	r2, #0
 800478e:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004790:	4b0d      	ldr	r3, [pc, #52]	@ (80047c8 <MX_SPI2_Init+0x68>)
 8004792:	2200      	movs	r2, #0
 8004794:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004796:	4b0c      	ldr	r3, [pc, #48]	@ (80047c8 <MX_SPI2_Init+0x68>)
 8004798:	2200      	movs	r2, #0
 800479a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800479c:	4b0a      	ldr	r3, [pc, #40]	@ (80047c8 <MX_SPI2_Init+0x68>)
 800479e:	2200      	movs	r2, #0
 80047a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80047a2:	4b09      	ldr	r3, [pc, #36]	@ (80047c8 <MX_SPI2_Init+0x68>)
 80047a4:	2207      	movs	r2, #7
 80047a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80047a8:	4b07      	ldr	r3, [pc, #28]	@ (80047c8 <MX_SPI2_Init+0x68>)
 80047aa:	2200      	movs	r2, #0
 80047ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80047ae:	4b06      	ldr	r3, [pc, #24]	@ (80047c8 <MX_SPI2_Init+0x68>)
 80047b0:	2200      	movs	r2, #0
 80047b2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80047b4:	4804      	ldr	r0, [pc, #16]	@ (80047c8 <MX_SPI2_Init+0x68>)
 80047b6:	f004 fa39 	bl	8008c2c <HAL_SPI_Init>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d001      	beq.n	80047c4 <MX_SPI2_Init+0x64>
  {
    Error_Handler();
 80047c0:	f7ff ffaa 	bl	8004718 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80047c4:	bf00      	nop
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	20000dcc 	.word	0x20000dcc
 80047cc:	40003800 	.word	0x40003800

080047d0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b08a      	sub	sp, #40	@ 0x28
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047d8:	f107 0314 	add.w	r3, r7, #20
 80047dc:	2200      	movs	r2, #0
 80047de:	601a      	str	r2, [r3, #0]
 80047e0:	605a      	str	r2, [r3, #4]
 80047e2:	609a      	str	r2, [r3, #8]
 80047e4:	60da      	str	r2, [r3, #12]
 80047e6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a44      	ldr	r2, [pc, #272]	@ (8004900 <HAL_SPI_MspInit+0x130>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	f040 8082 	bne.w	80048f8 <HAL_SPI_MspInit+0x128>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80047f4:	4b43      	ldr	r3, [pc, #268]	@ (8004904 <HAL_SPI_MspInit+0x134>)
 80047f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047f8:	4a42      	ldr	r2, [pc, #264]	@ (8004904 <HAL_SPI_MspInit+0x134>)
 80047fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80047fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8004800:	4b40      	ldr	r3, [pc, #256]	@ (8004904 <HAL_SPI_MspInit+0x134>)
 8004802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004804:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004808:	613b      	str	r3, [r7, #16]
 800480a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800480c:	4b3d      	ldr	r3, [pc, #244]	@ (8004904 <HAL_SPI_MspInit+0x134>)
 800480e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004810:	4a3c      	ldr	r2, [pc, #240]	@ (8004904 <HAL_SPI_MspInit+0x134>)
 8004812:	f043 0308 	orr.w	r3, r3, #8
 8004816:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004818:	4b3a      	ldr	r3, [pc, #232]	@ (8004904 <HAL_SPI_MspInit+0x134>)
 800481a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800481c:	f003 0308 	and.w	r3, r3, #8
 8004820:	60fb      	str	r3, [r7, #12]
 8004822:	68fb      	ldr	r3, [r7, #12]
    PD0     ------> SPI2_NSS
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 8004824:	231b      	movs	r3, #27
 8004826:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004828:	2302      	movs	r3, #2
 800482a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800482c:	2300      	movs	r3, #0
 800482e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004830:	2303      	movs	r3, #3
 8004832:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004834:	2305      	movs	r3, #5
 8004836:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004838:	f107 0314 	add.w	r3, r7, #20
 800483c:	4619      	mov	r1, r3
 800483e:	4832      	ldr	r0, [pc, #200]	@ (8004908 <HAL_SPI_MspInit+0x138>)
 8004840:	f001 fa3e 	bl	8005cc0 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8004844:	4b31      	ldr	r3, [pc, #196]	@ (800490c <HAL_SPI_MspInit+0x13c>)
 8004846:	4a32      	ldr	r2, [pc, #200]	@ (8004910 <HAL_SPI_MspInit+0x140>)
 8004848:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 800484a:	4b30      	ldr	r3, [pc, #192]	@ (800490c <HAL_SPI_MspInit+0x13c>)
 800484c:	2201      	movs	r2, #1
 800484e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004850:	4b2e      	ldr	r3, [pc, #184]	@ (800490c <HAL_SPI_MspInit+0x13c>)
 8004852:	2200      	movs	r2, #0
 8004854:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004856:	4b2d      	ldr	r3, [pc, #180]	@ (800490c <HAL_SPI_MspInit+0x13c>)
 8004858:	2200      	movs	r2, #0
 800485a:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800485c:	4b2b      	ldr	r3, [pc, #172]	@ (800490c <HAL_SPI_MspInit+0x13c>)
 800485e:	2280      	movs	r2, #128	@ 0x80
 8004860:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004862:	4b2a      	ldr	r3, [pc, #168]	@ (800490c <HAL_SPI_MspInit+0x13c>)
 8004864:	2200      	movs	r2, #0
 8004866:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004868:	4b28      	ldr	r3, [pc, #160]	@ (800490c <HAL_SPI_MspInit+0x13c>)
 800486a:	2200      	movs	r2, #0
 800486c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 800486e:	4b27      	ldr	r3, [pc, #156]	@ (800490c <HAL_SPI_MspInit+0x13c>)
 8004870:	2220      	movs	r2, #32
 8004872:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004874:	4b25      	ldr	r3, [pc, #148]	@ (800490c <HAL_SPI_MspInit+0x13c>)
 8004876:	2200      	movs	r2, #0
 8004878:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800487a:	4824      	ldr	r0, [pc, #144]	@ (800490c <HAL_SPI_MspInit+0x13c>)
 800487c:	f000 feda 	bl	8005634 <HAL_DMA_Init>
 8004880:	4603      	mov	r3, r0
 8004882:	2b00      	cmp	r3, #0
 8004884:	d001      	beq.n	800488a <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8004886:	f7ff ff47 	bl	8004718 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a1f      	ldr	r2, [pc, #124]	@ (800490c <HAL_SPI_MspInit+0x13c>)
 800488e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004890:	4a1e      	ldr	r2, [pc, #120]	@ (800490c <HAL_SPI_MspInit+0x13c>)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8004896:	4b1f      	ldr	r3, [pc, #124]	@ (8004914 <HAL_SPI_MspInit+0x144>)
 8004898:	4a1f      	ldr	r2, [pc, #124]	@ (8004918 <HAL_SPI_MspInit+0x148>)
 800489a:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 800489c:	4b1d      	ldr	r3, [pc, #116]	@ (8004914 <HAL_SPI_MspInit+0x144>)
 800489e:	2201      	movs	r2, #1
 80048a0:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80048a2:	4b1c      	ldr	r3, [pc, #112]	@ (8004914 <HAL_SPI_MspInit+0x144>)
 80048a4:	2210      	movs	r2, #16
 80048a6:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80048a8:	4b1a      	ldr	r3, [pc, #104]	@ (8004914 <HAL_SPI_MspInit+0x144>)
 80048aa:	2200      	movs	r2, #0
 80048ac:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80048ae:	4b19      	ldr	r3, [pc, #100]	@ (8004914 <HAL_SPI_MspInit+0x144>)
 80048b0:	2280      	movs	r2, #128	@ 0x80
 80048b2:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80048b4:	4b17      	ldr	r3, [pc, #92]	@ (8004914 <HAL_SPI_MspInit+0x144>)
 80048b6:	2200      	movs	r2, #0
 80048b8:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80048ba:	4b16      	ldr	r3, [pc, #88]	@ (8004914 <HAL_SPI_MspInit+0x144>)
 80048bc:	2200      	movs	r2, #0
 80048be:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 80048c0:	4b14      	ldr	r3, [pc, #80]	@ (8004914 <HAL_SPI_MspInit+0x144>)
 80048c2:	2220      	movs	r2, #32
 80048c4:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80048c6:	4b13      	ldr	r3, [pc, #76]	@ (8004914 <HAL_SPI_MspInit+0x144>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80048cc:	4811      	ldr	r0, [pc, #68]	@ (8004914 <HAL_SPI_MspInit+0x144>)
 80048ce:	f000 feb1 	bl	8005634 <HAL_DMA_Init>
 80048d2:	4603      	mov	r3, r0
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d001      	beq.n	80048dc <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 80048d8:	f7ff ff1e 	bl	8004718 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a0d      	ldr	r2, [pc, #52]	@ (8004914 <HAL_SPI_MspInit+0x144>)
 80048e0:	655a      	str	r2, [r3, #84]	@ 0x54
 80048e2:	4a0c      	ldr	r2, [pc, #48]	@ (8004914 <HAL_SPI_MspInit+0x144>)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80048e8:	2200      	movs	r2, #0
 80048ea:	2100      	movs	r1, #0
 80048ec:	2024      	movs	r0, #36	@ 0x24
 80048ee:	f000 fe51 	bl	8005594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80048f2:	2024      	movs	r0, #36	@ 0x24
 80048f4:	f000 fe7a 	bl	80055ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80048f8:	bf00      	nop
 80048fa:	3728      	adds	r7, #40	@ 0x28
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	40003800 	.word	0x40003800
 8004904:	40021000 	.word	0x40021000
 8004908:	48000c00 	.word	0x48000c00
 800490c:	20000e30 	.word	0x20000e30
 8004910:	40020044 	.word	0x40020044
 8004914:	20000e78 	.word	0x20000e78
 8004918:	40020058 	.word	0x40020058

0800491c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004922:	4b0f      	ldr	r3, [pc, #60]	@ (8004960 <HAL_MspInit+0x44>)
 8004924:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004926:	4a0e      	ldr	r2, [pc, #56]	@ (8004960 <HAL_MspInit+0x44>)
 8004928:	f043 0301 	orr.w	r3, r3, #1
 800492c:	6613      	str	r3, [r2, #96]	@ 0x60
 800492e:	4b0c      	ldr	r3, [pc, #48]	@ (8004960 <HAL_MspInit+0x44>)
 8004930:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004932:	f003 0301 	and.w	r3, r3, #1
 8004936:	607b      	str	r3, [r7, #4]
 8004938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800493a:	4b09      	ldr	r3, [pc, #36]	@ (8004960 <HAL_MspInit+0x44>)
 800493c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800493e:	4a08      	ldr	r2, [pc, #32]	@ (8004960 <HAL_MspInit+0x44>)
 8004940:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004944:	6593      	str	r3, [r2, #88]	@ 0x58
 8004946:	4b06      	ldr	r3, [pc, #24]	@ (8004960 <HAL_MspInit+0x44>)
 8004948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800494a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800494e:	603b      	str	r3, [r7, #0]
 8004950:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004952:	bf00      	nop
 8004954:	370c      	adds	r7, #12
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	40021000 	.word	0x40021000

08004964 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004964:	b480      	push	{r7}
 8004966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8004968:	bf00      	nop
 800496a:	e7fd      	b.n	8004968 <NMI_Handler+0x4>

0800496c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800496c:	b480      	push	{r7}
 800496e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004970:	bf00      	nop
 8004972:	e7fd      	b.n	8004970 <HardFault_Handler+0x4>

08004974 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004974:	b480      	push	{r7}
 8004976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004978:	bf00      	nop
 800497a:	e7fd      	b.n	8004978 <MemManage_Handler+0x4>

0800497c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800497c:	b480      	push	{r7}
 800497e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004980:	bf00      	nop
 8004982:	e7fd      	b.n	8004980 <BusFault_Handler+0x4>

08004984 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004984:	b480      	push	{r7}
 8004986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004988:	bf00      	nop
 800498a:	e7fd      	b.n	8004988 <UsageFault_Handler+0x4>

0800498c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800498c:	b480      	push	{r7}
 800498e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004990:	bf00      	nop
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr

0800499a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800499a:	b480      	push	{r7}
 800499c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800499e:	bf00      	nop
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr

080049a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80049a8:	b480      	push	{r7}
 80049aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80049ac:	bf00      	nop
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr

080049b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80049b6:	b580      	push	{r7, lr}
 80049b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80049ba:	f000 fcdb 	bl	8005374 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80049be:	bf00      	nop
 80049c0:	bd80      	pop	{r7, pc}
	...

080049c4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80049c8:	4802      	ldr	r0, [pc, #8]	@ (80049d4 <DMA1_Channel4_IRQHandler+0x10>)
 80049ca:	f001 f89a 	bl	8005b02 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80049ce:	bf00      	nop
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	20000e30 	.word	0x20000e30

080049d8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80049dc:	4802      	ldr	r0, [pc, #8]	@ (80049e8 <DMA1_Channel5_IRQHandler+0x10>)
 80049de:	f001 f890 	bl	8005b02 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80049e2:	bf00      	nop
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	20000e78 	.word	0x20000e78

080049ec <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80049f0:	4802      	ldr	r0, [pc, #8]	@ (80049fc <SPI2_IRQHandler+0x10>)
 80049f2:	f004 fcad 	bl	8009350 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80049f6:	bf00      	nop
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	20000dcc 	.word	0x20000dcc

08004a00 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004a04:	4802      	ldr	r0, [pc, #8]	@ (8004a10 <TIM6_DAC_IRQHandler+0x10>)
 8004a06:	f006 f92f 	bl	800ac68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004a0a:	bf00      	nop
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	20000f5c 	.word	0x20000f5c

08004a14 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004a18:	4802      	ldr	r0, [pc, #8]	@ (8004a24 <TIM7_IRQHandler+0x10>)
 8004a1a:	f006 f925 	bl	800ac68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004a1e:	bf00      	nop
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop
 8004a24:	20000fa8 	.word	0x20000fa8

08004a28 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8004a2c:	4802      	ldr	r0, [pc, #8]	@ (8004a38 <LPTIM1_IRQHandler+0x10>)
 8004a2e:	f001 ff1f 	bl	8006870 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8004a32:	bf00      	nop
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	20000d8c 	.word	0x20000d8c

08004a3c <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004a40:	2001      	movs	r0, #1
 8004a42:	f001 fc37 	bl	80062b4 <HAL_GPIO_EXTI_IRQHandler>
}
 8004a46:	bf00      	nop
 8004a48:	bd80      	pop	{r7, pc}

08004a4a <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8004a4a:	b580      	push	{r7, lr}
 8004a4c:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004a4e:	2002      	movs	r0, #2
 8004a50:	f001 fc30 	bl	80062b4 <HAL_GPIO_EXTI_IRQHandler>
}
 8004a54:	bf00      	nop
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8004a5c:	2004      	movs	r0, #4
 8004a5e:	f001 fc29 	bl	80062b4 <HAL_GPIO_EXTI_IRQHandler>
}
 8004a62:	bf00      	nop
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8004a66:	b580      	push	{r7, lr}
 8004a68:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004a6a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004a6e:	f001 fc21 	bl	80062b4 <HAL_GPIO_EXTI_IRQHandler>
}
 8004a72:	bf00      	nop
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8004a76:	b580      	push	{r7, lr}
 8004a78:	b086      	sub	sp, #24
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	60f8      	str	r0, [r7, #12]
 8004a7e:	60b9      	str	r1, [r7, #8]
 8004a80:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004a82:	2300      	movs	r3, #0
 8004a84:	617b      	str	r3, [r7, #20]
 8004a86:	e00a      	b.n	8004a9e <_read+0x28>
		*ptr++ = __io_getchar();
 8004a88:	f3af 8000 	nop.w
 8004a8c:	4601      	mov	r1, r0
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	1c5a      	adds	r2, r3, #1
 8004a92:	60ba      	str	r2, [r7, #8]
 8004a94:	b2ca      	uxtb	r2, r1
 8004a96:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	617b      	str	r3, [r7, #20]
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	dbf0      	blt.n	8004a88 <_read+0x12>
	}

	return len;
 8004aa6:	687b      	ldr	r3, [r7, #4]
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3718      	adds	r7, #24
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <_close>:
		__io_putchar(*ptr++);
	}
	return len;
}

int _close(int file) {
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8004ab8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <_fstat>:

int _fstat(int file, struct stat *st) {
 8004ac8:	b480      	push	{r7}
 8004aca:	b083      	sub	sp, #12
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004ad8:	605a      	str	r2, [r3, #4]
	return 0;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <_isatty>:

int _isatty(int file) {
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8004af0:	2301      	movs	r3, #1
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	370c      	adds	r7, #12
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr

08004afe <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8004afe:	b480      	push	{r7}
 8004b00:	b085      	sub	sp, #20
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	60f8      	str	r0, [r7, #12]
 8004b06:	60b9      	str	r1, [r7, #8]
 8004b08:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3714      	adds	r7, #20
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b086      	sub	sp, #24
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8004b20:	4a14      	ldr	r2, [pc, #80]	@ (8004b74 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 8004b22:	4b15      	ldr	r3, [pc, #84]	@ (8004b78 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8004b2c:	4b13      	ldr	r3, [pc, #76]	@ (8004b7c <_sbrk+0x64>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d102      	bne.n	8004b3a <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8004b34:	4b11      	ldr	r3, [pc, #68]	@ (8004b7c <_sbrk+0x64>)
 8004b36:	4a12      	ldr	r2, [pc, #72]	@ (8004b80 <_sbrk+0x68>)
 8004b38:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8004b3a:	4b10      	ldr	r3, [pc, #64]	@ (8004b7c <_sbrk+0x64>)
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4413      	add	r3, r2
 8004b42:	693a      	ldr	r2, [r7, #16]
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d207      	bcs.n	8004b58 <_sbrk+0x40>
		errno = ENOMEM;
 8004b48:	f009 fa48 	bl	800dfdc <__errno>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	220c      	movs	r2, #12
 8004b50:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8004b52:	f04f 33ff 	mov.w	r3, #4294967295
 8004b56:	e009      	b.n	8004b6c <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8004b58:	4b08      	ldr	r3, [pc, #32]	@ (8004b7c <_sbrk+0x64>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8004b5e:	4b07      	ldr	r3, [pc, #28]	@ (8004b7c <_sbrk+0x64>)
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4413      	add	r3, r2
 8004b66:	4a05      	ldr	r2, [pc, #20]	@ (8004b7c <_sbrk+0x64>)
 8004b68:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3718      	adds	r7, #24
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	20018000 	.word	0x20018000
 8004b78:	00000400 	.word	0x00000400
 8004b7c:	20000ec0 	.word	0x20000ec0
 8004b80:	20001218 	.word	0x20001218

08004b84 <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void) {
 8004b84:	b480      	push	{r7}
 8004b86:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 8004b88:	4b06      	ldr	r3, [pc, #24]	@ (8004ba4 <SystemInit+0x20>)
 8004b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b8e:	4a05      	ldr	r2, [pc, #20]	@ (8004ba4 <SystemInit+0x20>)
 8004b90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004b94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8004b98:	bf00      	nop
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	e000ed00 	.word	0xe000ed00

08004ba8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b08c      	sub	sp, #48	@ 0x30
 8004bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004bae:	f107 030c 	add.w	r3, r7, #12
 8004bb2:	2224      	movs	r2, #36	@ 0x24
 8004bb4:	2100      	movs	r1, #0
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f009 f9b2 	bl	800df20 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004bbc:	463b      	mov	r3, r7
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	601a      	str	r2, [r3, #0]
 8004bc2:	605a      	str	r2, [r3, #4]
 8004bc4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004bc6:	4b21      	ldr	r3, [pc, #132]	@ (8004c4c <MX_TIM3_Init+0xa4>)
 8004bc8:	4a21      	ldr	r2, [pc, #132]	@ (8004c50 <MX_TIM3_Init+0xa8>)
 8004bca:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004bcc:	4b1f      	ldr	r3, [pc, #124]	@ (8004c4c <MX_TIM3_Init+0xa4>)
 8004bce:	2200      	movs	r2, #0
 8004bd0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004bd2:	4b1e      	ldr	r3, [pc, #120]	@ (8004c4c <MX_TIM3_Init+0xa4>)
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004bd8:	4b1c      	ldr	r3, [pc, #112]	@ (8004c4c <MX_TIM3_Init+0xa4>)
 8004bda:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004bde:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004be0:	4b1a      	ldr	r3, [pc, #104]	@ (8004c4c <MX_TIM3_Init+0xa4>)
 8004be2:	2200      	movs	r2, #0
 8004be4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004be6:	4b19      	ldr	r3, [pc, #100]	@ (8004c4c <MX_TIM3_Init+0xa4>)
 8004be8:	2200      	movs	r2, #0
 8004bea:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004bec:	2301      	movs	r3, #1
 8004bee:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004c00:	2300      	movs	r3, #0
 8004c02:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004c04:	2301      	movs	r3, #1
 8004c06:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8004c10:	f107 030c 	add.w	r3, r7, #12
 8004c14:	4619      	mov	r1, r3
 8004c16:	480d      	ldr	r0, [pc, #52]	@ (8004c4c <MX_TIM3_Init+0xa4>)
 8004c18:	f005 fda6 	bl	800a768 <HAL_TIM_Encoder_Init>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d001      	beq.n	8004c26 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8004c22:	f7ff fd79 	bl	8004718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c26:	2300      	movs	r3, #0
 8004c28:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004c2e:	463b      	mov	r3, r7
 8004c30:	4619      	mov	r1, r3
 8004c32:	4806      	ldr	r0, [pc, #24]	@ (8004c4c <MX_TIM3_Init+0xa4>)
 8004c34:	f007 fc7c 	bl	800c530 <HAL_TIMEx_MasterConfigSynchronization>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d001      	beq.n	8004c42 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8004c3e:	f7ff fd6b 	bl	8004718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004c42:	bf00      	nop
 8004c44:	3730      	adds	r7, #48	@ 0x30
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	bf00      	nop
 8004c4c:	20000ec4 	.word	0x20000ec4
 8004c50:	40000400 	.word	0x40000400

08004c54 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b08c      	sub	sp, #48	@ 0x30
 8004c58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004c5a:	f107 030c 	add.w	r3, r7, #12
 8004c5e:	2224      	movs	r2, #36	@ 0x24
 8004c60:	2100      	movs	r1, #0
 8004c62:	4618      	mov	r0, r3
 8004c64:	f009 f95c 	bl	800df20 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c68:	463b      	mov	r3, r7
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	601a      	str	r2, [r3, #0]
 8004c6e:	605a      	str	r2, [r3, #4]
 8004c70:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8004c72:	4b21      	ldr	r3, [pc, #132]	@ (8004cf8 <MX_TIM5_Init+0xa4>)
 8004c74:	4a21      	ldr	r2, [pc, #132]	@ (8004cfc <MX_TIM5_Init+0xa8>)
 8004c76:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8004c78:	4b1f      	ldr	r3, [pc, #124]	@ (8004cf8 <MX_TIM5_Init+0xa4>)
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8004cf8 <MX_TIM5_Init+0xa4>)
 8004c80:	2200      	movs	r2, #0
 8004c82:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8004c84:	4b1c      	ldr	r3, [pc, #112]	@ (8004cf8 <MX_TIM5_Init+0xa4>)
 8004c86:	f04f 32ff 	mov.w	r2, #4294967295
 8004c8a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8004cf8 <MX_TIM5_Init+0xa4>)
 8004c8e:	2200      	movs	r2, #0
 8004c90:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c92:	4b19      	ldr	r3, [pc, #100]	@ (8004cf8 <MX_TIM5_Init+0xa4>)
 8004c94:	2200      	movs	r2, #0
 8004c96:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004cac:	2300      	movs	r3, #0
 8004cae:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8004cbc:	f107 030c 	add.w	r3, r7, #12
 8004cc0:	4619      	mov	r1, r3
 8004cc2:	480d      	ldr	r0, [pc, #52]	@ (8004cf8 <MX_TIM5_Init+0xa4>)
 8004cc4:	f005 fd50 	bl	800a768 <HAL_TIM_Encoder_Init>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d001      	beq.n	8004cd2 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8004cce:	f7ff fd23 	bl	8004718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004cda:	463b      	mov	r3, r7
 8004cdc:	4619      	mov	r1, r3
 8004cde:	4806      	ldr	r0, [pc, #24]	@ (8004cf8 <MX_TIM5_Init+0xa4>)
 8004ce0:	f007 fc26 	bl	800c530 <HAL_TIMEx_MasterConfigSynchronization>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d001      	beq.n	8004cee <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8004cea:	f7ff fd15 	bl	8004718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8004cee:	bf00      	nop
 8004cf0:	3730      	adds	r7, #48	@ 0x30
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	20000f10 	.word	0x20000f10
 8004cfc:	40000c00 	.word	0x40000c00

08004d00 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d06:	1d3b      	adds	r3, r7, #4
 8004d08:	2200      	movs	r2, #0
 8004d0a:	601a      	str	r2, [r3, #0]
 8004d0c:	605a      	str	r2, [r3, #4]
 8004d0e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004d10:	4b14      	ldr	r3, [pc, #80]	@ (8004d64 <MX_TIM6_Init+0x64>)
 8004d12:	4a15      	ldr	r2, [pc, #84]	@ (8004d68 <MX_TIM6_Init+0x68>)
 8004d14:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 8004d16:	4b13      	ldr	r3, [pc, #76]	@ (8004d64 <MX_TIM6_Init+0x64>)
 8004d18:	224f      	movs	r2, #79	@ 0x4f
 8004d1a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d1c:	4b11      	ldr	r3, [pc, #68]	@ (8004d64 <MX_TIM6_Init+0x64>)
 8004d1e:	2200      	movs	r2, #0
 8004d20:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19;
 8004d22:	4b10      	ldr	r3, [pc, #64]	@ (8004d64 <MX_TIM6_Init+0x64>)
 8004d24:	2213      	movs	r2, #19
 8004d26:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004d28:	4b0e      	ldr	r3, [pc, #56]	@ (8004d64 <MX_TIM6_Init+0x64>)
 8004d2a:	2280      	movs	r2, #128	@ 0x80
 8004d2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004d2e:	480d      	ldr	r0, [pc, #52]	@ (8004d64 <MX_TIM6_Init+0x64>)
 8004d30:	f004 fee4 	bl	8009afc <HAL_TIM_Base_Init>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d001      	beq.n	8004d3e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8004d3a:	f7ff fced 	bl	8004718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004d3e:	2320      	movs	r3, #32
 8004d40:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d42:	2300      	movs	r3, #0
 8004d44:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004d46:	1d3b      	adds	r3, r7, #4
 8004d48:	4619      	mov	r1, r3
 8004d4a:	4806      	ldr	r0, [pc, #24]	@ (8004d64 <MX_TIM6_Init+0x64>)
 8004d4c:	f007 fbf0 	bl	800c530 <HAL_TIMEx_MasterConfigSynchronization>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d001      	beq.n	8004d5a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8004d56:	f7ff fcdf 	bl	8004718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004d5a:	bf00      	nop
 8004d5c:	3710      	adds	r7, #16
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	20000f5c 	.word	0x20000f5c
 8004d68:	40001000 	.word	0x40001000

08004d6c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d72:	1d3b      	adds	r3, r7, #4
 8004d74:	2200      	movs	r2, #0
 8004d76:	601a      	str	r2, [r3, #0]
 8004d78:	605a      	str	r2, [r3, #4]
 8004d7a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8004d7c:	4b14      	ldr	r3, [pc, #80]	@ (8004dd0 <MX_TIM7_Init+0x64>)
 8004d7e:	4a15      	ldr	r2, [pc, #84]	@ (8004dd4 <MX_TIM7_Init+0x68>)
 8004d80:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 8004d82:	4b13      	ldr	r3, [pc, #76]	@ (8004dd0 <MX_TIM7_Init+0x64>)
 8004d84:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8004d88:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d8a:	4b11      	ldr	r3, [pc, #68]	@ (8004dd0 <MX_TIM7_Init+0x64>)
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8004d90:	4b0f      	ldr	r3, [pc, #60]	@ (8004dd0 <MX_TIM7_Init+0x64>)
 8004d92:	2209      	movs	r2, #9
 8004d94:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004d96:	4b0e      	ldr	r3, [pc, #56]	@ (8004dd0 <MX_TIM7_Init+0x64>)
 8004d98:	2280      	movs	r2, #128	@ 0x80
 8004d9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004d9c:	480c      	ldr	r0, [pc, #48]	@ (8004dd0 <MX_TIM7_Init+0x64>)
 8004d9e:	f004 fead 	bl	8009afc <HAL_TIM_Base_Init>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d001      	beq.n	8004dac <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8004da8:	f7ff fcb6 	bl	8004718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004dac:	2300      	movs	r3, #0
 8004dae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004db0:	2300      	movs	r3, #0
 8004db2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004db4:	1d3b      	adds	r3, r7, #4
 8004db6:	4619      	mov	r1, r3
 8004db8:	4805      	ldr	r0, [pc, #20]	@ (8004dd0 <MX_TIM7_Init+0x64>)
 8004dba:	f007 fbb9 	bl	800c530 <HAL_TIMEx_MasterConfigSynchronization>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d001      	beq.n	8004dc8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8004dc4:	f7ff fca8 	bl	8004718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8004dc8:	bf00      	nop
 8004dca:	3710      	adds	r7, #16
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}
 8004dd0:	20000fa8 	.word	0x20000fa8
 8004dd4:	40001400 	.word	0x40001400

08004dd8 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b09a      	sub	sp, #104	@ 0x68
 8004ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004dde:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004de2:	2200      	movs	r2, #0
 8004de4:	601a      	str	r2, [r3, #0]
 8004de6:	605a      	str	r2, [r3, #4]
 8004de8:	609a      	str	r2, [r3, #8]
 8004dea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004dec:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004df0:	2200      	movs	r2, #0
 8004df2:	601a      	str	r2, [r3, #0]
 8004df4:	605a      	str	r2, [r3, #4]
 8004df6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004df8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	601a      	str	r2, [r3, #0]
 8004e00:	605a      	str	r2, [r3, #4]
 8004e02:	609a      	str	r2, [r3, #8]
 8004e04:	60da      	str	r2, [r3, #12]
 8004e06:	611a      	str	r2, [r3, #16]
 8004e08:	615a      	str	r2, [r3, #20]
 8004e0a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004e0c:	1d3b      	adds	r3, r7, #4
 8004e0e:	222c      	movs	r2, #44	@ 0x2c
 8004e10:	2100      	movs	r1, #0
 8004e12:	4618      	mov	r0, r3
 8004e14:	f009 f884 	bl	800df20 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8004e18:	4b3e      	ldr	r3, [pc, #248]	@ (8004f14 <MX_TIM15_Init+0x13c>)
 8004e1a:	4a3f      	ldr	r2, [pc, #252]	@ (8004f18 <MX_TIM15_Init+0x140>)
 8004e1c:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8191;
 8004e1e:	4b3d      	ldr	r3, [pc, #244]	@ (8004f14 <MX_TIM15_Init+0x13c>)
 8004e20:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8004e24:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004e26:	4b3b      	ldr	r3, [pc, #236]	@ (8004f14 <MX_TIM15_Init+0x13c>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8004e2c:	4b39      	ldr	r3, [pc, #228]	@ (8004f14 <MX_TIM15_Init+0x13c>)
 8004e2e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004e32:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004e34:	4b37      	ldr	r3, [pc, #220]	@ (8004f14 <MX_TIM15_Init+0x13c>)
 8004e36:	2200      	movs	r2, #0
 8004e38:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8004e3a:	4b36      	ldr	r3, [pc, #216]	@ (8004f14 <MX_TIM15_Init+0x13c>)
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004e40:	4b34      	ldr	r3, [pc, #208]	@ (8004f14 <MX_TIM15_Init+0x13c>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8004e46:	4833      	ldr	r0, [pc, #204]	@ (8004f14 <MX_TIM15_Init+0x13c>)
 8004e48:	f004 fe58 	bl	8009afc <HAL_TIM_Base_Init>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d001      	beq.n	8004e56 <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 8004e52:	f7ff fc61 	bl	8004718 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004e56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004e5a:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8004e5c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004e60:	4619      	mov	r1, r3
 8004e62:	482c      	ldr	r0, [pc, #176]	@ (8004f14 <MX_TIM15_Init+0x13c>)
 8004e64:	f006 fada 	bl	800b41c <HAL_TIM_ConfigClockSource>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d001      	beq.n	8004e72 <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 8004e6e:	f7ff fc53 	bl	8004718 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8004e72:	4828      	ldr	r0, [pc, #160]	@ (8004f14 <MX_TIM15_Init+0x13c>)
 8004e74:	f005 f880 	bl	8009f78 <HAL_TIM_PWM_Init>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d001      	beq.n	8004e82 <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 8004e7e:	f7ff fc4b 	bl	8004718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004e82:	2300      	movs	r3, #0
 8004e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004e86:	2300      	movs	r3, #0
 8004e88:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8004e8a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004e8e:	4619      	mov	r1, r3
 8004e90:	4820      	ldr	r0, [pc, #128]	@ (8004f14 <MX_TIM15_Init+0x13c>)
 8004e92:	f007 fb4d 	bl	800c530 <HAL_TIMEx_MasterConfigSynchronization>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d001      	beq.n	8004ea0 <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 8004e9c:	f7ff fc3c 	bl	8004718 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004ea0:	2360      	movs	r3, #96	@ 0x60
 8004ea2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004eac:	2300      	movs	r3, #0
 8004eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004ebc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	4619      	mov	r1, r3
 8004ec4:	4813      	ldr	r0, [pc, #76]	@ (8004f14 <MX_TIM15_Init+0x13c>)
 8004ec6:	f005 ffd7 	bl	800ae78 <HAL_TIM_PWM_ConfigChannel>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d001      	beq.n	8004ed4 <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8004ed0:	f7ff fc22 	bl	8004718 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004edc:	2300      	movs	r3, #0
 8004ede:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004ee8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004eec:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8004ef2:	1d3b      	adds	r3, r7, #4
 8004ef4:	4619      	mov	r1, r3
 8004ef6:	4807      	ldr	r0, [pc, #28]	@ (8004f14 <MX_TIM15_Init+0x13c>)
 8004ef8:	f007 fc70 	bl	800c7dc <HAL_TIMEx_ConfigBreakDeadTime>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d001      	beq.n	8004f06 <MX_TIM15_Init+0x12e>
  {
    Error_Handler();
 8004f02:	f7ff fc09 	bl	8004718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8004f06:	4803      	ldr	r0, [pc, #12]	@ (8004f14 <MX_TIM15_Init+0x13c>)
 8004f08:	f000 f8d2 	bl	80050b0 <HAL_TIM_MspPostInit>

}
 8004f0c:	bf00      	nop
 8004f0e:	3768      	adds	r7, #104	@ 0x68
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	20000ff4 	.word	0x20000ff4
 8004f18:	40014000 	.word	0x40014000

08004f1c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b08c      	sub	sp, #48	@ 0x30
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f24:	f107 031c 	add.w	r3, r7, #28
 8004f28:	2200      	movs	r2, #0
 8004f2a:	601a      	str	r2, [r3, #0]
 8004f2c:	605a      	str	r2, [r3, #4]
 8004f2e:	609a      	str	r2, [r3, #8]
 8004f30:	60da      	str	r2, [r3, #12]
 8004f32:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a2f      	ldr	r2, [pc, #188]	@ (8004ff8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d129      	bne.n	8004f92 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004f3e:	4b2f      	ldr	r3, [pc, #188]	@ (8004ffc <HAL_TIM_Encoder_MspInit+0xe0>)
 8004f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f42:	4a2e      	ldr	r2, [pc, #184]	@ (8004ffc <HAL_TIM_Encoder_MspInit+0xe0>)
 8004f44:	f043 0302 	orr.w	r3, r3, #2
 8004f48:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f4a:	4b2c      	ldr	r3, [pc, #176]	@ (8004ffc <HAL_TIM_Encoder_MspInit+0xe0>)
 8004f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f4e:	f003 0302 	and.w	r3, r3, #2
 8004f52:	61bb      	str	r3, [r7, #24]
 8004f54:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f56:	4b29      	ldr	r3, [pc, #164]	@ (8004ffc <HAL_TIM_Encoder_MspInit+0xe0>)
 8004f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f5a:	4a28      	ldr	r2, [pc, #160]	@ (8004ffc <HAL_TIM_Encoder_MspInit+0xe0>)
 8004f5c:	f043 0301 	orr.w	r3, r3, #1
 8004f60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004f62:	4b26      	ldr	r3, [pc, #152]	@ (8004ffc <HAL_TIM_Encoder_MspInit+0xe0>)
 8004f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	617b      	str	r3, [r7, #20]
 8004f6c:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004f6e:	23c0      	movs	r3, #192	@ 0xc0
 8004f70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f72:	2302      	movs	r3, #2
 8004f74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f76:	2300      	movs	r3, #0
 8004f78:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004f7e:	2302      	movs	r3, #2
 8004f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f82:	f107 031c 	add.w	r3, r7, #28
 8004f86:	4619      	mov	r1, r3
 8004f88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004f8c:	f000 fe98 	bl	8005cc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8004f90:	e02d      	b.n	8004fee <HAL_TIM_Encoder_MspInit+0xd2>
  else if(tim_encoderHandle->Instance==TIM5)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a1a      	ldr	r2, [pc, #104]	@ (8005000 <HAL_TIM_Encoder_MspInit+0xe4>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d128      	bne.n	8004fee <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004f9c:	4b17      	ldr	r3, [pc, #92]	@ (8004ffc <HAL_TIM_Encoder_MspInit+0xe0>)
 8004f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fa0:	4a16      	ldr	r2, [pc, #88]	@ (8004ffc <HAL_TIM_Encoder_MspInit+0xe0>)
 8004fa2:	f043 0308 	orr.w	r3, r3, #8
 8004fa6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fa8:	4b14      	ldr	r3, [pc, #80]	@ (8004ffc <HAL_TIM_Encoder_MspInit+0xe0>)
 8004faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fac:	f003 0308 	and.w	r3, r3, #8
 8004fb0:	613b      	str	r3, [r7, #16]
 8004fb2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fb4:	4b11      	ldr	r3, [pc, #68]	@ (8004ffc <HAL_TIM_Encoder_MspInit+0xe0>)
 8004fb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fb8:	4a10      	ldr	r2, [pc, #64]	@ (8004ffc <HAL_TIM_Encoder_MspInit+0xe0>)
 8004fba:	f043 0301 	orr.w	r3, r3, #1
 8004fbe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8004ffc <HAL_TIM_Encoder_MspInit+0xe0>)
 8004fc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fc4:	f003 0301 	and.w	r3, r3, #1
 8004fc8:	60fb      	str	r3, [r7, #12]
 8004fca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fd0:	2302      	movs	r3, #2
 8004fd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8004fdc:	2302      	movs	r3, #2
 8004fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fe0:	f107 031c 	add.w	r3, r7, #28
 8004fe4:	4619      	mov	r1, r3
 8004fe6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004fea:	f000 fe69 	bl	8005cc0 <HAL_GPIO_Init>
}
 8004fee:	bf00      	nop
 8004ff0:	3730      	adds	r7, #48	@ 0x30
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	40000400 	.word	0x40000400
 8004ffc:	40021000 	.word	0x40021000
 8005000:	40000c00 	.word	0x40000c00

08005004 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b086      	sub	sp, #24
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a23      	ldr	r2, [pc, #140]	@ (80050a0 <HAL_TIM_Base_MspInit+0x9c>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d114      	bne.n	8005040 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005016:	4b23      	ldr	r3, [pc, #140]	@ (80050a4 <HAL_TIM_Base_MspInit+0xa0>)
 8005018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800501a:	4a22      	ldr	r2, [pc, #136]	@ (80050a4 <HAL_TIM_Base_MspInit+0xa0>)
 800501c:	f043 0310 	orr.w	r3, r3, #16
 8005020:	6593      	str	r3, [r2, #88]	@ 0x58
 8005022:	4b20      	ldr	r3, [pc, #128]	@ (80050a4 <HAL_TIM_Base_MspInit+0xa0>)
 8005024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005026:	f003 0310 	and.w	r3, r3, #16
 800502a:	617b      	str	r3, [r7, #20]
 800502c:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800502e:	2200      	movs	r2, #0
 8005030:	2100      	movs	r1, #0
 8005032:	2036      	movs	r0, #54	@ 0x36
 8005034:	f000 faae 	bl	8005594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005038:	2036      	movs	r0, #54	@ 0x36
 800503a:	f000 fad7 	bl	80055ec <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 800503e:	e02a      	b.n	8005096 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM7)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a18      	ldr	r2, [pc, #96]	@ (80050a8 <HAL_TIM_Base_MspInit+0xa4>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d114      	bne.n	8005074 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800504a:	4b16      	ldr	r3, [pc, #88]	@ (80050a4 <HAL_TIM_Base_MspInit+0xa0>)
 800504c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800504e:	4a15      	ldr	r2, [pc, #84]	@ (80050a4 <HAL_TIM_Base_MspInit+0xa0>)
 8005050:	f043 0320 	orr.w	r3, r3, #32
 8005054:	6593      	str	r3, [r2, #88]	@ 0x58
 8005056:	4b13      	ldr	r3, [pc, #76]	@ (80050a4 <HAL_TIM_Base_MspInit+0xa0>)
 8005058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800505a:	f003 0320 	and.w	r3, r3, #32
 800505e:	613b      	str	r3, [r7, #16]
 8005060:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005062:	2200      	movs	r2, #0
 8005064:	2100      	movs	r1, #0
 8005066:	2037      	movs	r0, #55	@ 0x37
 8005068:	f000 fa94 	bl	8005594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800506c:	2037      	movs	r0, #55	@ 0x37
 800506e:	f000 fabd 	bl	80055ec <HAL_NVIC_EnableIRQ>
}
 8005072:	e010      	b.n	8005096 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM15)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a0c      	ldr	r2, [pc, #48]	@ (80050ac <HAL_TIM_Base_MspInit+0xa8>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d10b      	bne.n	8005096 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800507e:	4b09      	ldr	r3, [pc, #36]	@ (80050a4 <HAL_TIM_Base_MspInit+0xa0>)
 8005080:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005082:	4a08      	ldr	r2, [pc, #32]	@ (80050a4 <HAL_TIM_Base_MspInit+0xa0>)
 8005084:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005088:	6613      	str	r3, [r2, #96]	@ 0x60
 800508a:	4b06      	ldr	r3, [pc, #24]	@ (80050a4 <HAL_TIM_Base_MspInit+0xa0>)
 800508c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800508e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005092:	60fb      	str	r3, [r7, #12]
 8005094:	68fb      	ldr	r3, [r7, #12]
}
 8005096:	bf00      	nop
 8005098:	3718      	adds	r7, #24
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
 800509e:	bf00      	nop
 80050a0:	40001000 	.word	0x40001000
 80050a4:	40021000 	.word	0x40021000
 80050a8:	40001400 	.word	0x40001400
 80050ac:	40014000 	.word	0x40014000

080050b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b08a      	sub	sp, #40	@ 0x28
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050b8:	f107 0314 	add.w	r3, r7, #20
 80050bc:	2200      	movs	r2, #0
 80050be:	601a      	str	r2, [r3, #0]
 80050c0:	605a      	str	r2, [r3, #4]
 80050c2:	609a      	str	r2, [r3, #8]
 80050c4:	60da      	str	r2, [r3, #12]
 80050c6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a20      	ldr	r2, [pc, #128]	@ (8005150 <HAL_TIM_MspPostInit+0xa0>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d139      	bne.n	8005146 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050d2:	4b20      	ldr	r3, [pc, #128]	@ (8005154 <HAL_TIM_MspPostInit+0xa4>)
 80050d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050d6:	4a1f      	ldr	r2, [pc, #124]	@ (8005154 <HAL_TIM_MspPostInit+0xa4>)
 80050d8:	f043 0301 	orr.w	r3, r3, #1
 80050dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80050de:	4b1d      	ldr	r3, [pc, #116]	@ (8005154 <HAL_TIM_MspPostInit+0xa4>)
 80050e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050e2:	f003 0301 	and.w	r3, r3, #1
 80050e6:	613b      	str	r3, [r7, #16]
 80050e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80050ea:	4b1a      	ldr	r3, [pc, #104]	@ (8005154 <HAL_TIM_MspPostInit+0xa4>)
 80050ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050ee:	4a19      	ldr	r2, [pc, #100]	@ (8005154 <HAL_TIM_MspPostInit+0xa4>)
 80050f0:	f043 0302 	orr.w	r3, r3, #2
 80050f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80050f6:	4b17      	ldr	r3, [pc, #92]	@ (8005154 <HAL_TIM_MspPostInit+0xa4>)
 80050f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050fa:	f003 0302 	and.w	r3, r3, #2
 80050fe:	60fb      	str	r3, [r7, #12]
 8005100:	68fb      	ldr	r3, [r7, #12]
    /**TIM15 GPIO Configuration
    PA2     ------> TIM15_CH1
    PB13     ------> TIM15_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005102:	2304      	movs	r3, #4
 8005104:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005106:	2302      	movs	r3, #2
 8005108:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800510a:	2300      	movs	r3, #0
 800510c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800510e:	2300      	movs	r3, #0
 8005110:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8005112:	230e      	movs	r3, #14
 8005114:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005116:	f107 0314 	add.w	r3, r7, #20
 800511a:	4619      	mov	r1, r3
 800511c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005120:	f000 fdce 	bl	8005cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8005124:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005128:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800512a:	2302      	movs	r3, #2
 800512c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800512e:	2300      	movs	r3, #0
 8005130:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005132:	2300      	movs	r3, #0
 8005134:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8005136:	230e      	movs	r3, #14
 8005138:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800513a:	f107 0314 	add.w	r3, r7, #20
 800513e:	4619      	mov	r1, r3
 8005140:	4805      	ldr	r0, [pc, #20]	@ (8005158 <HAL_TIM_MspPostInit+0xa8>)
 8005142:	f000 fdbd 	bl	8005cc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8005146:	bf00      	nop
 8005148:	3728      	adds	r7, #40	@ 0x28
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
 800514e:	bf00      	nop
 8005150:	40014000 	.word	0x40014000
 8005154:	40021000 	.word	0x40021000
 8005158:	48000400 	.word	0x48000400

0800515c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005160:	4b14      	ldr	r3, [pc, #80]	@ (80051b4 <MX_USART1_UART_Init+0x58>)
 8005162:	4a15      	ldr	r2, [pc, #84]	@ (80051b8 <MX_USART1_UART_Init+0x5c>)
 8005164:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005166:	4b13      	ldr	r3, [pc, #76]	@ (80051b4 <MX_USART1_UART_Init+0x58>)
 8005168:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800516c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800516e:	4b11      	ldr	r3, [pc, #68]	@ (80051b4 <MX_USART1_UART_Init+0x58>)
 8005170:	2200      	movs	r2, #0
 8005172:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005174:	4b0f      	ldr	r3, [pc, #60]	@ (80051b4 <MX_USART1_UART_Init+0x58>)
 8005176:	2200      	movs	r2, #0
 8005178:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800517a:	4b0e      	ldr	r3, [pc, #56]	@ (80051b4 <MX_USART1_UART_Init+0x58>)
 800517c:	2200      	movs	r2, #0
 800517e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005180:	4b0c      	ldr	r3, [pc, #48]	@ (80051b4 <MX_USART1_UART_Init+0x58>)
 8005182:	220c      	movs	r2, #12
 8005184:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005186:	4b0b      	ldr	r3, [pc, #44]	@ (80051b4 <MX_USART1_UART_Init+0x58>)
 8005188:	2200      	movs	r2, #0
 800518a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800518c:	4b09      	ldr	r3, [pc, #36]	@ (80051b4 <MX_USART1_UART_Init+0x58>)
 800518e:	2200      	movs	r2, #0
 8005190:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005192:	4b08      	ldr	r3, [pc, #32]	@ (80051b4 <MX_USART1_UART_Init+0x58>)
 8005194:	2200      	movs	r2, #0
 8005196:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005198:	4b06      	ldr	r3, [pc, #24]	@ (80051b4 <MX_USART1_UART_Init+0x58>)
 800519a:	2200      	movs	r2, #0
 800519c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800519e:	4805      	ldr	r0, [pc, #20]	@ (80051b4 <MX_USART1_UART_Init+0x58>)
 80051a0:	f007 fc72 	bl	800ca88 <HAL_UART_Init>
 80051a4:	4603      	mov	r3, r0
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d001      	beq.n	80051ae <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80051aa:	f7ff fab5 	bl	8004718 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80051ae:	bf00      	nop
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	bf00      	nop
 80051b4:	20001040 	.word	0x20001040
 80051b8:	40013800 	.word	0x40013800

080051bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b0ac      	sub	sp, #176	@ 0xb0
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051c4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80051c8:	2200      	movs	r2, #0
 80051ca:	601a      	str	r2, [r3, #0]
 80051cc:	605a      	str	r2, [r3, #4]
 80051ce:	609a      	str	r2, [r3, #8]
 80051d0:	60da      	str	r2, [r3, #12]
 80051d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80051d4:	f107 0314 	add.w	r3, r7, #20
 80051d8:	2288      	movs	r2, #136	@ 0x88
 80051da:	2100      	movs	r1, #0
 80051dc:	4618      	mov	r0, r3
 80051de:	f008 fe9f 	bl	800df20 <memset>
  if(uartHandle->Instance==USART1)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a21      	ldr	r2, [pc, #132]	@ (800526c <HAL_UART_MspInit+0xb0>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d13a      	bne.n	8005262 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80051ec:	2301      	movs	r3, #1
 80051ee:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80051f0:	2300      	movs	r3, #0
 80051f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80051f4:	f107 0314 	add.w	r3, r7, #20
 80051f8:	4618      	mov	r0, r3
 80051fa:	f002 fd8f 	bl	8007d1c <HAL_RCCEx_PeriphCLKConfig>
 80051fe:	4603      	mov	r3, r0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d001      	beq.n	8005208 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005204:	f7ff fa88 	bl	8004718 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005208:	4b19      	ldr	r3, [pc, #100]	@ (8005270 <HAL_UART_MspInit+0xb4>)
 800520a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800520c:	4a18      	ldr	r2, [pc, #96]	@ (8005270 <HAL_UART_MspInit+0xb4>)
 800520e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005212:	6613      	str	r3, [r2, #96]	@ 0x60
 8005214:	4b16      	ldr	r3, [pc, #88]	@ (8005270 <HAL_UART_MspInit+0xb4>)
 8005216:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005218:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800521c:	613b      	str	r3, [r7, #16]
 800521e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005220:	4b13      	ldr	r3, [pc, #76]	@ (8005270 <HAL_UART_MspInit+0xb4>)
 8005222:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005224:	4a12      	ldr	r2, [pc, #72]	@ (8005270 <HAL_UART_MspInit+0xb4>)
 8005226:	f043 0302 	orr.w	r3, r3, #2
 800522a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800522c:	4b10      	ldr	r3, [pc, #64]	@ (8005270 <HAL_UART_MspInit+0xb4>)
 800522e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005230:	f003 0302 	and.w	r3, r3, #2
 8005234:	60fb      	str	r3, [r7, #12]
 8005236:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005238:	23c0      	movs	r3, #192	@ 0xc0
 800523a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800523e:	2302      	movs	r3, #2
 8005240:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005244:	2300      	movs	r3, #0
 8005246:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800524a:	2303      	movs	r3, #3
 800524c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005250:	2307      	movs	r3, #7
 8005252:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005256:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800525a:	4619      	mov	r1, r3
 800525c:	4805      	ldr	r0, [pc, #20]	@ (8005274 <HAL_UART_MspInit+0xb8>)
 800525e:	f000 fd2f 	bl	8005cc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8005262:	bf00      	nop
 8005264:	37b0      	adds	r7, #176	@ 0xb0
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	40013800 	.word	0x40013800
 8005270:	40021000 	.word	0x40021000
 8005274:	48000400 	.word	0x48000400

08005278 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8005278:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80052b0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800527c:	f7ff fc82 	bl	8004b84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005280:	480c      	ldr	r0, [pc, #48]	@ (80052b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8005282:	490d      	ldr	r1, [pc, #52]	@ (80052b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005284:	4a0d      	ldr	r2, [pc, #52]	@ (80052bc <LoopForever+0xe>)
  movs r3, #0
 8005286:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005288:	e002      	b.n	8005290 <LoopCopyDataInit>

0800528a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800528a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800528c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800528e:	3304      	adds	r3, #4

08005290 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005290:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005292:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005294:	d3f9      	bcc.n	800528a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005296:	4a0a      	ldr	r2, [pc, #40]	@ (80052c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005298:	4c0a      	ldr	r4, [pc, #40]	@ (80052c4 <LoopForever+0x16>)
  movs r3, #0
 800529a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800529c:	e001      	b.n	80052a2 <LoopFillZerobss>

0800529e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800529e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80052a0:	3204      	adds	r2, #4

080052a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80052a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80052a4:	d3fb      	bcc.n	800529e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80052a6:	f008 fe9f 	bl	800dfe8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80052aa:	f7ff f929 	bl	8004500 <main>

080052ae <LoopForever>:

LoopForever:
    b LoopForever
 80052ae:	e7fe      	b.n	80052ae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80052b0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80052b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80052b8:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80052bc:	0800f48c 	.word	0x0800f48c
  ldr r2, =_sbss
 80052c0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80052c4:	20001218 	.word	0x20001218

080052c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80052c8:	e7fe      	b.n	80052c8 <ADC1_2_IRQHandler>

080052ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80052ca:	b580      	push	{r7, lr}
 80052cc:	b082      	sub	sp, #8
 80052ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80052d0:	2300      	movs	r3, #0
 80052d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80052d4:	2003      	movs	r0, #3
 80052d6:	f000 f93d 	bl	8005554 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80052da:	200f      	movs	r0, #15
 80052dc:	f000 f80e 	bl	80052fc <HAL_InitTick>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d002      	beq.n	80052ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	71fb      	strb	r3, [r7, #7]
 80052ea:	e001      	b.n	80052f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80052ec:	f7ff fb16 	bl	800491c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80052f0:	79fb      	ldrb	r3, [r7, #7]
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3708      	adds	r7, #8
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
	...

080052fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b084      	sub	sp, #16
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005304:	2300      	movs	r3, #0
 8005306:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8005308:	4b17      	ldr	r3, [pc, #92]	@ (8005368 <HAL_InitTick+0x6c>)
 800530a:	781b      	ldrb	r3, [r3, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d023      	beq.n	8005358 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005310:	4b16      	ldr	r3, [pc, #88]	@ (800536c <HAL_InitTick+0x70>)
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	4b14      	ldr	r3, [pc, #80]	@ (8005368 <HAL_InitTick+0x6c>)
 8005316:	781b      	ldrb	r3, [r3, #0]
 8005318:	4619      	mov	r1, r3
 800531a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800531e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005322:	fbb2 f3f3 	udiv	r3, r2, r3
 8005326:	4618      	mov	r0, r3
 8005328:	f000 f978 	bl	800561c <HAL_SYSTICK_Config>
 800532c:	4603      	mov	r3, r0
 800532e:	2b00      	cmp	r3, #0
 8005330:	d10f      	bne.n	8005352 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2b0f      	cmp	r3, #15
 8005336:	d809      	bhi.n	800534c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005338:	2200      	movs	r2, #0
 800533a:	6879      	ldr	r1, [r7, #4]
 800533c:	f04f 30ff 	mov.w	r0, #4294967295
 8005340:	f000 f928 	bl	8005594 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005344:	4a0a      	ldr	r2, [pc, #40]	@ (8005370 <HAL_InitTick+0x74>)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6013      	str	r3, [r2, #0]
 800534a:	e007      	b.n	800535c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800534c:	2301      	movs	r3, #1
 800534e:	73fb      	strb	r3, [r7, #15]
 8005350:	e004      	b.n	800535c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	73fb      	strb	r3, [r7, #15]
 8005356:	e001      	b.n	800535c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800535c:	7bfb      	ldrb	r3, [r7, #15]
}
 800535e:	4618      	mov	r0, r3
 8005360:	3710      	adds	r7, #16
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
 8005366:	bf00      	nop
 8005368:	2000001c 	.word	0x2000001c
 800536c:	20000014 	.word	0x20000014
 8005370:	20000018 	.word	0x20000018

08005374 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005374:	b480      	push	{r7}
 8005376:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005378:	4b06      	ldr	r3, [pc, #24]	@ (8005394 <HAL_IncTick+0x20>)
 800537a:	781b      	ldrb	r3, [r3, #0]
 800537c:	461a      	mov	r2, r3
 800537e:	4b06      	ldr	r3, [pc, #24]	@ (8005398 <HAL_IncTick+0x24>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4413      	add	r3, r2
 8005384:	4a04      	ldr	r2, [pc, #16]	@ (8005398 <HAL_IncTick+0x24>)
 8005386:	6013      	str	r3, [r2, #0]
}
 8005388:	bf00      	nop
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr
 8005392:	bf00      	nop
 8005394:	2000001c 	.word	0x2000001c
 8005398:	200010c8 	.word	0x200010c8

0800539c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800539c:	b480      	push	{r7}
 800539e:	af00      	add	r7, sp, #0
  return uwTick;
 80053a0:	4b03      	ldr	r3, [pc, #12]	@ (80053b0 <HAL_GetTick+0x14>)
 80053a2:	681b      	ldr	r3, [r3, #0]
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop
 80053b0:	200010c8 	.word	0x200010c8

080053b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b085      	sub	sp, #20
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f003 0307 	and.w	r3, r3, #7
 80053c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80053c4:	4b0c      	ldr	r3, [pc, #48]	@ (80053f8 <__NVIC_SetPriorityGrouping+0x44>)
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80053ca:	68ba      	ldr	r2, [r7, #8]
 80053cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80053d0:	4013      	ands	r3, r2
 80053d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80053dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80053e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80053e6:	4a04      	ldr	r2, [pc, #16]	@ (80053f8 <__NVIC_SetPriorityGrouping+0x44>)
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	60d3      	str	r3, [r2, #12]
}
 80053ec:	bf00      	nop
 80053ee:	3714      	adds	r7, #20
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr
 80053f8:	e000ed00 	.word	0xe000ed00

080053fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80053fc:	b480      	push	{r7}
 80053fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005400:	4b04      	ldr	r3, [pc, #16]	@ (8005414 <__NVIC_GetPriorityGrouping+0x18>)
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	0a1b      	lsrs	r3, r3, #8
 8005406:	f003 0307 	and.w	r3, r3, #7
}
 800540a:	4618      	mov	r0, r3
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr
 8005414:	e000ed00 	.word	0xe000ed00

08005418 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005418:	b480      	push	{r7}
 800541a:	b083      	sub	sp, #12
 800541c:	af00      	add	r7, sp, #0
 800541e:	4603      	mov	r3, r0
 8005420:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005426:	2b00      	cmp	r3, #0
 8005428:	db0b      	blt.n	8005442 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800542a:	79fb      	ldrb	r3, [r7, #7]
 800542c:	f003 021f 	and.w	r2, r3, #31
 8005430:	4907      	ldr	r1, [pc, #28]	@ (8005450 <__NVIC_EnableIRQ+0x38>)
 8005432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005436:	095b      	lsrs	r3, r3, #5
 8005438:	2001      	movs	r0, #1
 800543a:	fa00 f202 	lsl.w	r2, r0, r2
 800543e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005442:	bf00      	nop
 8005444:	370c      	adds	r7, #12
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	e000e100 	.word	0xe000e100

08005454 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005454:	b480      	push	{r7}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
 800545a:	4603      	mov	r3, r0
 800545c:	6039      	str	r1, [r7, #0]
 800545e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005464:	2b00      	cmp	r3, #0
 8005466:	db0a      	blt.n	800547e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	b2da      	uxtb	r2, r3
 800546c:	490c      	ldr	r1, [pc, #48]	@ (80054a0 <__NVIC_SetPriority+0x4c>)
 800546e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005472:	0112      	lsls	r2, r2, #4
 8005474:	b2d2      	uxtb	r2, r2
 8005476:	440b      	add	r3, r1
 8005478:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800547c:	e00a      	b.n	8005494 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	b2da      	uxtb	r2, r3
 8005482:	4908      	ldr	r1, [pc, #32]	@ (80054a4 <__NVIC_SetPriority+0x50>)
 8005484:	79fb      	ldrb	r3, [r7, #7]
 8005486:	f003 030f 	and.w	r3, r3, #15
 800548a:	3b04      	subs	r3, #4
 800548c:	0112      	lsls	r2, r2, #4
 800548e:	b2d2      	uxtb	r2, r2
 8005490:	440b      	add	r3, r1
 8005492:	761a      	strb	r2, [r3, #24]
}
 8005494:	bf00      	nop
 8005496:	370c      	adds	r7, #12
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr
 80054a0:	e000e100 	.word	0xe000e100
 80054a4:	e000ed00 	.word	0xe000ed00

080054a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b089      	sub	sp, #36	@ 0x24
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	60f8      	str	r0, [r7, #12]
 80054b0:	60b9      	str	r1, [r7, #8]
 80054b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f003 0307 	and.w	r3, r3, #7
 80054ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80054bc:	69fb      	ldr	r3, [r7, #28]
 80054be:	f1c3 0307 	rsb	r3, r3, #7
 80054c2:	2b04      	cmp	r3, #4
 80054c4:	bf28      	it	cs
 80054c6:	2304      	movcs	r3, #4
 80054c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80054ca:	69fb      	ldr	r3, [r7, #28]
 80054cc:	3304      	adds	r3, #4
 80054ce:	2b06      	cmp	r3, #6
 80054d0:	d902      	bls.n	80054d8 <NVIC_EncodePriority+0x30>
 80054d2:	69fb      	ldr	r3, [r7, #28]
 80054d4:	3b03      	subs	r3, #3
 80054d6:	e000      	b.n	80054da <NVIC_EncodePriority+0x32>
 80054d8:	2300      	movs	r3, #0
 80054da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054dc:	f04f 32ff 	mov.w	r2, #4294967295
 80054e0:	69bb      	ldr	r3, [r7, #24]
 80054e2:	fa02 f303 	lsl.w	r3, r2, r3
 80054e6:	43da      	mvns	r2, r3
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	401a      	ands	r2, r3
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80054f0:	f04f 31ff 	mov.w	r1, #4294967295
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	fa01 f303 	lsl.w	r3, r1, r3
 80054fa:	43d9      	mvns	r1, r3
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005500:	4313      	orrs	r3, r2
         );
}
 8005502:	4618      	mov	r0, r3
 8005504:	3724      	adds	r7, #36	@ 0x24
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr
	...

08005510 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b082      	sub	sp, #8
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	3b01      	subs	r3, #1
 800551c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005520:	d301      	bcc.n	8005526 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005522:	2301      	movs	r3, #1
 8005524:	e00f      	b.n	8005546 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005526:	4a0a      	ldr	r2, [pc, #40]	@ (8005550 <SysTick_Config+0x40>)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	3b01      	subs	r3, #1
 800552c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800552e:	210f      	movs	r1, #15
 8005530:	f04f 30ff 	mov.w	r0, #4294967295
 8005534:	f7ff ff8e 	bl	8005454 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005538:	4b05      	ldr	r3, [pc, #20]	@ (8005550 <SysTick_Config+0x40>)
 800553a:	2200      	movs	r2, #0
 800553c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800553e:	4b04      	ldr	r3, [pc, #16]	@ (8005550 <SysTick_Config+0x40>)
 8005540:	2207      	movs	r2, #7
 8005542:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3708      	adds	r7, #8
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	e000e010 	.word	0xe000e010

08005554 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b082      	sub	sp, #8
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2b07      	cmp	r3, #7
 8005560:	d00f      	beq.n	8005582 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2b06      	cmp	r3, #6
 8005566:	d00c      	beq.n	8005582 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2b05      	cmp	r3, #5
 800556c:	d009      	beq.n	8005582 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2b04      	cmp	r3, #4
 8005572:	d006      	beq.n	8005582 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2b03      	cmp	r3, #3
 8005578:	d003      	beq.n	8005582 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800557a:	21a6      	movs	r1, #166	@ 0xa6
 800557c:	4804      	ldr	r0, [pc, #16]	@ (8005590 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800557e:	f7ff f8e3 	bl	8004748 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f7ff ff16 	bl	80053b4 <__NVIC_SetPriorityGrouping>
}
 8005588:	bf00      	nop
 800558a:	3708      	adds	r7, #8
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}
 8005590:	0800f108 	.word	0x0800f108

08005594 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b086      	sub	sp, #24
 8005598:	af00      	add	r7, sp, #0
 800559a:	4603      	mov	r3, r0
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	607a      	str	r2, [r7, #4]
 80055a0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80055a2:	2300      	movs	r3, #0
 80055a4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2b0f      	cmp	r3, #15
 80055aa:	d903      	bls.n	80055b4 <HAL_NVIC_SetPriority+0x20>
 80055ac:	21be      	movs	r1, #190	@ 0xbe
 80055ae:	480e      	ldr	r0, [pc, #56]	@ (80055e8 <HAL_NVIC_SetPriority+0x54>)
 80055b0:	f7ff f8ca 	bl	8004748 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	2b0f      	cmp	r3, #15
 80055b8:	d903      	bls.n	80055c2 <HAL_NVIC_SetPriority+0x2e>
 80055ba:	21bf      	movs	r1, #191	@ 0xbf
 80055bc:	480a      	ldr	r0, [pc, #40]	@ (80055e8 <HAL_NVIC_SetPriority+0x54>)
 80055be:	f7ff f8c3 	bl	8004748 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 80055c2:	f7ff ff1b 	bl	80053fc <__NVIC_GetPriorityGrouping>
 80055c6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80055c8:	687a      	ldr	r2, [r7, #4]
 80055ca:	68b9      	ldr	r1, [r7, #8]
 80055cc:	6978      	ldr	r0, [r7, #20]
 80055ce:	f7ff ff6b 	bl	80054a8 <NVIC_EncodePriority>
 80055d2:	4602      	mov	r2, r0
 80055d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055d8:	4611      	mov	r1, r2
 80055da:	4618      	mov	r0, r3
 80055dc:	f7ff ff3a 	bl	8005454 <__NVIC_SetPriority>
}
 80055e0:	bf00      	nop
 80055e2:	3718      	adds	r7, #24
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	0800f108 	.word	0x0800f108

080055ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b082      	sub	sp, #8
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	4603      	mov	r3, r0
 80055f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80055f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	da03      	bge.n	8005606 <HAL_NVIC_EnableIRQ+0x1a>
 80055fe:	21d2      	movs	r1, #210	@ 0xd2
 8005600:	4805      	ldr	r0, [pc, #20]	@ (8005618 <HAL_NVIC_EnableIRQ+0x2c>)
 8005602:	f7ff f8a1 	bl	8004748 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800560a:	4618      	mov	r0, r3
 800560c:	f7ff ff04 	bl	8005418 <__NVIC_EnableIRQ>
}
 8005610:	bf00      	nop
 8005612:	3708      	adds	r7, #8
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}
 8005618:	0800f108 	.word	0x0800f108

0800561c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f7ff ff73 	bl	8005510 <SysTick_Config>
 800562a:	4603      	mov	r3, r0
}
 800562c:	4618      	mov	r0, r3
 800562e:	3708      	adds	r7, #8
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}

08005634 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d101      	bne.n	8005646 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e19d      	b.n	8005982 <HAL_DMA_Init+0x34e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a79      	ldr	r2, [pc, #484]	@ (8005830 <HAL_DMA_Init+0x1fc>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d044      	beq.n	80056da <HAL_DMA_Init+0xa6>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a77      	ldr	r2, [pc, #476]	@ (8005834 <HAL_DMA_Init+0x200>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d03f      	beq.n	80056da <HAL_DMA_Init+0xa6>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a76      	ldr	r2, [pc, #472]	@ (8005838 <HAL_DMA_Init+0x204>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d03a      	beq.n	80056da <HAL_DMA_Init+0xa6>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a74      	ldr	r2, [pc, #464]	@ (800583c <HAL_DMA_Init+0x208>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d035      	beq.n	80056da <HAL_DMA_Init+0xa6>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a73      	ldr	r2, [pc, #460]	@ (8005840 <HAL_DMA_Init+0x20c>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d030      	beq.n	80056da <HAL_DMA_Init+0xa6>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a71      	ldr	r2, [pc, #452]	@ (8005844 <HAL_DMA_Init+0x210>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d02b      	beq.n	80056da <HAL_DMA_Init+0xa6>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a70      	ldr	r2, [pc, #448]	@ (8005848 <HAL_DMA_Init+0x214>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d026      	beq.n	80056da <HAL_DMA_Init+0xa6>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a6e      	ldr	r2, [pc, #440]	@ (800584c <HAL_DMA_Init+0x218>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d021      	beq.n	80056da <HAL_DMA_Init+0xa6>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a6d      	ldr	r2, [pc, #436]	@ (8005850 <HAL_DMA_Init+0x21c>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d01c      	beq.n	80056da <HAL_DMA_Init+0xa6>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a6b      	ldr	r2, [pc, #428]	@ (8005854 <HAL_DMA_Init+0x220>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d017      	beq.n	80056da <HAL_DMA_Init+0xa6>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a6a      	ldr	r2, [pc, #424]	@ (8005858 <HAL_DMA_Init+0x224>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d012      	beq.n	80056da <HAL_DMA_Init+0xa6>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a68      	ldr	r2, [pc, #416]	@ (800585c <HAL_DMA_Init+0x228>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d00d      	beq.n	80056da <HAL_DMA_Init+0xa6>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a67      	ldr	r2, [pc, #412]	@ (8005860 <HAL_DMA_Init+0x22c>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d008      	beq.n	80056da <HAL_DMA_Init+0xa6>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a65      	ldr	r2, [pc, #404]	@ (8005864 <HAL_DMA_Init+0x230>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d003      	beq.n	80056da <HAL_DMA_Init+0xa6>
 80056d2:	21a5      	movs	r1, #165	@ 0xa5
 80056d4:	4864      	ldr	r0, [pc, #400]	@ (8005868 <HAL_DMA_Init+0x234>)
 80056d6:	f7ff f837 	bl	8004748 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00c      	beq.n	80056fc <HAL_DMA_Init+0xc8>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	2b10      	cmp	r3, #16
 80056e8:	d008      	beq.n	80056fc <HAL_DMA_Init+0xc8>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056f2:	d003      	beq.n	80056fc <HAL_DMA_Init+0xc8>
 80056f4:	21a6      	movs	r1, #166	@ 0xa6
 80056f6:	485c      	ldr	r0, [pc, #368]	@ (8005868 <HAL_DMA_Init+0x234>)
 80056f8:	f7ff f826 	bl	8004748 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	2b40      	cmp	r3, #64	@ 0x40
 8005702:	d007      	beq.n	8005714 <HAL_DMA_Init+0xe0>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d003      	beq.n	8005714 <HAL_DMA_Init+0xe0>
 800570c:	21a7      	movs	r1, #167	@ 0xa7
 800570e:	4856      	ldr	r0, [pc, #344]	@ (8005868 <HAL_DMA_Init+0x234>)
 8005710:	f7ff f81a 	bl	8004748 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	691b      	ldr	r3, [r3, #16]
 8005718:	2b80      	cmp	r3, #128	@ 0x80
 800571a:	d007      	beq.n	800572c <HAL_DMA_Init+0xf8>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	691b      	ldr	r3, [r3, #16]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d003      	beq.n	800572c <HAL_DMA_Init+0xf8>
 8005724:	21a8      	movs	r1, #168	@ 0xa8
 8005726:	4850      	ldr	r0, [pc, #320]	@ (8005868 <HAL_DMA_Init+0x234>)
 8005728:	f7ff f80e 	bl	8004748 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	695b      	ldr	r3, [r3, #20]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d00d      	beq.n	8005750 <HAL_DMA_Init+0x11c>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	695b      	ldr	r3, [r3, #20]
 8005738:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800573c:	d008      	beq.n	8005750 <HAL_DMA_Init+0x11c>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	695b      	ldr	r3, [r3, #20]
 8005742:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005746:	d003      	beq.n	8005750 <HAL_DMA_Init+0x11c>
 8005748:	21a9      	movs	r1, #169	@ 0xa9
 800574a:	4847      	ldr	r0, [pc, #284]	@ (8005868 <HAL_DMA_Init+0x234>)
 800574c:	f7fe fffc 	bl	8004748 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d00d      	beq.n	8005774 <HAL_DMA_Init+0x140>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	699b      	ldr	r3, [r3, #24]
 800575c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005760:	d008      	beq.n	8005774 <HAL_DMA_Init+0x140>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	699b      	ldr	r3, [r3, #24]
 8005766:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800576a:	d003      	beq.n	8005774 <HAL_DMA_Init+0x140>
 800576c:	21aa      	movs	r1, #170	@ 0xaa
 800576e:	483e      	ldr	r0, [pc, #248]	@ (8005868 <HAL_DMA_Init+0x234>)
 8005770:	f7fe ffea 	bl	8004748 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	69db      	ldr	r3, [r3, #28]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d007      	beq.n	800578c <HAL_DMA_Init+0x158>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	69db      	ldr	r3, [r3, #28]
 8005780:	2b20      	cmp	r3, #32
 8005782:	d003      	beq.n	800578c <HAL_DMA_Init+0x158>
 8005784:	21ab      	movs	r1, #171	@ 0xab
 8005786:	4838      	ldr	r0, [pc, #224]	@ (8005868 <HAL_DMA_Init+0x234>)
 8005788:	f7fe ffde 	bl	8004748 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6a1b      	ldr	r3, [r3, #32]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d012      	beq.n	80057ba <HAL_DMA_Init+0x186>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6a1b      	ldr	r3, [r3, #32]
 8005798:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800579c:	d00d      	beq.n	80057ba <HAL_DMA_Init+0x186>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a1b      	ldr	r3, [r3, #32]
 80057a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057a6:	d008      	beq.n	80057ba <HAL_DMA_Init+0x186>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6a1b      	ldr	r3, [r3, #32]
 80057ac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80057b0:	d003      	beq.n	80057ba <HAL_DMA_Init+0x186>
 80057b2:	21ac      	movs	r1, #172	@ 0xac
 80057b4:	482c      	ldr	r0, [pc, #176]	@ (8005868 <HAL_DMA_Init+0x234>)
 80057b6:	f7fe ffc7 	bl	8004748 <assert_failed>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d01f      	beq.n	8005802 <HAL_DMA_Init+0x1ce>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d01b      	beq.n	8005802 <HAL_DMA_Init+0x1ce>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	2b02      	cmp	r3, #2
 80057d0:	d017      	beq.n	8005802 <HAL_DMA_Init+0x1ce>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	2b03      	cmp	r3, #3
 80057d8:	d013      	beq.n	8005802 <HAL_DMA_Init+0x1ce>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	2b04      	cmp	r3, #4
 80057e0:	d00f      	beq.n	8005802 <HAL_DMA_Init+0x1ce>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	2b05      	cmp	r3, #5
 80057e8:	d00b      	beq.n	8005802 <HAL_DMA_Init+0x1ce>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	2b06      	cmp	r3, #6
 80057f0:	d007      	beq.n	8005802 <HAL_DMA_Init+0x1ce>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	2b07      	cmp	r3, #7
 80057f8:	d003      	beq.n	8005802 <HAL_DMA_Init+0x1ce>
 80057fa:	21ae      	movs	r1, #174	@ 0xae
 80057fc:	481a      	ldr	r0, [pc, #104]	@ (8005868 <HAL_DMA_Init+0x234>)
 80057fe:	f7fe ffa3 	bl	8004748 <assert_failed>

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	461a      	mov	r2, r3
 8005808:	4b18      	ldr	r3, [pc, #96]	@ (800586c <HAL_DMA_Init+0x238>)
 800580a:	429a      	cmp	r2, r3
 800580c:	d836      	bhi.n	800587c <HAL_DMA_Init+0x248>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	461a      	mov	r2, r3
 8005814:	4b16      	ldr	r3, [pc, #88]	@ (8005870 <HAL_DMA_Init+0x23c>)
 8005816:	4413      	add	r3, r2
 8005818:	4a16      	ldr	r2, [pc, #88]	@ (8005874 <HAL_DMA_Init+0x240>)
 800581a:	fba2 2303 	umull	r2, r3, r2, r3
 800581e:	091b      	lsrs	r3, r3, #4
 8005820:	009a      	lsls	r2, r3, #2
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a13      	ldr	r2, [pc, #76]	@ (8005878 <HAL_DMA_Init+0x244>)
 800582a:	641a      	str	r2, [r3, #64]	@ 0x40
 800582c:	e035      	b.n	800589a <HAL_DMA_Init+0x266>
 800582e:	bf00      	nop
 8005830:	40020008 	.word	0x40020008
 8005834:	4002001c 	.word	0x4002001c
 8005838:	40020030 	.word	0x40020030
 800583c:	40020044 	.word	0x40020044
 8005840:	40020058 	.word	0x40020058
 8005844:	4002006c 	.word	0x4002006c
 8005848:	40020080 	.word	0x40020080
 800584c:	40020408 	.word	0x40020408
 8005850:	4002041c 	.word	0x4002041c
 8005854:	40020430 	.word	0x40020430
 8005858:	40020444 	.word	0x40020444
 800585c:	40020458 	.word	0x40020458
 8005860:	4002046c 	.word	0x4002046c
 8005864:	40020480 	.word	0x40020480
 8005868:	0800f144 	.word	0x0800f144
 800586c:	40020407 	.word	0x40020407
 8005870:	bffdfff8 	.word	0xbffdfff8
 8005874:	cccccccd 	.word	0xcccccccd
 8005878:	40020000 	.word	0x40020000
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	461a      	mov	r2, r3
 8005882:	4b42      	ldr	r3, [pc, #264]	@ (800598c <HAL_DMA_Init+0x358>)
 8005884:	4413      	add	r3, r2
 8005886:	4a42      	ldr	r2, [pc, #264]	@ (8005990 <HAL_DMA_Init+0x35c>)
 8005888:	fba2 2303 	umull	r2, r3, r2, r3
 800588c:	091b      	lsrs	r3, r3, #4
 800588e:	009a      	lsls	r2, r3, #2
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	4a3f      	ldr	r2, [pc, #252]	@ (8005994 <HAL_DMA_Init+0x360>)
 8005898:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2202      	movs	r2, #2
 800589e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80058b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058b4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80058be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6a1b      	ldr	r3, [r3, #32]
 80058dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80058de:	68fa      	ldr	r2, [r7, #12]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	68fa      	ldr	r2, [r7, #12]
 80058ea:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80058f4:	d039      	beq.n	800596a <HAL_DMA_Init+0x336>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058fa:	4a27      	ldr	r2, [pc, #156]	@ (8005998 <HAL_DMA_Init+0x364>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d11a      	bne.n	8005936 <HAL_DMA_Init+0x302>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005900:	4b26      	ldr	r3, [pc, #152]	@ (800599c <HAL_DMA_Init+0x368>)
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005908:	f003 031c 	and.w	r3, r3, #28
 800590c:	210f      	movs	r1, #15
 800590e:	fa01 f303 	lsl.w	r3, r1, r3
 8005912:	43db      	mvns	r3, r3
 8005914:	4921      	ldr	r1, [pc, #132]	@ (800599c <HAL_DMA_Init+0x368>)
 8005916:	4013      	ands	r3, r2
 8005918:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800591a:	4b20      	ldr	r3, [pc, #128]	@ (800599c <HAL_DMA_Init+0x368>)
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6859      	ldr	r1, [r3, #4]
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005926:	f003 031c 	and.w	r3, r3, #28
 800592a:	fa01 f303 	lsl.w	r3, r1, r3
 800592e:	491b      	ldr	r1, [pc, #108]	@ (800599c <HAL_DMA_Init+0x368>)
 8005930:	4313      	orrs	r3, r2
 8005932:	600b      	str	r3, [r1, #0]
 8005934:	e019      	b.n	800596a <HAL_DMA_Init+0x336>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005936:	4b1a      	ldr	r3, [pc, #104]	@ (80059a0 <HAL_DMA_Init+0x36c>)
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800593e:	f003 031c 	and.w	r3, r3, #28
 8005942:	210f      	movs	r1, #15
 8005944:	fa01 f303 	lsl.w	r3, r1, r3
 8005948:	43db      	mvns	r3, r3
 800594a:	4915      	ldr	r1, [pc, #84]	@ (80059a0 <HAL_DMA_Init+0x36c>)
 800594c:	4013      	ands	r3, r2
 800594e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005950:	4b13      	ldr	r3, [pc, #76]	@ (80059a0 <HAL_DMA_Init+0x36c>)
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6859      	ldr	r1, [r3, #4]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800595c:	f003 031c 	and.w	r3, r3, #28
 8005960:	fa01 f303 	lsl.w	r3, r1, r3
 8005964:	490e      	ldr	r1, [pc, #56]	@ (80059a0 <HAL_DMA_Init+0x36c>)
 8005966:	4313      	orrs	r3, r2
 8005968:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2200      	movs	r2, #0
 800596e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	3710      	adds	r7, #16
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	bffdfbf8 	.word	0xbffdfbf8
 8005990:	cccccccd 	.word	0xcccccccd
 8005994:	40020400 	.word	0x40020400
 8005998:	40020000 	.word	0x40020000
 800599c:	400200a8 	.word	0x400200a8
 80059a0:	400204a8 	.word	0x400204a8

080059a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b086      	sub	sp, #24
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	60f8      	str	r0, [r7, #12]
 80059ac:	60b9      	str	r1, [r7, #8]
 80059ae:	607a      	str	r2, [r7, #4]
 80059b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059b2:	2300      	movs	r3, #0
 80059b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d003      	beq.n	80059c4 <HAL_DMA_Start_IT+0x20>
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059c2:	d304      	bcc.n	80059ce <HAL_DMA_Start_IT+0x2a>
 80059c4:	f240 11df 	movw	r1, #479	@ 0x1df
 80059c8:	482c      	ldr	r0, [pc, #176]	@ (8005a7c <HAL_DMA_Start_IT+0xd8>)
 80059ca:	f7fe febd 	bl	8004748 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d101      	bne.n	80059dc <HAL_DMA_Start_IT+0x38>
 80059d8:	2302      	movs	r3, #2
 80059da:	e04b      	b.n	8005a74 <HAL_DMA_Start_IT+0xd0>
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80059ea:	b2db      	uxtb	r3, r3
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d13a      	bne.n	8005a66 <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2202      	movs	r2, #2
 80059f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2200      	movs	r2, #0
 80059fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f022 0201 	bic.w	r2, r2, #1
 8005a0c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	687a      	ldr	r2, [r7, #4]
 8005a12:	68b9      	ldr	r1, [r7, #8]
 8005a14:	68f8      	ldr	r0, [r7, #12]
 8005a16:	f000 f923 	bl	8005c60 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d008      	beq.n	8005a34 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f042 020e 	orr.w	r2, r2, #14
 8005a30:	601a      	str	r2, [r3, #0]
 8005a32:	e00f      	b.n	8005a54 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f022 0204 	bic.w	r2, r2, #4
 8005a42:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f042 020a 	orr.w	r2, r2, #10
 8005a52:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f042 0201 	orr.w	r2, r2, #1
 8005a62:	601a      	str	r2, [r3, #0]
 8005a64:	e005      	b.n	8005a72 <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005a6e:	2302      	movs	r3, #2
 8005a70:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005a72:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3718      	adds	r7, #24
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}
 8005a7c:	0800f144 	.word	0x0800f144

08005a80 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005a92:	b2db      	uxtb	r3, r3
 8005a94:	2b02      	cmp	r3, #2
 8005a96:	d005      	beq.n	8005aa4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2204      	movs	r2, #4
 8005a9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	73fb      	strb	r3, [r7, #15]
 8005aa2:	e029      	b.n	8005af8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f022 020e 	bic.w	r2, r2, #14
 8005ab2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f022 0201 	bic.w	r2, r2, #1
 8005ac2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ac8:	f003 021c 	and.w	r2, r3, #28
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad0:	2101      	movs	r1, #1
 8005ad2:	fa01 f202 	lsl.w	r2, r1, r2
 8005ad6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d003      	beq.n	8005af8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	4798      	blx	r3
    }
  }
  return status;
 8005af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3710      	adds	r7, #16
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}

08005b02 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005b02:	b580      	push	{r7, lr}
 8005b04:	b084      	sub	sp, #16
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b1e:	f003 031c 	and.w	r3, r3, #28
 8005b22:	2204      	movs	r2, #4
 8005b24:	409a      	lsls	r2, r3
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	4013      	ands	r3, r2
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d026      	beq.n	8005b7c <HAL_DMA_IRQHandler+0x7a>
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	f003 0304 	and.w	r3, r3, #4
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d021      	beq.n	8005b7c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0320 	and.w	r3, r3, #32
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d107      	bne.n	8005b56 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f022 0204 	bic.w	r2, r2, #4
 8005b54:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b5a:	f003 021c 	and.w	r2, r3, #28
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b62:	2104      	movs	r1, #4
 8005b64:	fa01 f202 	lsl.w	r2, r1, r2
 8005b68:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d071      	beq.n	8005c56 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005b7a:	e06c      	b.n	8005c56 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b80:	f003 031c 	and.w	r3, r3, #28
 8005b84:	2202      	movs	r2, #2
 8005b86:	409a      	lsls	r2, r3
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	4013      	ands	r3, r2
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d02e      	beq.n	8005bee <HAL_DMA_IRQHandler+0xec>
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	f003 0302 	and.w	r3, r3, #2
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d029      	beq.n	8005bee <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f003 0320 	and.w	r3, r3, #32
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d10b      	bne.n	8005bc0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f022 020a 	bic.w	r2, r2, #10
 8005bb6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bc4:	f003 021c 	and.w	r2, r3, #28
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bcc:	2102      	movs	r1, #2
 8005bce:	fa01 f202 	lsl.w	r2, r1, r2
 8005bd2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d038      	beq.n	8005c56 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005bec:	e033      	b.n	8005c56 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bf2:	f003 031c 	and.w	r3, r3, #28
 8005bf6:	2208      	movs	r2, #8
 8005bf8:	409a      	lsls	r2, r3
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d02a      	beq.n	8005c58 <HAL_DMA_IRQHandler+0x156>
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	f003 0308 	and.w	r3, r3, #8
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d025      	beq.n	8005c58 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f022 020e 	bic.w	r2, r2, #14
 8005c1a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c20:	f003 021c 	and.w	r2, r3, #28
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c28:	2101      	movs	r1, #1
 8005c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8005c2e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d004      	beq.n	8005c58 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005c56:	bf00      	nop
 8005c58:	bf00      	nop
}
 8005c5a:	3710      	adds	r7, #16
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}

08005c60 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b085      	sub	sp, #20
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	607a      	str	r2, [r7, #4]
 8005c6c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c72:	f003 021c 	and.w	r2, r3, #28
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c7a:	2101      	movs	r1, #1
 8005c7c:	fa01 f202 	lsl.w	r2, r1, r2
 8005c80:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	683a      	ldr	r2, [r7, #0]
 8005c88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	2b10      	cmp	r3, #16
 8005c90:	d108      	bne.n	8005ca4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	687a      	ldr	r2, [r7, #4]
 8005c98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68ba      	ldr	r2, [r7, #8]
 8005ca0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005ca2:	e007      	b.n	8005cb4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68ba      	ldr	r2, [r7, #8]
 8005caa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	60da      	str	r2, [r3, #12]
}
 8005cb4:	bf00      	nop
 8005cb6:	3714      	adds	r7, #20
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr

08005cc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b086      	sub	sp, #24
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
 8005cc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005cd4:	d01f      	beq.n	8005d16 <HAL_GPIO_Init+0x56>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a3c      	ldr	r2, [pc, #240]	@ (8005dcc <HAL_GPIO_Init+0x10c>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d01b      	beq.n	8005d16 <HAL_GPIO_Init+0x56>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a3b      	ldr	r2, [pc, #236]	@ (8005dd0 <HAL_GPIO_Init+0x110>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d017      	beq.n	8005d16 <HAL_GPIO_Init+0x56>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a3a      	ldr	r2, [pc, #232]	@ (8005dd4 <HAL_GPIO_Init+0x114>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d013      	beq.n	8005d16 <HAL_GPIO_Init+0x56>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4a39      	ldr	r2, [pc, #228]	@ (8005dd8 <HAL_GPIO_Init+0x118>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d00f      	beq.n	8005d16 <HAL_GPIO_Init+0x56>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a38      	ldr	r2, [pc, #224]	@ (8005ddc <HAL_GPIO_Init+0x11c>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d00b      	beq.n	8005d16 <HAL_GPIO_Init+0x56>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a37      	ldr	r2, [pc, #220]	@ (8005de0 <HAL_GPIO_Init+0x120>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d007      	beq.n	8005d16 <HAL_GPIO_Init+0x56>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a36      	ldr	r2, [pc, #216]	@ (8005de4 <HAL_GPIO_Init+0x124>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d003      	beq.n	8005d16 <HAL_GPIO_Init+0x56>
 8005d0e:	21aa      	movs	r1, #170	@ 0xaa
 8005d10:	4835      	ldr	r0, [pc, #212]	@ (8005de8 <HAL_GPIO_Init+0x128>)
 8005d12:	f7fe fd19 	bl	8004748 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d004      	beq.n	8005d2a <HAL_GPIO_Init+0x6a>
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d28:	d303      	bcc.n	8005d32 <HAL_GPIO_Init+0x72>
 8005d2a:	21ab      	movs	r1, #171	@ 0xab
 8005d2c:	482e      	ldr	r0, [pc, #184]	@ (8005de8 <HAL_GPIO_Init+0x128>)
 8005d2e:	f7fe fd0b 	bl	8004748 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	f000 823d 	beq.w	80061b6 <HAL_GPIO_Init+0x4f6>
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	f000 8238 	beq.w	80061b6 <HAL_GPIO_Init+0x4f6>
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	2b11      	cmp	r3, #17
 8005d4c:	f000 8233 	beq.w	80061b6 <HAL_GPIO_Init+0x4f6>
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	2b02      	cmp	r3, #2
 8005d56:	f000 822e 	beq.w	80061b6 <HAL_GPIO_Init+0x4f6>
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	2b12      	cmp	r3, #18
 8005d60:	f000 8229 	beq.w	80061b6 <HAL_GPIO_Init+0x4f6>
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8005d6c:	f000 8223 	beq.w	80061b6 <HAL_GPIO_Init+0x4f6>
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8005d78:	f000 821d 	beq.w	80061b6 <HAL_GPIO_Init+0x4f6>
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8005d84:	f000 8217 	beq.w	80061b6 <HAL_GPIO_Init+0x4f6>
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8005d90:	f000 8211 	beq.w	80061b6 <HAL_GPIO_Init+0x4f6>
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8005d9c:	f000 820b 	beq.w	80061b6 <HAL_GPIO_Init+0x4f6>
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8005da8:	f000 8205 	beq.w	80061b6 <HAL_GPIO_Init+0x4f6>
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	2b03      	cmp	r3, #3
 8005db2:	f000 8200 	beq.w	80061b6 <HAL_GPIO_Init+0x4f6>
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	2b0b      	cmp	r3, #11
 8005dbc:	f000 81fb 	beq.w	80061b6 <HAL_GPIO_Init+0x4f6>
 8005dc0:	21ac      	movs	r1, #172	@ 0xac
 8005dc2:	4809      	ldr	r0, [pc, #36]	@ (8005de8 <HAL_GPIO_Init+0x128>)
 8005dc4:	f7fe fcc0 	bl	8004748 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005dc8:	e1f5      	b.n	80061b6 <HAL_GPIO_Init+0x4f6>
 8005dca:	bf00      	nop
 8005dcc:	48000400 	.word	0x48000400
 8005dd0:	48000800 	.word	0x48000800
 8005dd4:	48000c00 	.word	0x48000c00
 8005dd8:	48001000 	.word	0x48001000
 8005ddc:	48001400 	.word	0x48001400
 8005de0:	48001800 	.word	0x48001800
 8005de4:	48001c00 	.word	0x48001c00
 8005de8:	0800f17c 	.word	0x0800f17c
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	2101      	movs	r1, #1
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	fa01 f303 	lsl.w	r3, r1, r3
 8005df8:	4013      	ands	r3, r2
 8005dfa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	f000 81d6 	beq.w	80061b0 <HAL_GPIO_Init+0x4f0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	f003 0303 	and.w	r3, r3, #3
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d005      	beq.n	8005e1c <HAL_GPIO_Init+0x15c>
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	f003 0303 	and.w	r3, r3, #3
 8005e18:	2b02      	cmp	r3, #2
 8005e1a:	d144      	bne.n	8005ea6 <HAL_GPIO_Init+0x1e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d00f      	beq.n	8005e44 <HAL_GPIO_Init+0x184>
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	68db      	ldr	r3, [r3, #12]
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d00b      	beq.n	8005e44 <HAL_GPIO_Init+0x184>
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	2b02      	cmp	r3, #2
 8005e32:	d007      	beq.n	8005e44 <HAL_GPIO_Init+0x184>
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	2b03      	cmp	r3, #3
 8005e3a:	d003      	beq.n	8005e44 <HAL_GPIO_Init+0x184>
 8005e3c:	21bb      	movs	r1, #187	@ 0xbb
 8005e3e:	489c      	ldr	r0, [pc, #624]	@ (80060b0 <HAL_GPIO_Init+0x3f0>)
 8005e40:	f7fe fc82 	bl	8004748 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	005b      	lsls	r3, r3, #1
 8005e4e:	2203      	movs	r2, #3
 8005e50:	fa02 f303 	lsl.w	r3, r2, r3
 8005e54:	43db      	mvns	r3, r3
 8005e56:	693a      	ldr	r2, [r7, #16]
 8005e58:	4013      	ands	r3, r2
 8005e5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	68da      	ldr	r2, [r3, #12]
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	005b      	lsls	r3, r3, #1
 8005e64:	fa02 f303 	lsl.w	r3, r2, r3
 8005e68:	693a      	ldr	r2, [r7, #16]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e82:	43db      	mvns	r3, r3
 8005e84:	693a      	ldr	r2, [r7, #16]
 8005e86:	4013      	ands	r3, r2
 8005e88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	091b      	lsrs	r3, r3, #4
 8005e90:	f003 0201 	and.w	r2, r3, #1
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	fa02 f303 	lsl.w	r3, r2, r3
 8005e9a:	693a      	ldr	r2, [r7, #16]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	693a      	ldr	r2, [r7, #16]
 8005ea4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	f003 0303 	and.w	r3, r3, #3
 8005eae:	2b03      	cmp	r3, #3
 8005eb0:	d118      	bne.n	8005ee4 <HAL_GPIO_Init+0x224>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005eb8:	2201      	movs	r2, #1
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec0:	43db      	mvns	r3, r3
 8005ec2:	693a      	ldr	r2, [r7, #16]
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	08db      	lsrs	r3, r3, #3
 8005ece:	f003 0201 	and.w	r2, r3, #1
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed8:	693a      	ldr	r2, [r7, #16]
 8005eda:	4313      	orrs	r3, r2
 8005edc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	693a      	ldr	r2, [r7, #16]
 8005ee2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	f003 0303 	and.w	r3, r3, #3
 8005eec:	2b03      	cmp	r3, #3
 8005eee:	d027      	beq.n	8005f40 <HAL_GPIO_Init+0x280>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d00b      	beq.n	8005f10 <HAL_GPIO_Init+0x250>
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d007      	beq.n	8005f10 <HAL_GPIO_Init+0x250>
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	d003      	beq.n	8005f10 <HAL_GPIO_Init+0x250>
 8005f08:	21dc      	movs	r1, #220	@ 0xdc
 8005f0a:	4869      	ldr	r0, [pc, #420]	@ (80060b0 <HAL_GPIO_Init+0x3f0>)
 8005f0c:	f7fe fc1c 	bl	8004748 <assert_failed>

        temp = GPIOx->PUPDR;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	005b      	lsls	r3, r3, #1
 8005f1a:	2203      	movs	r2, #3
 8005f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f20:	43db      	mvns	r3, r3
 8005f22:	693a      	ldr	r2, [r7, #16]
 8005f24:	4013      	ands	r3, r2
 8005f26:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	689a      	ldr	r2, [r3, #8]
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	005b      	lsls	r3, r3, #1
 8005f30:	fa02 f303 	lsl.w	r3, r2, r3
 8005f34:	693a      	ldr	r2, [r7, #16]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	693a      	ldr	r2, [r7, #16]
 8005f3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	f003 0303 	and.w	r3, r3, #3
 8005f48:	2b02      	cmp	r3, #2
 8005f4a:	d14f      	bne.n	8005fec <HAL_GPIO_Init+0x32c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005f52:	d01f      	beq.n	8005f94 <HAL_GPIO_Init+0x2d4>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	4a57      	ldr	r2, [pc, #348]	@ (80060b4 <HAL_GPIO_Init+0x3f4>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d01b      	beq.n	8005f94 <HAL_GPIO_Init+0x2d4>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	4a56      	ldr	r2, [pc, #344]	@ (80060b8 <HAL_GPIO_Init+0x3f8>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d017      	beq.n	8005f94 <HAL_GPIO_Init+0x2d4>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a55      	ldr	r2, [pc, #340]	@ (80060bc <HAL_GPIO_Init+0x3fc>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d013      	beq.n	8005f94 <HAL_GPIO_Init+0x2d4>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	4a54      	ldr	r2, [pc, #336]	@ (80060c0 <HAL_GPIO_Init+0x400>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d00f      	beq.n	8005f94 <HAL_GPIO_Init+0x2d4>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	4a53      	ldr	r2, [pc, #332]	@ (80060c4 <HAL_GPIO_Init+0x404>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d00b      	beq.n	8005f94 <HAL_GPIO_Init+0x2d4>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	4a52      	ldr	r2, [pc, #328]	@ (80060c8 <HAL_GPIO_Init+0x408>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d007      	beq.n	8005f94 <HAL_GPIO_Init+0x2d4>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	4a51      	ldr	r2, [pc, #324]	@ (80060cc <HAL_GPIO_Init+0x40c>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d003      	beq.n	8005f94 <HAL_GPIO_Init+0x2d4>
 8005f8c:	21e8      	movs	r1, #232	@ 0xe8
 8005f8e:	4848      	ldr	r0, [pc, #288]	@ (80060b0 <HAL_GPIO_Init+0x3f0>)
 8005f90:	f7fe fbda 	bl	8004748 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	691b      	ldr	r3, [r3, #16]
 8005f98:	2b0f      	cmp	r3, #15
 8005f9a:	d903      	bls.n	8005fa4 <HAL_GPIO_Init+0x2e4>
 8005f9c:	21e9      	movs	r1, #233	@ 0xe9
 8005f9e:	4844      	ldr	r0, [pc, #272]	@ (80060b0 <HAL_GPIO_Init+0x3f0>)
 8005fa0:	f7fe fbd2 	bl	8004748 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	08da      	lsrs	r2, r3, #3
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	3208      	adds	r2, #8
 8005fac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fb0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	f003 0307 	and.w	r3, r3, #7
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	220f      	movs	r2, #15
 8005fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc0:	43db      	mvns	r3, r3
 8005fc2:	693a      	ldr	r2, [r7, #16]
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	691a      	ldr	r2, [r3, #16]
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	f003 0307 	and.w	r3, r3, #7
 8005fd2:	009b      	lsls	r3, r3, #2
 8005fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd8:	693a      	ldr	r2, [r7, #16]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	08da      	lsrs	r2, r3, #3
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	3208      	adds	r2, #8
 8005fe6:	6939      	ldr	r1, [r7, #16]
 8005fe8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	005b      	lsls	r3, r3, #1
 8005ff6:	2203      	movs	r2, #3
 8005ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ffc:	43db      	mvns	r3, r3
 8005ffe:	693a      	ldr	r2, [r7, #16]
 8006000:	4013      	ands	r3, r2
 8006002:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	f003 0203 	and.w	r2, r3, #3
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	005b      	lsls	r3, r3, #1
 8006010:	fa02 f303 	lsl.w	r3, r2, r3
 8006014:	693a      	ldr	r2, [r7, #16]
 8006016:	4313      	orrs	r3, r2
 8006018:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	693a      	ldr	r2, [r7, #16]
 800601e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006028:	2b00      	cmp	r3, #0
 800602a:	f000 80c1 	beq.w	80061b0 <HAL_GPIO_Init+0x4f0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800602e:	4b28      	ldr	r3, [pc, #160]	@ (80060d0 <HAL_GPIO_Init+0x410>)
 8006030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006032:	4a27      	ldr	r2, [pc, #156]	@ (80060d0 <HAL_GPIO_Init+0x410>)
 8006034:	f043 0301 	orr.w	r3, r3, #1
 8006038:	6613      	str	r3, [r2, #96]	@ 0x60
 800603a:	4b25      	ldr	r3, [pc, #148]	@ (80060d0 <HAL_GPIO_Init+0x410>)
 800603c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800603e:	f003 0301 	and.w	r3, r3, #1
 8006042:	60bb      	str	r3, [r7, #8]
 8006044:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006046:	4a23      	ldr	r2, [pc, #140]	@ (80060d4 <HAL_GPIO_Init+0x414>)
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	089b      	lsrs	r3, r3, #2
 800604c:	3302      	adds	r3, #2
 800604e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006052:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	f003 0303 	and.w	r3, r3, #3
 800605a:	009b      	lsls	r3, r3, #2
 800605c:	220f      	movs	r2, #15
 800605e:	fa02 f303 	lsl.w	r3, r2, r3
 8006062:	43db      	mvns	r3, r3
 8006064:	693a      	ldr	r2, [r7, #16]
 8006066:	4013      	ands	r3, r2
 8006068:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006070:	d03a      	beq.n	80060e8 <HAL_GPIO_Init+0x428>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a0f      	ldr	r2, [pc, #60]	@ (80060b4 <HAL_GPIO_Init+0x3f4>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d034      	beq.n	80060e4 <HAL_GPIO_Init+0x424>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a0e      	ldr	r2, [pc, #56]	@ (80060b8 <HAL_GPIO_Init+0x3f8>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d02e      	beq.n	80060e0 <HAL_GPIO_Init+0x420>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a0d      	ldr	r2, [pc, #52]	@ (80060bc <HAL_GPIO_Init+0x3fc>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d028      	beq.n	80060dc <HAL_GPIO_Init+0x41c>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a0c      	ldr	r2, [pc, #48]	@ (80060c0 <HAL_GPIO_Init+0x400>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d022      	beq.n	80060d8 <HAL_GPIO_Init+0x418>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a0b      	ldr	r2, [pc, #44]	@ (80060c4 <HAL_GPIO_Init+0x404>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d007      	beq.n	80060aa <HAL_GPIO_Init+0x3ea>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4a0a      	ldr	r2, [pc, #40]	@ (80060c8 <HAL_GPIO_Init+0x408>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d101      	bne.n	80060a6 <HAL_GPIO_Init+0x3e6>
 80060a2:	2306      	movs	r3, #6
 80060a4:	e021      	b.n	80060ea <HAL_GPIO_Init+0x42a>
 80060a6:	2307      	movs	r3, #7
 80060a8:	e01f      	b.n	80060ea <HAL_GPIO_Init+0x42a>
 80060aa:	2305      	movs	r3, #5
 80060ac:	e01d      	b.n	80060ea <HAL_GPIO_Init+0x42a>
 80060ae:	bf00      	nop
 80060b0:	0800f17c 	.word	0x0800f17c
 80060b4:	48000400 	.word	0x48000400
 80060b8:	48000800 	.word	0x48000800
 80060bc:	48000c00 	.word	0x48000c00
 80060c0:	48001000 	.word	0x48001000
 80060c4:	48001400 	.word	0x48001400
 80060c8:	48001800 	.word	0x48001800
 80060cc:	48001c00 	.word	0x48001c00
 80060d0:	40021000 	.word	0x40021000
 80060d4:	40010000 	.word	0x40010000
 80060d8:	2304      	movs	r3, #4
 80060da:	e006      	b.n	80060ea <HAL_GPIO_Init+0x42a>
 80060dc:	2303      	movs	r3, #3
 80060de:	e004      	b.n	80060ea <HAL_GPIO_Init+0x42a>
 80060e0:	2302      	movs	r3, #2
 80060e2:	e002      	b.n	80060ea <HAL_GPIO_Init+0x42a>
 80060e4:	2301      	movs	r3, #1
 80060e6:	e000      	b.n	80060ea <HAL_GPIO_Init+0x42a>
 80060e8:	2300      	movs	r3, #0
 80060ea:	697a      	ldr	r2, [r7, #20]
 80060ec:	f002 0203 	and.w	r2, r2, #3
 80060f0:	0092      	lsls	r2, r2, #2
 80060f2:	4093      	lsls	r3, r2
 80060f4:	693a      	ldr	r2, [r7, #16]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80060fa:	4935      	ldr	r1, [pc, #212]	@ (80061d0 <HAL_GPIO_Init+0x510>)
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	089b      	lsrs	r3, r3, #2
 8006100:	3302      	adds	r3, #2
 8006102:	693a      	ldr	r2, [r7, #16]
 8006104:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006108:	4b32      	ldr	r3, [pc, #200]	@ (80061d4 <HAL_GPIO_Init+0x514>)
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	43db      	mvns	r3, r3
 8006112:	693a      	ldr	r2, [r7, #16]
 8006114:	4013      	ands	r3, r2
 8006116:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006120:	2b00      	cmp	r3, #0
 8006122:	d003      	beq.n	800612c <HAL_GPIO_Init+0x46c>
        {
          temp |= iocurrent;
 8006124:	693a      	ldr	r2, [r7, #16]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	4313      	orrs	r3, r2
 800612a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800612c:	4a29      	ldr	r2, [pc, #164]	@ (80061d4 <HAL_GPIO_Init+0x514>)
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006132:	4b28      	ldr	r3, [pc, #160]	@ (80061d4 <HAL_GPIO_Init+0x514>)
 8006134:	68db      	ldr	r3, [r3, #12]
 8006136:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	43db      	mvns	r3, r3
 800613c:	693a      	ldr	r2, [r7, #16]
 800613e:	4013      	ands	r3, r2
 8006140:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800614a:	2b00      	cmp	r3, #0
 800614c:	d003      	beq.n	8006156 <HAL_GPIO_Init+0x496>
        {
          temp |= iocurrent;
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	4313      	orrs	r3, r2
 8006154:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006156:	4a1f      	ldr	r2, [pc, #124]	@ (80061d4 <HAL_GPIO_Init+0x514>)
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800615c:	4b1d      	ldr	r3, [pc, #116]	@ (80061d4 <HAL_GPIO_Init+0x514>)
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	43db      	mvns	r3, r3
 8006166:	693a      	ldr	r2, [r7, #16]
 8006168:	4013      	ands	r3, r2
 800616a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006174:	2b00      	cmp	r3, #0
 8006176:	d003      	beq.n	8006180 <HAL_GPIO_Init+0x4c0>
        {
          temp |= iocurrent;
 8006178:	693a      	ldr	r2, [r7, #16]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	4313      	orrs	r3, r2
 800617e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006180:	4a14      	ldr	r2, [pc, #80]	@ (80061d4 <HAL_GPIO_Init+0x514>)
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006186:	4b13      	ldr	r3, [pc, #76]	@ (80061d4 <HAL_GPIO_Init+0x514>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	43db      	mvns	r3, r3
 8006190:	693a      	ldr	r2, [r7, #16]
 8006192:	4013      	ands	r3, r2
 8006194:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d003      	beq.n	80061aa <HAL_GPIO_Init+0x4ea>
        {
          temp |= iocurrent;
 80061a2:	693a      	ldr	r2, [r7, #16]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80061aa:	4a0a      	ldr	r2, [pc, #40]	@ (80061d4 <HAL_GPIO_Init+0x514>)
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	3301      	adds	r3, #1
 80061b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	fa22 f303 	lsr.w	r3, r2, r3
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	f47f ae13 	bne.w	8005dec <HAL_GPIO_Init+0x12c>
  }
}
 80061c6:	bf00      	nop
 80061c8:	bf00      	nop
 80061ca:	3718      	adds	r7, #24
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}
 80061d0:	40010000 	.word	0x40010000
 80061d4:	40010400 	.word	0x40010400

080061d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b084      	sub	sp, #16
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	460b      	mov	r3, r1
 80061e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80061e4:	887b      	ldrh	r3, [r7, #2]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d104      	bne.n	80061f4 <HAL_GPIO_ReadPin+0x1c>
 80061ea:	f44f 71c7 	mov.w	r1, #398	@ 0x18e
 80061ee:	4809      	ldr	r0, [pc, #36]	@ (8006214 <HAL_GPIO_ReadPin+0x3c>)
 80061f0:	f7fe faaa 	bl	8004748 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	691a      	ldr	r2, [r3, #16]
 80061f8:	887b      	ldrh	r3, [r7, #2]
 80061fa:	4013      	ands	r3, r2
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d002      	beq.n	8006206 <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8006200:	2301      	movs	r3, #1
 8006202:	73fb      	strb	r3, [r7, #15]
 8006204:	e001      	b.n	800620a <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006206:	2300      	movs	r3, #0
 8006208:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800620a:	7bfb      	ldrb	r3, [r7, #15]
}
 800620c:	4618      	mov	r0, r3
 800620e:	3710      	adds	r7, #16
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}
 8006214:	0800f17c 	.word	0x0800f17c

08006218 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b082      	sub	sp, #8
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	460b      	mov	r3, r1
 8006222:	807b      	strh	r3, [r7, #2]
 8006224:	4613      	mov	r3, r2
 8006226:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8006228:	887b      	ldrh	r3, [r7, #2]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d104      	bne.n	8006238 <HAL_GPIO_WritePin+0x20>
 800622e:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 8006232:	480e      	ldr	r0, [pc, #56]	@ (800626c <HAL_GPIO_WritePin+0x54>)
 8006234:	f7fe fa88 	bl	8004748 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8006238:	787b      	ldrb	r3, [r7, #1]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d007      	beq.n	800624e <HAL_GPIO_WritePin+0x36>
 800623e:	787b      	ldrb	r3, [r7, #1]
 8006240:	2b01      	cmp	r3, #1
 8006242:	d004      	beq.n	800624e <HAL_GPIO_WritePin+0x36>
 8006244:	f240 11af 	movw	r1, #431	@ 0x1af
 8006248:	4808      	ldr	r0, [pc, #32]	@ (800626c <HAL_GPIO_WritePin+0x54>)
 800624a:	f7fe fa7d 	bl	8004748 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 800624e:	787b      	ldrb	r3, [r7, #1]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d003      	beq.n	800625c <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006254:	887a      	ldrh	r2, [r7, #2]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800625a:	e002      	b.n	8006262 <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800625c:	887a      	ldrh	r2, [r7, #2]
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006262:	bf00      	nop
 8006264:	3708      	adds	r7, #8
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}
 800626a:	bf00      	nop
 800626c:	0800f17c 	.word	0x0800f17c

08006270 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b084      	sub	sp, #16
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	460b      	mov	r3, r1
 800627a:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800627c:	887b      	ldrh	r3, [r7, #2]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d104      	bne.n	800628c <HAL_GPIO_TogglePin+0x1c>
 8006282:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 8006286:	480a      	ldr	r0, [pc, #40]	@ (80062b0 <HAL_GPIO_TogglePin+0x40>)
 8006288:	f7fe fa5e 	bl	8004748 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	695b      	ldr	r3, [r3, #20]
 8006290:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006292:	887a      	ldrh	r2, [r7, #2]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	4013      	ands	r3, r2
 8006298:	041a      	lsls	r2, r3, #16
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	43d9      	mvns	r1, r3
 800629e:	887b      	ldrh	r3, [r7, #2]
 80062a0:	400b      	ands	r3, r1
 80062a2:	431a      	orrs	r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	619a      	str	r2, [r3, #24]
}
 80062a8:	bf00      	nop
 80062aa:	3710      	adds	r7, #16
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	0800f17c 	.word	0x0800f17c

080062b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b082      	sub	sp, #8
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	4603      	mov	r3, r0
 80062bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80062be:	4b08      	ldr	r3, [pc, #32]	@ (80062e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80062c0:	695a      	ldr	r2, [r3, #20]
 80062c2:	88fb      	ldrh	r3, [r7, #6]
 80062c4:	4013      	ands	r3, r2
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d006      	beq.n	80062d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80062ca:	4a05      	ldr	r2, [pc, #20]	@ (80062e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80062cc:	88fb      	ldrh	r3, [r7, #6]
 80062ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80062d0:	88fb      	ldrh	r3, [r7, #6]
 80062d2:	4618      	mov	r0, r3
 80062d4:	f7fe f9ce 	bl	8004674 <HAL_GPIO_EXTI_Callback>
  }
}
 80062d8:	bf00      	nop
 80062da:	3708      	adds	r7, #8
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	40010400 	.word	0x40010400

080062e4 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d101      	bne.n	80062f6 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 80062f2:	2301      	movs	r3, #1
 80062f4:	e1f3      	b.n	80066de <HAL_LPTIM_Init+0x3fa>
  }

  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a8e      	ldr	r2, [pc, #568]	@ (8006534 <HAL_LPTIM_Init+0x250>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d008      	beq.n	8006312 <HAL_LPTIM_Init+0x2e>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a8c      	ldr	r2, [pc, #560]	@ (8006538 <HAL_LPTIM_Init+0x254>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d003      	beq.n	8006312 <HAL_LPTIM_Init+0x2e>
 800630a:	21fc      	movs	r1, #252	@ 0xfc
 800630c:	488b      	ldr	r0, [pc, #556]	@ (800653c <HAL_LPTIM_Init+0x258>)
 800630e:	f7fe fa1b 	bl	8004748 <assert_failed>

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	2b01      	cmp	r3, #1
 8006318:	d007      	beq.n	800632a <HAL_LPTIM_Init+0x46>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d003      	beq.n	800632a <HAL_LPTIM_Init+0x46>
 8006322:	21fe      	movs	r1, #254	@ 0xfe
 8006324:	4885      	ldr	r0, [pc, #532]	@ (800653c <HAL_LPTIM_Init+0x258>)
 8006326:	f7fe fa0f 	bl	8004748 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d026      	beq.n	8006380 <HAL_LPTIM_Init+0x9c>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800633a:	d021      	beq.n	8006380 <HAL_LPTIM_Init+0x9c>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006344:	d01c      	beq.n	8006380 <HAL_LPTIM_Init+0x9c>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800634e:	d017      	beq.n	8006380 <HAL_LPTIM_Init+0x9c>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006358:	d012      	beq.n	8006380 <HAL_LPTIM_Init+0x9c>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006362:	d00d      	beq.n	8006380 <HAL_LPTIM_Init+0x9c>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	689b      	ldr	r3, [r3, #8]
 8006368:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800636c:	d008      	beq.n	8006380 <HAL_LPTIM_Init+0x9c>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8006376:	d003      	beq.n	8006380 <HAL_LPTIM_Init+0x9c>
 8006378:	21ff      	movs	r1, #255	@ 0xff
 800637a:	4870      	ldr	r0, [pc, #448]	@ (800653c <HAL_LPTIM_Init+0x258>)
 800637c:	f7fe f9e4 	bl	8004748 <assert_failed>
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	2b01      	cmp	r3, #1
 8006386:	d004      	beq.n	8006392 <HAL_LPTIM_Init+0xae>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800638c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006390:	d125      	bne.n	80063de <HAL_LPTIM_Init+0xfa>
  {
    assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	68db      	ldr	r3, [r3, #12]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d00c      	beq.n	80063b4 <HAL_LPTIM_Init+0xd0>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	2b02      	cmp	r3, #2
 80063a0:	d008      	beq.n	80063b4 <HAL_LPTIM_Init+0xd0>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	68db      	ldr	r3, [r3, #12]
 80063a6:	2b04      	cmp	r3, #4
 80063a8:	d004      	beq.n	80063b4 <HAL_LPTIM_Init+0xd0>
 80063aa:	f240 1103 	movw	r1, #259	@ 0x103
 80063ae:	4863      	ldr	r0, [pc, #396]	@ (800653c <HAL_LPTIM_Init+0x258>)
 80063b0:	f7fe f9ca 	bl	8004748 <assert_failed>
    assert_param(IS_LPTIM_CLOCK_SAMPLE_TIME(hlptim->Init.UltraLowPowerClock.SampleTime));
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	691b      	ldr	r3, [r3, #16]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d010      	beq.n	80063de <HAL_LPTIM_Init+0xfa>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	691b      	ldr	r3, [r3, #16]
 80063c0:	2b08      	cmp	r3, #8
 80063c2:	d00c      	beq.n	80063de <HAL_LPTIM_Init+0xfa>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	691b      	ldr	r3, [r3, #16]
 80063c8:	2b10      	cmp	r3, #16
 80063ca:	d008      	beq.n	80063de <HAL_LPTIM_Init+0xfa>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	691b      	ldr	r3, [r3, #16]
 80063d0:	2b18      	cmp	r3, #24
 80063d2:	d004      	beq.n	80063de <HAL_LPTIM_Init+0xfa>
 80063d4:	f44f 7182 	mov.w	r1, #260	@ 0x104
 80063d8:	4858      	ldr	r0, [pc, #352]	@ (800653c <HAL_LPTIM_Init+0x258>)
 80063da:	f7fe f9b5 	bl	8004748 <assert_failed>
  }
  assert_param(IS_LPTIM_TRG_SOURCE(hlptim->Init.Trigger.Source));
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d02b      	beq.n	8006442 <HAL_LPTIM_Init+0x15e>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	695b      	ldr	r3, [r3, #20]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d027      	beq.n	8006442 <HAL_LPTIM_Init+0x15e>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	695b      	ldr	r3, [r3, #20]
 80063f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063fa:	d022      	beq.n	8006442 <HAL_LPTIM_Init+0x15e>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	695b      	ldr	r3, [r3, #20]
 8006400:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006404:	d01d      	beq.n	8006442 <HAL_LPTIM_Init+0x15e>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	695b      	ldr	r3, [r3, #20]
 800640a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800640e:	d018      	beq.n	8006442 <HAL_LPTIM_Init+0x15e>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	695b      	ldr	r3, [r3, #20]
 8006414:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006418:	d013      	beq.n	8006442 <HAL_LPTIM_Init+0x15e>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	695b      	ldr	r3, [r3, #20]
 800641e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006422:	d00e      	beq.n	8006442 <HAL_LPTIM_Init+0x15e>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	695b      	ldr	r3, [r3, #20]
 8006428:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800642c:	d009      	beq.n	8006442 <HAL_LPTIM_Init+0x15e>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	695b      	ldr	r3, [r3, #20]
 8006432:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 8006436:	d004      	beq.n	8006442 <HAL_LPTIM_Init+0x15e>
 8006438:	f44f 7183 	mov.w	r1, #262	@ 0x106
 800643c:	483f      	ldr	r0, [pc, #252]	@ (800653c <HAL_LPTIM_Init+0x258>)
 800643e:	f7fe f983 	bl	8004748 <assert_failed>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	695b      	ldr	r3, [r3, #20]
 8006446:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800644a:	4293      	cmp	r3, r2
 800644c:	d028      	beq.n	80064a0 <HAL_LPTIM_Init+0x1bc>
  {
    assert_param(IS_LPTIM_EXT_TRG_POLARITY(hlptim->Init.Trigger.ActiveEdge));
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	699b      	ldr	r3, [r3, #24]
 8006452:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006456:	d00e      	beq.n	8006476 <HAL_LPTIM_Init+0x192>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	699b      	ldr	r3, [r3, #24]
 800645c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006460:	d009      	beq.n	8006476 <HAL_LPTIM_Init+0x192>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	699b      	ldr	r3, [r3, #24]
 8006466:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800646a:	d004      	beq.n	8006476 <HAL_LPTIM_Init+0x192>
 800646c:	f240 1109 	movw	r1, #265	@ 0x109
 8006470:	4832      	ldr	r0, [pc, #200]	@ (800653c <HAL_LPTIM_Init+0x258>)
 8006472:	f7fe f969 	bl	8004748 <assert_failed>
    assert_param(IS_LPTIM_TRIG_SAMPLE_TIME(hlptim->Init.Trigger.SampleTime));
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	69db      	ldr	r3, [r3, #28]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d010      	beq.n	80064a0 <HAL_LPTIM_Init+0x1bc>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	69db      	ldr	r3, [r3, #28]
 8006482:	2b40      	cmp	r3, #64	@ 0x40
 8006484:	d00c      	beq.n	80064a0 <HAL_LPTIM_Init+0x1bc>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	69db      	ldr	r3, [r3, #28]
 800648a:	2b80      	cmp	r3, #128	@ 0x80
 800648c:	d008      	beq.n	80064a0 <HAL_LPTIM_Init+0x1bc>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	69db      	ldr	r3, [r3, #28]
 8006492:	2bc0      	cmp	r3, #192	@ 0xc0
 8006494:	d004      	beq.n	80064a0 <HAL_LPTIM_Init+0x1bc>
 8006496:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 800649a:	4828      	ldr	r0, [pc, #160]	@ (800653c <HAL_LPTIM_Init+0x258>)
 800649c:	f7fe f954 	bl	8004748 <assert_failed>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6a1b      	ldr	r3, [r3, #32]
 80064a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80064a8:	d008      	beq.n	80064bc <HAL_LPTIM_Init+0x1d8>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6a1b      	ldr	r3, [r3, #32]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d004      	beq.n	80064bc <HAL_LPTIM_Init+0x1d8>
 80064b2:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80064b6:	4821      	ldr	r0, [pc, #132]	@ (800653c <HAL_LPTIM_Init+0x258>)
 80064b8:	f7fe f946 	bl	8004748 <assert_failed>
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d009      	beq.n	80064d8 <HAL_LPTIM_Init+0x1f4>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80064cc:	d004      	beq.n	80064d8 <HAL_LPTIM_Init+0x1f4>
 80064ce:	f240 110d 	movw	r1, #269	@ 0x10d
 80064d2:	481a      	ldr	r0, [pc, #104]	@ (800653c <HAL_LPTIM_Init+0x258>)
 80064d4:	f7fe f938 	bl	8004748 <assert_failed>
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d009      	beq.n	80064f4 <HAL_LPTIM_Init+0x210>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80064e8:	d004      	beq.n	80064f4 <HAL_LPTIM_Init+0x210>
 80064ea:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 80064ee:	4813      	ldr	r0, [pc, #76]	@ (800653c <HAL_LPTIM_Init+0x258>)
 80064f0:	f7fe f92a 	bl	8004748 <assert_failed>
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d106      	bne.n	800650e <HAL_LPTIM_Init+0x22a>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f7fd ff93 	bl	8004434 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2202      	movs	r2, #2
 8006512:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	2b01      	cmp	r3, #1
 8006524:	d00c      	beq.n	8006540 <HAL_LPTIM_Init+0x25c>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800652a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800652e:	d10b      	bne.n	8006548 <HAL_LPTIM_Init+0x264>
 8006530:	e006      	b.n	8006540 <HAL_LPTIM_Init+0x25c>
 8006532:	bf00      	nop
 8006534:	40007c00 	.word	0x40007c00
 8006538:	40009400 	.word	0x40009400
 800653c:	0800f1b8 	.word	0x0800f1b8
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f023 031e 	bic.w	r3, r3, #30
 8006546:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	695b      	ldr	r3, [r3, #20]
 800654c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006550:	4293      	cmp	r3, r2
 8006552:	d005      	beq.n	8006560 <HAL_LPTIM_Init+0x27c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800655a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800655e:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8006560:	68fa      	ldr	r2, [r7, #12]
 8006562:	4b61      	ldr	r3, [pc, #388]	@ (80066e8 <HAL_LPTIM_Init+0x404>)
 8006564:	4013      	ands	r3, r2
 8006566:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006570:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8006576:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 800657c:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8006582:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006584:	68fa      	ldr	r2, [r7, #12]
 8006586:	4313      	orrs	r3, r2
 8006588:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d107      	bne.n	80065a2 <HAL_LPTIM_Init+0x2be>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800659a:	4313      	orrs	r3, r2
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	4313      	orrs	r3, r2
 80065a0:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d004      	beq.n	80065b4 <HAL_LPTIM_Init+0x2d0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80065b2:	d107      	bne.n	80065c4 <HAL_LPTIM_Init+0x2e0>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80065bc:	4313      	orrs	r3, r2
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	4313      	orrs	r3, r2
 80065c2:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	695b      	ldr	r3, [r3, #20]
 80065c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d00a      	beq.n	80065e6 <HAL_LPTIM_Init+0x302>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80065d8:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 80065de:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80065e0:	68fa      	ldr	r2, [r7, #12]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	68fa      	ldr	r2, [r7, #12]
 80065ec:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4a3e      	ldr	r2, [pc, #248]	@ (80066ec <HAL_LPTIM_Init+0x408>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d141      	bne.n	800667c <HAL_LPTIM_Init+0x398>
  {
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a3b      	ldr	r2, [pc, #236]	@ (80066ec <HAL_LPTIM_Init+0x408>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d107      	bne.n	8006612 <HAL_LPTIM_Init+0x32e>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006606:	2b00      	cmp	r3, #0
 8006608:	d01d      	beq.n	8006646 <HAL_LPTIM_Init+0x362>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800660e:	2b01      	cmp	r3, #1
 8006610:	d019      	beq.n	8006646 <HAL_LPTIM_Init+0x362>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4a36      	ldr	r2, [pc, #216]	@ (80066f0 <HAL_LPTIM_Init+0x40c>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d10f      	bne.n	800663c <HAL_LPTIM_Init+0x358>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006620:	2b00      	cmp	r3, #0
 8006622:	d010      	beq.n	8006646 <HAL_LPTIM_Init+0x362>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006628:	2b01      	cmp	r3, #1
 800662a:	d00c      	beq.n	8006646 <HAL_LPTIM_Init+0x362>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006630:	2b02      	cmp	r3, #2
 8006632:	d008      	beq.n	8006646 <HAL_LPTIM_Init+0x362>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006638:	2b03      	cmp	r3, #3
 800663a:	d004      	beq.n	8006646 <HAL_LPTIM_Init+0x362>
 800663c:	f240 117f 	movw	r1, #383	@ 0x17f
 8006640:	482c      	ldr	r0, [pc, #176]	@ (80066f4 <HAL_LPTIM_Init+0x410>)
 8006642:	f7fe f881 	bl	8004748 <assert_failed>
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a28      	ldr	r2, [pc, #160]	@ (80066ec <HAL_LPTIM_Init+0x408>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d107      	bne.n	8006660 <HAL_LPTIM_Init+0x37c>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006654:	2b00      	cmp	r3, #0
 8006656:	d008      	beq.n	800666a <HAL_LPTIM_Init+0x386>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800665c:	2b02      	cmp	r3, #2
 800665e:	d004      	beq.n	800666a <HAL_LPTIM_Init+0x386>
 8006660:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8006664:	4823      	ldr	r0, [pc, #140]	@ (80066f4 <HAL_LPTIM_Init+0x410>)
 8006666:	f7fe f86f 	bl	8004748 <assert_failed>

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	430a      	orrs	r2, r1
 8006678:	621a      	str	r2, [r3, #32]
 800667a:	e02b      	b.n	80066d4 <HAL_LPTIM_Init+0x3f0>
  }
  else
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a1a      	ldr	r2, [pc, #104]	@ (80066ec <HAL_LPTIM_Init+0x408>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d107      	bne.n	8006696 <HAL_LPTIM_Init+0x3b2>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800668a:	2b00      	cmp	r3, #0
 800668c:	d01d      	beq.n	80066ca <HAL_LPTIM_Init+0x3e6>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006692:	2b01      	cmp	r3, #1
 8006694:	d019      	beq.n	80066ca <HAL_LPTIM_Init+0x3e6>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a15      	ldr	r2, [pc, #84]	@ (80066f0 <HAL_LPTIM_Init+0x40c>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d10f      	bne.n	80066c0 <HAL_LPTIM_Init+0x3dc>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d010      	beq.n	80066ca <HAL_LPTIM_Init+0x3e6>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d00c      	beq.n	80066ca <HAL_LPTIM_Init+0x3e6>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b4:	2b02      	cmp	r3, #2
 80066b6:	d008      	beq.n	80066ca <HAL_LPTIM_Init+0x3e6>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066bc:	2b03      	cmp	r3, #3
 80066be:	d004      	beq.n	80066ca <HAL_LPTIM_Init+0x3e6>
 80066c0:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 80066c4:	480b      	ldr	r0, [pc, #44]	@ (80066f4 <HAL_LPTIM_Init+0x410>)
 80066c6:	f7fe f83f 	bl	8004748 <assert_failed>

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80066d2:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80066dc:	2300      	movs	r3, #0
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3710      	adds	r7, #16
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	bf00      	nop
 80066e8:	ff19f1fe 	.word	0xff19f1fe
 80066ec:	40007c00 	.word	0x40007c00
 80066f0:	40009400 	.word	0x40009400
 80066f4:	0800f1b8 	.word	0x0800f1b8

080066f8 <HAL_LPTIM_Encoder_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b084      	sub	sp, #16
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	6039      	str	r1, [r7, #0]
  uint32_t          tmpcfgr;

  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a3f      	ldr	r2, [pc, #252]	@ (8006804 <HAL_LPTIM_Encoder_Start+0x10c>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d004      	beq.n	8006716 <HAL_LPTIM_Encoder_Start+0x1e>
 800670c:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 8006710:	483d      	ldr	r0, [pc, #244]	@ (8006808 <HAL_LPTIM_Encoder_Start+0x110>)
 8006712:	f7fe f819 	bl	8004748 <assert_failed>
  assert_param(IS_LPTIM_PERIOD(Period));
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d003      	beq.n	8006724 <HAL_LPTIM_Encoder_Start+0x2c>
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006722:	d304      	bcc.n	800672e <HAL_LPTIM_Encoder_Start+0x36>
 8006724:	f240 41cb 	movw	r1, #1227	@ 0x4cb
 8006728:	4837      	ldr	r0, [pc, #220]	@ (8006808 <HAL_LPTIM_Encoder_Start+0x110>)
 800672a:	f7fe f80d 	bl	8004748 <assert_failed>
  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d004      	beq.n	8006740 <HAL_LPTIM_Encoder_Start+0x48>
 8006736:	f240 41cc 	movw	r1, #1228	@ 0x4cc
 800673a:	4833      	ldr	r0, [pc, #204]	@ (8006808 <HAL_LPTIM_Encoder_Start+0x110>)
 800673c:	f7fe f804 	bl	8004748 <assert_failed>
  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d004      	beq.n	8006752 <HAL_LPTIM_Encoder_Start+0x5a>
 8006748:	f240 41cd 	movw	r1, #1229	@ 0x4cd
 800674c:	482e      	ldr	r0, [pc, #184]	@ (8006808 <HAL_LPTIM_Encoder_Start+0x110>)
 800674e:	f7fd fffb 	bl	8004748 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d00c      	beq.n	8006774 <HAL_LPTIM_Encoder_Start+0x7c>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	68db      	ldr	r3, [r3, #12]
 800675e:	2b02      	cmp	r3, #2
 8006760:	d008      	beq.n	8006774 <HAL_LPTIM_Encoder_Start+0x7c>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	2b04      	cmp	r3, #4
 8006768:	d004      	beq.n	8006774 <HAL_LPTIM_Encoder_Start+0x7c>
 800676a:	f240 41ce 	movw	r1, #1230	@ 0x4ce
 800676e:	4826      	ldr	r0, [pc, #152]	@ (8006808 <HAL_LPTIM_Encoder_Start+0x110>)
 8006770:	f7fd ffea 	bl	8004748 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2202      	movs	r2, #2
 8006778:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	60fb      	str	r3, [r7, #12]

  /* Clear CKPOL bits */
  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f023 0306 	bic.w	r3, r3, #6
 800678a:	60fb      	str	r3, [r7, #12]

  /* Set Input polarity */
  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	68db      	ldr	r3, [r3, #12]
 8006790:	68fa      	ldr	r2, [r7, #12]
 8006792:	4313      	orrs	r3, r2
 8006794:	60fb      	str	r3, [r7, #12]

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	60da      	str	r2, [r3, #12]

  /* Set ENC bit to enable the encoder interface */
  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68da      	ldr	r2, [r3, #12]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80067ac:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	691a      	ldr	r2, [r3, #16]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f042 0201 	orr.w	r2, r2, #1
 80067bc:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	2210      	movs	r2, #16
 80067c4:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	683a      	ldr	r2, [r7, #0]
 80067cc:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80067ce:	2110      	movs	r1, #16
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f000 f93d 	bl	8006a50 <LPTIM_WaitForFlag>
 80067d6:	4603      	mov	r3, r0
 80067d8:	2b03      	cmp	r3, #3
 80067da:	d101      	bne.n	80067e0 <HAL_LPTIM_Encoder_Start+0xe8>
  {
    return HAL_TIMEOUT;
 80067dc:	2303      	movs	r3, #3
 80067de:	e00c      	b.n	80067fa <HAL_LPTIM_Encoder_Start+0x102>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	691a      	ldr	r2, [r3, #16]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f042 0204 	orr.w	r2, r2, #4
 80067ee:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80067f8:	2300      	movs	r3, #0
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3710      	adds	r7, #16
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop
 8006804:	40007c00 	.word	0x40007c00
 8006808:	0800f1b8 	.word	0x0800f1b8

0800680c <HAL_LPTIM_Encoder_Stop>:
  * @brief  Stop the Encoder interface.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop(LPTIM_HandleTypeDef *hlptim)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b082      	sub	sp, #8
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a13      	ldr	r2, [pc, #76]	@ (8006868 <HAL_LPTIM_Encoder_Stop+0x5c>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d004      	beq.n	8006828 <HAL_LPTIM_Encoder_Stop+0x1c>
 800681e:	f240 5103 	movw	r1, #1283	@ 0x503
 8006822:	4812      	ldr	r0, [pc, #72]	@ (800686c <HAL_LPTIM_Encoder_Stop+0x60>)
 8006824:	f7fd ff90 	bl	8004748 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2202      	movs	r2, #2
 800682c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f000 f93d 	bl	8006ab0 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f000 f8fb 	bl	8006a32 <HAL_LPTIM_GetState>
 800683c:	4603      	mov	r3, r0
 800683e:	2b03      	cmp	r3, #3
 8006840:	d101      	bne.n	8006846 <HAL_LPTIM_Encoder_Stop+0x3a>
  {
    return HAL_TIMEOUT;
 8006842:	2303      	movs	r3, #3
 8006844:	e00c      	b.n	8006860 <HAL_LPTIM_Encoder_Stop+0x54>
  }

  /* Reset ENC bit to disable the encoder interface */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_ENC;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68da      	ldr	r2, [r3, #12]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8006854:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2201      	movs	r2, #1
 800685a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 800685e:	2300      	movs	r3, #0
}
 8006860:	4618      	mov	r0, r3
 8006862:	3708      	adds	r7, #8
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}
 8006868:	40007c00 	.word	0x40007c00
 800686c:	0800f1b8 	.word	0x0800f1b8

08006870 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b082      	sub	sp, #8
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f003 0301 	and.w	r3, r3, #1
 8006882:	2b01      	cmp	r3, #1
 8006884:	d10d      	bne.n	80068a2 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	f003 0301 	and.w	r3, r3, #1
 8006890:	2b01      	cmp	r3, #1
 8006892:	d106      	bne.n	80068a2 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	2201      	movs	r2, #1
 800689a:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f000 f882 	bl	80069a6 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f003 0302 	and.w	r3, r3, #2
 80068ac:	2b02      	cmp	r3, #2
 80068ae:	d10d      	bne.n	80068cc <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	f003 0302 	and.w	r3, r3, #2
 80068ba:	2b02      	cmp	r3, #2
 80068bc:	d106      	bne.n	80068cc <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	2202      	movs	r2, #2
 80068c4:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f000 f877 	bl	80069ba <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 0304 	and.w	r3, r3, #4
 80068d6:	2b04      	cmp	r3, #4
 80068d8:	d10d      	bne.n	80068f6 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	f003 0304 	and.w	r3, r3, #4
 80068e4:	2b04      	cmp	r3, #4
 80068e6:	d106      	bne.n	80068f6 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	2204      	movs	r2, #4
 80068ee:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 f86c 	bl	80069ce <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f003 0308 	and.w	r3, r3, #8
 8006900:	2b08      	cmp	r3, #8
 8006902:	d10d      	bne.n	8006920 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	f003 0308 	and.w	r3, r3, #8
 800690e:	2b08      	cmp	r3, #8
 8006910:	d106      	bne.n	8006920 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	2208      	movs	r2, #8
 8006918:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f000 f861 	bl	80069e2 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f003 0310 	and.w	r3, r3, #16
 800692a:	2b10      	cmp	r3, #16
 800692c:	d10d      	bne.n	800694a <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	f003 0310 	and.w	r3, r3, #16
 8006938:	2b10      	cmp	r3, #16
 800693a:	d106      	bne.n	800694a <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	2210      	movs	r2, #16
 8006942:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f000 f856 	bl	80069f6 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f003 0320 	and.w	r3, r3, #32
 8006954:	2b20      	cmp	r3, #32
 8006956:	d10d      	bne.n	8006974 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	f003 0320 	and.w	r3, r3, #32
 8006962:	2b20      	cmp	r3, #32
 8006964:	d106      	bne.n	8006974 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	2220      	movs	r2, #32
 800696c:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 f84b 	bl	8006a0a <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800697e:	2b40      	cmp	r3, #64	@ 0x40
 8006980:	d10d      	bne.n	800699e <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800698c:	2b40      	cmp	r3, #64	@ 0x40
 800698e:	d106      	bne.n	800699e <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	2240      	movs	r2, #64	@ 0x40
 8006996:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	f000 f840 	bl	8006a1e <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 800699e:	bf00      	nop
 80069a0:	3708      	adds	r7, #8
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}

080069a6 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80069a6:	b480      	push	{r7}
 80069a8:	b083      	sub	sp, #12
 80069aa:	af00      	add	r7, sp, #0
 80069ac:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 80069ae:	bf00      	nop
 80069b0:	370c      	adds	r7, #12
 80069b2:	46bd      	mov	sp, r7
 80069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b8:	4770      	bx	lr

080069ba <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80069ba:	b480      	push	{r7}
 80069bc:	b083      	sub	sp, #12
 80069be:	af00      	add	r7, sp, #0
 80069c0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 80069c2:	bf00      	nop
 80069c4:	370c      	adds	r7, #12
 80069c6:	46bd      	mov	sp, r7
 80069c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069cc:	4770      	bx	lr

080069ce <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 80069ce:	b480      	push	{r7}
 80069d0:	b083      	sub	sp, #12
 80069d2:	af00      	add	r7, sp, #0
 80069d4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 80069d6:	bf00      	nop
 80069d8:	370c      	adds	r7, #12
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr

080069e2 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80069e2:	b480      	push	{r7}
 80069e4:	b083      	sub	sp, #12
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 80069ea:	bf00      	nop
 80069ec:	370c      	adds	r7, #12
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr

080069f6 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80069f6:	b480      	push	{r7}
 80069f8:	b083      	sub	sp, #12
 80069fa:	af00      	add	r7, sp, #0
 80069fc:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 80069fe:	bf00      	nop
 8006a00:	370c      	adds	r7, #12
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr

08006a0a <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006a0a:	b480      	push	{r7}
 8006a0c:	b083      	sub	sp, #12
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8006a12:	bf00      	nop
 8006a14:	370c      	adds	r7, #12
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr

08006a1e <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006a1e:	b480      	push	{r7}
 8006a20:	b083      	sub	sp, #12
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8006a26:	bf00      	nop
 8006a28:	370c      	adds	r7, #12
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr

08006a32 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 8006a32:	b480      	push	{r7}
 8006a34:	b083      	sub	sp, #12
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8006a40:	b2db      	uxtb	r3, r3
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	370c      	adds	r7, #12
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr
	...

08006a50 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b085      	sub	sp, #20
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8006a5e:	4b12      	ldr	r3, [pc, #72]	@ (8006aa8 <LPTIM_WaitForFlag+0x58>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a12      	ldr	r2, [pc, #72]	@ (8006aac <LPTIM_WaitForFlag+0x5c>)
 8006a64:	fba2 2303 	umull	r2, r3, r2, r3
 8006a68:	0b9b      	lsrs	r3, r3, #14
 8006a6a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006a6e:	fb02 f303 	mul.w	r3, r2, r3
 8006a72:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	3b01      	subs	r3, #1
 8006a78:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d101      	bne.n	8006a84 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8006a80:	2303      	movs	r3, #3
 8006a82:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	4013      	ands	r3, r2
 8006a8e:	683a      	ldr	r2, [r7, #0]
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d002      	beq.n	8006a9a <LPTIM_WaitForFlag+0x4a>
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d1ec      	bne.n	8006a74 <LPTIM_WaitForFlag+0x24>

  return result;
 8006a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	3714      	adds	r7, #20
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr
 8006aa8:	20000014 	.word	0x20000014
 8006aac:	d1b71759 	.word	0xd1b71759

08006ab0 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b08c      	sub	sp, #48	@ 0x30
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006abc:	f3ef 8310 	mrs	r3, PRIMASK
 8006ac0:	60fb      	str	r3, [r7, #12]
  return(result);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
#if defined(LPTIM_RCR_REP)
  uint32_t tmpRCR;
#endif

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8006ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	f383 8810 	msr	PRIMASK, r3
}
 8006ad0:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a73      	ldr	r2, [pc, #460]	@ (8006ca4 <LPTIM_Disable+0x1f4>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d003      	beq.n	8006ae4 <LPTIM_Disable+0x34>
 8006adc:	4a72      	ldr	r2, [pc, #456]	@ (8006ca8 <LPTIM_Disable+0x1f8>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d007      	beq.n	8006af2 <LPTIM_Disable+0x42>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8006ae2:	e00d      	b.n	8006b00 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006ae4:	4b71      	ldr	r3, [pc, #452]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aea:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8006aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8006af0:	e006      	b.n	8006b00 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006af2:	4b6e      	ldr	r3, [pc, #440]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006af8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8006afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8006afe:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	68db      	ldr	r3, [r3, #12]
 8006b0e:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	695b      	ldr	r3, [r3, #20]
 8006b16:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	699b      	ldr	r3, [r3, #24]
 8006b1e:	61bb      	str	r3, [r7, #24]
  tmpOR = hlptim->Instance->OR;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	6a1b      	ldr	r3, [r3, #32]
 8006b26:	617b      	str	r3, [r7, #20]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a5d      	ldr	r2, [pc, #372]	@ (8006ca4 <LPTIM_Disable+0x1f4>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d003      	beq.n	8006b3a <LPTIM_Disable+0x8a>
 8006b32:	4a5d      	ldr	r2, [pc, #372]	@ (8006ca8 <LPTIM_Disable+0x1f8>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d00d      	beq.n	8006b54 <LPTIM_Disable+0xa4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8006b38:	e019      	b.n	8006b6e <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8006b3a:	4b5c      	ldr	r3, [pc, #368]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006b3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b3e:	4a5b      	ldr	r2, [pc, #364]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006b40:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006b44:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8006b46:	4b59      	ldr	r3, [pc, #356]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b4a:	4a58      	ldr	r2, [pc, #352]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006b4c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b50:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 8006b52:	e00c      	b.n	8006b6e <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8006b54:	4b55      	ldr	r3, [pc, #340]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b58:	4a54      	ldr	r2, [pc, #336]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006b5a:	f043 0320 	orr.w	r3, r3, #32
 8006b5e:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8006b60:	4b52      	ldr	r3, [pc, #328]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b64:	4a51      	ldr	r2, [pc, #324]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006b66:	f023 0320 	bic.w	r3, r3, #32
 8006b6a:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
 8006b6c:	bf00      	nop

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8006b6e:	69fb      	ldr	r3, [r7, #28]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d102      	bne.n	8006b7a <LPTIM_Disable+0xca>
 8006b74:	69bb      	ldr	r3, [r7, #24]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d075      	beq.n	8006c66 <LPTIM_Disable+0x1b6>
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a49      	ldr	r2, [pc, #292]	@ (8006ca4 <LPTIM_Disable+0x1f4>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d003      	beq.n	8006b8c <LPTIM_Disable+0xdc>
 8006b84:	4a48      	ldr	r2, [pc, #288]	@ (8006ca8 <LPTIM_Disable+0x1f8>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d009      	beq.n	8006b9e <LPTIM_Disable+0xee>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8006b8a:	e011      	b.n	8006bb0 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8006b8c:	4b47      	ldr	r3, [pc, #284]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b92:	4a46      	ldr	r2, [pc, #280]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006b94:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8006b98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8006b9c:	e008      	b.n	8006bb0 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8006b9e:	4b43      	ldr	r3, [pc, #268]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ba4:	4a41      	ldr	r2, [pc, #260]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006ba6:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006baa:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8006bae:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8006bb0:	69fb      	ldr	r3, [r7, #28]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d01a      	beq.n	8006bec <LPTIM_Disable+0x13c>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	691a      	ldr	r2, [r3, #16]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f042 0201 	orr.w	r2, r2, #1
 8006bc4:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	69fa      	ldr	r2, [r7, #28]
 8006bcc:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8006bce:	2108      	movs	r1, #8
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f7ff ff3d 	bl	8006a50 <LPTIM_WaitForFlag>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	2b03      	cmp	r3, #3
 8006bda:	d103      	bne.n	8006be4 <LPTIM_Disable+0x134>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2203      	movs	r2, #3
 8006be0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	2208      	movs	r2, #8
 8006bea:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8006bec:	69bb      	ldr	r3, [r7, #24]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d01a      	beq.n	8006c28 <LPTIM_Disable+0x178>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	691a      	ldr	r2, [r3, #16]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f042 0201 	orr.w	r2, r2, #1
 8006c00:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	69ba      	ldr	r2, [r7, #24]
 8006c08:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8006c0a:	2110      	movs	r1, #16
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f7ff ff1f 	bl	8006a50 <LPTIM_WaitForFlag>
 8006c12:	4603      	mov	r3, r0
 8006c14:	2b03      	cmp	r3, #3
 8006c16:	d103      	bne.n	8006c20 <LPTIM_Disable+0x170>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2203      	movs	r2, #3
 8006c1c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	2210      	movs	r2, #16
 8006c26:	605a      	str	r2, [r3, #4]
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	4a1d      	ldr	r2, [pc, #116]	@ (8006ca4 <LPTIM_Disable+0x1f4>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d003      	beq.n	8006c3a <LPTIM_Disable+0x18a>
 8006c32:	4a1d      	ldr	r2, [pc, #116]	@ (8006ca8 <LPTIM_Disable+0x1f8>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d00b      	beq.n	8006c50 <LPTIM_Disable+0x1a0>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8006c38:	e015      	b.n	8006c66 <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8006c3a:	4b1c      	ldr	r3, [pc, #112]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c40:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006c44:	4919      	ldr	r1, [pc, #100]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8006c4e:	e00a      	b.n	8006c66 <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8006c50:	4b16      	ldr	r3, [pc, #88]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c56:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006c5a:	4914      	ldr	r1, [pc, #80]	@ (8006cac <LPTIM_Disable+0x1fc>)
 8006c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8006c64:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	691a      	ldr	r2, [r3, #16]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f022 0201 	bic.w	r2, r2, #1
 8006c74:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c7c:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	6a3a      	ldr	r2, [r7, #32]
 8006c84:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	697a      	ldr	r2, [r7, #20]
 8006c8c:	621a      	str	r2, [r3, #32]
 8006c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c90:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	f383 8810 	msr	PRIMASK, r3
}
 8006c98:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8006c9a:	bf00      	nop
 8006c9c:	3730      	adds	r7, #48	@ 0x30
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}
 8006ca2:	bf00      	nop
 8006ca4:	40007c00 	.word	0x40007c00
 8006ca8:	40009400 	.word	0x40009400
 8006cac:	40021000 	.word	0x40021000

08006cb0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006cb4:	4b04      	ldr	r3, [pc, #16]	@ (8006cc8 <HAL_PWREx_GetVoltageRange+0x18>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc4:	4770      	bx	lr
 8006cc6:	bf00      	nop
 8006cc8:	40007000 	.word	0x40007000

08006ccc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b084      	sub	sp, #16
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cda:	d007      	beq.n	8006cec <HAL_PWREx_ControlVoltageScaling+0x20>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ce2:	d003      	beq.n	8006cec <HAL_PWREx_ControlVoltageScaling+0x20>
 8006ce4:	21a7      	movs	r1, #167	@ 0xa7
 8006ce6:	4826      	ldr	r0, [pc, #152]	@ (8006d80 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8006ce8:	f7fd fd2e 	bl	8004748 <assert_failed>
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cf2:	d130      	bne.n	8006d56 <HAL_PWREx_ControlVoltageScaling+0x8a>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006cf4:	4b23      	ldr	r3, [pc, #140]	@ (8006d84 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006cfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d00:	d038      	beq.n	8006d74 <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006d02:	4b20      	ldr	r3, [pc, #128]	@ (8006d84 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006d0a:	4a1e      	ldr	r2, [pc, #120]	@ (8006d84 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006d0c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006d10:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006d12:	4b1d      	ldr	r3, [pc, #116]	@ (8006d88 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	2232      	movs	r2, #50	@ 0x32
 8006d18:	fb02 f303 	mul.w	r3, r2, r3
 8006d1c:	4a1b      	ldr	r2, [pc, #108]	@ (8006d8c <HAL_PWREx_ControlVoltageScaling+0xc0>)
 8006d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8006d22:	0c9b      	lsrs	r3, r3, #18
 8006d24:	3301      	adds	r3, #1
 8006d26:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d28:	e002      	b.n	8006d30 <HAL_PWREx_ControlVoltageScaling+0x64>
      {
        wait_loop_index--;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d30:	4b14      	ldr	r3, [pc, #80]	@ (8006d84 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006d32:	695b      	ldr	r3, [r3, #20]
 8006d34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d3c:	d102      	bne.n	8006d44 <HAL_PWREx_ControlVoltageScaling+0x78>
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d1f2      	bne.n	8006d2a <HAL_PWREx_ControlVoltageScaling+0x5e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006d44:	4b0f      	ldr	r3, [pc, #60]	@ (8006d84 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006d46:	695b      	ldr	r3, [r3, #20]
 8006d48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d50:	d110      	bne.n	8006d74 <HAL_PWREx_ControlVoltageScaling+0xa8>
      {
        return HAL_TIMEOUT;
 8006d52:	2303      	movs	r3, #3
 8006d54:	e00f      	b.n	8006d76 <HAL_PWREx_ControlVoltageScaling+0xaa>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006d56:	4b0b      	ldr	r3, [pc, #44]	@ (8006d84 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006d5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d62:	d007      	beq.n	8006d74 <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006d64:	4b07      	ldr	r3, [pc, #28]	@ (8006d84 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006d6c:	4a05      	ldr	r2, [pc, #20]	@ (8006d84 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006d6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006d72:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006d74:	2300      	movs	r3, #0
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3710      	adds	r7, #16
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	0800f1f4 	.word	0x0800f1f4
 8006d84:	40007000 	.word	0x40007000
 8006d88:	20000014 	.word	0x20000014
 8006d8c:	431bde83 	.word	0x431bde83

08006d90 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b088      	sub	sp, #32
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d102      	bne.n	8006da4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	f000 bcef 	b.w	8007782 <HAL_RCC_OscConfig+0x9f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d008      	beq.n	8006dbe <HAL_RCC_OscConfig+0x2e>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	2b1f      	cmp	r3, #31
 8006db2:	d904      	bls.n	8006dbe <HAL_RCC_OscConfig+0x2e>
 8006db4:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 8006db8:	489a      	ldr	r0, [pc, #616]	@ (8007024 <HAL_RCC_OscConfig+0x294>)
 8006dba:	f7fd fcc5 	bl	8004748 <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006dbe:	4b9a      	ldr	r3, [pc, #616]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006dc0:	689b      	ldr	r3, [r3, #8]
 8006dc2:	f003 030c 	and.w	r3, r3, #12
 8006dc6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006dc8:	4b97      	ldr	r3, [pc, #604]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	f003 0303 	and.w	r3, r3, #3
 8006dd0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f003 0310 	and.w	r3, r3, #16
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f000 813d 	beq.w	800705a <HAL_RCC_OscConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	699b      	ldr	r3, [r3, #24]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d008      	beq.n	8006dfa <HAL_RCC_OscConfig+0x6a>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	699b      	ldr	r3, [r3, #24]
 8006dec:	2b01      	cmp	r3, #1
 8006dee:	d004      	beq.n	8006dfa <HAL_RCC_OscConfig+0x6a>
 8006df0:	f240 11ab 	movw	r1, #427	@ 0x1ab
 8006df4:	488b      	ldr	r0, [pc, #556]	@ (8007024 <HAL_RCC_OscConfig+0x294>)
 8006df6:	f7fd fca7 	bl	8004748 <assert_failed>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	69db      	ldr	r3, [r3, #28]
 8006dfe:	2bff      	cmp	r3, #255	@ 0xff
 8006e00:	d904      	bls.n	8006e0c <HAL_RCC_OscConfig+0x7c>
 8006e02:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 8006e06:	4887      	ldr	r0, [pc, #540]	@ (8007024 <HAL_RCC_OscConfig+0x294>)
 8006e08:	f7fd fc9e 	bl	8004748 <assert_failed>
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6a1b      	ldr	r3, [r3, #32]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d030      	beq.n	8006e76 <HAL_RCC_OscConfig+0xe6>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6a1b      	ldr	r3, [r3, #32]
 8006e18:	2b10      	cmp	r3, #16
 8006e1a:	d02c      	beq.n	8006e76 <HAL_RCC_OscConfig+0xe6>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6a1b      	ldr	r3, [r3, #32]
 8006e20:	2b20      	cmp	r3, #32
 8006e22:	d028      	beq.n	8006e76 <HAL_RCC_OscConfig+0xe6>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6a1b      	ldr	r3, [r3, #32]
 8006e28:	2b30      	cmp	r3, #48	@ 0x30
 8006e2a:	d024      	beq.n	8006e76 <HAL_RCC_OscConfig+0xe6>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6a1b      	ldr	r3, [r3, #32]
 8006e30:	2b40      	cmp	r3, #64	@ 0x40
 8006e32:	d020      	beq.n	8006e76 <HAL_RCC_OscConfig+0xe6>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6a1b      	ldr	r3, [r3, #32]
 8006e38:	2b50      	cmp	r3, #80	@ 0x50
 8006e3a:	d01c      	beq.n	8006e76 <HAL_RCC_OscConfig+0xe6>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6a1b      	ldr	r3, [r3, #32]
 8006e40:	2b60      	cmp	r3, #96	@ 0x60
 8006e42:	d018      	beq.n	8006e76 <HAL_RCC_OscConfig+0xe6>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6a1b      	ldr	r3, [r3, #32]
 8006e48:	2b70      	cmp	r3, #112	@ 0x70
 8006e4a:	d014      	beq.n	8006e76 <HAL_RCC_OscConfig+0xe6>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a1b      	ldr	r3, [r3, #32]
 8006e50:	2b80      	cmp	r3, #128	@ 0x80
 8006e52:	d010      	beq.n	8006e76 <HAL_RCC_OscConfig+0xe6>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6a1b      	ldr	r3, [r3, #32]
 8006e58:	2b90      	cmp	r3, #144	@ 0x90
 8006e5a:	d00c      	beq.n	8006e76 <HAL_RCC_OscConfig+0xe6>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6a1b      	ldr	r3, [r3, #32]
 8006e60:	2ba0      	cmp	r3, #160	@ 0xa0
 8006e62:	d008      	beq.n	8006e76 <HAL_RCC_OscConfig+0xe6>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6a1b      	ldr	r3, [r3, #32]
 8006e68:	2bb0      	cmp	r3, #176	@ 0xb0
 8006e6a:	d004      	beq.n	8006e76 <HAL_RCC_OscConfig+0xe6>
 8006e6c:	f240 11ad 	movw	r1, #429	@ 0x1ad
 8006e70:	486c      	ldr	r0, [pc, #432]	@ (8007024 <HAL_RCC_OscConfig+0x294>)
 8006e72:	f7fd fc69 	bl	8004748 <assert_failed>

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006e76:	69bb      	ldr	r3, [r7, #24]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d007      	beq.n	8006e8c <HAL_RCC_OscConfig+0xfc>
 8006e7c:	69bb      	ldr	r3, [r7, #24]
 8006e7e:	2b0c      	cmp	r3, #12
 8006e80:	f040 808e 	bne.w	8006fa0 <HAL_RCC_OscConfig+0x210>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	f040 808a 	bne.w	8006fa0 <HAL_RCC_OscConfig+0x210>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006e8c:	4b66      	ldr	r3, [pc, #408]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f003 0302 	and.w	r3, r3, #2
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d006      	beq.n	8006ea6 <HAL_RCC_OscConfig+0x116>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	699b      	ldr	r3, [r3, #24]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d102      	bne.n	8006ea6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	f000 bc6e 	b.w	8007782 <HAL_RCC_OscConfig+0x9f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6a1a      	ldr	r2, [r3, #32]
 8006eaa:	4b5f      	ldr	r3, [pc, #380]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f003 0308 	and.w	r3, r3, #8
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d004      	beq.n	8006ec0 <HAL_RCC_OscConfig+0x130>
 8006eb6:	4b5c      	ldr	r3, [pc, #368]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ebe:	e005      	b.n	8006ecc <HAL_RCC_OscConfig+0x13c>
 8006ec0:	4b59      	ldr	r3, [pc, #356]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006ec2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ec6:	091b      	lsrs	r3, r3, #4
 8006ec8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d224      	bcs.n	8006f1a <HAL_RCC_OscConfig+0x18a>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6a1b      	ldr	r3, [r3, #32]
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f000 fec1 	bl	8007c5c <RCC_SetFlashLatencyFromMSIRange>
 8006eda:	4603      	mov	r3, r0
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d002      	beq.n	8006ee6 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_ERROR;
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	f000 bc4e 	b.w	8007782 <HAL_RCC_OscConfig+0x9f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006ee6:	4b50      	ldr	r3, [pc, #320]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a4f      	ldr	r2, [pc, #316]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006eec:	f043 0308 	orr.w	r3, r3, #8
 8006ef0:	6013      	str	r3, [r2, #0]
 8006ef2:	4b4d      	ldr	r3, [pc, #308]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6a1b      	ldr	r3, [r3, #32]
 8006efe:	494a      	ldr	r1, [pc, #296]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006f00:	4313      	orrs	r3, r2
 8006f02:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006f04:	4b48      	ldr	r3, [pc, #288]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	69db      	ldr	r3, [r3, #28]
 8006f10:	021b      	lsls	r3, r3, #8
 8006f12:	4945      	ldr	r1, [pc, #276]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006f14:	4313      	orrs	r3, r2
 8006f16:	604b      	str	r3, [r1, #4]
 8006f18:	e026      	b.n	8006f68 <HAL_RCC_OscConfig+0x1d8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006f1a:	4b43      	ldr	r3, [pc, #268]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a42      	ldr	r2, [pc, #264]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006f20:	f043 0308 	orr.w	r3, r3, #8
 8006f24:	6013      	str	r3, [r2, #0]
 8006f26:	4b40      	ldr	r3, [pc, #256]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6a1b      	ldr	r3, [r3, #32]
 8006f32:	493d      	ldr	r1, [pc, #244]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006f34:	4313      	orrs	r3, r2
 8006f36:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006f38:	4b3b      	ldr	r3, [pc, #236]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	69db      	ldr	r3, [r3, #28]
 8006f44:	021b      	lsls	r3, r3, #8
 8006f46:	4938      	ldr	r1, [pc, #224]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006f4c:	69bb      	ldr	r3, [r7, #24]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d10a      	bne.n	8006f68 <HAL_RCC_OscConfig+0x1d8>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6a1b      	ldr	r3, [r3, #32]
 8006f56:	4618      	mov	r0, r3
 8006f58:	f000 fe80 	bl	8007c5c <RCC_SetFlashLatencyFromMSIRange>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d002      	beq.n	8006f68 <HAL_RCC_OscConfig+0x1d8>
            {
              return HAL_ERROR;
 8006f62:	2301      	movs	r3, #1
 8006f64:	f000 bc0d 	b.w	8007782 <HAL_RCC_OscConfig+0x9f2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006f68:	f000 fdb4 	bl	8007ad4 <HAL_RCC_GetSysClockFreq>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	4b2e      	ldr	r3, [pc, #184]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006f70:	689b      	ldr	r3, [r3, #8]
 8006f72:	091b      	lsrs	r3, r3, #4
 8006f74:	f003 030f 	and.w	r3, r3, #15
 8006f78:	492c      	ldr	r1, [pc, #176]	@ (800702c <HAL_RCC_OscConfig+0x29c>)
 8006f7a:	5ccb      	ldrb	r3, [r1, r3]
 8006f7c:	f003 031f 	and.w	r3, r3, #31
 8006f80:	fa22 f303 	lsr.w	r3, r2, r3
 8006f84:	4a2a      	ldr	r2, [pc, #168]	@ (8007030 <HAL_RCC_OscConfig+0x2a0>)
 8006f86:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006f88:	4b2a      	ldr	r3, [pc, #168]	@ (8007034 <HAL_RCC_OscConfig+0x2a4>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	f7fe f9b5 	bl	80052fc <HAL_InitTick>
 8006f92:	4603      	mov	r3, r0
 8006f94:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006f96:	7bfb      	ldrb	r3, [r7, #15]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d05d      	beq.n	8007058 <HAL_RCC_OscConfig+0x2c8>
        {
          return status;
 8006f9c:	7bfb      	ldrb	r3, [r7, #15]
 8006f9e:	e3f0      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	699b      	ldr	r3, [r3, #24]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d032      	beq.n	800700e <HAL_RCC_OscConfig+0x27e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006fa8:	4b1f      	ldr	r3, [pc, #124]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a1e      	ldr	r2, [pc, #120]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006fae:	f043 0301 	orr.w	r3, r3, #1
 8006fb2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006fb4:	f7fe f9f2 	bl	800539c <HAL_GetTick>
 8006fb8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006fba:	e008      	b.n	8006fce <HAL_RCC_OscConfig+0x23e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006fbc:	f7fe f9ee 	bl	800539c <HAL_GetTick>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	1ad3      	subs	r3, r2, r3
 8006fc6:	2b02      	cmp	r3, #2
 8006fc8:	d901      	bls.n	8006fce <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006fca:	2303      	movs	r3, #3
 8006fcc:	e3d9      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006fce:	4b16      	ldr	r3, [pc, #88]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 0302 	and.w	r3, r3, #2
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d0f0      	beq.n	8006fbc <HAL_RCC_OscConfig+0x22c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006fda:	4b13      	ldr	r3, [pc, #76]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a12      	ldr	r2, [pc, #72]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006fe0:	f043 0308 	orr.w	r3, r3, #8
 8006fe4:	6013      	str	r3, [r2, #0]
 8006fe6:	4b10      	ldr	r3, [pc, #64]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6a1b      	ldr	r3, [r3, #32]
 8006ff2:	490d      	ldr	r1, [pc, #52]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006ff8:	4b0b      	ldr	r3, [pc, #44]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	69db      	ldr	r3, [r3, #28]
 8007004:	021b      	lsls	r3, r3, #8
 8007006:	4908      	ldr	r1, [pc, #32]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8007008:	4313      	orrs	r3, r2
 800700a:	604b      	str	r3, [r1, #4]
 800700c:	e025      	b.n	800705a <HAL_RCC_OscConfig+0x2ca>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800700e:	4b06      	ldr	r3, [pc, #24]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a05      	ldr	r2, [pc, #20]	@ (8007028 <HAL_RCC_OscConfig+0x298>)
 8007014:	f023 0301 	bic.w	r3, r3, #1
 8007018:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800701a:	f7fe f9bf 	bl	800539c <HAL_GetTick>
 800701e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007020:	e013      	b.n	800704a <HAL_RCC_OscConfig+0x2ba>
 8007022:	bf00      	nop
 8007024:	0800f230 	.word	0x0800f230
 8007028:	40021000 	.word	0x40021000
 800702c:	0800f400 	.word	0x0800f400
 8007030:	20000014 	.word	0x20000014
 8007034:	20000018 	.word	0x20000018
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007038:	f7fe f9b0 	bl	800539c <HAL_GetTick>
 800703c:	4602      	mov	r2, r0
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	1ad3      	subs	r3, r2, r3
 8007042:	2b02      	cmp	r3, #2
 8007044:	d901      	bls.n	800704a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8007046:	2303      	movs	r3, #3
 8007048:	e39b      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800704a:	4b97      	ldr	r3, [pc, #604]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f003 0302 	and.w	r3, r3, #2
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1f0      	bne.n	8007038 <HAL_RCC_OscConfig+0x2a8>
 8007056:	e000      	b.n	800705a <HAL_RCC_OscConfig+0x2ca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007058:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f003 0301 	and.w	r3, r3, #1
 8007062:	2b00      	cmp	r3, #0
 8007064:	d07e      	beq.n	8007164 <HAL_RCC_OscConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d00e      	beq.n	800708c <HAL_RCC_OscConfig+0x2fc>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007076:	d009      	beq.n	800708c <HAL_RCC_OscConfig+0x2fc>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007080:	d004      	beq.n	800708c <HAL_RCC_OscConfig+0x2fc>
 8007082:	f240 2119 	movw	r1, #537	@ 0x219
 8007086:	4889      	ldr	r0, [pc, #548]	@ (80072ac <HAL_RCC_OscConfig+0x51c>)
 8007088:	f7fd fb5e 	bl	8004748 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800708c:	69bb      	ldr	r3, [r7, #24]
 800708e:	2b08      	cmp	r3, #8
 8007090:	d005      	beq.n	800709e <HAL_RCC_OscConfig+0x30e>
 8007092:	69bb      	ldr	r3, [r7, #24]
 8007094:	2b0c      	cmp	r3, #12
 8007096:	d10e      	bne.n	80070b6 <HAL_RCC_OscConfig+0x326>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	2b03      	cmp	r3, #3
 800709c:	d10b      	bne.n	80070b6 <HAL_RCC_OscConfig+0x326>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800709e:	4b82      	ldr	r3, [pc, #520]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d05b      	beq.n	8007162 <HAL_RCC_OscConfig+0x3d2>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d157      	bne.n	8007162 <HAL_RCC_OscConfig+0x3d2>
      {
        return HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	e365      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070be:	d106      	bne.n	80070ce <HAL_RCC_OscConfig+0x33e>
 80070c0:	4b79      	ldr	r3, [pc, #484]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a78      	ldr	r2, [pc, #480]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 80070c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070ca:	6013      	str	r3, [r2, #0]
 80070cc:	e01d      	b.n	800710a <HAL_RCC_OscConfig+0x37a>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80070d6:	d10c      	bne.n	80070f2 <HAL_RCC_OscConfig+0x362>
 80070d8:	4b73      	ldr	r3, [pc, #460]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a72      	ldr	r2, [pc, #456]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 80070de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80070e2:	6013      	str	r3, [r2, #0]
 80070e4:	4b70      	ldr	r3, [pc, #448]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a6f      	ldr	r2, [pc, #444]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 80070ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070ee:	6013      	str	r3, [r2, #0]
 80070f0:	e00b      	b.n	800710a <HAL_RCC_OscConfig+0x37a>
 80070f2:	4b6d      	ldr	r3, [pc, #436]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4a6c      	ldr	r2, [pc, #432]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 80070f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070fc:	6013      	str	r3, [r2, #0]
 80070fe:	4b6a      	ldr	r3, [pc, #424]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a69      	ldr	r2, [pc, #420]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 8007104:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007108:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d013      	beq.n	800713a <HAL_RCC_OscConfig+0x3aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007112:	f7fe f943 	bl	800539c <HAL_GetTick>
 8007116:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007118:	e008      	b.n	800712c <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800711a:	f7fe f93f 	bl	800539c <HAL_GetTick>
 800711e:	4602      	mov	r2, r0
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	1ad3      	subs	r3, r2, r3
 8007124:	2b64      	cmp	r3, #100	@ 0x64
 8007126:	d901      	bls.n	800712c <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8007128:	2303      	movs	r3, #3
 800712a:	e32a      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800712c:	4b5e      	ldr	r3, [pc, #376]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007134:	2b00      	cmp	r3, #0
 8007136:	d0f0      	beq.n	800711a <HAL_RCC_OscConfig+0x38a>
 8007138:	e014      	b.n	8007164 <HAL_RCC_OscConfig+0x3d4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800713a:	f7fe f92f 	bl	800539c <HAL_GetTick>
 800713e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007140:	e008      	b.n	8007154 <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007142:	f7fe f92b 	bl	800539c <HAL_GetTick>
 8007146:	4602      	mov	r2, r0
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	1ad3      	subs	r3, r2, r3
 800714c:	2b64      	cmp	r3, #100	@ 0x64
 800714e:	d901      	bls.n	8007154 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8007150:	2303      	movs	r3, #3
 8007152:	e316      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007154:	4b54      	ldr	r3, [pc, #336]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800715c:	2b00      	cmp	r3, #0
 800715e:	d1f0      	bne.n	8007142 <HAL_RCC_OscConfig+0x3b2>
 8007160:	e000      	b.n	8007164 <HAL_RCC_OscConfig+0x3d4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007162:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f003 0302 	and.w	r3, r3, #2
 800716c:	2b00      	cmp	r3, #0
 800716e:	d077      	beq.n	8007260 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d009      	beq.n	800718c <HAL_RCC_OscConfig+0x3fc>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	68db      	ldr	r3, [r3, #12]
 800717c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007180:	d004      	beq.n	800718c <HAL_RCC_OscConfig+0x3fc>
 8007182:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 8007186:	4849      	ldr	r0, [pc, #292]	@ (80072ac <HAL_RCC_OscConfig+0x51c>)
 8007188:	f7fd fade 	bl	8004748 <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	691b      	ldr	r3, [r3, #16]
 8007190:	2b1f      	cmp	r3, #31
 8007192:	d904      	bls.n	800719e <HAL_RCC_OscConfig+0x40e>
 8007194:	f240 214d 	movw	r1, #589	@ 0x24d
 8007198:	4844      	ldr	r0, [pc, #272]	@ (80072ac <HAL_RCC_OscConfig+0x51c>)
 800719a:	f7fd fad5 	bl	8004748 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800719e:	69bb      	ldr	r3, [r7, #24]
 80071a0:	2b04      	cmp	r3, #4
 80071a2:	d005      	beq.n	80071b0 <HAL_RCC_OscConfig+0x420>
 80071a4:	69bb      	ldr	r3, [r7, #24]
 80071a6:	2b0c      	cmp	r3, #12
 80071a8:	d119      	bne.n	80071de <HAL_RCC_OscConfig+0x44e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	2b02      	cmp	r3, #2
 80071ae:	d116      	bne.n	80071de <HAL_RCC_OscConfig+0x44e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80071b0:	4b3d      	ldr	r3, [pc, #244]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d005      	beq.n	80071c8 <HAL_RCC_OscConfig+0x438>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d101      	bne.n	80071c8 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	e2dc      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071c8:	4b37      	ldr	r3, [pc, #220]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	691b      	ldr	r3, [r3, #16]
 80071d4:	061b      	lsls	r3, r3, #24
 80071d6:	4934      	ldr	r1, [pc, #208]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 80071d8:	4313      	orrs	r3, r2
 80071da:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80071dc:	e040      	b.n	8007260 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	68db      	ldr	r3, [r3, #12]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d023      	beq.n	800722e <HAL_RCC_OscConfig+0x49e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80071e6:	4b30      	ldr	r3, [pc, #192]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4a2f      	ldr	r2, [pc, #188]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 80071ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071f2:	f7fe f8d3 	bl	800539c <HAL_GetTick>
 80071f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80071f8:	e008      	b.n	800720c <HAL_RCC_OscConfig+0x47c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071fa:	f7fe f8cf 	bl	800539c <HAL_GetTick>
 80071fe:	4602      	mov	r2, r0
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	1ad3      	subs	r3, r2, r3
 8007204:	2b02      	cmp	r3, #2
 8007206:	d901      	bls.n	800720c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007208:	2303      	movs	r3, #3
 800720a:	e2ba      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800720c:	4b26      	ldr	r3, [pc, #152]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007214:	2b00      	cmp	r3, #0
 8007216:	d0f0      	beq.n	80071fa <HAL_RCC_OscConfig+0x46a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007218:	4b23      	ldr	r3, [pc, #140]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	691b      	ldr	r3, [r3, #16]
 8007224:	061b      	lsls	r3, r3, #24
 8007226:	4920      	ldr	r1, [pc, #128]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 8007228:	4313      	orrs	r3, r2
 800722a:	604b      	str	r3, [r1, #4]
 800722c:	e018      	b.n	8007260 <HAL_RCC_OscConfig+0x4d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800722e:	4b1e      	ldr	r3, [pc, #120]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a1d      	ldr	r2, [pc, #116]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 8007234:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007238:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800723a:	f7fe f8af 	bl	800539c <HAL_GetTick>
 800723e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007240:	e008      	b.n	8007254 <HAL_RCC_OscConfig+0x4c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007242:	f7fe f8ab 	bl	800539c <HAL_GetTick>
 8007246:	4602      	mov	r2, r0
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	1ad3      	subs	r3, r2, r3
 800724c:	2b02      	cmp	r3, #2
 800724e:	d901      	bls.n	8007254 <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
 8007250:	2303      	movs	r3, #3
 8007252:	e296      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007254:	4b14      	ldr	r3, [pc, #80]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800725c:	2b00      	cmp	r3, #0
 800725e:	d1f0      	bne.n	8007242 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f003 0308 	and.w	r3, r3, #8
 8007268:	2b00      	cmp	r3, #0
 800726a:	d04e      	beq.n	800730a <HAL_RCC_OscConfig+0x57a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	695b      	ldr	r3, [r3, #20]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d008      	beq.n	8007286 <HAL_RCC_OscConfig+0x4f6>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	695b      	ldr	r3, [r3, #20]
 8007278:	2b01      	cmp	r3, #1
 800727a:	d004      	beq.n	8007286 <HAL_RCC_OscConfig+0x4f6>
 800727c:	f240 218d 	movw	r1, #653	@ 0x28d
 8007280:	480a      	ldr	r0, [pc, #40]	@ (80072ac <HAL_RCC_OscConfig+0x51c>)
 8007282:	f7fd fa61 	bl	8004748 <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	695b      	ldr	r3, [r3, #20]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d021      	beq.n	80072d2 <HAL_RCC_OscConfig+0x542>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800728e:	4b06      	ldr	r3, [pc, #24]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 8007290:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007294:	4a04      	ldr	r2, [pc, #16]	@ (80072a8 <HAL_RCC_OscConfig+0x518>)
 8007296:	f043 0301 	orr.w	r3, r3, #1
 800729a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800729e:	f7fe f87d 	bl	800539c <HAL_GetTick>
 80072a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80072a4:	e00d      	b.n	80072c2 <HAL_RCC_OscConfig+0x532>
 80072a6:	bf00      	nop
 80072a8:	40021000 	.word	0x40021000
 80072ac:	0800f230 	.word	0x0800f230
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072b0:	f7fe f874 	bl	800539c <HAL_GetTick>
 80072b4:	4602      	mov	r2, r0
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	1ad3      	subs	r3, r2, r3
 80072ba:	2b02      	cmp	r3, #2
 80072bc:	d901      	bls.n	80072c2 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80072be:	2303      	movs	r3, #3
 80072c0:	e25f      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80072c2:	4b66      	ldr	r3, [pc, #408]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 80072c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072c8:	f003 0302 	and.w	r3, r3, #2
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d0ef      	beq.n	80072b0 <HAL_RCC_OscConfig+0x520>
 80072d0:	e01b      	b.n	800730a <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80072d2:	4b62      	ldr	r3, [pc, #392]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 80072d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072d8:	4a60      	ldr	r2, [pc, #384]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 80072da:	f023 0301 	bic.w	r3, r3, #1
 80072de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072e2:	f7fe f85b 	bl	800539c <HAL_GetTick>
 80072e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80072e8:	e008      	b.n	80072fc <HAL_RCC_OscConfig+0x56c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072ea:	f7fe f857 	bl	800539c <HAL_GetTick>
 80072ee:	4602      	mov	r2, r0
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	1ad3      	subs	r3, r2, r3
 80072f4:	2b02      	cmp	r3, #2
 80072f6:	d901      	bls.n	80072fc <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 80072f8:	2303      	movs	r3, #3
 80072fa:	e242      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80072fc:	4b57      	ldr	r3, [pc, #348]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 80072fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007302:	f003 0302 	and.w	r3, r3, #2
 8007306:	2b00      	cmp	r3, #0
 8007308:	d1ef      	bne.n	80072ea <HAL_RCC_OscConfig+0x55a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f003 0304 	and.w	r3, r3, #4
 8007312:	2b00      	cmp	r3, #0
 8007314:	f000 80b8 	beq.w	8007488 <HAL_RCC_OscConfig+0x6f8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007318:	2300      	movs	r3, #0
 800731a:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d00c      	beq.n	800733e <HAL_RCC_OscConfig+0x5ae>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	2b01      	cmp	r3, #1
 800732a:	d008      	beq.n	800733e <HAL_RCC_OscConfig+0x5ae>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	2b05      	cmp	r3, #5
 8007332:	d004      	beq.n	800733e <HAL_RCC_OscConfig+0x5ae>
 8007334:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 8007338:	4849      	ldr	r0, [pc, #292]	@ (8007460 <HAL_RCC_OscConfig+0x6d0>)
 800733a:	f7fd fa05 	bl	8004748 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800733e:	4b47      	ldr	r3, [pc, #284]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 8007340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007346:	2b00      	cmp	r3, #0
 8007348:	d10d      	bne.n	8007366 <HAL_RCC_OscConfig+0x5d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800734a:	4b44      	ldr	r3, [pc, #272]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 800734c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800734e:	4a43      	ldr	r2, [pc, #268]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 8007350:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007354:	6593      	str	r3, [r2, #88]	@ 0x58
 8007356:	4b41      	ldr	r3, [pc, #260]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 8007358:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800735a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800735e:	60bb      	str	r3, [r7, #8]
 8007360:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007362:	2301      	movs	r3, #1
 8007364:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007366:	4b3f      	ldr	r3, [pc, #252]	@ (8007464 <HAL_RCC_OscConfig+0x6d4>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800736e:	2b00      	cmp	r3, #0
 8007370:	d118      	bne.n	80073a4 <HAL_RCC_OscConfig+0x614>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007372:	4b3c      	ldr	r3, [pc, #240]	@ (8007464 <HAL_RCC_OscConfig+0x6d4>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a3b      	ldr	r2, [pc, #236]	@ (8007464 <HAL_RCC_OscConfig+0x6d4>)
 8007378:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800737c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800737e:	f7fe f80d 	bl	800539c <HAL_GetTick>
 8007382:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007384:	e008      	b.n	8007398 <HAL_RCC_OscConfig+0x608>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007386:	f7fe f809 	bl	800539c <HAL_GetTick>
 800738a:	4602      	mov	r2, r0
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	1ad3      	subs	r3, r2, r3
 8007390:	2b02      	cmp	r3, #2
 8007392:	d901      	bls.n	8007398 <HAL_RCC_OscConfig+0x608>
        {
          return HAL_TIMEOUT;
 8007394:	2303      	movs	r3, #3
 8007396:	e1f4      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007398:	4b32      	ldr	r3, [pc, #200]	@ (8007464 <HAL_RCC_OscConfig+0x6d4>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d0f0      	beq.n	8007386 <HAL_RCC_OscConfig+0x5f6>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	d108      	bne.n	80073be <HAL_RCC_OscConfig+0x62e>
 80073ac:	4b2b      	ldr	r3, [pc, #172]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 80073ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073b2:	4a2a      	ldr	r2, [pc, #168]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 80073b4:	f043 0301 	orr.w	r3, r3, #1
 80073b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80073bc:	e024      	b.n	8007408 <HAL_RCC_OscConfig+0x678>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	2b05      	cmp	r3, #5
 80073c4:	d110      	bne.n	80073e8 <HAL_RCC_OscConfig+0x658>
 80073c6:	4b25      	ldr	r3, [pc, #148]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 80073c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073cc:	4a23      	ldr	r2, [pc, #140]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 80073ce:	f043 0304 	orr.w	r3, r3, #4
 80073d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80073d6:	4b21      	ldr	r3, [pc, #132]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 80073d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073dc:	4a1f      	ldr	r2, [pc, #124]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 80073de:	f043 0301 	orr.w	r3, r3, #1
 80073e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80073e6:	e00f      	b.n	8007408 <HAL_RCC_OscConfig+0x678>
 80073e8:	4b1c      	ldr	r3, [pc, #112]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 80073ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073ee:	4a1b      	ldr	r2, [pc, #108]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 80073f0:	f023 0301 	bic.w	r3, r3, #1
 80073f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80073f8:	4b18      	ldr	r3, [pc, #96]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 80073fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073fe:	4a17      	ldr	r2, [pc, #92]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 8007400:	f023 0304 	bic.w	r3, r3, #4
 8007404:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d016      	beq.n	800743e <HAL_RCC_OscConfig+0x6ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007410:	f7fd ffc4 	bl	800539c <HAL_GetTick>
 8007414:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007416:	e00a      	b.n	800742e <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007418:	f7fd ffc0 	bl	800539c <HAL_GetTick>
 800741c:	4602      	mov	r2, r0
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	1ad3      	subs	r3, r2, r3
 8007422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007426:	4293      	cmp	r3, r2
 8007428:	d901      	bls.n	800742e <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 800742a:	2303      	movs	r3, #3
 800742c:	e1a9      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800742e:	4b0b      	ldr	r3, [pc, #44]	@ (800745c <HAL_RCC_OscConfig+0x6cc>)
 8007430:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007434:	f003 0302 	and.w	r3, r3, #2
 8007438:	2b00      	cmp	r3, #0
 800743a:	d0ed      	beq.n	8007418 <HAL_RCC_OscConfig+0x688>
 800743c:	e01b      	b.n	8007476 <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800743e:	f7fd ffad 	bl	800539c <HAL_GetTick>
 8007442:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007444:	e010      	b.n	8007468 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007446:	f7fd ffa9 	bl	800539c <HAL_GetTick>
 800744a:	4602      	mov	r2, r0
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	1ad3      	subs	r3, r2, r3
 8007450:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007454:	4293      	cmp	r3, r2
 8007456:	d907      	bls.n	8007468 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 8007458:	2303      	movs	r3, #3
 800745a:	e192      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
 800745c:	40021000 	.word	0x40021000
 8007460:	0800f230 	.word	0x0800f230
 8007464:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007468:	4b98      	ldr	r3, [pc, #608]	@ (80076cc <HAL_RCC_OscConfig+0x93c>)
 800746a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800746e:	f003 0302 	and.w	r3, r3, #2
 8007472:	2b00      	cmp	r3, #0
 8007474:	d1e7      	bne.n	8007446 <HAL_RCC_OscConfig+0x6b6>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007476:	7ffb      	ldrb	r3, [r7, #31]
 8007478:	2b01      	cmp	r3, #1
 800747a:	d105      	bne.n	8007488 <HAL_RCC_OscConfig+0x6f8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800747c:	4b93      	ldr	r3, [pc, #588]	@ (80076cc <HAL_RCC_OscConfig+0x93c>)
 800747e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007480:	4a92      	ldr	r2, [pc, #584]	@ (80076cc <HAL_RCC_OscConfig+0x93c>)
 8007482:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007486:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800748c:	2b00      	cmp	r3, #0
 800748e:	d00c      	beq.n	80074aa <HAL_RCC_OscConfig+0x71a>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007494:	2b01      	cmp	r3, #1
 8007496:	d008      	beq.n	80074aa <HAL_RCC_OscConfig+0x71a>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800749c:	2b02      	cmp	r3, #2
 800749e:	d004      	beq.n	80074aa <HAL_RCC_OscConfig+0x71a>
 80074a0:	f240 316e 	movw	r1, #878	@ 0x36e
 80074a4:	488a      	ldr	r0, [pc, #552]	@ (80076d0 <HAL_RCC_OscConfig+0x940>)
 80074a6:	f7fd f94f 	bl	8004748 <assert_failed>

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	f000 8166 	beq.w	8007780 <HAL_RCC_OscConfig+0x9f0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074b8:	2b02      	cmp	r3, #2
 80074ba:	f040 813c 	bne.w	8007736 <HAL_RCC_OscConfig+0x9a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d010      	beq.n	80074e8 <HAL_RCC_OscConfig+0x758>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074ca:	2b01      	cmp	r3, #1
 80074cc:	d00c      	beq.n	80074e8 <HAL_RCC_OscConfig+0x758>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d2:	2b02      	cmp	r3, #2
 80074d4:	d008      	beq.n	80074e8 <HAL_RCC_OscConfig+0x758>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074da:	2b03      	cmp	r3, #3
 80074dc:	d004      	beq.n	80074e8 <HAL_RCC_OscConfig+0x758>
 80074de:	f240 3176 	movw	r1, #886	@ 0x376
 80074e2:	487b      	ldr	r0, [pc, #492]	@ (80076d0 <HAL_RCC_OscConfig+0x940>)
 80074e4:	f7fd f930 	bl	8004748 <assert_failed>
      assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d003      	beq.n	80074f8 <HAL_RCC_OscConfig+0x768>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074f4:	2b08      	cmp	r3, #8
 80074f6:	d904      	bls.n	8007502 <HAL_RCC_OscConfig+0x772>
 80074f8:	f240 3177 	movw	r1, #887	@ 0x377
 80074fc:	4874      	ldr	r0, [pc, #464]	@ (80076d0 <HAL_RCC_OscConfig+0x940>)
 80074fe:	f7fd f923 	bl	8004748 <assert_failed>
      assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007506:	2b07      	cmp	r3, #7
 8007508:	d903      	bls.n	8007512 <HAL_RCC_OscConfig+0x782>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800750e:	2b56      	cmp	r3, #86	@ 0x56
 8007510:	d904      	bls.n	800751c <HAL_RCC_OscConfig+0x78c>
 8007512:	f44f 715e 	mov.w	r1, #888	@ 0x378
 8007516:	486e      	ldr	r0, [pc, #440]	@ (80076d0 <HAL_RCC_OscConfig+0x940>)
 8007518:	f7fd f916 	bl	8004748 <assert_failed>
#if defined(RCC_PLLP_SUPPORT)
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007520:	2b07      	cmp	r3, #7
 8007522:	d008      	beq.n	8007536 <HAL_RCC_OscConfig+0x7a6>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007528:	2b11      	cmp	r3, #17
 800752a:	d004      	beq.n	8007536 <HAL_RCC_OscConfig+0x7a6>
 800752c:	f240 317a 	movw	r1, #890	@ 0x37a
 8007530:	4867      	ldr	r0, [pc, #412]	@ (80076d0 <HAL_RCC_OscConfig+0x940>)
 8007532:	f7fd f909 	bl	8004748 <assert_failed>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800753a:	2b02      	cmp	r3, #2
 800753c:	d010      	beq.n	8007560 <HAL_RCC_OscConfig+0x7d0>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007542:	2b04      	cmp	r3, #4
 8007544:	d00c      	beq.n	8007560 <HAL_RCC_OscConfig+0x7d0>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800754a:	2b06      	cmp	r3, #6
 800754c:	d008      	beq.n	8007560 <HAL_RCC_OscConfig+0x7d0>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007552:	2b08      	cmp	r3, #8
 8007554:	d004      	beq.n	8007560 <HAL_RCC_OscConfig+0x7d0>
 8007556:	f44f 715f 	mov.w	r1, #892	@ 0x37c
 800755a:	485d      	ldr	r0, [pc, #372]	@ (80076d0 <HAL_RCC_OscConfig+0x940>)
 800755c:	f7fd f8f4 	bl	8004748 <assert_failed>
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007564:	2b02      	cmp	r3, #2
 8007566:	d010      	beq.n	800758a <HAL_RCC_OscConfig+0x7fa>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800756c:	2b04      	cmp	r3, #4
 800756e:	d00c      	beq.n	800758a <HAL_RCC_OscConfig+0x7fa>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007574:	2b06      	cmp	r3, #6
 8007576:	d008      	beq.n	800758a <HAL_RCC_OscConfig+0x7fa>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800757c:	2b08      	cmp	r3, #8
 800757e:	d004      	beq.n	800758a <HAL_RCC_OscConfig+0x7fa>
 8007580:	f240 317d 	movw	r1, #893	@ 0x37d
 8007584:	4852      	ldr	r0, [pc, #328]	@ (80076d0 <HAL_RCC_OscConfig+0x940>)
 8007586:	f7fd f8df 	bl	8004748 <assert_failed>

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800758a:	4b50      	ldr	r3, [pc, #320]	@ (80076cc <HAL_RCC_OscConfig+0x93c>)
 800758c:	68db      	ldr	r3, [r3, #12]
 800758e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007590:	697b      	ldr	r3, [r7, #20]
 8007592:	f003 0203 	and.w	r2, r3, #3
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800759a:	429a      	cmp	r2, r3
 800759c:	d130      	bne.n	8007600 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075a8:	3b01      	subs	r3, #1
 80075aa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80075ac:	429a      	cmp	r2, r3
 80075ae:	d127      	bne.n	8007600 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075ba:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80075bc:	429a      	cmp	r2, r3
 80075be:	d11f      	bne.n	8007600 <HAL_RCC_OscConfig+0x870>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80075c0:	697b      	ldr	r3, [r7, #20]
 80075c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075c6:	687a      	ldr	r2, [r7, #4]
 80075c8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80075ca:	2a07      	cmp	r2, #7
 80075cc:	bf14      	ite	ne
 80075ce:	2201      	movne	r2, #1
 80075d0:	2200      	moveq	r2, #0
 80075d2:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d113      	bne.n	8007600 <HAL_RCC_OscConfig+0x870>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075e2:	085b      	lsrs	r3, r3, #1
 80075e4:	3b01      	subs	r3, #1
 80075e6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d109      	bne.n	8007600 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075f6:	085b      	lsrs	r3, r3, #1
 80075f8:	3b01      	subs	r3, #1
 80075fa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d074      	beq.n	80076ea <HAL_RCC_OscConfig+0x95a>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007600:	69bb      	ldr	r3, [r7, #24]
 8007602:	2b0c      	cmp	r3, #12
 8007604:	d06f      	beq.n	80076e6 <HAL_RCC_OscConfig+0x956>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007606:	4b31      	ldr	r3, [pc, #196]	@ (80076cc <HAL_RCC_OscConfig+0x93c>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800760e:	2b00      	cmp	r3, #0
 8007610:	d105      	bne.n	800761e <HAL_RCC_OscConfig+0x88e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8007612:	4b2e      	ldr	r3, [pc, #184]	@ (80076cc <HAL_RCC_OscConfig+0x93c>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800761a:	2b00      	cmp	r3, #0
 800761c:	d001      	beq.n	8007622 <HAL_RCC_OscConfig+0x892>
#endif
            )
          {
            return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e0af      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007622:	4b2a      	ldr	r3, [pc, #168]	@ (80076cc <HAL_RCC_OscConfig+0x93c>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a29      	ldr	r2, [pc, #164]	@ (80076cc <HAL_RCC_OscConfig+0x93c>)
 8007628:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800762c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800762e:	f7fd feb5 	bl	800539c <HAL_GetTick>
 8007632:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007634:	e008      	b.n	8007648 <HAL_RCC_OscConfig+0x8b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007636:	f7fd feb1 	bl	800539c <HAL_GetTick>
 800763a:	4602      	mov	r2, r0
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	1ad3      	subs	r3, r2, r3
 8007640:	2b02      	cmp	r3, #2
 8007642:	d901      	bls.n	8007648 <HAL_RCC_OscConfig+0x8b8>
              {
                return HAL_TIMEOUT;
 8007644:	2303      	movs	r3, #3
 8007646:	e09c      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007648:	4b20      	ldr	r3, [pc, #128]	@ (80076cc <HAL_RCC_OscConfig+0x93c>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007650:	2b00      	cmp	r3, #0
 8007652:	d1f0      	bne.n	8007636 <HAL_RCC_OscConfig+0x8a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007654:	4b1d      	ldr	r3, [pc, #116]	@ (80076cc <HAL_RCC_OscConfig+0x93c>)
 8007656:	68da      	ldr	r2, [r3, #12]
 8007658:	4b1e      	ldr	r3, [pc, #120]	@ (80076d4 <HAL_RCC_OscConfig+0x944>)
 800765a:	4013      	ands	r3, r2
 800765c:	687a      	ldr	r2, [r7, #4]
 800765e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007664:	3a01      	subs	r2, #1
 8007666:	0112      	lsls	r2, r2, #4
 8007668:	4311      	orrs	r1, r2
 800766a:	687a      	ldr	r2, [r7, #4]
 800766c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800766e:	0212      	lsls	r2, r2, #8
 8007670:	4311      	orrs	r1, r2
 8007672:	687a      	ldr	r2, [r7, #4]
 8007674:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007676:	0852      	lsrs	r2, r2, #1
 8007678:	3a01      	subs	r2, #1
 800767a:	0552      	lsls	r2, r2, #21
 800767c:	4311      	orrs	r1, r2
 800767e:	687a      	ldr	r2, [r7, #4]
 8007680:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007682:	0852      	lsrs	r2, r2, #1
 8007684:	3a01      	subs	r2, #1
 8007686:	0652      	lsls	r2, r2, #25
 8007688:	4311      	orrs	r1, r2
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800768e:	0912      	lsrs	r2, r2, #4
 8007690:	0452      	lsls	r2, r2, #17
 8007692:	430a      	orrs	r2, r1
 8007694:	490d      	ldr	r1, [pc, #52]	@ (80076cc <HAL_RCC_OscConfig+0x93c>)
 8007696:	4313      	orrs	r3, r2
 8007698:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800769a:	4b0c      	ldr	r3, [pc, #48]	@ (80076cc <HAL_RCC_OscConfig+0x93c>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4a0b      	ldr	r2, [pc, #44]	@ (80076cc <HAL_RCC_OscConfig+0x93c>)
 80076a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80076a4:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80076a6:	4b09      	ldr	r3, [pc, #36]	@ (80076cc <HAL_RCC_OscConfig+0x93c>)
 80076a8:	68db      	ldr	r3, [r3, #12]
 80076aa:	4a08      	ldr	r2, [pc, #32]	@ (80076cc <HAL_RCC_OscConfig+0x93c>)
 80076ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80076b0:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80076b2:	f7fd fe73 	bl	800539c <HAL_GetTick>
 80076b6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076b8:	e00e      	b.n	80076d8 <HAL_RCC_OscConfig+0x948>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076ba:	f7fd fe6f 	bl	800539c <HAL_GetTick>
 80076be:	4602      	mov	r2, r0
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	1ad3      	subs	r3, r2, r3
 80076c4:	2b02      	cmp	r3, #2
 80076c6:	d907      	bls.n	80076d8 <HAL_RCC_OscConfig+0x948>
              {
                return HAL_TIMEOUT;
 80076c8:	2303      	movs	r3, #3
 80076ca:	e05a      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
 80076cc:	40021000 	.word	0x40021000
 80076d0:	0800f230 	.word	0x0800f230
 80076d4:	f99d808c 	.word	0xf99d808c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076d8:	4b2c      	ldr	r3, [pc, #176]	@ (800778c <HAL_RCC_OscConfig+0x9fc>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d0ea      	beq.n	80076ba <HAL_RCC_OscConfig+0x92a>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80076e4:	e04c      	b.n	8007780 <HAL_RCC_OscConfig+0x9f0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80076e6:	2301      	movs	r3, #1
 80076e8:	e04b      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076ea:	4b28      	ldr	r3, [pc, #160]	@ (800778c <HAL_RCC_OscConfig+0x9fc>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d144      	bne.n	8007780 <HAL_RCC_OscConfig+0x9f0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80076f6:	4b25      	ldr	r3, [pc, #148]	@ (800778c <HAL_RCC_OscConfig+0x9fc>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	4a24      	ldr	r2, [pc, #144]	@ (800778c <HAL_RCC_OscConfig+0x9fc>)
 80076fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007700:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007702:	4b22      	ldr	r3, [pc, #136]	@ (800778c <HAL_RCC_OscConfig+0x9fc>)
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	4a21      	ldr	r2, [pc, #132]	@ (800778c <HAL_RCC_OscConfig+0x9fc>)
 8007708:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800770c:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800770e:	f7fd fe45 	bl	800539c <HAL_GetTick>
 8007712:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007714:	e008      	b.n	8007728 <HAL_RCC_OscConfig+0x998>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007716:	f7fd fe41 	bl	800539c <HAL_GetTick>
 800771a:	4602      	mov	r2, r0
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	1ad3      	subs	r3, r2, r3
 8007720:	2b02      	cmp	r3, #2
 8007722:	d901      	bls.n	8007728 <HAL_RCC_OscConfig+0x998>
            {
              return HAL_TIMEOUT;
 8007724:	2303      	movs	r3, #3
 8007726:	e02c      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007728:	4b18      	ldr	r3, [pc, #96]	@ (800778c <HAL_RCC_OscConfig+0x9fc>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007730:	2b00      	cmp	r3, #0
 8007732:	d0f0      	beq.n	8007716 <HAL_RCC_OscConfig+0x986>
 8007734:	e024      	b.n	8007780 <HAL_RCC_OscConfig+0x9f0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007736:	69bb      	ldr	r3, [r7, #24]
 8007738:	2b0c      	cmp	r3, #12
 800773a:	d01f      	beq.n	800777c <HAL_RCC_OscConfig+0x9ec>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800773c:	4b13      	ldr	r3, [pc, #76]	@ (800778c <HAL_RCC_OscConfig+0x9fc>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4a12      	ldr	r2, [pc, #72]	@ (800778c <HAL_RCC_OscConfig+0x9fc>)
 8007742:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007746:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007748:	f7fd fe28 	bl	800539c <HAL_GetTick>
 800774c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800774e:	e008      	b.n	8007762 <HAL_RCC_OscConfig+0x9d2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007750:	f7fd fe24 	bl	800539c <HAL_GetTick>
 8007754:	4602      	mov	r2, r0
 8007756:	693b      	ldr	r3, [r7, #16]
 8007758:	1ad3      	subs	r3, r2, r3
 800775a:	2b02      	cmp	r3, #2
 800775c:	d901      	bls.n	8007762 <HAL_RCC_OscConfig+0x9d2>
          {
            return HAL_TIMEOUT;
 800775e:	2303      	movs	r3, #3
 8007760:	e00f      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007762:	4b0a      	ldr	r3, [pc, #40]	@ (800778c <HAL_RCC_OscConfig+0x9fc>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800776a:	2b00      	cmp	r3, #0
 800776c:	d1f0      	bne.n	8007750 <HAL_RCC_OscConfig+0x9c0>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800776e:	4b07      	ldr	r3, [pc, #28]	@ (800778c <HAL_RCC_OscConfig+0x9fc>)
 8007770:	68da      	ldr	r2, [r3, #12]
 8007772:	4906      	ldr	r1, [pc, #24]	@ (800778c <HAL_RCC_OscConfig+0x9fc>)
 8007774:	4b06      	ldr	r3, [pc, #24]	@ (8007790 <HAL_RCC_OscConfig+0xa00>)
 8007776:	4013      	ands	r3, r2
 8007778:	60cb      	str	r3, [r1, #12]
 800777a:	e001      	b.n	8007780 <HAL_RCC_OscConfig+0x9f0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800777c:	2301      	movs	r3, #1
 800777e:	e000      	b.n	8007782 <HAL_RCC_OscConfig+0x9f2>
      }
    }
  }
  return HAL_OK;
 8007780:	2300      	movs	r3, #0
}
 8007782:	4618      	mov	r0, r3
 8007784:	3720      	adds	r7, #32
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
 800778a:	bf00      	nop
 800778c:	40021000 	.word	0x40021000
 8007790:	feeefffc 	.word	0xfeeefffc

08007794 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b084      	sub	sp, #16
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d101      	bne.n	80077a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	e186      	b.n	8007ab6 <HAL_RCC_ClockConfig+0x322>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d003      	beq.n	80077b8 <HAL_RCC_ClockConfig+0x24>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	2b0f      	cmp	r3, #15
 80077b6:	d904      	bls.n	80077c2 <HAL_RCC_ClockConfig+0x2e>
 80077b8:	f240 4159 	movw	r1, #1113	@ 0x459
 80077bc:	4882      	ldr	r0, [pc, #520]	@ (80079c8 <HAL_RCC_ClockConfig+0x234>)
 80077be:	f7fc ffc3 	bl	8004748 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d010      	beq.n	80077ea <HAL_RCC_ClockConfig+0x56>
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	d00d      	beq.n	80077ea <HAL_RCC_ClockConfig+0x56>
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	2b02      	cmp	r3, #2
 80077d2:	d00a      	beq.n	80077ea <HAL_RCC_ClockConfig+0x56>
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	2b03      	cmp	r3, #3
 80077d8:	d007      	beq.n	80077ea <HAL_RCC_ClockConfig+0x56>
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	2b04      	cmp	r3, #4
 80077de:	d004      	beq.n	80077ea <HAL_RCC_ClockConfig+0x56>
 80077e0:	f240 415a 	movw	r1, #1114	@ 0x45a
 80077e4:	4878      	ldr	r0, [pc, #480]	@ (80079c8 <HAL_RCC_ClockConfig+0x234>)
 80077e6:	f7fc ffaf 	bl	8004748 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80077ea:	4b78      	ldr	r3, [pc, #480]	@ (80079cc <HAL_RCC_ClockConfig+0x238>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f003 0307 	and.w	r3, r3, #7
 80077f2:	683a      	ldr	r2, [r7, #0]
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d910      	bls.n	800781a <HAL_RCC_ClockConfig+0x86>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077f8:	4b74      	ldr	r3, [pc, #464]	@ (80079cc <HAL_RCC_ClockConfig+0x238>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f023 0207 	bic.w	r2, r3, #7
 8007800:	4972      	ldr	r1, [pc, #456]	@ (80079cc <HAL_RCC_ClockConfig+0x238>)
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	4313      	orrs	r3, r2
 8007806:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007808:	4b70      	ldr	r3, [pc, #448]	@ (80079cc <HAL_RCC_ClockConfig+0x238>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f003 0307 	and.w	r3, r3, #7
 8007810:	683a      	ldr	r2, [r7, #0]
 8007812:	429a      	cmp	r2, r3
 8007814:	d001      	beq.n	800781a <HAL_RCC_ClockConfig+0x86>
    {
      return HAL_ERROR;
 8007816:	2301      	movs	r3, #1
 8007818:	e14d      	b.n	8007ab6 <HAL_RCC_ClockConfig+0x322>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f003 0302 	and.w	r3, r3, #2
 8007822:	2b00      	cmp	r3, #0
 8007824:	d039      	beq.n	800789a <HAL_RCC_ClockConfig+0x106>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	689b      	ldr	r3, [r3, #8]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d024      	beq.n	8007878 <HAL_RCC_ClockConfig+0xe4>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	689b      	ldr	r3, [r3, #8]
 8007832:	2b80      	cmp	r3, #128	@ 0x80
 8007834:	d020      	beq.n	8007878 <HAL_RCC_ClockConfig+0xe4>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	2b90      	cmp	r3, #144	@ 0x90
 800783c:	d01c      	beq.n	8007878 <HAL_RCC_ClockConfig+0xe4>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	2ba0      	cmp	r3, #160	@ 0xa0
 8007844:	d018      	beq.n	8007878 <HAL_RCC_ClockConfig+0xe4>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	2bb0      	cmp	r3, #176	@ 0xb0
 800784c:	d014      	beq.n	8007878 <HAL_RCC_ClockConfig+0xe4>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	2bc0      	cmp	r3, #192	@ 0xc0
 8007854:	d010      	beq.n	8007878 <HAL_RCC_ClockConfig+0xe4>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	2bd0      	cmp	r3, #208	@ 0xd0
 800785c:	d00c      	beq.n	8007878 <HAL_RCC_ClockConfig+0xe4>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	689b      	ldr	r3, [r3, #8]
 8007862:	2be0      	cmp	r3, #224	@ 0xe0
 8007864:	d008      	beq.n	8007878 <HAL_RCC_ClockConfig+0xe4>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	689b      	ldr	r3, [r3, #8]
 800786a:	2bf0      	cmp	r3, #240	@ 0xf0
 800786c:	d004      	beq.n	8007878 <HAL_RCC_ClockConfig+0xe4>
 800786e:	f240 4172 	movw	r1, #1138	@ 0x472
 8007872:	4855      	ldr	r0, [pc, #340]	@ (80079c8 <HAL_RCC_ClockConfig+0x234>)
 8007874:	f7fc ff68 	bl	8004748 <assert_failed>

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	689a      	ldr	r2, [r3, #8]
 800787c:	4b54      	ldr	r3, [pc, #336]	@ (80079d0 <HAL_RCC_ClockConfig+0x23c>)
 800787e:	689b      	ldr	r3, [r3, #8]
 8007880:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007884:	429a      	cmp	r2, r3
 8007886:	d908      	bls.n	800789a <HAL_RCC_ClockConfig+0x106>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007888:	4b51      	ldr	r3, [pc, #324]	@ (80079d0 <HAL_RCC_ClockConfig+0x23c>)
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	689b      	ldr	r3, [r3, #8]
 8007894:	494e      	ldr	r1, [pc, #312]	@ (80079d0 <HAL_RCC_ClockConfig+0x23c>)
 8007896:	4313      	orrs	r3, r2
 8007898:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f003 0301 	and.w	r3, r3, #1
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d061      	beq.n	800796a <HAL_RCC_ClockConfig+0x1d6>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d010      	beq.n	80078d0 <HAL_RCC_ClockConfig+0x13c>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	2b01      	cmp	r3, #1
 80078b4:	d00c      	beq.n	80078d0 <HAL_RCC_ClockConfig+0x13c>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	2b02      	cmp	r3, #2
 80078bc:	d008      	beq.n	80078d0 <HAL_RCC_ClockConfig+0x13c>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	2b03      	cmp	r3, #3
 80078c4:	d004      	beq.n	80078d0 <HAL_RCC_ClockConfig+0x13c>
 80078c6:	f240 417d 	movw	r1, #1149	@ 0x47d
 80078ca:	483f      	ldr	r0, [pc, #252]	@ (80079c8 <HAL_RCC_ClockConfig+0x234>)
 80078cc:	f7fc ff3c 	bl	8004748 <assert_failed>

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	2b03      	cmp	r3, #3
 80078d6:	d107      	bne.n	80078e8 <HAL_RCC_ClockConfig+0x154>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80078d8:	4b3d      	ldr	r3, [pc, #244]	@ (80079d0 <HAL_RCC_ClockConfig+0x23c>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d121      	bne.n	8007928 <HAL_RCC_ClockConfig+0x194>
      {
        return HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	e0e6      	b.n	8007ab6 <HAL_RCC_ClockConfig+0x322>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	685b      	ldr	r3, [r3, #4]
 80078ec:	2b02      	cmp	r3, #2
 80078ee:	d107      	bne.n	8007900 <HAL_RCC_ClockConfig+0x16c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80078f0:	4b37      	ldr	r3, [pc, #220]	@ (80079d0 <HAL_RCC_ClockConfig+0x23c>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d115      	bne.n	8007928 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 80078fc:	2301      	movs	r3, #1
 80078fe:	e0da      	b.n	8007ab6 <HAL_RCC_ClockConfig+0x322>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d107      	bne.n	8007918 <HAL_RCC_ClockConfig+0x184>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007908:	4b31      	ldr	r3, [pc, #196]	@ (80079d0 <HAL_RCC_ClockConfig+0x23c>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f003 0302 	and.w	r3, r3, #2
 8007910:	2b00      	cmp	r3, #0
 8007912:	d109      	bne.n	8007928 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8007914:	2301      	movs	r3, #1
 8007916:	e0ce      	b.n	8007ab6 <HAL_RCC_ClockConfig+0x322>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007918:	4b2d      	ldr	r3, [pc, #180]	@ (80079d0 <HAL_RCC_ClockConfig+0x23c>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007920:	2b00      	cmp	r3, #0
 8007922:	d101      	bne.n	8007928 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8007924:	2301      	movs	r3, #1
 8007926:	e0c6      	b.n	8007ab6 <HAL_RCC_ClockConfig+0x322>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007928:	4b29      	ldr	r3, [pc, #164]	@ (80079d0 <HAL_RCC_ClockConfig+0x23c>)
 800792a:	689b      	ldr	r3, [r3, #8]
 800792c:	f023 0203 	bic.w	r2, r3, #3
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	685b      	ldr	r3, [r3, #4]
 8007934:	4926      	ldr	r1, [pc, #152]	@ (80079d0 <HAL_RCC_ClockConfig+0x23c>)
 8007936:	4313      	orrs	r3, r2
 8007938:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800793a:	f7fd fd2f 	bl	800539c <HAL_GetTick>
 800793e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007940:	e00a      	b.n	8007958 <HAL_RCC_ClockConfig+0x1c4>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007942:	f7fd fd2b 	bl	800539c <HAL_GetTick>
 8007946:	4602      	mov	r2, r0
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	1ad3      	subs	r3, r2, r3
 800794c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007950:	4293      	cmp	r3, r2
 8007952:	d901      	bls.n	8007958 <HAL_RCC_ClockConfig+0x1c4>
      {
        return HAL_TIMEOUT;
 8007954:	2303      	movs	r3, #3
 8007956:	e0ae      	b.n	8007ab6 <HAL_RCC_ClockConfig+0x322>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007958:	4b1d      	ldr	r3, [pc, #116]	@ (80079d0 <HAL_RCC_ClockConfig+0x23c>)
 800795a:	689b      	ldr	r3, [r3, #8]
 800795c:	f003 020c 	and.w	r2, r3, #12
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	009b      	lsls	r3, r3, #2
 8007966:	429a      	cmp	r2, r3
 8007968:	d1eb      	bne.n	8007942 <HAL_RCC_ClockConfig+0x1ae>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f003 0302 	and.w	r3, r3, #2
 8007972:	2b00      	cmp	r3, #0
 8007974:	d010      	beq.n	8007998 <HAL_RCC_ClockConfig+0x204>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	689a      	ldr	r2, [r3, #8]
 800797a:	4b15      	ldr	r3, [pc, #84]	@ (80079d0 <HAL_RCC_ClockConfig+0x23c>)
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007982:	429a      	cmp	r2, r3
 8007984:	d208      	bcs.n	8007998 <HAL_RCC_ClockConfig+0x204>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007986:	4b12      	ldr	r3, [pc, #72]	@ (80079d0 <HAL_RCC_ClockConfig+0x23c>)
 8007988:	689b      	ldr	r3, [r3, #8]
 800798a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	689b      	ldr	r3, [r3, #8]
 8007992:	490f      	ldr	r1, [pc, #60]	@ (80079d0 <HAL_RCC_ClockConfig+0x23c>)
 8007994:	4313      	orrs	r3, r2
 8007996:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007998:	4b0c      	ldr	r3, [pc, #48]	@ (80079cc <HAL_RCC_ClockConfig+0x238>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f003 0307 	and.w	r3, r3, #7
 80079a0:	683a      	ldr	r2, [r7, #0]
 80079a2:	429a      	cmp	r2, r3
 80079a4:	d216      	bcs.n	80079d4 <HAL_RCC_ClockConfig+0x240>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079a6:	4b09      	ldr	r3, [pc, #36]	@ (80079cc <HAL_RCC_ClockConfig+0x238>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f023 0207 	bic.w	r2, r3, #7
 80079ae:	4907      	ldr	r1, [pc, #28]	@ (80079cc <HAL_RCC_ClockConfig+0x238>)
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	4313      	orrs	r3, r2
 80079b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80079b6:	4b05      	ldr	r3, [pc, #20]	@ (80079cc <HAL_RCC_ClockConfig+0x238>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f003 0307 	and.w	r3, r3, #7
 80079be:	683a      	ldr	r2, [r7, #0]
 80079c0:	429a      	cmp	r2, r3
 80079c2:	d007      	beq.n	80079d4 <HAL_RCC_ClockConfig+0x240>
    {
      return HAL_ERROR;
 80079c4:	2301      	movs	r3, #1
 80079c6:	e076      	b.n	8007ab6 <HAL_RCC_ClockConfig+0x322>
 80079c8:	0800f230 	.word	0x0800f230
 80079cc:	40022000 	.word	0x40022000
 80079d0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f003 0304 	and.w	r3, r3, #4
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d025      	beq.n	8007a2c <HAL_RCC_ClockConfig+0x298>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	68db      	ldr	r3, [r3, #12]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d018      	beq.n	8007a1a <HAL_RCC_ClockConfig+0x286>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	68db      	ldr	r3, [r3, #12]
 80079ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80079f0:	d013      	beq.n	8007a1a <HAL_RCC_ClockConfig+0x286>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	68db      	ldr	r3, [r3, #12]
 80079f6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80079fa:	d00e      	beq.n	8007a1a <HAL_RCC_ClockConfig+0x286>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	68db      	ldr	r3, [r3, #12]
 8007a00:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007a04:	d009      	beq.n	8007a1a <HAL_RCC_ClockConfig+0x286>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007a0e:	d004      	beq.n	8007a1a <HAL_RCC_ClockConfig+0x286>
 8007a10:	f240 41f5 	movw	r1, #1269	@ 0x4f5
 8007a14:	482a      	ldr	r0, [pc, #168]	@ (8007ac0 <HAL_RCC_ClockConfig+0x32c>)
 8007a16:	f7fc fe97 	bl	8004748 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007a1a:	4b2a      	ldr	r3, [pc, #168]	@ (8007ac4 <HAL_RCC_ClockConfig+0x330>)
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	68db      	ldr	r3, [r3, #12]
 8007a26:	4927      	ldr	r1, [pc, #156]	@ (8007ac4 <HAL_RCC_ClockConfig+0x330>)
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f003 0308 	and.w	r3, r3, #8
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d026      	beq.n	8007a86 <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	691b      	ldr	r3, [r3, #16]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d018      	beq.n	8007a72 <HAL_RCC_ClockConfig+0x2de>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	691b      	ldr	r3, [r3, #16]
 8007a44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a48:	d013      	beq.n	8007a72 <HAL_RCC_ClockConfig+0x2de>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	691b      	ldr	r3, [r3, #16]
 8007a4e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007a52:	d00e      	beq.n	8007a72 <HAL_RCC_ClockConfig+0x2de>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	691b      	ldr	r3, [r3, #16]
 8007a58:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007a5c:	d009      	beq.n	8007a72 <HAL_RCC_ClockConfig+0x2de>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	691b      	ldr	r3, [r3, #16]
 8007a62:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007a66:	d004      	beq.n	8007a72 <HAL_RCC_ClockConfig+0x2de>
 8007a68:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 8007a6c:	4814      	ldr	r0, [pc, #80]	@ (8007ac0 <HAL_RCC_ClockConfig+0x32c>)
 8007a6e:	f7fc fe6b 	bl	8004748 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007a72:	4b14      	ldr	r3, [pc, #80]	@ (8007ac4 <HAL_RCC_ClockConfig+0x330>)
 8007a74:	689b      	ldr	r3, [r3, #8]
 8007a76:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	691b      	ldr	r3, [r3, #16]
 8007a7e:	00db      	lsls	r3, r3, #3
 8007a80:	4910      	ldr	r1, [pc, #64]	@ (8007ac4 <HAL_RCC_ClockConfig+0x330>)
 8007a82:	4313      	orrs	r3, r2
 8007a84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007a86:	f000 f825 	bl	8007ad4 <HAL_RCC_GetSysClockFreq>
 8007a8a:	4602      	mov	r2, r0
 8007a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8007ac4 <HAL_RCC_ClockConfig+0x330>)
 8007a8e:	689b      	ldr	r3, [r3, #8]
 8007a90:	091b      	lsrs	r3, r3, #4
 8007a92:	f003 030f 	and.w	r3, r3, #15
 8007a96:	490c      	ldr	r1, [pc, #48]	@ (8007ac8 <HAL_RCC_ClockConfig+0x334>)
 8007a98:	5ccb      	ldrb	r3, [r1, r3]
 8007a9a:	f003 031f 	and.w	r3, r3, #31
 8007a9e:	fa22 f303 	lsr.w	r3, r2, r3
 8007aa2:	4a0a      	ldr	r2, [pc, #40]	@ (8007acc <HAL_RCC_ClockConfig+0x338>)
 8007aa4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8007ad0 <HAL_RCC_ClockConfig+0x33c>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f7fd fc26 	bl	80052fc <HAL_InitTick>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	72fb      	strb	r3, [r7, #11]

  return status;
 8007ab4:	7afb      	ldrb	r3, [r7, #11]
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	3710      	adds	r7, #16
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}
 8007abe:	bf00      	nop
 8007ac0:	0800f230 	.word	0x0800f230
 8007ac4:	40021000 	.word	0x40021000
 8007ac8:	0800f400 	.word	0x0800f400
 8007acc:	20000014 	.word	0x20000014
 8007ad0:	20000018 	.word	0x20000018

08007ad4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b089      	sub	sp, #36	@ 0x24
 8007ad8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007ada:	2300      	movs	r3, #0
 8007adc:	61fb      	str	r3, [r7, #28]
 8007ade:	2300      	movs	r3, #0
 8007ae0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007ae2:	4b3e      	ldr	r3, [pc, #248]	@ (8007bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	f003 030c 	and.w	r3, r3, #12
 8007aea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007aec:	4b3b      	ldr	r3, [pc, #236]	@ (8007bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8007aee:	68db      	ldr	r3, [r3, #12]
 8007af0:	f003 0303 	and.w	r3, r3, #3
 8007af4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007af6:	693b      	ldr	r3, [r7, #16]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d005      	beq.n	8007b08 <HAL_RCC_GetSysClockFreq+0x34>
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	2b0c      	cmp	r3, #12
 8007b00:	d121      	bne.n	8007b46 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	d11e      	bne.n	8007b46 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007b08:	4b34      	ldr	r3, [pc, #208]	@ (8007bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f003 0308 	and.w	r3, r3, #8
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d107      	bne.n	8007b24 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007b14:	4b31      	ldr	r3, [pc, #196]	@ (8007bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8007b16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b1a:	0a1b      	lsrs	r3, r3, #8
 8007b1c:	f003 030f 	and.w	r3, r3, #15
 8007b20:	61fb      	str	r3, [r7, #28]
 8007b22:	e005      	b.n	8007b30 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007b24:	4b2d      	ldr	r3, [pc, #180]	@ (8007bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	091b      	lsrs	r3, r3, #4
 8007b2a:	f003 030f 	and.w	r3, r3, #15
 8007b2e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007b30:	4a2b      	ldr	r2, [pc, #172]	@ (8007be0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007b32:	69fb      	ldr	r3, [r7, #28]
 8007b34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b38:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d10d      	bne.n	8007b5c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007b40:	69fb      	ldr	r3, [r7, #28]
 8007b42:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007b44:	e00a      	b.n	8007b5c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	2b04      	cmp	r3, #4
 8007b4a:	d102      	bne.n	8007b52 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007b4c:	4b25      	ldr	r3, [pc, #148]	@ (8007be4 <HAL_RCC_GetSysClockFreq+0x110>)
 8007b4e:	61bb      	str	r3, [r7, #24]
 8007b50:	e004      	b.n	8007b5c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007b52:	693b      	ldr	r3, [r7, #16]
 8007b54:	2b08      	cmp	r3, #8
 8007b56:	d101      	bne.n	8007b5c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007b58:	4b23      	ldr	r3, [pc, #140]	@ (8007be8 <HAL_RCC_GetSysClockFreq+0x114>)
 8007b5a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	2b0c      	cmp	r3, #12
 8007b60:	d134      	bne.n	8007bcc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007b62:	4b1e      	ldr	r3, [pc, #120]	@ (8007bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8007b64:	68db      	ldr	r3, [r3, #12]
 8007b66:	f003 0303 	and.w	r3, r3, #3
 8007b6a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	2b02      	cmp	r3, #2
 8007b70:	d003      	beq.n	8007b7a <HAL_RCC_GetSysClockFreq+0xa6>
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	2b03      	cmp	r3, #3
 8007b76:	d003      	beq.n	8007b80 <HAL_RCC_GetSysClockFreq+0xac>
 8007b78:	e005      	b.n	8007b86 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8007be4 <HAL_RCC_GetSysClockFreq+0x110>)
 8007b7c:	617b      	str	r3, [r7, #20]
      break;
 8007b7e:	e005      	b.n	8007b8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007b80:	4b19      	ldr	r3, [pc, #100]	@ (8007be8 <HAL_RCC_GetSysClockFreq+0x114>)
 8007b82:	617b      	str	r3, [r7, #20]
      break;
 8007b84:	e002      	b.n	8007b8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007b86:	69fb      	ldr	r3, [r7, #28]
 8007b88:	617b      	str	r3, [r7, #20]
      break;
 8007b8a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007b8c:	4b13      	ldr	r3, [pc, #76]	@ (8007bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8007b8e:	68db      	ldr	r3, [r3, #12]
 8007b90:	091b      	lsrs	r3, r3, #4
 8007b92:	f003 0307 	and.w	r3, r3, #7
 8007b96:	3301      	adds	r3, #1
 8007b98:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007b9a:	4b10      	ldr	r3, [pc, #64]	@ (8007bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8007b9c:	68db      	ldr	r3, [r3, #12]
 8007b9e:	0a1b      	lsrs	r3, r3, #8
 8007ba0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ba4:	697a      	ldr	r2, [r7, #20]
 8007ba6:	fb03 f202 	mul.w	r2, r3, r2
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bb0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007bb2:	4b0a      	ldr	r3, [pc, #40]	@ (8007bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8007bb4:	68db      	ldr	r3, [r3, #12]
 8007bb6:	0e5b      	lsrs	r3, r3, #25
 8007bb8:	f003 0303 	and.w	r3, r3, #3
 8007bbc:	3301      	adds	r3, #1
 8007bbe:	005b      	lsls	r3, r3, #1
 8007bc0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007bc2:	697a      	ldr	r2, [r7, #20]
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007bcc:	69bb      	ldr	r3, [r7, #24]
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3724      	adds	r7, #36	@ 0x24
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd8:	4770      	bx	lr
 8007bda:	bf00      	nop
 8007bdc:	40021000 	.word	0x40021000
 8007be0:	0800f418 	.word	0x0800f418
 8007be4:	00f42400 	.word	0x00f42400
 8007be8:	007a1200 	.word	0x007a1200

08007bec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007bec:	b480      	push	{r7}
 8007bee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007bf0:	4b03      	ldr	r3, [pc, #12]	@ (8007c00 <HAL_RCC_GetHCLKFreq+0x14>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfc:	4770      	bx	lr
 8007bfe:	bf00      	nop
 8007c00:	20000014 	.word	0x20000014

08007c04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007c08:	f7ff fff0 	bl	8007bec <HAL_RCC_GetHCLKFreq>
 8007c0c:	4602      	mov	r2, r0
 8007c0e:	4b06      	ldr	r3, [pc, #24]	@ (8007c28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c10:	689b      	ldr	r3, [r3, #8]
 8007c12:	0a1b      	lsrs	r3, r3, #8
 8007c14:	f003 0307 	and.w	r3, r3, #7
 8007c18:	4904      	ldr	r1, [pc, #16]	@ (8007c2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8007c1a:	5ccb      	ldrb	r3, [r1, r3]
 8007c1c:	f003 031f 	and.w	r3, r3, #31
 8007c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	40021000 	.word	0x40021000
 8007c2c:	0800f410 	.word	0x0800f410

08007c30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007c34:	f7ff ffda 	bl	8007bec <HAL_RCC_GetHCLKFreq>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	4b06      	ldr	r3, [pc, #24]	@ (8007c54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c3c:	689b      	ldr	r3, [r3, #8]
 8007c3e:	0adb      	lsrs	r3, r3, #11
 8007c40:	f003 0307 	and.w	r3, r3, #7
 8007c44:	4904      	ldr	r1, [pc, #16]	@ (8007c58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007c46:	5ccb      	ldrb	r3, [r1, r3]
 8007c48:	f003 031f 	and.w	r3, r3, #31
 8007c4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	bd80      	pop	{r7, pc}
 8007c54:	40021000 	.word	0x40021000
 8007c58:	0800f410 	.word	0x0800f410

08007c5c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b086      	sub	sp, #24
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007c64:	2300      	movs	r3, #0
 8007c66:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007c68:	4b2a      	ldr	r3, [pc, #168]	@ (8007d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d003      	beq.n	8007c7c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007c74:	f7ff f81c 	bl	8006cb0 <HAL_PWREx_GetVoltageRange>
 8007c78:	6178      	str	r0, [r7, #20]
 8007c7a:	e014      	b.n	8007ca6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007c7c:	4b25      	ldr	r3, [pc, #148]	@ (8007d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c80:	4a24      	ldr	r2, [pc, #144]	@ (8007d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007c82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c86:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c88:	4b22      	ldr	r3, [pc, #136]	@ (8007d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c90:	60fb      	str	r3, [r7, #12]
 8007c92:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007c94:	f7ff f80c 	bl	8006cb0 <HAL_PWREx_GetVoltageRange>
 8007c98:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007c9a:	4b1e      	ldr	r3, [pc, #120]	@ (8007d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c9e:	4a1d      	ldr	r2, [pc, #116]	@ (8007d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007ca0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ca4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cac:	d10b      	bne.n	8007cc6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2b80      	cmp	r3, #128	@ 0x80
 8007cb2:	d919      	bls.n	8007ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2ba0      	cmp	r3, #160	@ 0xa0
 8007cb8:	d902      	bls.n	8007cc0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007cba:	2302      	movs	r3, #2
 8007cbc:	613b      	str	r3, [r7, #16]
 8007cbe:	e013      	b.n	8007ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	613b      	str	r3, [r7, #16]
 8007cc4:	e010      	b.n	8007ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2b80      	cmp	r3, #128	@ 0x80
 8007cca:	d902      	bls.n	8007cd2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007ccc:	2303      	movs	r3, #3
 8007cce:	613b      	str	r3, [r7, #16]
 8007cd0:	e00a      	b.n	8007ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2b80      	cmp	r3, #128	@ 0x80
 8007cd6:	d102      	bne.n	8007cde <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007cd8:	2302      	movs	r3, #2
 8007cda:	613b      	str	r3, [r7, #16]
 8007cdc:	e004      	b.n	8007ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2b70      	cmp	r3, #112	@ 0x70
 8007ce2:	d101      	bne.n	8007ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8007d18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f023 0207 	bic.w	r2, r3, #7
 8007cf0:	4909      	ldr	r1, [pc, #36]	@ (8007d18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	4313      	orrs	r3, r2
 8007cf6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007cf8:	4b07      	ldr	r3, [pc, #28]	@ (8007d18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f003 0307 	and.w	r3, r3, #7
 8007d00:	693a      	ldr	r2, [r7, #16]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d001      	beq.n	8007d0a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007d06:	2301      	movs	r3, #1
 8007d08:	e000      	b.n	8007d0c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007d0a:	2300      	movs	r3, #0
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3718      	adds	r7, #24
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}
 8007d14:	40021000 	.word	0x40021000
 8007d18:	40022000 	.word	0x40022000

08007d1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b086      	sub	sp, #24
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007d24:	2300      	movs	r3, #0
 8007d26:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007d28:	2300      	movs	r3, #0
 8007d2a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d004      	beq.n	8007d42 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d40:	d303      	bcc.n	8007d4a <HAL_RCCEx_PeriphCLKConfig+0x2e>
 8007d42:	21c9      	movs	r1, #201	@ 0xc9
 8007d44:	4889      	ldr	r0, [pc, #548]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8007d46:	f7fc fcff 	bl	8004748 <assert_failed>

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d058      	beq.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d012      	beq.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d66:	d00d      	beq.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d6c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007d70:	d008      	beq.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d76:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007d7a:	d003      	beq.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8007d7c:	21d1      	movs	r1, #209	@ 0xd1
 8007d7e:	487b      	ldr	r0, [pc, #492]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8007d80:	f7fc fce2 	bl	8004748 <assert_failed>

    switch(PeriphClkInit->Sai1ClockSelection)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d88:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007d8c:	d02a      	beq.n	8007de4 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8007d8e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007d92:	d824      	bhi.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8007d94:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007d98:	d008      	beq.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007d9a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007d9e:	d81e      	bhi.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d00a      	beq.n	8007dba <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8007da4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007da8:	d010      	beq.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0xb0>
 8007daa:	e018      	b.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007dac:	4b70      	ldr	r3, [pc, #448]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007dae:	68db      	ldr	r3, [r3, #12]
 8007db0:	4a6f      	ldr	r2, [pc, #444]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007db2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007db6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007db8:	e015      	b.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0xca>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	3304      	adds	r3, #4
 8007dbe:	2100      	movs	r1, #0
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	f000 fc69 	bl	8008698 <RCCEx_PLLSAI1_Config>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007dca:	e00c      	b.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0xca>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	3320      	adds	r3, #32
 8007dd0:	2100      	movs	r1, #0
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	f000 fde0 	bl	8008998 <RCCEx_PLLSAI2_Config>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007ddc:	e003      	b.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0xca>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007dde:	2301      	movs	r3, #1
 8007de0:	74fb      	strb	r3, [r7, #19]
      break;
 8007de2:	e000      	b.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0xca>
      break;
 8007de4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007de6:	7cfb      	ldrb	r3, [r7, #19]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d10b      	bne.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007dec:	4b60      	ldr	r3, [pc, #384]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007df2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007dfa:	495d      	ldr	r1, [pc, #372]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8007e02:	e001      	b.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0xec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e04:	7cfb      	ldrb	r3, [r7, #19]
 8007e06:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d059      	beq.n	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d013      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e24:	d00e      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007e2e:	d009      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e34:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007e38:	d004      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8007e3a:	f240 110f 	movw	r1, #271	@ 0x10f
 8007e3e:	484b      	ldr	r0, [pc, #300]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8007e40:	f7fc fc82 	bl	8004748 <assert_failed>

    switch(PeriphClkInit->Sai2ClockSelection)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e48:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007e4c:	d02a      	beq.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8007e4e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007e52:	d824      	bhi.n	8007e9e <HAL_RCCEx_PeriphCLKConfig+0x182>
 8007e54:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007e58:	d008      	beq.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x150>
 8007e5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007e5e:	d81e      	bhi.n	8007e9e <HAL_RCCEx_PeriphCLKConfig+0x182>
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d00a      	beq.n	8007e7a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8007e64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e68:	d010      	beq.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0x170>
 8007e6a:	e018      	b.n	8007e9e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007e6c:	4b40      	ldr	r3, [pc, #256]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007e6e:	68db      	ldr	r3, [r3, #12]
 8007e70:	4a3f      	ldr	r2, [pc, #252]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007e72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e76:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007e78:	e015      	b.n	8007ea6 <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	3304      	adds	r3, #4
 8007e7e:	2100      	movs	r1, #0
 8007e80:	4618      	mov	r0, r3
 8007e82:	f000 fc09 	bl	8008698 <RCCEx_PLLSAI1_Config>
 8007e86:	4603      	mov	r3, r0
 8007e88:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007e8a:	e00c      	b.n	8007ea6 <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	3320      	adds	r3, #32
 8007e90:	2100      	movs	r1, #0
 8007e92:	4618      	mov	r0, r3
 8007e94:	f000 fd80 	bl	8008998 <RCCEx_PLLSAI2_Config>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007e9c:	e003      	b.n	8007ea6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	74fb      	strb	r3, [r7, #19]
      break;
 8007ea2:	e000      	b.n	8007ea6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
      break;
 8007ea4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ea6:	7cfb      	ldrb	r3, [r7, #19]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d10b      	bne.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007eac:	4b30      	ldr	r3, [pc, #192]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007eb2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007eba:	492d      	ldr	r1, [pc, #180]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007ebc:	4313      	orrs	r3, r2
 8007ebe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8007ec2:	e001      	b.n	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ec4:	7cfb      	ldrb	r3, [r7, #19]
 8007ec6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	f000 80c2 	beq.w	800805a <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d016      	beq.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007eea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007eee:	d010      	beq.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ef6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007efa:	d00a      	beq.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f06:	d004      	beq.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8007f08:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8007f0c:	4817      	ldr	r0, [pc, #92]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8007f0e:	f7fc fc1b 	bl	8004748 <assert_failed>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007f12:	4b17      	ldr	r3, [pc, #92]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007f14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d101      	bne.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e000      	b.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8007f22:	2300      	movs	r3, #0
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d00d      	beq.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x228>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f28:	4b11      	ldr	r3, [pc, #68]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007f2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f2c:	4a10      	ldr	r2, [pc, #64]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007f2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f32:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f34:	4b0e      	ldr	r3, [pc, #56]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f3c:	60bb      	str	r3, [r7, #8]
 8007f3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007f40:	2301      	movs	r3, #1
 8007f42:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007f44:	4b0b      	ldr	r3, [pc, #44]	@ (8007f74 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a0a      	ldr	r2, [pc, #40]	@ (8007f74 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f4e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007f50:	f7fd fa24 	bl	800539c <HAL_GetTick>
 8007f54:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007f56:	e00f      	b.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f58:	f7fd fa20 	bl	800539c <HAL_GetTick>
 8007f5c:	4602      	mov	r2, r0
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	1ad3      	subs	r3, r2, r3
 8007f62:	2b02      	cmp	r3, #2
 8007f64:	d908      	bls.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      {
        ret = HAL_TIMEOUT;
 8007f66:	2303      	movs	r3, #3
 8007f68:	74fb      	strb	r3, [r7, #19]
        break;
 8007f6a:	e00b      	b.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x268>
 8007f6c:	0800f268 	.word	0x0800f268
 8007f70:	40021000 	.word	0x40021000
 8007f74:	40007000 	.word	0x40007000
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007f78:	4b30      	ldr	r3, [pc, #192]	@ (800803c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d0e9      	beq.n	8007f58 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      }
    }

    if(ret == HAL_OK)
 8007f84:	7cfb      	ldrb	r3, [r7, #19]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d15c      	bne.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007f8a:	4b2d      	ldr	r3, [pc, #180]	@ (8008040 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f94:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d01f      	beq.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007fa2:	697a      	ldr	r2, [r7, #20]
 8007fa4:	429a      	cmp	r2, r3
 8007fa6:	d019      	beq.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007fa8:	4b25      	ldr	r3, [pc, #148]	@ (8008040 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007fb2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007fb4:	4b22      	ldr	r3, [pc, #136]	@ (8008040 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fba:	4a21      	ldr	r2, [pc, #132]	@ (8008040 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007fbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007fc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007fc4:	4b1e      	ldr	r3, [pc, #120]	@ (8008040 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fca:	4a1d      	ldr	r2, [pc, #116]	@ (8008040 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007fcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007fd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007fd4:	4a1a      	ldr	r2, [pc, #104]	@ (8008040 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	f003 0301 	and.w	r3, r3, #1
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d016      	beq.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fe6:	f7fd f9d9 	bl	800539c <HAL_GetTick>
 8007fea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007fec:	e00b      	b.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007fee:	f7fd f9d5 	bl	800539c <HAL_GetTick>
 8007ff2:	4602      	mov	r2, r0
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	1ad3      	subs	r3, r2, r3
 8007ff8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d902      	bls.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
          {
            ret = HAL_TIMEOUT;
 8008000:	2303      	movs	r3, #3
 8008002:	74fb      	strb	r3, [r7, #19]
            break;
 8008004:	e006      	b.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008006:	4b0e      	ldr	r3, [pc, #56]	@ (8008040 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8008008:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800800c:	f003 0302 	and.w	r3, r3, #2
 8008010:	2b00      	cmp	r3, #0
 8008012:	d0ec      	beq.n	8007fee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
          }
        }
      }

      if(ret == HAL_OK)
 8008014:	7cfb      	ldrb	r3, [r7, #19]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d10c      	bne.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0x318>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800801a:	4b09      	ldr	r3, [pc, #36]	@ (8008040 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800801c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008020:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800802a:	4905      	ldr	r1, [pc, #20]	@ (8008040 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800802c:	4313      	orrs	r3, r2
 800802e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008032:	e009      	b.n	8008048 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008034:	7cfb      	ldrb	r3, [r7, #19]
 8008036:	74bb      	strb	r3, [r7, #18]
 8008038:	e006      	b.n	8008048 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 800803a:	bf00      	nop
 800803c:	40007000 	.word	0x40007000
 8008040:	40021000 	.word	0x40021000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008044:	7cfb      	ldrb	r3, [r7, #19]
 8008046:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008048:	7c7b      	ldrb	r3, [r7, #17]
 800804a:	2b01      	cmp	r3, #1
 800804c:	d105      	bne.n	800805a <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800804e:	4b8d      	ldr	r3, [pc, #564]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8008050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008052:	4a8c      	ldr	r2, [pc, #560]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8008054:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008058:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f003 0301 	and.w	r3, r3, #1
 8008062:	2b00      	cmp	r3, #0
 8008064:	d01f      	beq.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800806a:	2b00      	cmp	r3, #0
 800806c:	d010      	beq.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008072:	2b01      	cmp	r3, #1
 8008074:	d00c      	beq.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800807a:	2b03      	cmp	r3, #3
 800807c:	d008      	beq.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008082:	2b02      	cmp	r3, #2
 8008084:	d004      	beq.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8008086:	f240 1199 	movw	r1, #409	@ 0x199
 800808a:	487f      	ldr	r0, [pc, #508]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800808c:	f7fc fb5c 	bl	8004748 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008090:	4b7c      	ldr	r3, [pc, #496]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8008092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008096:	f023 0203 	bic.w	r2, r3, #3
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800809e:	4979      	ldr	r1, [pc, #484]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80080a0:	4313      	orrs	r3, r2
 80080a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f003 0302 	and.w	r3, r3, #2
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d01f      	beq.n	80080f2 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d010      	beq.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080be:	2b04      	cmp	r3, #4
 80080c0:	d00c      	beq.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080c6:	2b0c      	cmp	r3, #12
 80080c8:	d008      	beq.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080ce:	2b08      	cmp	r3, #8
 80080d0:	d004      	beq.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80080d2:	f240 11a3 	movw	r1, #419	@ 0x1a3
 80080d6:	486c      	ldr	r0, [pc, #432]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 80080d8:	f7fc fb36 	bl	8004748 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80080dc:	4b69      	ldr	r3, [pc, #420]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80080de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080e2:	f023 020c 	bic.w	r2, r3, #12
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080ea:	4966      	ldr	r1, [pc, #408]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80080ec:	4313      	orrs	r3, r2
 80080ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f003 0304 	and.w	r3, r3, #4
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d01f      	beq.n	800813e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008102:	2b00      	cmp	r3, #0
 8008104:	d010      	beq.n	8008128 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800810a:	2b10      	cmp	r3, #16
 800810c:	d00c      	beq.n	8008128 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008112:	2b30      	cmp	r3, #48	@ 0x30
 8008114:	d008      	beq.n	8008128 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800811a:	2b20      	cmp	r3, #32
 800811c:	d004      	beq.n	8008128 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800811e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008122:	4859      	ldr	r0, [pc, #356]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8008124:	f7fc fb10 	bl	8004748 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008128:	4b56      	ldr	r3, [pc, #344]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800812a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800812e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008136:	4953      	ldr	r1, [pc, #332]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8008138:	4313      	orrs	r3, r2
 800813a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 0308 	and.w	r3, r3, #8
 8008146:	2b00      	cmp	r3, #0
 8008148:	d01f      	beq.n	800818a <HAL_RCCEx_PeriphCLKConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800814e:	2b00      	cmp	r3, #0
 8008150:	d010      	beq.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x458>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008156:	2b40      	cmp	r3, #64	@ 0x40
 8008158:	d00c      	beq.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800815e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008160:	d008      	beq.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x458>
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008166:	2b80      	cmp	r3, #128	@ 0x80
 8008168:	d004      	beq.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800816a:	f240 11bd 	movw	r1, #445	@ 0x1bd
 800816e:	4846      	ldr	r0, [pc, #280]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8008170:	f7fc faea 	bl	8004748 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008174:	4b43      	ldr	r3, [pc, #268]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8008176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800817a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008182:	4940      	ldr	r1, [pc, #256]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8008184:	4313      	orrs	r3, r2
 8008186:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f003 0310 	and.w	r3, r3, #16
 8008192:	2b00      	cmp	r3, #0
 8008194:	d022      	beq.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800819a:	2b00      	cmp	r3, #0
 800819c:	d013      	beq.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081a6:	d00e      	beq.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081b0:	d009      	beq.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081ba:	d004      	beq.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 80081bc:	f240 11cb 	movw	r1, #459	@ 0x1cb
 80081c0:	4831      	ldr	r0, [pc, #196]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 80081c2:	f7fc fac1 	bl	8004748 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80081c6:	4b2f      	ldr	r3, [pc, #188]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80081c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081d4:	492b      	ldr	r1, [pc, #172]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80081d6:	4313      	orrs	r3, r2
 80081d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f003 0320 	and.w	r3, r3, #32
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d022      	beq.n	800822e <HAL_RCCEx_PeriphCLKConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d013      	beq.n	8008218 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081f8:	d00e      	beq.n	8008218 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081fe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008202:	d009      	beq.n	8008218 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008208:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800820c:	d004      	beq.n	8008218 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800820e:	f240 11d7 	movw	r1, #471	@ 0x1d7
 8008212:	481d      	ldr	r0, [pc, #116]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8008214:	f7fc fa98 	bl	8004748 <assert_failed>

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008218:	4b1a      	ldr	r3, [pc, #104]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800821a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800821e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008226:	4917      	ldr	r1, [pc, #92]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8008228:	4313      	orrs	r3, r2
 800822a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008236:	2b00      	cmp	r3, #0
 8008238:	d028      	beq.n	800828c <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800823e:	2b00      	cmp	r3, #0
 8008240:	d013      	beq.n	800826a <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008246:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800824a:	d00e      	beq.n	800826a <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008250:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008254:	d009      	beq.n	800826a <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800825a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800825e:	d004      	beq.n	800826a <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8008260:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8008264:	4808      	ldr	r0, [pc, #32]	@ (8008288 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8008266:	f7fc fa6f 	bl	8004748 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800826a:	4b06      	ldr	r3, [pc, #24]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800826c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008270:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008278:	4902      	ldr	r1, [pc, #8]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800827a:	4313      	orrs	r3, r2
 800827c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8008280:	e004      	b.n	800828c <HAL_RCCEx_PeriphCLKConfig+0x570>
 8008282:	bf00      	nop
 8008284:	40021000 	.word	0x40021000
 8008288:	0800f268 	.word	0x0800f268
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008294:	2b00      	cmp	r3, #0
 8008296:	d022      	beq.n	80082de <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800829c:	2b00      	cmp	r3, #0
 800829e:	d013      	beq.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80082a8:	d00e      	beq.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80082b2:	d009      	beq.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80082bc:	d004      	beq.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80082be:	f240 11e7 	movw	r1, #487	@ 0x1e7
 80082c2:	489e      	ldr	r0, [pc, #632]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x820>)
 80082c4:	f7fc fa40 	bl	8004748 <assert_failed>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80082c8:	4b9d      	ldr	r3, [pc, #628]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80082ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082d6:	499a      	ldr	r1, [pc, #616]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80082d8:	4313      	orrs	r3, r2
 80082da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d01d      	beq.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0x60a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d00e      	beq.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082fa:	d009      	beq.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008300:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008304:	d004      	beq.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8008306:	f240 11ef 	movw	r1, #495	@ 0x1ef
 800830a:	488c      	ldr	r0, [pc, #560]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800830c:	f7fc fa1c 	bl	8004748 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008310:	4b8b      	ldr	r3, [pc, #556]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008316:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800831e:	4988      	ldr	r1, [pc, #544]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008320:	4313      	orrs	r3, r2
 8008322:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800832e:	2b00      	cmp	r3, #0
 8008330:	d01d      	beq.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x652>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008336:	2b00      	cmp	r3, #0
 8008338:	d00e      	beq.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800833e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008342:	d009      	beq.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008348:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800834c:	d004      	beq.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800834e:	f240 11fb 	movw	r1, #507	@ 0x1fb
 8008352:	487a      	ldr	r0, [pc, #488]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8008354:	f7fc f9f8 	bl	8004748 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008358:	4b79      	ldr	r3, [pc, #484]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800835a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800835e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008366:	4976      	ldr	r1, [pc, #472]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008368:	4313      	orrs	r3, r2
 800836a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008376:	2b00      	cmp	r3, #0
 8008378:	d01d      	beq.n	80083b6 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800837e:	2b00      	cmp	r3, #0
 8008380:	d00e      	beq.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008386:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800838a:	d009      	beq.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008390:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008394:	d004      	beq.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8008396:	f240 2107 	movw	r1, #519	@ 0x207
 800839a:	4868      	ldr	r0, [pc, #416]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800839c:	f7fc f9d4 	bl	8004748 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80083a0:	4b67      	ldr	r3, [pc, #412]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80083a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083a6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083ae:	4964      	ldr	r1, [pc, #400]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80083b0:	4313      	orrs	r3, r2
 80083b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d040      	beq.n	8008444 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d013      	beq.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80083d2:	d00e      	beq.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80083dc:	d009      	beq.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083e2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80083e6:	d004      	beq.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80083e8:	f44f 7108 	mov.w	r1, #544	@ 0x220
 80083ec:	4853      	ldr	r0, [pc, #332]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x820>)
 80083ee:	f7fc f9ab 	bl	8004748 <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80083f2:	4b53      	ldr	r3, [pc, #332]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80083f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083f8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008400:	494f      	ldr	r1, [pc, #316]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008402:	4313      	orrs	r3, r2
 8008404:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800840c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008410:	d106      	bne.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x704>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008412:	4b4b      	ldr	r3, [pc, #300]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008414:	68db      	ldr	r3, [r3, #12]
 8008416:	4a4a      	ldr	r2, [pc, #296]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008418:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800841c:	60d3      	str	r3, [r2, #12]
 800841e:	e011      	b.n	8008444 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008424:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008428:	d10c      	bne.n	8008444 <HAL_RCCEx_PeriphCLKConfig+0x728>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	3304      	adds	r3, #4
 800842e:	2101      	movs	r1, #1
 8008430:	4618      	mov	r0, r3
 8008432:	f000 f931 	bl	8008698 <RCCEx_PLLSAI1_Config>
 8008436:	4603      	mov	r3, r0
 8008438:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800843a:	7cfb      	ldrb	r3, [r7, #19]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d001      	beq.n	8008444 <HAL_RCCEx_PeriphCLKConfig+0x728>
        {
          /* set overall return value */
          status = ret;
 8008440:	7cfb      	ldrb	r3, [r7, #19]
 8008442:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800844c:	2b00      	cmp	r3, #0
 800844e:	d040      	beq.n	80084d2 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008454:	2b00      	cmp	r3, #0
 8008456:	d013      	beq.n	8008480 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800845c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008460:	d00e      	beq.n	8008480 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008466:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800846a:	d009      	beq.n	8008480 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008470:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008474:	d004      	beq.n	8008480 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8008476:	f240 2141 	movw	r1, #577	@ 0x241
 800847a:	4830      	ldr	r0, [pc, #192]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800847c:	f7fc f964 	bl	8004748 <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008480:	4b2f      	ldr	r3, [pc, #188]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008486:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800848e:	492c      	ldr	r1, [pc, #176]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008490:	4313      	orrs	r3, r2
 8008492:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800849a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800849e:	d106      	bne.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0x792>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80084a0:	4b27      	ldr	r3, [pc, #156]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80084a2:	68db      	ldr	r3, [r3, #12]
 80084a4:	4a26      	ldr	r2, [pc, #152]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80084a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80084aa:	60d3      	str	r3, [r2, #12]
 80084ac:	e011      	b.n	80084d2 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80084b6:	d10c      	bne.n	80084d2 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	3304      	adds	r3, #4
 80084bc:	2101      	movs	r1, #1
 80084be:	4618      	mov	r0, r3
 80084c0:	f000 f8ea 	bl	8008698 <RCCEx_PLLSAI1_Config>
 80084c4:	4603      	mov	r3, r0
 80084c6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80084c8:	7cfb      	ldrb	r3, [r7, #19]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d001      	beq.n	80084d2 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
      {
        /* set overall return value */
        status = ret;
 80084ce:	7cfb      	ldrb	r3, [r7, #19]
 80084d0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d044      	beq.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d013      	beq.n	800850e <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80084ee:	d00e      	beq.n	800850e <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084f8:	d009      	beq.n	800850e <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084fe:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008502:	d004      	beq.n	800850e <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8008504:	f240 2166 	movw	r1, #614	@ 0x266
 8008508:	480c      	ldr	r0, [pc, #48]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800850a:	f7fc f91d 	bl	8004748 <assert_failed>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800850e:	4b0c      	ldr	r3, [pc, #48]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008510:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008514:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800851c:	4908      	ldr	r1, [pc, #32]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800851e:	4313      	orrs	r3, r2
 8008520:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008528:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800852c:	d10a      	bne.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0x828>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800852e:	4b04      	ldr	r3, [pc, #16]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008530:	68db      	ldr	r3, [r3, #12]
 8008532:	4a03      	ldr	r2, [pc, #12]	@ (8008540 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008534:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008538:	60d3      	str	r3, [r2, #12]
 800853a:	e015      	b.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 800853c:	0800f268 	.word	0x0800f268
 8008540:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008548:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800854c:	d10c      	bne.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	3304      	adds	r3, #4
 8008552:	2101      	movs	r1, #1
 8008554:	4618      	mov	r0, r3
 8008556:	f000 f89f 	bl	8008698 <RCCEx_PLLSAI1_Config>
 800855a:	4603      	mov	r3, r0
 800855c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800855e:	7cfb      	ldrb	r3, [r7, #19]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d001      	beq.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      {
        /* set overall return value */
        status = ret;
 8008564:	7cfb      	ldrb	r3, [r7, #19]
 8008566:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008570:	2b00      	cmp	r3, #0
 8008572:	d047      	beq.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008578:	2b00      	cmp	r3, #0
 800857a:	d013      	beq.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008580:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008584:	d00e      	beq.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0x888>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800858a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800858e:	d009      	beq.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0x888>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008594:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008598:	d004      	beq.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800859a:	f240 2186 	movw	r1, #646	@ 0x286
 800859e:	483c      	ldr	r0, [pc, #240]	@ (8008690 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 80085a0:	f7fc f8d2 	bl	8004748 <assert_failed>

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80085a4:	4b3b      	ldr	r3, [pc, #236]	@ (8008694 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 80085a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085aa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80085b2:	4938      	ldr	r1, [pc, #224]	@ (8008694 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 80085b4:	4313      	orrs	r3, r2
 80085b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80085be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085c2:	d10d      	bne.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	3304      	adds	r3, #4
 80085c8:	2102      	movs	r1, #2
 80085ca:	4618      	mov	r0, r3
 80085cc:	f000 f864 	bl	8008698 <RCCEx_PLLSAI1_Config>
 80085d0:	4603      	mov	r3, r0
 80085d2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80085d4:	7cfb      	ldrb	r3, [r7, #19]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d014      	beq.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 80085da:	7cfb      	ldrb	r3, [r7, #19]
 80085dc:	74bb      	strb	r3, [r7, #18]
 80085de:	e011      	b.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80085e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085e8:	d10c      	bne.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	3320      	adds	r3, #32
 80085ee:	2102      	movs	r1, #2
 80085f0:	4618      	mov	r0, r3
 80085f2:	f000 f9d1 	bl	8008998 <RCCEx_PLLSAI2_Config>
 80085f6:	4603      	mov	r3, r0
 80085f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80085fa:	7cfb      	ldrb	r3, [r7, #19]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d001      	beq.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 8008600:	7cfb      	ldrb	r3, [r7, #19]
 8008602:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800860c:	2b00      	cmp	r3, #0
 800860e:	d018      	beq.n	8008642 <HAL_RCCEx_PeriphCLKConfig+0x926>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008614:	2b00      	cmp	r3, #0
 8008616:	d009      	beq.n	800862c <HAL_RCCEx_PeriphCLKConfig+0x910>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800861c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008620:	d004      	beq.n	800862c <HAL_RCCEx_PeriphCLKConfig+0x910>
 8008622:	f240 21b6 	movw	r1, #694	@ 0x2b6
 8008626:	481a      	ldr	r0, [pc, #104]	@ (8008690 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 8008628:	f7fc f88e 	bl	8004748 <assert_failed>

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800862c:	4b19      	ldr	r3, [pc, #100]	@ (8008694 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800862e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008632:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800863a:	4916      	ldr	r1, [pc, #88]	@ (8008694 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800863c:	4313      	orrs	r3, r2
 800863e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800864a:	2b00      	cmp	r3, #0
 800864c:	d01b      	beq.n	8008686 <HAL_RCCEx_PeriphCLKConfig+0x96a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008654:	2b00      	cmp	r3, #0
 8008656:	d00a      	beq.n	800866e <HAL_RCCEx_PeriphCLKConfig+0x952>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800865e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008662:	d004      	beq.n	800866e <HAL_RCCEx_PeriphCLKConfig+0x952>
 8008664:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 8008668:	4809      	ldr	r0, [pc, #36]	@ (8008690 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800866a:	f7fc f86d 	bl	8004748 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800866e:	4b09      	ldr	r3, [pc, #36]	@ (8008694 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8008670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008674:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800867e:	4905      	ldr	r1, [pc, #20]	@ (8008694 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8008680:	4313      	orrs	r3, r2
 8008682:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008686:	7cbb      	ldrb	r3, [r7, #18]
}
 8008688:	4618      	mov	r0, r3
 800868a:	3718      	adds	r7, #24
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}
 8008690:	0800f268 	.word	0x0800f268
 8008694:	40021000 	.word	0x40021000

08008698 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b084      	sub	sp, #16
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
 80086a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80086a2:	2300      	movs	r3, #0
 80086a4:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d010      	beq.n	80086d0 <RCCEx_PLLSAI1_Config+0x38>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	2b01      	cmp	r3, #1
 80086b4:	d00c      	beq.n	80086d0 <RCCEx_PLLSAI1_Config+0x38>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	2b02      	cmp	r3, #2
 80086bc:	d008      	beq.n	80086d0 <RCCEx_PLLSAI1_Config+0x38>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	2b03      	cmp	r3, #3
 80086c4:	d004      	beq.n	80086d0 <RCCEx_PLLSAI1_Config+0x38>
 80086c6:	f640 3162 	movw	r1, #2914	@ 0xb62
 80086ca:	4887      	ldr	r0, [pc, #540]	@ (80088e8 <RCCEx_PLLSAI1_Config+0x250>)
 80086cc:	f7fc f83c 	bl	8004748 <assert_failed>
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	685b      	ldr	r3, [r3, #4]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d003      	beq.n	80086e0 <RCCEx_PLLSAI1_Config+0x48>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	2b08      	cmp	r3, #8
 80086de:	d904      	bls.n	80086ea <RCCEx_PLLSAI1_Config+0x52>
 80086e0:	f640 3163 	movw	r1, #2915	@ 0xb63
 80086e4:	4880      	ldr	r0, [pc, #512]	@ (80088e8 <RCCEx_PLLSAI1_Config+0x250>)
 80086e6:	f7fc f82f 	bl	8004748 <assert_failed>
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	689b      	ldr	r3, [r3, #8]
 80086ee:	2b07      	cmp	r3, #7
 80086f0:	d903      	bls.n	80086fa <RCCEx_PLLSAI1_Config+0x62>
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	2b56      	cmp	r3, #86	@ 0x56
 80086f8:	d904      	bls.n	8008704 <RCCEx_PLLSAI1_Config+0x6c>
 80086fa:	f640 3164 	movw	r1, #2916	@ 0xb64
 80086fe:	487a      	ldr	r0, [pc, #488]	@ (80088e8 <RCCEx_PLLSAI1_Config+0x250>)
 8008700:	f7fc f822 	bl	8004748 <assert_failed>
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	699b      	ldr	r3, [r3, #24]
 8008708:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800870c:	2b00      	cmp	r3, #0
 800870e:	d10b      	bne.n	8008728 <RCCEx_PLLSAI1_Config+0x90>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	699b      	ldr	r3, [r3, #24]
 8008714:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008718:	2b00      	cmp	r3, #0
 800871a:	d105      	bne.n	8008728 <RCCEx_PLLSAI1_Config+0x90>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	699b      	ldr	r3, [r3, #24]
 8008720:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008724:	2b00      	cmp	r3, #0
 8008726:	d007      	beq.n	8008738 <RCCEx_PLLSAI1_Config+0xa0>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	699b      	ldr	r3, [r3, #24]
 800872c:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 8008730:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008734:	2b00      	cmp	r3, #0
 8008736:	d004      	beq.n	8008742 <RCCEx_PLLSAI1_Config+0xaa>
 8008738:	f640 3165 	movw	r1, #2917	@ 0xb65
 800873c:	486a      	ldr	r0, [pc, #424]	@ (80088e8 <RCCEx_PLLSAI1_Config+0x250>)
 800873e:	f7fc f803 	bl	8004748 <assert_failed>

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008742:	4b6a      	ldr	r3, [pc, #424]	@ (80088ec <RCCEx_PLLSAI1_Config+0x254>)
 8008744:	68db      	ldr	r3, [r3, #12]
 8008746:	f003 0303 	and.w	r3, r3, #3
 800874a:	2b00      	cmp	r3, #0
 800874c:	d018      	beq.n	8008780 <RCCEx_PLLSAI1_Config+0xe8>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800874e:	4b67      	ldr	r3, [pc, #412]	@ (80088ec <RCCEx_PLLSAI1_Config+0x254>)
 8008750:	68db      	ldr	r3, [r3, #12]
 8008752:	f003 0203 	and.w	r2, r3, #3
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	429a      	cmp	r2, r3
 800875c:	d10d      	bne.n	800877a <RCCEx_PLLSAI1_Config+0xe2>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
       ||
 8008762:	2b00      	cmp	r3, #0
 8008764:	d009      	beq.n	800877a <RCCEx_PLLSAI1_Config+0xe2>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8008766:	4b61      	ldr	r3, [pc, #388]	@ (80088ec <RCCEx_PLLSAI1_Config+0x254>)
 8008768:	68db      	ldr	r3, [r3, #12]
 800876a:	091b      	lsrs	r3, r3, #4
 800876c:	f003 0307 	and.w	r3, r3, #7
 8008770:	1c5a      	adds	r2, r3, #1
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	685b      	ldr	r3, [r3, #4]
       ||
 8008776:	429a      	cmp	r2, r3
 8008778:	d047      	beq.n	800880a <RCCEx_PLLSAI1_Config+0x172>
#endif
      )
    {
      status = HAL_ERROR;
 800877a:	2301      	movs	r3, #1
 800877c:	73fb      	strb	r3, [r7, #15]
 800877e:	e044      	b.n	800880a <RCCEx_PLLSAI1_Config+0x172>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	2b03      	cmp	r3, #3
 8008786:	d018      	beq.n	80087ba <RCCEx_PLLSAI1_Config+0x122>
 8008788:	2b03      	cmp	r3, #3
 800878a:	d825      	bhi.n	80087d8 <RCCEx_PLLSAI1_Config+0x140>
 800878c:	2b01      	cmp	r3, #1
 800878e:	d002      	beq.n	8008796 <RCCEx_PLLSAI1_Config+0xfe>
 8008790:	2b02      	cmp	r3, #2
 8008792:	d009      	beq.n	80087a8 <RCCEx_PLLSAI1_Config+0x110>
 8008794:	e020      	b.n	80087d8 <RCCEx_PLLSAI1_Config+0x140>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008796:	4b55      	ldr	r3, [pc, #340]	@ (80088ec <RCCEx_PLLSAI1_Config+0x254>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f003 0302 	and.w	r3, r3, #2
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d11d      	bne.n	80087de <RCCEx_PLLSAI1_Config+0x146>
      {
        status = HAL_ERROR;
 80087a2:	2301      	movs	r3, #1
 80087a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80087a6:	e01a      	b.n	80087de <RCCEx_PLLSAI1_Config+0x146>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80087a8:	4b50      	ldr	r3, [pc, #320]	@ (80088ec <RCCEx_PLLSAI1_Config+0x254>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d116      	bne.n	80087e2 <RCCEx_PLLSAI1_Config+0x14a>
      {
        status = HAL_ERROR;
 80087b4:	2301      	movs	r3, #1
 80087b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80087b8:	e013      	b.n	80087e2 <RCCEx_PLLSAI1_Config+0x14a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80087ba:	4b4c      	ldr	r3, [pc, #304]	@ (80088ec <RCCEx_PLLSAI1_Config+0x254>)
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d10f      	bne.n	80087e6 <RCCEx_PLLSAI1_Config+0x14e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80087c6:	4b49      	ldr	r3, [pc, #292]	@ (80088ec <RCCEx_PLLSAI1_Config+0x254>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d109      	bne.n	80087e6 <RCCEx_PLLSAI1_Config+0x14e>
        {
          status = HAL_ERROR;
 80087d2:	2301      	movs	r3, #1
 80087d4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80087d6:	e006      	b.n	80087e6 <RCCEx_PLLSAI1_Config+0x14e>
    default:
      status = HAL_ERROR;
 80087d8:	2301      	movs	r3, #1
 80087da:	73fb      	strb	r3, [r7, #15]
      break;
 80087dc:	e004      	b.n	80087e8 <RCCEx_PLLSAI1_Config+0x150>
      break;
 80087de:	bf00      	nop
 80087e0:	e002      	b.n	80087e8 <RCCEx_PLLSAI1_Config+0x150>
      break;
 80087e2:	bf00      	nop
 80087e4:	e000      	b.n	80087e8 <RCCEx_PLLSAI1_Config+0x150>
      break;
 80087e6:	bf00      	nop
    }

    if(status == HAL_OK)
 80087e8:	7bfb      	ldrb	r3, [r7, #15]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d10d      	bne.n	800880a <RCCEx_PLLSAI1_Config+0x172>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80087ee:	4b3f      	ldr	r3, [pc, #252]	@ (80088ec <RCCEx_PLLSAI1_Config+0x254>)
 80087f0:	68db      	ldr	r3, [r3, #12]
 80087f2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6819      	ldr	r1, [r3, #0]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	3b01      	subs	r3, #1
 8008800:	011b      	lsls	r3, r3, #4
 8008802:	430b      	orrs	r3, r1
 8008804:	4939      	ldr	r1, [pc, #228]	@ (80088ec <RCCEx_PLLSAI1_Config+0x254>)
 8008806:	4313      	orrs	r3, r2
 8008808:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800880a:	7bfb      	ldrb	r3, [r7, #15]
 800880c:	2b00      	cmp	r3, #0
 800880e:	f040 80ba 	bne.w	8008986 <RCCEx_PLLSAI1_Config+0x2ee>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008812:	4b36      	ldr	r3, [pc, #216]	@ (80088ec <RCCEx_PLLSAI1_Config+0x254>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	4a35      	ldr	r2, [pc, #212]	@ (80088ec <RCCEx_PLLSAI1_Config+0x254>)
 8008818:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800881c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800881e:	f7fc fdbd 	bl	800539c <HAL_GetTick>
 8008822:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008824:	e009      	b.n	800883a <RCCEx_PLLSAI1_Config+0x1a2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008826:	f7fc fdb9 	bl	800539c <HAL_GetTick>
 800882a:	4602      	mov	r2, r0
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	1ad3      	subs	r3, r2, r3
 8008830:	2b02      	cmp	r3, #2
 8008832:	d902      	bls.n	800883a <RCCEx_PLLSAI1_Config+0x1a2>
      {
        status = HAL_TIMEOUT;
 8008834:	2303      	movs	r3, #3
 8008836:	73fb      	strb	r3, [r7, #15]
        break;
 8008838:	e005      	b.n	8008846 <RCCEx_PLLSAI1_Config+0x1ae>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800883a:	4b2c      	ldr	r3, [pc, #176]	@ (80088ec <RCCEx_PLLSAI1_Config+0x254>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008842:	2b00      	cmp	r3, #0
 8008844:	d1ef      	bne.n	8008826 <RCCEx_PLLSAI1_Config+0x18e>
      }
    }

    if(status == HAL_OK)
 8008846:	7bfb      	ldrb	r3, [r7, #15]
 8008848:	2b00      	cmp	r3, #0
 800884a:	f040 809c 	bne.w	8008986 <RCCEx_PLLSAI1_Config+0x2ee>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d11e      	bne.n	8008892 <RCCEx_PLLSAI1_Config+0x1fa>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	68db      	ldr	r3, [r3, #12]
 8008858:	2b07      	cmp	r3, #7
 800885a:	d008      	beq.n	800886e <RCCEx_PLLSAI1_Config+0x1d6>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	68db      	ldr	r3, [r3, #12]
 8008860:	2b11      	cmp	r3, #17
 8008862:	d004      	beq.n	800886e <RCCEx_PLLSAI1_Config+0x1d6>
 8008864:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8008868:	481f      	ldr	r0, [pc, #124]	@ (80088e8 <RCCEx_PLLSAI1_Config+0x250>)
 800886a:	f7fb ff6d 	bl	8004748 <assert_failed>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800886e:	4b1f      	ldr	r3, [pc, #124]	@ (80088ec <RCCEx_PLLSAI1_Config+0x254>)
 8008870:	691b      	ldr	r3, [r3, #16]
 8008872:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8008876:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800887a:	687a      	ldr	r2, [r7, #4]
 800887c:	6892      	ldr	r2, [r2, #8]
 800887e:	0211      	lsls	r1, r2, #8
 8008880:	687a      	ldr	r2, [r7, #4]
 8008882:	68d2      	ldr	r2, [r2, #12]
 8008884:	0912      	lsrs	r2, r2, #4
 8008886:	0452      	lsls	r2, r2, #17
 8008888:	430a      	orrs	r2, r1
 800888a:	4918      	ldr	r1, [pc, #96]	@ (80088ec <RCCEx_PLLSAI1_Config+0x254>)
 800888c:	4313      	orrs	r3, r2
 800888e:	610b      	str	r3, [r1, #16]
 8008890:	e055      	b.n	800893e <RCCEx_PLLSAI1_Config+0x2a6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	2b01      	cmp	r3, #1
 8008896:	d12b      	bne.n	80088f0 <RCCEx_PLLSAI1_Config+0x258>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	691b      	ldr	r3, [r3, #16]
 800889c:	2b02      	cmp	r3, #2
 800889e:	d010      	beq.n	80088c2 <RCCEx_PLLSAI1_Config+0x22a>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	691b      	ldr	r3, [r3, #16]
 80088a4:	2b04      	cmp	r3, #4
 80088a6:	d00c      	beq.n	80088c2 <RCCEx_PLLSAI1_Config+0x22a>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	691b      	ldr	r3, [r3, #16]
 80088ac:	2b06      	cmp	r3, #6
 80088ae:	d008      	beq.n	80088c2 <RCCEx_PLLSAI1_Config+0x22a>
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	691b      	ldr	r3, [r3, #16]
 80088b4:	2b08      	cmp	r3, #8
 80088b6:	d004      	beq.n	80088c2 <RCCEx_PLLSAI1_Config+0x22a>
 80088b8:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 80088bc:	480a      	ldr	r0, [pc, #40]	@ (80088e8 <RCCEx_PLLSAI1_Config+0x250>)
 80088be:	f7fb ff43 	bl	8004748 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80088c2:	4b0a      	ldr	r3, [pc, #40]	@ (80088ec <RCCEx_PLLSAI1_Config+0x254>)
 80088c4:	691b      	ldr	r3, [r3, #16]
 80088c6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80088ca:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80088ce:	687a      	ldr	r2, [r7, #4]
 80088d0:	6892      	ldr	r2, [r2, #8]
 80088d2:	0211      	lsls	r1, r2, #8
 80088d4:	687a      	ldr	r2, [r7, #4]
 80088d6:	6912      	ldr	r2, [r2, #16]
 80088d8:	0852      	lsrs	r2, r2, #1
 80088da:	3a01      	subs	r2, #1
 80088dc:	0552      	lsls	r2, r2, #21
 80088de:	430a      	orrs	r2, r1
 80088e0:	4902      	ldr	r1, [pc, #8]	@ (80088ec <RCCEx_PLLSAI1_Config+0x254>)
 80088e2:	4313      	orrs	r3, r2
 80088e4:	610b      	str	r3, [r1, #16]
 80088e6:	e02a      	b.n	800893e <RCCEx_PLLSAI1_Config+0x2a6>
 80088e8:	0800f268 	.word	0x0800f268
 80088ec:	40021000 	.word	0x40021000
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	695b      	ldr	r3, [r3, #20]
 80088f4:	2b02      	cmp	r3, #2
 80088f6:	d010      	beq.n	800891a <RCCEx_PLLSAI1_Config+0x282>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	695b      	ldr	r3, [r3, #20]
 80088fc:	2b04      	cmp	r3, #4
 80088fe:	d00c      	beq.n	800891a <RCCEx_PLLSAI1_Config+0x282>
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	695b      	ldr	r3, [r3, #20]
 8008904:	2b06      	cmp	r3, #6
 8008906:	d008      	beq.n	800891a <RCCEx_PLLSAI1_Config+0x282>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	695b      	ldr	r3, [r3, #20]
 800890c:	2b08      	cmp	r3, #8
 800890e:	d004      	beq.n	800891a <RCCEx_PLLSAI1_Config+0x282>
 8008910:	f640 31ee 	movw	r1, #3054	@ 0xbee
 8008914:	481e      	ldr	r0, [pc, #120]	@ (8008990 <RCCEx_PLLSAI1_Config+0x2f8>)
 8008916:	f7fb ff17 	bl	8004748 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800891a:	4b1e      	ldr	r3, [pc, #120]	@ (8008994 <RCCEx_PLLSAI1_Config+0x2fc>)
 800891c:	691b      	ldr	r3, [r3, #16]
 800891e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8008922:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008926:	687a      	ldr	r2, [r7, #4]
 8008928:	6892      	ldr	r2, [r2, #8]
 800892a:	0211      	lsls	r1, r2, #8
 800892c:	687a      	ldr	r2, [r7, #4]
 800892e:	6952      	ldr	r2, [r2, #20]
 8008930:	0852      	lsrs	r2, r2, #1
 8008932:	3a01      	subs	r2, #1
 8008934:	0652      	lsls	r2, r2, #25
 8008936:	430a      	orrs	r2, r1
 8008938:	4916      	ldr	r1, [pc, #88]	@ (8008994 <RCCEx_PLLSAI1_Config+0x2fc>)
 800893a:	4313      	orrs	r3, r2
 800893c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800893e:	4b15      	ldr	r3, [pc, #84]	@ (8008994 <RCCEx_PLLSAI1_Config+0x2fc>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4a14      	ldr	r2, [pc, #80]	@ (8008994 <RCCEx_PLLSAI1_Config+0x2fc>)
 8008944:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008948:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800894a:	f7fc fd27 	bl	800539c <HAL_GetTick>
 800894e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008950:	e009      	b.n	8008966 <RCCEx_PLLSAI1_Config+0x2ce>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008952:	f7fc fd23 	bl	800539c <HAL_GetTick>
 8008956:	4602      	mov	r2, r0
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	1ad3      	subs	r3, r2, r3
 800895c:	2b02      	cmp	r3, #2
 800895e:	d902      	bls.n	8008966 <RCCEx_PLLSAI1_Config+0x2ce>
        {
          status = HAL_TIMEOUT;
 8008960:	2303      	movs	r3, #3
 8008962:	73fb      	strb	r3, [r7, #15]
          break;
 8008964:	e005      	b.n	8008972 <RCCEx_PLLSAI1_Config+0x2da>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008966:	4b0b      	ldr	r3, [pc, #44]	@ (8008994 <RCCEx_PLLSAI1_Config+0x2fc>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800896e:	2b00      	cmp	r3, #0
 8008970:	d0ef      	beq.n	8008952 <RCCEx_PLLSAI1_Config+0x2ba>
        }
      }

      if(status == HAL_OK)
 8008972:	7bfb      	ldrb	r3, [r7, #15]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d106      	bne.n	8008986 <RCCEx_PLLSAI1_Config+0x2ee>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008978:	4b06      	ldr	r3, [pc, #24]	@ (8008994 <RCCEx_PLLSAI1_Config+0x2fc>)
 800897a:	691a      	ldr	r2, [r3, #16]
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	699b      	ldr	r3, [r3, #24]
 8008980:	4904      	ldr	r1, [pc, #16]	@ (8008994 <RCCEx_PLLSAI1_Config+0x2fc>)
 8008982:	4313      	orrs	r3, r2
 8008984:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008986:	7bfb      	ldrb	r3, [r7, #15]
}
 8008988:	4618      	mov	r0, r3
 800898a:	3710      	adds	r7, #16
 800898c:	46bd      	mov	sp, r7
 800898e:	bd80      	pop	{r7, pc}
 8008990:	0800f268 	.word	0x0800f268
 8008994:	40021000 	.word	0x40021000

08008998 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b084      	sub	sp, #16
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
 80089a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80089a2:	2300      	movs	r3, #0
 80089a4:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d010      	beq.n	80089d0 <RCCEx_PLLSAI2_Config+0x38>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	2b01      	cmp	r3, #1
 80089b4:	d00c      	beq.n	80089d0 <RCCEx_PLLSAI2_Config+0x38>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	2b02      	cmp	r3, #2
 80089bc:	d008      	beq.n	80089d0 <RCCEx_PLLSAI2_Config+0x38>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	2b03      	cmp	r3, #3
 80089c4:	d004      	beq.n	80089d0 <RCCEx_PLLSAI2_Config+0x38>
 80089c6:	f640 412f 	movw	r1, #3119	@ 0xc2f
 80089ca:	4896      	ldr	r0, [pc, #600]	@ (8008c24 <RCCEx_PLLSAI2_Config+0x28c>)
 80089cc:	f7fb febc 	bl	8004748 <assert_failed>
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d003      	beq.n	80089e0 <RCCEx_PLLSAI2_Config+0x48>
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	685b      	ldr	r3, [r3, #4]
 80089dc:	2b08      	cmp	r3, #8
 80089de:	d904      	bls.n	80089ea <RCCEx_PLLSAI2_Config+0x52>
 80089e0:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 80089e4:	488f      	ldr	r0, [pc, #572]	@ (8008c24 <RCCEx_PLLSAI2_Config+0x28c>)
 80089e6:	f7fb feaf 	bl	8004748 <assert_failed>
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	689b      	ldr	r3, [r3, #8]
 80089ee:	2b07      	cmp	r3, #7
 80089f0:	d903      	bls.n	80089fa <RCCEx_PLLSAI2_Config+0x62>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	689b      	ldr	r3, [r3, #8]
 80089f6:	2b56      	cmp	r3, #86	@ 0x56
 80089f8:	d904      	bls.n	8008a04 <RCCEx_PLLSAI2_Config+0x6c>
 80089fa:	f640 4131 	movw	r1, #3121	@ 0xc31
 80089fe:	4889      	ldr	r0, [pc, #548]	@ (8008c24 <RCCEx_PLLSAI2_Config+0x28c>)
 8008a00:	f7fb fea2 	bl	8004748 <assert_failed>
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	695b      	ldr	r3, [r3, #20]
 8008a08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d105      	bne.n	8008a1c <RCCEx_PLLSAI2_Config+0x84>
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	695b      	ldr	r3, [r3, #20]
 8008a14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d007      	beq.n	8008a2c <RCCEx_PLLSAI2_Config+0x94>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	695b      	ldr	r3, [r3, #20]
 8008a20:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008a24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d004      	beq.n	8008a36 <RCCEx_PLLSAI2_Config+0x9e>
 8008a2c:	f640 4132 	movw	r1, #3122	@ 0xc32
 8008a30:	487c      	ldr	r0, [pc, #496]	@ (8008c24 <RCCEx_PLLSAI2_Config+0x28c>)
 8008a32:	f7fb fe89 	bl	8004748 <assert_failed>

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008a36:	4b7c      	ldr	r3, [pc, #496]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008a38:	68db      	ldr	r3, [r3, #12]
 8008a3a:	f003 0303 	and.w	r3, r3, #3
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d018      	beq.n	8008a74 <RCCEx_PLLSAI2_Config+0xdc>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008a42:	4b79      	ldr	r3, [pc, #484]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008a44:	68db      	ldr	r3, [r3, #12]
 8008a46:	f003 0203 	and.w	r2, r3, #3
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d10d      	bne.n	8008a6e <RCCEx_PLLSAI2_Config+0xd6>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
       ||
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d009      	beq.n	8008a6e <RCCEx_PLLSAI2_Config+0xd6>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8008a5a:	4b73      	ldr	r3, [pc, #460]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008a5c:	68db      	ldr	r3, [r3, #12]
 8008a5e:	091b      	lsrs	r3, r3, #4
 8008a60:	f003 0307 	and.w	r3, r3, #7
 8008a64:	1c5a      	adds	r2, r3, #1
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	685b      	ldr	r3, [r3, #4]
       ||
 8008a6a:	429a      	cmp	r2, r3
 8008a6c:	d047      	beq.n	8008afe <RCCEx_PLLSAI2_Config+0x166>
#endif
      )
    {
      status = HAL_ERROR;
 8008a6e:	2301      	movs	r3, #1
 8008a70:	73fb      	strb	r3, [r7, #15]
 8008a72:	e044      	b.n	8008afe <RCCEx_PLLSAI2_Config+0x166>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	2b03      	cmp	r3, #3
 8008a7a:	d018      	beq.n	8008aae <RCCEx_PLLSAI2_Config+0x116>
 8008a7c:	2b03      	cmp	r3, #3
 8008a7e:	d825      	bhi.n	8008acc <RCCEx_PLLSAI2_Config+0x134>
 8008a80:	2b01      	cmp	r3, #1
 8008a82:	d002      	beq.n	8008a8a <RCCEx_PLLSAI2_Config+0xf2>
 8008a84:	2b02      	cmp	r3, #2
 8008a86:	d009      	beq.n	8008a9c <RCCEx_PLLSAI2_Config+0x104>
 8008a88:	e020      	b.n	8008acc <RCCEx_PLLSAI2_Config+0x134>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008a8a:	4b67      	ldr	r3, [pc, #412]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f003 0302 	and.w	r3, r3, #2
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d11d      	bne.n	8008ad2 <RCCEx_PLLSAI2_Config+0x13a>
      {
        status = HAL_ERROR;
 8008a96:	2301      	movs	r3, #1
 8008a98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008a9a:	e01a      	b.n	8008ad2 <RCCEx_PLLSAI2_Config+0x13a>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008a9c:	4b62      	ldr	r3, [pc, #392]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d116      	bne.n	8008ad6 <RCCEx_PLLSAI2_Config+0x13e>
      {
        status = HAL_ERROR;
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008aac:	e013      	b.n	8008ad6 <RCCEx_PLLSAI2_Config+0x13e>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008aae:	4b5e      	ldr	r3, [pc, #376]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d10f      	bne.n	8008ada <RCCEx_PLLSAI2_Config+0x142>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008aba:	4b5b      	ldr	r3, [pc, #364]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d109      	bne.n	8008ada <RCCEx_PLLSAI2_Config+0x142>
        {
          status = HAL_ERROR;
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008aca:	e006      	b.n	8008ada <RCCEx_PLLSAI2_Config+0x142>
    default:
      status = HAL_ERROR;
 8008acc:	2301      	movs	r3, #1
 8008ace:	73fb      	strb	r3, [r7, #15]
      break;
 8008ad0:	e004      	b.n	8008adc <RCCEx_PLLSAI2_Config+0x144>
      break;
 8008ad2:	bf00      	nop
 8008ad4:	e002      	b.n	8008adc <RCCEx_PLLSAI2_Config+0x144>
      break;
 8008ad6:	bf00      	nop
 8008ad8:	e000      	b.n	8008adc <RCCEx_PLLSAI2_Config+0x144>
      break;
 8008ada:	bf00      	nop
    }

    if(status == HAL_OK)
 8008adc:	7bfb      	ldrb	r3, [r7, #15]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d10d      	bne.n	8008afe <RCCEx_PLLSAI2_Config+0x166>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008ae2:	4b51      	ldr	r3, [pc, #324]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008ae4:	68db      	ldr	r3, [r3, #12]
 8008ae6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6819      	ldr	r1, [r3, #0]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	3b01      	subs	r3, #1
 8008af4:	011b      	lsls	r3, r3, #4
 8008af6:	430b      	orrs	r3, r1
 8008af8:	494b      	ldr	r1, [pc, #300]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008afa:	4313      	orrs	r3, r2
 8008afc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008afe:	7bfb      	ldrb	r3, [r7, #15]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	f040 808a 	bne.w	8008c1a <RCCEx_PLLSAI2_Config+0x282>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008b06:	4b48      	ldr	r3, [pc, #288]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4a47      	ldr	r2, [pc, #284]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008b0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008b12:	f7fc fc43 	bl	800539c <HAL_GetTick>
 8008b16:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008b18:	e009      	b.n	8008b2e <RCCEx_PLLSAI2_Config+0x196>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008b1a:	f7fc fc3f 	bl	800539c <HAL_GetTick>
 8008b1e:	4602      	mov	r2, r0
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	1ad3      	subs	r3, r2, r3
 8008b24:	2b02      	cmp	r3, #2
 8008b26:	d902      	bls.n	8008b2e <RCCEx_PLLSAI2_Config+0x196>
      {
        status = HAL_TIMEOUT;
 8008b28:	2303      	movs	r3, #3
 8008b2a:	73fb      	strb	r3, [r7, #15]
        break;
 8008b2c:	e005      	b.n	8008b3a <RCCEx_PLLSAI2_Config+0x1a2>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008b2e:	4b3e      	ldr	r3, [pc, #248]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d1ef      	bne.n	8008b1a <RCCEx_PLLSAI2_Config+0x182>
      }
    }

    if(status == HAL_OK)
 8008b3a:	7bfb      	ldrb	r3, [r7, #15]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d16c      	bne.n	8008c1a <RCCEx_PLLSAI2_Config+0x282>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d11e      	bne.n	8008b84 <RCCEx_PLLSAI2_Config+0x1ec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	68db      	ldr	r3, [r3, #12]
 8008b4a:	2b07      	cmp	r3, #7
 8008b4c:	d008      	beq.n	8008b60 <RCCEx_PLLSAI2_Config+0x1c8>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	68db      	ldr	r3, [r3, #12]
 8008b52:	2b11      	cmp	r3, #17
 8008b54:	d004      	beq.n	8008b60 <RCCEx_PLLSAI2_Config+0x1c8>
 8008b56:	f640 4185 	movw	r1, #3205	@ 0xc85
 8008b5a:	4832      	ldr	r0, [pc, #200]	@ (8008c24 <RCCEx_PLLSAI2_Config+0x28c>)
 8008b5c:	f7fb fdf4 	bl	8004748 <assert_failed>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008b60:	4b31      	ldr	r3, [pc, #196]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008b62:	695b      	ldr	r3, [r3, #20]
 8008b64:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8008b68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b6c:	687a      	ldr	r2, [r7, #4]
 8008b6e:	6892      	ldr	r2, [r2, #8]
 8008b70:	0211      	lsls	r1, r2, #8
 8008b72:	687a      	ldr	r2, [r7, #4]
 8008b74:	68d2      	ldr	r2, [r2, #12]
 8008b76:	0912      	lsrs	r2, r2, #4
 8008b78:	0452      	lsls	r2, r2, #17
 8008b7a:	430a      	orrs	r2, r1
 8008b7c:	492a      	ldr	r1, [pc, #168]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	614b      	str	r3, [r1, #20]
 8008b82:	e026      	b.n	8008bd2 <RCCEx_PLLSAI2_Config+0x23a>
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	691b      	ldr	r3, [r3, #16]
 8008b88:	2b02      	cmp	r3, #2
 8008b8a:	d010      	beq.n	8008bae <RCCEx_PLLSAI2_Config+0x216>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	691b      	ldr	r3, [r3, #16]
 8008b90:	2b04      	cmp	r3, #4
 8008b92:	d00c      	beq.n	8008bae <RCCEx_PLLSAI2_Config+0x216>
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	691b      	ldr	r3, [r3, #16]
 8008b98:	2b06      	cmp	r3, #6
 8008b9a:	d008      	beq.n	8008bae <RCCEx_PLLSAI2_Config+0x216>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	691b      	ldr	r3, [r3, #16]
 8008ba0:	2b08      	cmp	r3, #8
 8008ba2:	d004      	beq.n	8008bae <RCCEx_PLLSAI2_Config+0x216>
 8008ba4:	f640 41bd 	movw	r1, #3261	@ 0xcbd
 8008ba8:	481e      	ldr	r0, [pc, #120]	@ (8008c24 <RCCEx_PLLSAI2_Config+0x28c>)
 8008baa:	f7fb fdcd 	bl	8004748 <assert_failed>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008bae:	4b1e      	ldr	r3, [pc, #120]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008bb0:	695b      	ldr	r3, [r3, #20]
 8008bb2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8008bb6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008bba:	687a      	ldr	r2, [r7, #4]
 8008bbc:	6892      	ldr	r2, [r2, #8]
 8008bbe:	0211      	lsls	r1, r2, #8
 8008bc0:	687a      	ldr	r2, [r7, #4]
 8008bc2:	6912      	ldr	r2, [r2, #16]
 8008bc4:	0852      	lsrs	r2, r2, #1
 8008bc6:	3a01      	subs	r2, #1
 8008bc8:	0652      	lsls	r2, r2, #25
 8008bca:	430a      	orrs	r2, r1
 8008bcc:	4916      	ldr	r1, [pc, #88]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008bce:	4313      	orrs	r3, r2
 8008bd0:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008bd2:	4b15      	ldr	r3, [pc, #84]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a14      	ldr	r2, [pc, #80]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008bd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008bdc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bde:	f7fc fbdd 	bl	800539c <HAL_GetTick>
 8008be2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008be4:	e009      	b.n	8008bfa <RCCEx_PLLSAI2_Config+0x262>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008be6:	f7fc fbd9 	bl	800539c <HAL_GetTick>
 8008bea:	4602      	mov	r2, r0
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	1ad3      	subs	r3, r2, r3
 8008bf0:	2b02      	cmp	r3, #2
 8008bf2:	d902      	bls.n	8008bfa <RCCEx_PLLSAI2_Config+0x262>
        {
          status = HAL_TIMEOUT;
 8008bf4:	2303      	movs	r3, #3
 8008bf6:	73fb      	strb	r3, [r7, #15]
          break;
 8008bf8:	e005      	b.n	8008c06 <RCCEx_PLLSAI2_Config+0x26e>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d0ef      	beq.n	8008be6 <RCCEx_PLLSAI2_Config+0x24e>
        }
      }

      if(status == HAL_OK)
 8008c06:	7bfb      	ldrb	r3, [r7, #15]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d106      	bne.n	8008c1a <RCCEx_PLLSAI2_Config+0x282>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008c0c:	4b06      	ldr	r3, [pc, #24]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008c0e:	695a      	ldr	r2, [r3, #20]
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	695b      	ldr	r3, [r3, #20]
 8008c14:	4904      	ldr	r1, [pc, #16]	@ (8008c28 <RCCEx_PLLSAI2_Config+0x290>)
 8008c16:	4313      	orrs	r3, r2
 8008c18:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3710      	adds	r7, #16
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}
 8008c24:	0800f268 	.word	0x0800f268
 8008c28:	40021000 	.word	0x40021000

08008c2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b084      	sub	sp, #16
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d101      	bne.n	8008c3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	e1dd      	b.n	8008ffa <HAL_SPI_Init+0x3ce>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a7b      	ldr	r2, [pc, #492]	@ (8008e30 <HAL_SPI_Init+0x204>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d00e      	beq.n	8008c66 <HAL_SPI_Init+0x3a>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4a79      	ldr	r2, [pc, #484]	@ (8008e34 <HAL_SPI_Init+0x208>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d009      	beq.n	8008c66 <HAL_SPI_Init+0x3a>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4a78      	ldr	r2, [pc, #480]	@ (8008e38 <HAL_SPI_Init+0x20c>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d004      	beq.n	8008c66 <HAL_SPI_Init+0x3a>
 8008c5c:	f240 1147 	movw	r1, #327	@ 0x147
 8008c60:	4876      	ldr	r0, [pc, #472]	@ (8008e3c <HAL_SPI_Init+0x210>)
 8008c62:	f7fb fd71 	bl	8004748 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	685b      	ldr	r3, [r3, #4]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d009      	beq.n	8008c82 <HAL_SPI_Init+0x56>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	685b      	ldr	r3, [r3, #4]
 8008c72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008c76:	d004      	beq.n	8008c82 <HAL_SPI_Init+0x56>
 8008c78:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8008c7c:	486f      	ldr	r0, [pc, #444]	@ (8008e3c <HAL_SPI_Init+0x210>)
 8008c7e:	f7fb fd63 	bl	8004748 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	689b      	ldr	r3, [r3, #8]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d00e      	beq.n	8008ca8 <HAL_SPI_Init+0x7c>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	689b      	ldr	r3, [r3, #8]
 8008c8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c92:	d009      	beq.n	8008ca8 <HAL_SPI_Init+0x7c>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	689b      	ldr	r3, [r3, #8]
 8008c98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c9c:	d004      	beq.n	8008ca8 <HAL_SPI_Init+0x7c>
 8008c9e:	f240 1149 	movw	r1, #329	@ 0x149
 8008ca2:	4866      	ldr	r0, [pc, #408]	@ (8008e3c <HAL_SPI_Init+0x210>)
 8008ca4:	f7fb fd50 	bl	8004748 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	68db      	ldr	r3, [r3, #12]
 8008cac:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008cb0:	d040      	beq.n	8008d34 <HAL_SPI_Init+0x108>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	68db      	ldr	r3, [r3, #12]
 8008cb6:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8008cba:	d03b      	beq.n	8008d34 <HAL_SPI_Init+0x108>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	68db      	ldr	r3, [r3, #12]
 8008cc0:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 8008cc4:	d036      	beq.n	8008d34 <HAL_SPI_Init+0x108>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	68db      	ldr	r3, [r3, #12]
 8008cca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008cce:	d031      	beq.n	8008d34 <HAL_SPI_Init+0x108>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	68db      	ldr	r3, [r3, #12]
 8008cd4:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 8008cd8:	d02c      	beq.n	8008d34 <HAL_SPI_Init+0x108>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	68db      	ldr	r3, [r3, #12]
 8008cde:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008ce2:	d027      	beq.n	8008d34 <HAL_SPI_Init+0x108>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	68db      	ldr	r3, [r3, #12]
 8008ce8:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 8008cec:	d022      	beq.n	8008d34 <HAL_SPI_Init+0x108>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	68db      	ldr	r3, [r3, #12]
 8008cf2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008cf6:	d01d      	beq.n	8008d34 <HAL_SPI_Init+0x108>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	68db      	ldr	r3, [r3, #12]
 8008cfc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008d00:	d018      	beq.n	8008d34 <HAL_SPI_Init+0x108>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	68db      	ldr	r3, [r3, #12]
 8008d06:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008d0a:	d013      	beq.n	8008d34 <HAL_SPI_Init+0x108>
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	68db      	ldr	r3, [r3, #12]
 8008d10:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8008d14:	d00e      	beq.n	8008d34 <HAL_SPI_Init+0x108>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	68db      	ldr	r3, [r3, #12]
 8008d1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d1e:	d009      	beq.n	8008d34 <HAL_SPI_Init+0x108>
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	68db      	ldr	r3, [r3, #12]
 8008d24:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008d28:	d004      	beq.n	8008d34 <HAL_SPI_Init+0x108>
 8008d2a:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8008d2e:	4843      	ldr	r0, [pc, #268]	@ (8008e3c <HAL_SPI_Init+0x210>)
 8008d30:	f7fb fd0a 	bl	8004748 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	699b      	ldr	r3, [r3, #24]
 8008d38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d3c:	d00d      	beq.n	8008d5a <HAL_SPI_Init+0x12e>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	699b      	ldr	r3, [r3, #24]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d009      	beq.n	8008d5a <HAL_SPI_Init+0x12e>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	699b      	ldr	r3, [r3, #24]
 8008d4a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008d4e:	d004      	beq.n	8008d5a <HAL_SPI_Init+0x12e>
 8008d50:	f240 114b 	movw	r1, #331	@ 0x14b
 8008d54:	4839      	ldr	r0, [pc, #228]	@ (8008e3c <HAL_SPI_Init+0x210>)
 8008d56:	f7fb fcf7 	bl	8004748 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d5e:	2b08      	cmp	r3, #8
 8008d60:	d008      	beq.n	8008d74 <HAL_SPI_Init+0x148>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d004      	beq.n	8008d74 <HAL_SPI_Init+0x148>
 8008d6a:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8008d6e:	4833      	ldr	r0, [pc, #204]	@ (8008e3c <HAL_SPI_Init+0x210>)
 8008d70:	f7fb fcea 	bl	8004748 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	69db      	ldr	r3, [r3, #28]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d020      	beq.n	8008dbe <HAL_SPI_Init+0x192>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	69db      	ldr	r3, [r3, #28]
 8008d80:	2b08      	cmp	r3, #8
 8008d82:	d01c      	beq.n	8008dbe <HAL_SPI_Init+0x192>
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	69db      	ldr	r3, [r3, #28]
 8008d88:	2b10      	cmp	r3, #16
 8008d8a:	d018      	beq.n	8008dbe <HAL_SPI_Init+0x192>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	69db      	ldr	r3, [r3, #28]
 8008d90:	2b18      	cmp	r3, #24
 8008d92:	d014      	beq.n	8008dbe <HAL_SPI_Init+0x192>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	69db      	ldr	r3, [r3, #28]
 8008d98:	2b20      	cmp	r3, #32
 8008d9a:	d010      	beq.n	8008dbe <HAL_SPI_Init+0x192>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	69db      	ldr	r3, [r3, #28]
 8008da0:	2b28      	cmp	r3, #40	@ 0x28
 8008da2:	d00c      	beq.n	8008dbe <HAL_SPI_Init+0x192>
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	69db      	ldr	r3, [r3, #28]
 8008da8:	2b30      	cmp	r3, #48	@ 0x30
 8008daa:	d008      	beq.n	8008dbe <HAL_SPI_Init+0x192>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	69db      	ldr	r3, [r3, #28]
 8008db0:	2b38      	cmp	r3, #56	@ 0x38
 8008db2:	d004      	beq.n	8008dbe <HAL_SPI_Init+0x192>
 8008db4:	f240 114d 	movw	r1, #333	@ 0x14d
 8008db8:	4820      	ldr	r0, [pc, #128]	@ (8008e3c <HAL_SPI_Init+0x210>)
 8008dba:	f7fb fcc5 	bl	8004748 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6a1b      	ldr	r3, [r3, #32]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d008      	beq.n	8008dd8 <HAL_SPI_Init+0x1ac>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6a1b      	ldr	r3, [r3, #32]
 8008dca:	2b80      	cmp	r3, #128	@ 0x80
 8008dcc:	d004      	beq.n	8008dd8 <HAL_SPI_Init+0x1ac>
 8008dce:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 8008dd2:	481a      	ldr	r0, [pc, #104]	@ (8008e3c <HAL_SPI_Init+0x210>)
 8008dd4:	f7fb fcb8 	bl	8004748 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d008      	beq.n	8008df2 <HAL_SPI_Init+0x1c6>
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008de4:	2b10      	cmp	r3, #16
 8008de6:	d004      	beq.n	8008df2 <HAL_SPI_Init+0x1c6>
 8008de8:	f240 114f 	movw	r1, #335	@ 0x14f
 8008dec:	4813      	ldr	r0, [pc, #76]	@ (8008e3c <HAL_SPI_Init+0x210>)
 8008dee:	f7fb fcab 	bl	8004748 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d151      	bne.n	8008e9e <HAL_SPI_Init+0x272>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	691b      	ldr	r3, [r3, #16]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d008      	beq.n	8008e14 <HAL_SPI_Init+0x1e8>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	691b      	ldr	r3, [r3, #16]
 8008e06:	2b02      	cmp	r3, #2
 8008e08:	d004      	beq.n	8008e14 <HAL_SPI_Init+0x1e8>
 8008e0a:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 8008e0e:	480b      	ldr	r0, [pc, #44]	@ (8008e3c <HAL_SPI_Init+0x210>)
 8008e10:	f7fb fc9a 	bl	8004748 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	695b      	ldr	r3, [r3, #20]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d011      	beq.n	8008e40 <HAL_SPI_Init+0x214>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	695b      	ldr	r3, [r3, #20]
 8008e20:	2b01      	cmp	r3, #1
 8008e22:	d00d      	beq.n	8008e40 <HAL_SPI_Init+0x214>
 8008e24:	f240 1153 	movw	r1, #339	@ 0x153
 8008e28:	4804      	ldr	r0, [pc, #16]	@ (8008e3c <HAL_SPI_Init+0x210>)
 8008e2a:	f7fb fc8d 	bl	8004748 <assert_failed>
 8008e2e:	e007      	b.n	8008e40 <HAL_SPI_Init+0x214>
 8008e30:	40013000 	.word	0x40013000
 8008e34:	40003800 	.word	0x40003800
 8008e38:	40003c00 	.word	0x40003c00
 8008e3c:	0800f2a4 	.word	0x0800f2a4

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	685b      	ldr	r3, [r3, #4]
 8008e44:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008e48:	d125      	bne.n	8008e96 <HAL_SPI_Init+0x26a>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	69db      	ldr	r3, [r3, #28]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d050      	beq.n	8008ef4 <HAL_SPI_Init+0x2c8>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	69db      	ldr	r3, [r3, #28]
 8008e56:	2b08      	cmp	r3, #8
 8008e58:	d04c      	beq.n	8008ef4 <HAL_SPI_Init+0x2c8>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	69db      	ldr	r3, [r3, #28]
 8008e5e:	2b10      	cmp	r3, #16
 8008e60:	d048      	beq.n	8008ef4 <HAL_SPI_Init+0x2c8>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	69db      	ldr	r3, [r3, #28]
 8008e66:	2b18      	cmp	r3, #24
 8008e68:	d044      	beq.n	8008ef4 <HAL_SPI_Init+0x2c8>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	69db      	ldr	r3, [r3, #28]
 8008e6e:	2b20      	cmp	r3, #32
 8008e70:	d040      	beq.n	8008ef4 <HAL_SPI_Init+0x2c8>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	69db      	ldr	r3, [r3, #28]
 8008e76:	2b28      	cmp	r3, #40	@ 0x28
 8008e78:	d03c      	beq.n	8008ef4 <HAL_SPI_Init+0x2c8>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	69db      	ldr	r3, [r3, #28]
 8008e7e:	2b30      	cmp	r3, #48	@ 0x30
 8008e80:	d038      	beq.n	8008ef4 <HAL_SPI_Init+0x2c8>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	69db      	ldr	r3, [r3, #28]
 8008e86:	2b38      	cmp	r3, #56	@ 0x38
 8008e88:	d034      	beq.n	8008ef4 <HAL_SPI_Init+0x2c8>
 8008e8a:	f240 1157 	movw	r1, #343	@ 0x157
 8008e8e:	485d      	ldr	r0, [pc, #372]	@ (8009004 <HAL_SPI_Init+0x3d8>)
 8008e90:	f7fb fc5a 	bl	8004748 <assert_failed>
 8008e94:	e02e      	b.n	8008ef4 <HAL_SPI_Init+0x2c8>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	61da      	str	r2, [r3, #28]
 8008e9c:	e02a      	b.n	8008ef4 <HAL_SPI_Init+0x2c8>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	69db      	ldr	r3, [r3, #28]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d020      	beq.n	8008ee8 <HAL_SPI_Init+0x2bc>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	69db      	ldr	r3, [r3, #28]
 8008eaa:	2b08      	cmp	r3, #8
 8008eac:	d01c      	beq.n	8008ee8 <HAL_SPI_Init+0x2bc>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	69db      	ldr	r3, [r3, #28]
 8008eb2:	2b10      	cmp	r3, #16
 8008eb4:	d018      	beq.n	8008ee8 <HAL_SPI_Init+0x2bc>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	69db      	ldr	r3, [r3, #28]
 8008eba:	2b18      	cmp	r3, #24
 8008ebc:	d014      	beq.n	8008ee8 <HAL_SPI_Init+0x2bc>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	69db      	ldr	r3, [r3, #28]
 8008ec2:	2b20      	cmp	r3, #32
 8008ec4:	d010      	beq.n	8008ee8 <HAL_SPI_Init+0x2bc>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	69db      	ldr	r3, [r3, #28]
 8008eca:	2b28      	cmp	r3, #40	@ 0x28
 8008ecc:	d00c      	beq.n	8008ee8 <HAL_SPI_Init+0x2bc>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	69db      	ldr	r3, [r3, #28]
 8008ed2:	2b30      	cmp	r3, #48	@ 0x30
 8008ed4:	d008      	beq.n	8008ee8 <HAL_SPI_Init+0x2bc>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	69db      	ldr	r3, [r3, #28]
 8008eda:	2b38      	cmp	r3, #56	@ 0x38
 8008edc:	d004      	beq.n	8008ee8 <HAL_SPI_Init+0x2bc>
 8008ede:	f240 1161 	movw	r1, #353	@ 0x161
 8008ee2:	4848      	ldr	r0, [pc, #288]	@ (8009004 <HAL_SPI_Init+0x3d8>)
 8008ee4:	f7fb fc30 	bl	8004748 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2200      	movs	r2, #0
 8008eec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008f00:	b2db      	uxtb	r3, r3
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d106      	bne.n	8008f14 <HAL_SPI_Init+0x2e8>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f7fb fc5e 	bl	80047d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2202      	movs	r2, #2
 8008f18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	681a      	ldr	r2, [r3, #0]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f2a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	68db      	ldr	r3, [r3, #12]
 8008f30:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008f34:	d902      	bls.n	8008f3c <HAL_SPI_Init+0x310>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008f36:	2300      	movs	r3, #0
 8008f38:	60fb      	str	r3, [r7, #12]
 8008f3a:	e002      	b.n	8008f42 <HAL_SPI_Init+0x316>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008f3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008f40:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	68db      	ldr	r3, [r3, #12]
 8008f46:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008f4a:	d007      	beq.n	8008f5c <HAL_SPI_Init+0x330>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	68db      	ldr	r3, [r3, #12]
 8008f50:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008f54:	d002      	beq.n	8008f5c <HAL_SPI_Init+0x330>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2200      	movs	r2, #0
 8008f5a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	685b      	ldr	r3, [r3, #4]
 8008f60:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	689b      	ldr	r3, [r3, #8]
 8008f68:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008f6c:	431a      	orrs	r2, r3
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	691b      	ldr	r3, [r3, #16]
 8008f72:	f003 0302 	and.w	r3, r3, #2
 8008f76:	431a      	orrs	r2, r3
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	695b      	ldr	r3, [r3, #20]
 8008f7c:	f003 0301 	and.w	r3, r3, #1
 8008f80:	431a      	orrs	r2, r3
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	699b      	ldr	r3, [r3, #24]
 8008f86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008f8a:	431a      	orrs	r2, r3
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	69db      	ldr	r3, [r3, #28]
 8008f90:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008f94:	431a      	orrs	r2, r3
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6a1b      	ldr	r3, [r3, #32]
 8008f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f9e:	ea42 0103 	orr.w	r1, r2, r3
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fa6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	430a      	orrs	r2, r1
 8008fb0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	699b      	ldr	r3, [r3, #24]
 8008fb6:	0c1b      	lsrs	r3, r3, #16
 8008fb8:	f003 0204 	and.w	r2, r3, #4
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fc0:	f003 0310 	and.w	r3, r3, #16
 8008fc4:	431a      	orrs	r2, r3
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fca:	f003 0308 	and.w	r3, r3, #8
 8008fce:	431a      	orrs	r2, r3
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	68db      	ldr	r3, [r3, #12]
 8008fd4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008fd8:	ea42 0103 	orr.w	r1, r2, r3
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	430a      	orrs	r2, r1
 8008fe8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2200      	movs	r2, #0
 8008fee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008ff8:	2300      	movs	r3, #0
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3710      	adds	r7, #16
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}
 8009002:	bf00      	nop
 8009004:	0800f2a4 	.word	0x0800f2a4

08009008 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b086      	sub	sp, #24
 800900c:	af00      	add	r7, sp, #0
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	60b9      	str	r1, [r7, #8]
 8009012:	607a      	str	r2, [r7, #4]
 8009014:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;

  /* Check rx & tx dma handles */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800901a:	2b00      	cmp	r3, #0
 800901c:	d104      	bne.n	8009028 <HAL_SPI_TransmitReceive_DMA+0x20>
 800901e:	f640 0172 	movw	r1, #2162	@ 0x872
 8009022:	487f      	ldr	r0, [pc, #508]	@ (8009220 <HAL_SPI_TransmitReceive_DMA+0x218>)
 8009024:	f7fb fb90 	bl	8004748 <assert_failed>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800902c:	2b00      	cmp	r3, #0
 800902e:	d104      	bne.n	800903a <HAL_SPI_TransmitReceive_DMA+0x32>
 8009030:	f640 0173 	movw	r1, #2163	@ 0x873
 8009034:	487a      	ldr	r0, [pc, #488]	@ (8009220 <HAL_SPI_TransmitReceive_DMA+0x218>)
 8009036:	f7fb fb87 	bl	8004748 <assert_failed>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	689b      	ldr	r3, [r3, #8]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d004      	beq.n	800904c <HAL_SPI_TransmitReceive_DMA+0x44>
 8009042:	f640 0176 	movw	r1, #2166	@ 0x876
 8009046:	4876      	ldr	r0, [pc, #472]	@ (8009220 <HAL_SPI_TransmitReceive_DMA+0x218>)
 8009048:	f7fb fb7e 	bl	8004748 <assert_failed>

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009052:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	685b      	ldr	r3, [r3, #4]
 8009058:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800905a:	7dfb      	ldrb	r3, [r7, #23]
 800905c:	2b01      	cmp	r3, #1
 800905e:	d00c      	beq.n	800907a <HAL_SPI_TransmitReceive_DMA+0x72>
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009066:	d106      	bne.n	8009076 <HAL_SPI_TransmitReceive_DMA+0x6e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	689b      	ldr	r3, [r3, #8]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d102      	bne.n	8009076 <HAL_SPI_TransmitReceive_DMA+0x6e>
 8009070:	7dfb      	ldrb	r3, [r7, #23]
 8009072:	2b04      	cmp	r3, #4
 8009074:	d001      	beq.n	800907a <HAL_SPI_TransmitReceive_DMA+0x72>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009076:	2302      	movs	r3, #2
 8009078:	e15f      	b.n	800933a <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d005      	beq.n	800908c <HAL_SPI_TransmitReceive_DMA+0x84>
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d002      	beq.n	800908c <HAL_SPI_TransmitReceive_DMA+0x84>
 8009086:	887b      	ldrh	r3, [r7, #2]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d101      	bne.n	8009090 <HAL_SPI_TransmitReceive_DMA+0x88>
  {
    return HAL_ERROR;
 800908c:	2301      	movs	r3, #1
 800908e:	e154      	b.n	800933a <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009096:	2b01      	cmp	r3, #1
 8009098:	d101      	bne.n	800909e <HAL_SPI_TransmitReceive_DMA+0x96>
 800909a:	2302      	movs	r3, #2
 800909c:	e14d      	b.n	800933a <HAL_SPI_TransmitReceive_DMA+0x332>
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	2201      	movs	r2, #1
 80090a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80090ac:	b2db      	uxtb	r3, r3
 80090ae:	2b04      	cmp	r3, #4
 80090b0:	d003      	beq.n	80090ba <HAL_SPI_TransmitReceive_DMA+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2205      	movs	r2, #5
 80090b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2200      	movs	r2, #0
 80090be:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	68ba      	ldr	r2, [r7, #8]
 80090c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	887a      	ldrh	r2, [r7, #2]
 80090ca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	887a      	ldrh	r2, [r7, #2]
 80090d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	687a      	ldr	r2, [r7, #4]
 80090d6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	887a      	ldrh	r2, [r7, #2]
 80090dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	887a      	ldrh	r2, [r7, #2]
 80090e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	2200      	movs	r2, #0
 80090ec:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	2200      	movs	r2, #0
 80090f2:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	685a      	ldr	r2, [r3, #4]
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8009102:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	68db      	ldr	r3, [r3, #12]
 8009108:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800910c:	d908      	bls.n	8009120 <HAL_SPI_TransmitReceive_DMA+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	685a      	ldr	r2, [r3, #4]
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800911c:	605a      	str	r2, [r3, #4]
 800911e:	e06f      	b.n	8009200 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	685a      	ldr	r2, [r3, #4]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800912e:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009134:	699b      	ldr	r3, [r3, #24]
 8009136:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800913a:	d126      	bne.n	800918a <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8009140:	f003 0301 	and.w	r3, r3, #1
 8009144:	2b00      	cmp	r3, #0
 8009146:	d10f      	bne.n	8009168 <HAL_SPI_TransmitReceive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	685a      	ldr	r2, [r3, #4]
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009156:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800915c:	b29b      	uxth	r3, r3
 800915e:	085b      	lsrs	r3, r3, #1
 8009160:	b29a      	uxth	r2, r3
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009166:	e010      	b.n	800918a <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	685a      	ldr	r2, [r3, #4]
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009176:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800917c:	b29b      	uxth	r3, r3
 800917e:	085b      	lsrs	r3, r3, #1
 8009180:	b29b      	uxth	r3, r3
 8009182:	3301      	adds	r3, #1
 8009184:	b29a      	uxth	r2, r3
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800918e:	699b      	ldr	r3, [r3, #24]
 8009190:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009194:	d134      	bne.n	8009200 <HAL_SPI_TransmitReceive_DMA+0x1f8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	685a      	ldr	r2, [r3, #4]
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80091a4:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80091ac:	b29b      	uxth	r3, r3
 80091ae:	f003 0301 	and.w	r3, r3, #1
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d111      	bne.n	80091da <HAL_SPI_TransmitReceive_DMA+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	685a      	ldr	r2, [r3, #4]
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80091c4:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80091cc:	b29b      	uxth	r3, r3
 80091ce:	085b      	lsrs	r3, r3, #1
 80091d0:	b29a      	uxth	r2, r3
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80091d8:	e012      	b.n	8009200 <HAL_SPI_TransmitReceive_DMA+0x1f8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	685a      	ldr	r2, [r3, #4]
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80091e8:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80091f0:	b29b      	uxth	r3, r3
 80091f2:	085b      	lsrs	r3, r3, #1
 80091f4:	b29b      	uxth	r3, r3
 80091f6:	3301      	adds	r3, #1
 80091f8:	b29a      	uxth	r2, r3
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009206:	b2db      	uxtb	r3, r3
 8009208:	2b04      	cmp	r3, #4
 800920a:	d10f      	bne.n	800922c <HAL_SPI_TransmitReceive_DMA+0x224>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009210:	4a04      	ldr	r2, [pc, #16]	@ (8009224 <HAL_SPI_TransmitReceive_DMA+0x21c>)
 8009212:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009218:	4a03      	ldr	r2, [pc, #12]	@ (8009228 <HAL_SPI_TransmitReceive_DMA+0x220>)
 800921a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800921c:	e00e      	b.n	800923c <HAL_SPI_TransmitReceive_DMA+0x234>
 800921e:	bf00      	nop
 8009220:	0800f2a4 	.word	0x0800f2a4
 8009224:	080096e1 	.word	0x080096e1
 8009228:	080095a9 	.word	0x080095a9
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009230:	4a44      	ldr	r2, [pc, #272]	@ (8009344 <HAL_SPI_TransmitReceive_DMA+0x33c>)
 8009232:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009238:	4a43      	ldr	r2, [pc, #268]	@ (8009348 <HAL_SPI_TransmitReceive_DMA+0x340>)
 800923a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009240:	4a42      	ldr	r2, [pc, #264]	@ (800934c <HAL_SPI_TransmitReceive_DMA+0x344>)
 8009242:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009248:	2200      	movs	r2, #0
 800924a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	330c      	adds	r3, #12
 8009256:	4619      	mov	r1, r3
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800925c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009264:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009266:	f7fc fb9d 	bl	80059a4 <HAL_DMA_Start_IT>
 800926a:	4603      	mov	r3, r0
 800926c:	2b00      	cmp	r3, #0
 800926e:	d00b      	beq.n	8009288 <HAL_SPI_TransmitReceive_DMA+0x280>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009274:	f043 0210 	orr.w	r2, r3, #16
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	2200      	movs	r2, #0
 8009280:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8009284:	2301      	movs	r3, #1
 8009286:	e058      	b.n	800933a <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	685a      	ldr	r2, [r3, #4]
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f042 0201 	orr.w	r2, r2, #1
 8009296:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800929c:	2200      	movs	r2, #0
 800929e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092a4:	2200      	movs	r2, #0
 80092a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092ac:	2200      	movs	r2, #0
 80092ae:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092b4:	2200      	movs	r2, #0
 80092b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092c0:	4619      	mov	r1, r3
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	330c      	adds	r3, #12
 80092c8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092ce:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80092d0:	f7fc fb68 	bl	80059a4 <HAL_DMA_Start_IT>
 80092d4:	4603      	mov	r3, r0
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d00b      	beq.n	80092f2 <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092de:	f043 0210 	orr.w	r2, r3, #16
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	2200      	movs	r2, #0
 80092ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80092ee:	2301      	movs	r3, #1
 80092f0:	e023      	b.n	800933a <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092fc:	2b40      	cmp	r3, #64	@ 0x40
 80092fe:	d007      	beq.n	8009310 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	681a      	ldr	r2, [r3, #0]
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800930e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	2200      	movs	r2, #0
 8009314:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	685a      	ldr	r2, [r3, #4]
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f042 0220 	orr.w	r2, r2, #32
 8009326:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	685a      	ldr	r2, [r3, #4]
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f042 0202 	orr.w	r2, r2, #2
 8009336:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009338:	2300      	movs	r3, #0
}
 800933a:	4618      	mov	r0, r3
 800933c:	3718      	adds	r7, #24
 800933e:	46bd      	mov	sp, r7
 8009340:	bd80      	pop	{r7, pc}
 8009342:	bf00      	nop
 8009344:	080096fd 	.word	0x080096fd
 8009348:	08009651 	.word	0x08009651
 800934c:	08009719 	.word	0x08009719

08009350 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b088      	sub	sp, #32
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	685b      	ldr	r3, [r3, #4]
 800935e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	689b      	ldr	r3, [r3, #8]
 8009366:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009368:	69bb      	ldr	r3, [r7, #24]
 800936a:	099b      	lsrs	r3, r3, #6
 800936c:	f003 0301 	and.w	r3, r3, #1
 8009370:	2b00      	cmp	r3, #0
 8009372:	d10f      	bne.n	8009394 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009374:	69bb      	ldr	r3, [r7, #24]
 8009376:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800937a:	2b00      	cmp	r3, #0
 800937c:	d00a      	beq.n	8009394 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800937e:	69fb      	ldr	r3, [r7, #28]
 8009380:	099b      	lsrs	r3, r3, #6
 8009382:	f003 0301 	and.w	r3, r3, #1
 8009386:	2b00      	cmp	r3, #0
 8009388:	d004      	beq.n	8009394 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	4798      	blx	r3
    return;
 8009392:	e0d7      	b.n	8009544 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009394:	69bb      	ldr	r3, [r7, #24]
 8009396:	085b      	lsrs	r3, r3, #1
 8009398:	f003 0301 	and.w	r3, r3, #1
 800939c:	2b00      	cmp	r3, #0
 800939e:	d00a      	beq.n	80093b6 <HAL_SPI_IRQHandler+0x66>
 80093a0:	69fb      	ldr	r3, [r7, #28]
 80093a2:	09db      	lsrs	r3, r3, #7
 80093a4:	f003 0301 	and.w	r3, r3, #1
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d004      	beq.n	80093b6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093b0:	6878      	ldr	r0, [r7, #4]
 80093b2:	4798      	blx	r3
    return;
 80093b4:	e0c6      	b.n	8009544 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80093b6:	69bb      	ldr	r3, [r7, #24]
 80093b8:	095b      	lsrs	r3, r3, #5
 80093ba:	f003 0301 	and.w	r3, r3, #1
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d10c      	bne.n	80093dc <HAL_SPI_IRQHandler+0x8c>
 80093c2:	69bb      	ldr	r3, [r7, #24]
 80093c4:	099b      	lsrs	r3, r3, #6
 80093c6:	f003 0301 	and.w	r3, r3, #1
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d106      	bne.n	80093dc <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80093ce:	69bb      	ldr	r3, [r7, #24]
 80093d0:	0a1b      	lsrs	r3, r3, #8
 80093d2:	f003 0301 	and.w	r3, r3, #1
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	f000 80b4 	beq.w	8009544 <HAL_SPI_IRQHandler+0x1f4>
 80093dc:	69fb      	ldr	r3, [r7, #28]
 80093de:	095b      	lsrs	r3, r3, #5
 80093e0:	f003 0301 	and.w	r3, r3, #1
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	f000 80ad 	beq.w	8009544 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80093ea:	69bb      	ldr	r3, [r7, #24]
 80093ec:	099b      	lsrs	r3, r3, #6
 80093ee:	f003 0301 	and.w	r3, r3, #1
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d023      	beq.n	800943e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80093fc:	b2db      	uxtb	r3, r3
 80093fe:	2b03      	cmp	r3, #3
 8009400:	d011      	beq.n	8009426 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009406:	f043 0204 	orr.w	r2, r3, #4
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800940e:	2300      	movs	r3, #0
 8009410:	617b      	str	r3, [r7, #20]
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	68db      	ldr	r3, [r3, #12]
 8009418:	617b      	str	r3, [r7, #20]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	689b      	ldr	r3, [r3, #8]
 8009420:	617b      	str	r3, [r7, #20]
 8009422:	697b      	ldr	r3, [r7, #20]
 8009424:	e00b      	b.n	800943e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009426:	2300      	movs	r3, #0
 8009428:	613b      	str	r3, [r7, #16]
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	68db      	ldr	r3, [r3, #12]
 8009430:	613b      	str	r3, [r7, #16]
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	689b      	ldr	r3, [r3, #8]
 8009438:	613b      	str	r3, [r7, #16]
 800943a:	693b      	ldr	r3, [r7, #16]
        return;
 800943c:	e082      	b.n	8009544 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800943e:	69bb      	ldr	r3, [r7, #24]
 8009440:	095b      	lsrs	r3, r3, #5
 8009442:	f003 0301 	and.w	r3, r3, #1
 8009446:	2b00      	cmp	r3, #0
 8009448:	d014      	beq.n	8009474 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800944e:	f043 0201 	orr.w	r2, r3, #1
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009456:	2300      	movs	r3, #0
 8009458:	60fb      	str	r3, [r7, #12]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	689b      	ldr	r3, [r3, #8]
 8009460:	60fb      	str	r3, [r7, #12]
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	681a      	ldr	r2, [r3, #0]
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009470:	601a      	str	r2, [r3, #0]
 8009472:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009474:	69bb      	ldr	r3, [r7, #24]
 8009476:	0a1b      	lsrs	r3, r3, #8
 8009478:	f003 0301 	and.w	r3, r3, #1
 800947c:	2b00      	cmp	r3, #0
 800947e:	d00c      	beq.n	800949a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009484:	f043 0208 	orr.w	r2, r3, #8
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800948c:	2300      	movs	r3, #0
 800948e:	60bb      	str	r3, [r7, #8]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	689b      	ldr	r3, [r3, #8]
 8009496:	60bb      	str	r3, [r7, #8]
 8009498:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d04f      	beq.n	8009542 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	685a      	ldr	r2, [r3, #4]
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80094b0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2201      	movs	r2, #1
 80094b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80094ba:	69fb      	ldr	r3, [r7, #28]
 80094bc:	f003 0302 	and.w	r3, r3, #2
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d104      	bne.n	80094ce <HAL_SPI_IRQHandler+0x17e>
 80094c4:	69fb      	ldr	r3, [r7, #28]
 80094c6:	f003 0301 	and.w	r3, r3, #1
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d034      	beq.n	8009538 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	685a      	ldr	r2, [r3, #4]
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f022 0203 	bic.w	r2, r2, #3
 80094dc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d011      	beq.n	800950a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094ea:	4a18      	ldr	r2, [pc, #96]	@ (800954c <HAL_SPI_IRQHandler+0x1fc>)
 80094ec:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094f2:	4618      	mov	r0, r3
 80094f4:	f7fc fac4 	bl	8005a80 <HAL_DMA_Abort_IT>
 80094f8:	4603      	mov	r3, r0
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d005      	beq.n	800950a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009502:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800950e:	2b00      	cmp	r3, #0
 8009510:	d016      	beq.n	8009540 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009516:	4a0d      	ldr	r2, [pc, #52]	@ (800954c <HAL_SPI_IRQHandler+0x1fc>)
 8009518:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800951e:	4618      	mov	r0, r3
 8009520:	f7fc faae 	bl	8005a80 <HAL_DMA_Abort_IT>
 8009524:	4603      	mov	r3, r0
 8009526:	2b00      	cmp	r3, #0
 8009528:	d00a      	beq.n	8009540 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800952e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8009536:	e003      	b.n	8009540 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	f7fb f871 	bl	8004620 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800953e:	e000      	b.n	8009542 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009540:	bf00      	nop
    return;
 8009542:	bf00      	nop
  }
}
 8009544:	3720      	adds	r7, #32
 8009546:	46bd      	mov	sp, r7
 8009548:	bd80      	pop	{r7, pc}
 800954a:	bf00      	nop
 800954c:	08009759 	.word	0x08009759

08009550 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009550:	b480      	push	{r7}
 8009552:	b083      	sub	sp, #12
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8009558:	bf00      	nop
 800955a:	370c      	adds	r7, #12
 800955c:	46bd      	mov	sp, r7
 800955e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009562:	4770      	bx	lr

08009564 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009564:	b480      	push	{r7}
 8009566:	b083      	sub	sp, #12
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800956c:	bf00      	nop
 800956e:	370c      	adds	r7, #12
 8009570:	46bd      	mov	sp, r7
 8009572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009576:	4770      	bx	lr

08009578 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009578:	b480      	push	{r7}
 800957a:	b083      	sub	sp, #12
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8009580:	bf00      	nop
 8009582:	370c      	adds	r7, #12
 8009584:	46bd      	mov	sp, r7
 8009586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958a:	4770      	bx	lr

0800958c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800958c:	b480      	push	{r7}
 800958e:	b083      	sub	sp, #12
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800959a:	b2db      	uxtb	r3, r3
}
 800959c:	4618      	mov	r0, r3
 800959e:	370c      	adds	r7, #12
 80095a0:	46bd      	mov	sp, r7
 80095a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a6:	4770      	bx	lr

080095a8 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b084      	sub	sp, #16
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095b4:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80095b6:	f7fb fef1 	bl	800539c <HAL_GetTick>
 80095ba:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f003 0320 	and.w	r3, r3, #32
 80095c6:	2b20      	cmp	r3, #32
 80095c8:	d03c      	beq.n	8009644 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	685a      	ldr	r2, [r3, #4]
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f022 0220 	bic.w	r2, r2, #32
 80095d8:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	689b      	ldr	r3, [r3, #8]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d10d      	bne.n	80095fe <SPI_DMAReceiveCplt+0x56>
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	685b      	ldr	r3, [r3, #4]
 80095e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80095ea:	d108      	bne.n	80095fe <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	685a      	ldr	r2, [r3, #4]
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f022 0203 	bic.w	r2, r2, #3
 80095fa:	605a      	str	r2, [r3, #4]
 80095fc:	e007      	b.n	800960e <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	685a      	ldr	r2, [r3, #4]
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f022 0201 	bic.w	r2, r2, #1
 800960c:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800960e:	68ba      	ldr	r2, [r7, #8]
 8009610:	2164      	movs	r1, #100	@ 0x64
 8009612:	68f8      	ldr	r0, [r7, #12]
 8009614:	f000 f9d4 	bl	80099c0 <SPI_EndRxTransaction>
 8009618:	4603      	mov	r3, r0
 800961a:	2b00      	cmp	r3, #0
 800961c:	d002      	beq.n	8009624 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	2220      	movs	r2, #32
 8009622:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	2200      	movs	r2, #0
 8009628:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	2201      	movs	r2, #1
 8009630:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009638:	2b00      	cmp	r3, #0
 800963a:	d003      	beq.n	8009644 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800963c:	68f8      	ldr	r0, [r7, #12]
 800963e:	f7fa ffef 	bl	8004620 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8009642:	e002      	b.n	800964a <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8009644:	68f8      	ldr	r0, [r7, #12]
 8009646:	f7ff ff83 	bl	8009550 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800964a:	3710      	adds	r7, #16
 800964c:	46bd      	mov	sp, r7
 800964e:	bd80      	pop	{r7, pc}

08009650 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b084      	sub	sp, #16
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800965c:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800965e:	f7fb fe9d 	bl	800539c <HAL_GetTick>
 8009662:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f003 0320 	and.w	r3, r3, #32
 800966e:	2b20      	cmp	r3, #32
 8009670:	d030      	beq.n	80096d4 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	685a      	ldr	r2, [r3, #4]
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	f022 0220 	bic.w	r2, r2, #32
 8009680:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009682:	68ba      	ldr	r2, [r7, #8]
 8009684:	2164      	movs	r1, #100	@ 0x64
 8009686:	68f8      	ldr	r0, [r7, #12]
 8009688:	f000 f9f2 	bl	8009a70 <SPI_EndRxTxTransaction>
 800968c:	4603      	mov	r3, r0
 800968e:	2b00      	cmp	r3, #0
 8009690:	d005      	beq.n	800969e <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009696:	f043 0220 	orr.w	r2, r3, #32
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	685a      	ldr	r2, [r3, #4]
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	f022 0203 	bic.w	r2, r2, #3
 80096ac:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	2200      	movs	r2, #0
 80096b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	2200      	movs	r2, #0
 80096b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	2201      	movs	r2, #1
 80096c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d003      	beq.n	80096d4 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80096cc:	68f8      	ldr	r0, [r7, #12]
 80096ce:	f7fa ffa7 	bl	8004620 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80096d2:	e002      	b.n	80096da <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80096d4:	68f8      	ldr	r0, [r7, #12]
 80096d6:	f7fa ff98 	bl	800460a <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80096da:	3710      	adds	r7, #16
 80096dc:	46bd      	mov	sp, r7
 80096de:	bd80      	pop	{r7, pc}

080096e0 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b084      	sub	sp, #16
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096ec:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80096ee:	68f8      	ldr	r0, [r7, #12]
 80096f0:	f7ff ff38 	bl	8009564 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80096f4:	bf00      	nop
 80096f6:	3710      	adds	r7, #16
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bd80      	pop	{r7, pc}

080096fc <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80096fc:	b580      	push	{r7, lr}
 80096fe:	b084      	sub	sp, #16
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009708:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800970a:	68f8      	ldr	r0, [r7, #12]
 800970c:	f7ff ff34 	bl	8009578 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009710:	bf00      	nop
 8009712:	3710      	adds	r7, #16
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}

08009718 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b084      	sub	sp, #16
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009724:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	685a      	ldr	r2, [r3, #4]
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f022 0203 	bic.w	r2, r2, #3
 8009734:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800973a:	f043 0210 	orr.w	r2, r3, #16
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	2201      	movs	r2, #1
 8009746:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800974a:	68f8      	ldr	r0, [r7, #12]
 800974c:	f7fa ff68 	bl	8004620 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009750:	bf00      	nop
 8009752:	3710      	adds	r7, #16
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}

08009758 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b084      	sub	sp, #16
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009764:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	2200      	movs	r2, #0
 800976a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	2200      	movs	r2, #0
 8009772:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009774:	68f8      	ldr	r0, [r7, #12]
 8009776:	f7fa ff53 	bl	8004620 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800977a:	bf00      	nop
 800977c:	3710      	adds	r7, #16
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}
	...

08009784 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b088      	sub	sp, #32
 8009788:	af00      	add	r7, sp, #0
 800978a:	60f8      	str	r0, [r7, #12]
 800978c:	60b9      	str	r1, [r7, #8]
 800978e:	603b      	str	r3, [r7, #0]
 8009790:	4613      	mov	r3, r2
 8009792:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009794:	f7fb fe02 	bl	800539c <HAL_GetTick>
 8009798:	4602      	mov	r2, r0
 800979a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800979c:	1a9b      	subs	r3, r3, r2
 800979e:	683a      	ldr	r2, [r7, #0]
 80097a0:	4413      	add	r3, r2
 80097a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80097a4:	f7fb fdfa 	bl	800539c <HAL_GetTick>
 80097a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80097aa:	4b39      	ldr	r3, [pc, #228]	@ (8009890 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	015b      	lsls	r3, r3, #5
 80097b0:	0d1b      	lsrs	r3, r3, #20
 80097b2:	69fa      	ldr	r2, [r7, #28]
 80097b4:	fb02 f303 	mul.w	r3, r2, r3
 80097b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80097ba:	e054      	b.n	8009866 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097c2:	d050      	beq.n	8009866 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80097c4:	f7fb fdea 	bl	800539c <HAL_GetTick>
 80097c8:	4602      	mov	r2, r0
 80097ca:	69bb      	ldr	r3, [r7, #24]
 80097cc:	1ad3      	subs	r3, r2, r3
 80097ce:	69fa      	ldr	r2, [r7, #28]
 80097d0:	429a      	cmp	r2, r3
 80097d2:	d902      	bls.n	80097da <SPI_WaitFlagStateUntilTimeout+0x56>
 80097d4:	69fb      	ldr	r3, [r7, #28]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d13d      	bne.n	8009856 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	685a      	ldr	r2, [r3, #4]
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80097e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80097f2:	d111      	bne.n	8009818 <SPI_WaitFlagStateUntilTimeout+0x94>
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	689b      	ldr	r3, [r3, #8]
 80097f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80097fc:	d004      	beq.n	8009808 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	689b      	ldr	r3, [r3, #8]
 8009802:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009806:	d107      	bne.n	8009818 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	681a      	ldr	r2, [r3, #0]
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009816:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800981c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009820:	d10f      	bne.n	8009842 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	681a      	ldr	r2, [r3, #0]
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009830:	601a      	str	r2, [r3, #0]
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	681a      	ldr	r2, [r3, #0]
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009840:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	2201      	movs	r2, #1
 8009846:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	2200      	movs	r2, #0
 800984e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009852:	2303      	movs	r3, #3
 8009854:	e017      	b.n	8009886 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d101      	bne.n	8009860 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800985c:	2300      	movs	r3, #0
 800985e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009860:	697b      	ldr	r3, [r7, #20]
 8009862:	3b01      	subs	r3, #1
 8009864:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	689a      	ldr	r2, [r3, #8]
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	4013      	ands	r3, r2
 8009870:	68ba      	ldr	r2, [r7, #8]
 8009872:	429a      	cmp	r2, r3
 8009874:	bf0c      	ite	eq
 8009876:	2301      	moveq	r3, #1
 8009878:	2300      	movne	r3, #0
 800987a:	b2db      	uxtb	r3, r3
 800987c:	461a      	mov	r2, r3
 800987e:	79fb      	ldrb	r3, [r7, #7]
 8009880:	429a      	cmp	r2, r3
 8009882:	d19b      	bne.n	80097bc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009884:	2300      	movs	r3, #0
}
 8009886:	4618      	mov	r0, r3
 8009888:	3720      	adds	r7, #32
 800988a:	46bd      	mov	sp, r7
 800988c:	bd80      	pop	{r7, pc}
 800988e:	bf00      	nop
 8009890:	20000014 	.word	0x20000014

08009894 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b08a      	sub	sp, #40	@ 0x28
 8009898:	af00      	add	r7, sp, #0
 800989a:	60f8      	str	r0, [r7, #12]
 800989c:	60b9      	str	r1, [r7, #8]
 800989e:	607a      	str	r2, [r7, #4]
 80098a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80098a2:	2300      	movs	r3, #0
 80098a4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80098a6:	f7fb fd79 	bl	800539c <HAL_GetTick>
 80098aa:	4602      	mov	r2, r0
 80098ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098ae:	1a9b      	subs	r3, r3, r2
 80098b0:	683a      	ldr	r2, [r7, #0]
 80098b2:	4413      	add	r3, r2
 80098b4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80098b6:	f7fb fd71 	bl	800539c <HAL_GetTick>
 80098ba:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	330c      	adds	r3, #12
 80098c2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80098c4:	4b3d      	ldr	r3, [pc, #244]	@ (80099bc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80098c6:	681a      	ldr	r2, [r3, #0]
 80098c8:	4613      	mov	r3, r2
 80098ca:	009b      	lsls	r3, r3, #2
 80098cc:	4413      	add	r3, r2
 80098ce:	00da      	lsls	r2, r3, #3
 80098d0:	1ad3      	subs	r3, r2, r3
 80098d2:	0d1b      	lsrs	r3, r3, #20
 80098d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098d6:	fb02 f303 	mul.w	r3, r2, r3
 80098da:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80098dc:	e060      	b.n	80099a0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80098de:	68bb      	ldr	r3, [r7, #8]
 80098e0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80098e4:	d107      	bne.n	80098f6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d104      	bne.n	80098f6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80098ec:	69fb      	ldr	r3, [r7, #28]
 80098ee:	781b      	ldrb	r3, [r3, #0]
 80098f0:	b2db      	uxtb	r3, r3
 80098f2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80098f4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098fc:	d050      	beq.n	80099a0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80098fe:	f7fb fd4d 	bl	800539c <HAL_GetTick>
 8009902:	4602      	mov	r2, r0
 8009904:	6a3b      	ldr	r3, [r7, #32]
 8009906:	1ad3      	subs	r3, r2, r3
 8009908:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800990a:	429a      	cmp	r2, r3
 800990c:	d902      	bls.n	8009914 <SPI_WaitFifoStateUntilTimeout+0x80>
 800990e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009910:	2b00      	cmp	r3, #0
 8009912:	d13d      	bne.n	8009990 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	685a      	ldr	r2, [r3, #4]
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009922:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	685b      	ldr	r3, [r3, #4]
 8009928:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800992c:	d111      	bne.n	8009952 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	689b      	ldr	r3, [r3, #8]
 8009932:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009936:	d004      	beq.n	8009942 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	689b      	ldr	r3, [r3, #8]
 800993c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009940:	d107      	bne.n	8009952 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	681a      	ldr	r2, [r3, #0]
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009950:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009956:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800995a:	d10f      	bne.n	800997c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	681a      	ldr	r2, [r3, #0]
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800996a:	601a      	str	r2, [r3, #0]
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	681a      	ldr	r2, [r3, #0]
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800997a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	2201      	movs	r2, #1
 8009980:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	2200      	movs	r2, #0
 8009988:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800998c:	2303      	movs	r3, #3
 800998e:	e010      	b.n	80099b2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009990:	69bb      	ldr	r3, [r7, #24]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d101      	bne.n	800999a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009996:	2300      	movs	r3, #0
 8009998:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800999a:	69bb      	ldr	r3, [r7, #24]
 800999c:	3b01      	subs	r3, #1
 800999e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	689a      	ldr	r2, [r3, #8]
 80099a6:	68bb      	ldr	r3, [r7, #8]
 80099a8:	4013      	ands	r3, r2
 80099aa:	687a      	ldr	r2, [r7, #4]
 80099ac:	429a      	cmp	r2, r3
 80099ae:	d196      	bne.n	80098de <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80099b0:	2300      	movs	r3, #0
}
 80099b2:	4618      	mov	r0, r3
 80099b4:	3728      	adds	r7, #40	@ 0x28
 80099b6:	46bd      	mov	sp, r7
 80099b8:	bd80      	pop	{r7, pc}
 80099ba:	bf00      	nop
 80099bc:	20000014 	.word	0x20000014

080099c0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b086      	sub	sp, #24
 80099c4:	af02      	add	r7, sp, #8
 80099c6:	60f8      	str	r0, [r7, #12]
 80099c8:	60b9      	str	r1, [r7, #8]
 80099ca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	685b      	ldr	r3, [r3, #4]
 80099d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80099d4:	d111      	bne.n	80099fa <SPI_EndRxTransaction+0x3a>
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	689b      	ldr	r3, [r3, #8]
 80099da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80099de:	d004      	beq.n	80099ea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	689b      	ldr	r3, [r3, #8]
 80099e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099e8:	d107      	bne.n	80099fa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	681a      	ldr	r2, [r3, #0]
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80099f8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	9300      	str	r3, [sp, #0]
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	2200      	movs	r2, #0
 8009a02:	2180      	movs	r1, #128	@ 0x80
 8009a04:	68f8      	ldr	r0, [r7, #12]
 8009a06:	f7ff febd 	bl	8009784 <SPI_WaitFlagStateUntilTimeout>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d007      	beq.n	8009a20 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a14:	f043 0220 	orr.w	r2, r3, #32
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009a1c:	2303      	movs	r3, #3
 8009a1e:	e023      	b.n	8009a68 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	685b      	ldr	r3, [r3, #4]
 8009a24:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009a28:	d11d      	bne.n	8009a66 <SPI_EndRxTransaction+0xa6>
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	689b      	ldr	r3, [r3, #8]
 8009a2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a32:	d004      	beq.n	8009a3e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	689b      	ldr	r3, [r3, #8]
 8009a38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a3c:	d113      	bne.n	8009a66 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	9300      	str	r3, [sp, #0]
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	2200      	movs	r2, #0
 8009a46:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009a4a:	68f8      	ldr	r0, [r7, #12]
 8009a4c:	f7ff ff22 	bl	8009894 <SPI_WaitFifoStateUntilTimeout>
 8009a50:	4603      	mov	r3, r0
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d007      	beq.n	8009a66 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a5a:	f043 0220 	orr.w	r2, r3, #32
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009a62:	2303      	movs	r3, #3
 8009a64:	e000      	b.n	8009a68 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8009a66:	2300      	movs	r3, #0
}
 8009a68:	4618      	mov	r0, r3
 8009a6a:	3710      	adds	r7, #16
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bd80      	pop	{r7, pc}

08009a70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b086      	sub	sp, #24
 8009a74:	af02      	add	r7, sp, #8
 8009a76:	60f8      	str	r0, [r7, #12]
 8009a78:	60b9      	str	r1, [r7, #8]
 8009a7a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	9300      	str	r3, [sp, #0]
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	2200      	movs	r2, #0
 8009a84:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009a88:	68f8      	ldr	r0, [r7, #12]
 8009a8a:	f7ff ff03 	bl	8009894 <SPI_WaitFifoStateUntilTimeout>
 8009a8e:	4603      	mov	r3, r0
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d007      	beq.n	8009aa4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a98:	f043 0220 	orr.w	r2, r3, #32
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009aa0:	2303      	movs	r3, #3
 8009aa2:	e027      	b.n	8009af4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	9300      	str	r3, [sp, #0]
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	2180      	movs	r1, #128	@ 0x80
 8009aae:	68f8      	ldr	r0, [r7, #12]
 8009ab0:	f7ff fe68 	bl	8009784 <SPI_WaitFlagStateUntilTimeout>
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d007      	beq.n	8009aca <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009abe:	f043 0220 	orr.w	r2, r3, #32
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009ac6:	2303      	movs	r3, #3
 8009ac8:	e014      	b.n	8009af4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	9300      	str	r3, [sp, #0]
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009ad6:	68f8      	ldr	r0, [r7, #12]
 8009ad8:	f7ff fedc 	bl	8009894 <SPI_WaitFifoStateUntilTimeout>
 8009adc:	4603      	mov	r3, r0
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d007      	beq.n	8009af2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ae6:	f043 0220 	orr.w	r2, r3, #32
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009aee:	2303      	movs	r3, #3
 8009af0:	e000      	b.n	8009af4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009af2:	2300      	movs	r3, #0
}
 8009af4:	4618      	mov	r0, r3
 8009af6:	3710      	adds	r7, #16
 8009af8:	46bd      	mov	sp, r7
 8009afa:	bd80      	pop	{r7, pc}

08009afc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b082      	sub	sp, #8
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d101      	bne.n	8009b0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	e0e6      	b.n	8009cdc <HAL_TIM_Base_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	4a74      	ldr	r2, [pc, #464]	@ (8009ce4 <HAL_TIM_Base_Init+0x1e8>)
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d036      	beq.n	8009b86 <HAL_TIM_Base_Init+0x8a>
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b20:	d031      	beq.n	8009b86 <HAL_TIM_Base_Init+0x8a>
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	4a70      	ldr	r2, [pc, #448]	@ (8009ce8 <HAL_TIM_Base_Init+0x1ec>)
 8009b28:	4293      	cmp	r3, r2
 8009b2a:	d02c      	beq.n	8009b86 <HAL_TIM_Base_Init+0x8a>
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	4a6e      	ldr	r2, [pc, #440]	@ (8009cec <HAL_TIM_Base_Init+0x1f0>)
 8009b32:	4293      	cmp	r3, r2
 8009b34:	d027      	beq.n	8009b86 <HAL_TIM_Base_Init+0x8a>
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	4a6d      	ldr	r2, [pc, #436]	@ (8009cf0 <HAL_TIM_Base_Init+0x1f4>)
 8009b3c:	4293      	cmp	r3, r2
 8009b3e:	d022      	beq.n	8009b86 <HAL_TIM_Base_Init+0x8a>
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	4a6b      	ldr	r2, [pc, #428]	@ (8009cf4 <HAL_TIM_Base_Init+0x1f8>)
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d01d      	beq.n	8009b86 <HAL_TIM_Base_Init+0x8a>
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	4a6a      	ldr	r2, [pc, #424]	@ (8009cf8 <HAL_TIM_Base_Init+0x1fc>)
 8009b50:	4293      	cmp	r3, r2
 8009b52:	d018      	beq.n	8009b86 <HAL_TIM_Base_Init+0x8a>
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	4a68      	ldr	r2, [pc, #416]	@ (8009cfc <HAL_TIM_Base_Init+0x200>)
 8009b5a:	4293      	cmp	r3, r2
 8009b5c:	d013      	beq.n	8009b86 <HAL_TIM_Base_Init+0x8a>
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	4a67      	ldr	r2, [pc, #412]	@ (8009d00 <HAL_TIM_Base_Init+0x204>)
 8009b64:	4293      	cmp	r3, r2
 8009b66:	d00e      	beq.n	8009b86 <HAL_TIM_Base_Init+0x8a>
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	4a65      	ldr	r2, [pc, #404]	@ (8009d04 <HAL_TIM_Base_Init+0x208>)
 8009b6e:	4293      	cmp	r3, r2
 8009b70:	d009      	beq.n	8009b86 <HAL_TIM_Base_Init+0x8a>
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	4a64      	ldr	r2, [pc, #400]	@ (8009d08 <HAL_TIM_Base_Init+0x20c>)
 8009b78:	4293      	cmp	r3, r2
 8009b7a:	d004      	beq.n	8009b86 <HAL_TIM_Base_Init+0x8a>
 8009b7c:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8009b80:	4862      	ldr	r0, [pc, #392]	@ (8009d0c <HAL_TIM_Base_Init+0x210>)
 8009b82:	f7fa fde1 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	689b      	ldr	r3, [r3, #8]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d014      	beq.n	8009bb8 <HAL_TIM_Base_Init+0xbc>
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	689b      	ldr	r3, [r3, #8]
 8009b92:	2b10      	cmp	r3, #16
 8009b94:	d010      	beq.n	8009bb8 <HAL_TIM_Base_Init+0xbc>
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	689b      	ldr	r3, [r3, #8]
 8009b9a:	2b20      	cmp	r3, #32
 8009b9c:	d00c      	beq.n	8009bb8 <HAL_TIM_Base_Init+0xbc>
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	689b      	ldr	r3, [r3, #8]
 8009ba2:	2b40      	cmp	r3, #64	@ 0x40
 8009ba4:	d008      	beq.n	8009bb8 <HAL_TIM_Base_Init+0xbc>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	689b      	ldr	r3, [r3, #8]
 8009baa:	2b60      	cmp	r3, #96	@ 0x60
 8009bac:	d004      	beq.n	8009bb8 <HAL_TIM_Base_Init+0xbc>
 8009bae:	f240 1117 	movw	r1, #279	@ 0x117
 8009bb2:	4856      	ldr	r0, [pc, #344]	@ (8009d0c <HAL_TIM_Base_Init+0x210>)
 8009bb4:	f7fa fdc8 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	691b      	ldr	r3, [r3, #16]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d00e      	beq.n	8009bde <HAL_TIM_Base_Init+0xe2>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	691b      	ldr	r3, [r3, #16]
 8009bc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bc8:	d009      	beq.n	8009bde <HAL_TIM_Base_Init+0xe2>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	691b      	ldr	r3, [r3, #16]
 8009bce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bd2:	d004      	beq.n	8009bde <HAL_TIM_Base_Init+0xe2>
 8009bd4:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8009bd8:	484c      	ldr	r0, [pc, #304]	@ (8009d0c <HAL_TIM_Base_Init+0x210>)
 8009bda:	f7fa fdb5 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009be6:	d004      	beq.n	8009bf2 <HAL_TIM_Base_Init+0xf6>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a40      	ldr	r2, [pc, #256]	@ (8009cf0 <HAL_TIM_Base_Init+0x1f4>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d107      	bne.n	8009c02 <HAL_TIM_Base_Init+0x106>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	68db      	ldr	r3, [r3, #12]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	bf14      	ite	ne
 8009bfa:	2301      	movne	r3, #1
 8009bfc:	2300      	moveq	r3, #0
 8009bfe:	b2db      	uxtb	r3, r3
 8009c00:	e00e      	b.n	8009c20 <HAL_TIM_Base_Init+0x124>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	68db      	ldr	r3, [r3, #12]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d006      	beq.n	8009c18 <HAL_TIM_Base_Init+0x11c>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	68db      	ldr	r3, [r3, #12]
 8009c0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c12:	d201      	bcs.n	8009c18 <HAL_TIM_Base_Init+0x11c>
 8009c14:	2301      	movs	r3, #1
 8009c16:	e000      	b.n	8009c1a <HAL_TIM_Base_Init+0x11e>
 8009c18:	2300      	movs	r3, #0
 8009c1a:	f003 0301 	and.w	r3, r3, #1
 8009c1e:	b2db      	uxtb	r3, r3
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d104      	bne.n	8009c2e <HAL_TIM_Base_Init+0x132>
 8009c24:	f240 1119 	movw	r1, #281	@ 0x119
 8009c28:	4838      	ldr	r0, [pc, #224]	@ (8009d0c <HAL_TIM_Base_Init+0x210>)
 8009c2a:	f7fa fd8d 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	699b      	ldr	r3, [r3, #24]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d008      	beq.n	8009c48 <HAL_TIM_Base_Init+0x14c>
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	699b      	ldr	r3, [r3, #24]
 8009c3a:	2b80      	cmp	r3, #128	@ 0x80
 8009c3c:	d004      	beq.n	8009c48 <HAL_TIM_Base_Init+0x14c>
 8009c3e:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8009c42:	4832      	ldr	r0, [pc, #200]	@ (8009d0c <HAL_TIM_Base_Init+0x210>)
 8009c44:	f7fa fd80 	bl	8004748 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d106      	bne.n	8009c62 <HAL_TIM_Base_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2200      	movs	r2, #0
 8009c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009c5c:	6878      	ldr	r0, [r7, #4]
 8009c5e:	f7fb f9d1 	bl	8005004 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2202      	movs	r2, #2
 8009c66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681a      	ldr	r2, [r3, #0]
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	3304      	adds	r3, #4
 8009c72:	4619      	mov	r1, r3
 8009c74:	4610      	mov	r0, r2
 8009c76:	f001 ff43 	bl	800bb00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2201      	movs	r2, #1
 8009c7e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2201      	movs	r2, #1
 8009c86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2201      	movs	r2, #1
 8009c8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2201      	movs	r2, #1
 8009c96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2201      	movs	r2, #1
 8009c9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2201      	movs	r2, #1
 8009ca6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2201      	movs	r2, #1
 8009cae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2201      	movs	r2, #1
 8009cb6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2201      	movs	r2, #1
 8009cbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2201      	movs	r2, #1
 8009cc6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2201      	movs	r2, #1
 8009cce:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	2201      	movs	r2, #1
 8009cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009cda:	2300      	movs	r3, #0
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3708      	adds	r7, #8
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}
 8009ce4:	40012c00 	.word	0x40012c00
 8009ce8:	40000400 	.word	0x40000400
 8009cec:	40000800 	.word	0x40000800
 8009cf0:	40000c00 	.word	0x40000c00
 8009cf4:	40001000 	.word	0x40001000
 8009cf8:	40001400 	.word	0x40001400
 8009cfc:	40013400 	.word	0x40013400
 8009d00:	40014000 	.word	0x40014000
 8009d04:	40014400 	.word	0x40014400
 8009d08:	40014800 	.word	0x40014800
 8009d0c:	0800f2dc 	.word	0x0800f2dc

08009d10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b084      	sub	sp, #16
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4a4a      	ldr	r2, [pc, #296]	@ (8009e48 <HAL_TIM_Base_Start_IT+0x138>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d036      	beq.n	8009d90 <HAL_TIM_Base_Start_IT+0x80>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d2a:	d031      	beq.n	8009d90 <HAL_TIM_Base_Start_IT+0x80>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4a46      	ldr	r2, [pc, #280]	@ (8009e4c <HAL_TIM_Base_Start_IT+0x13c>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d02c      	beq.n	8009d90 <HAL_TIM_Base_Start_IT+0x80>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4a45      	ldr	r2, [pc, #276]	@ (8009e50 <HAL_TIM_Base_Start_IT+0x140>)
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d027      	beq.n	8009d90 <HAL_TIM_Base_Start_IT+0x80>
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4a43      	ldr	r2, [pc, #268]	@ (8009e54 <HAL_TIM_Base_Start_IT+0x144>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d022      	beq.n	8009d90 <HAL_TIM_Base_Start_IT+0x80>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	4a42      	ldr	r2, [pc, #264]	@ (8009e58 <HAL_TIM_Base_Start_IT+0x148>)
 8009d50:	4293      	cmp	r3, r2
 8009d52:	d01d      	beq.n	8009d90 <HAL_TIM_Base_Start_IT+0x80>
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	4a40      	ldr	r2, [pc, #256]	@ (8009e5c <HAL_TIM_Base_Start_IT+0x14c>)
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d018      	beq.n	8009d90 <HAL_TIM_Base_Start_IT+0x80>
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	4a3f      	ldr	r2, [pc, #252]	@ (8009e60 <HAL_TIM_Base_Start_IT+0x150>)
 8009d64:	4293      	cmp	r3, r2
 8009d66:	d013      	beq.n	8009d90 <HAL_TIM_Base_Start_IT+0x80>
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	4a3d      	ldr	r2, [pc, #244]	@ (8009e64 <HAL_TIM_Base_Start_IT+0x154>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d00e      	beq.n	8009d90 <HAL_TIM_Base_Start_IT+0x80>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	4a3c      	ldr	r2, [pc, #240]	@ (8009e68 <HAL_TIM_Base_Start_IT+0x158>)
 8009d78:	4293      	cmp	r3, r2
 8009d7a:	d009      	beq.n	8009d90 <HAL_TIM_Base_Start_IT+0x80>
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	4a3a      	ldr	r2, [pc, #232]	@ (8009e6c <HAL_TIM_Base_Start_IT+0x15c>)
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d004      	beq.n	8009d90 <HAL_TIM_Base_Start_IT+0x80>
 8009d86:	f240 11d3 	movw	r1, #467	@ 0x1d3
 8009d8a:	4839      	ldr	r0, [pc, #228]	@ (8009e70 <HAL_TIM_Base_Start_IT+0x160>)
 8009d8c:	f7fa fcdc 	bl	8004748 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d96:	b2db      	uxtb	r3, r3
 8009d98:	2b01      	cmp	r3, #1
 8009d9a:	d001      	beq.n	8009da0 <HAL_TIM_Base_Start_IT+0x90>
  {
    return HAL_ERROR;
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	e04f      	b.n	8009e40 <HAL_TIM_Base_Start_IT+0x130>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2202      	movs	r2, #2
 8009da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	68da      	ldr	r2, [r3, #12]
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f042 0201 	orr.w	r2, r2, #1
 8009db6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	4a22      	ldr	r2, [pc, #136]	@ (8009e48 <HAL_TIM_Base_Start_IT+0x138>)
 8009dbe:	4293      	cmp	r3, r2
 8009dc0:	d01d      	beq.n	8009dfe <HAL_TIM_Base_Start_IT+0xee>
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009dca:	d018      	beq.n	8009dfe <HAL_TIM_Base_Start_IT+0xee>
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	4a1e      	ldr	r2, [pc, #120]	@ (8009e4c <HAL_TIM_Base_Start_IT+0x13c>)
 8009dd2:	4293      	cmp	r3, r2
 8009dd4:	d013      	beq.n	8009dfe <HAL_TIM_Base_Start_IT+0xee>
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	4a1d      	ldr	r2, [pc, #116]	@ (8009e50 <HAL_TIM_Base_Start_IT+0x140>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d00e      	beq.n	8009dfe <HAL_TIM_Base_Start_IT+0xee>
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	4a1b      	ldr	r2, [pc, #108]	@ (8009e54 <HAL_TIM_Base_Start_IT+0x144>)
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d009      	beq.n	8009dfe <HAL_TIM_Base_Start_IT+0xee>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	4a1c      	ldr	r2, [pc, #112]	@ (8009e60 <HAL_TIM_Base_Start_IT+0x150>)
 8009df0:	4293      	cmp	r3, r2
 8009df2:	d004      	beq.n	8009dfe <HAL_TIM_Base_Start_IT+0xee>
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	4a1a      	ldr	r2, [pc, #104]	@ (8009e64 <HAL_TIM_Base_Start_IT+0x154>)
 8009dfa:	4293      	cmp	r3, r2
 8009dfc:	d115      	bne.n	8009e2a <HAL_TIM_Base_Start_IT+0x11a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	689a      	ldr	r2, [r3, #8]
 8009e04:	4b1b      	ldr	r3, [pc, #108]	@ (8009e74 <HAL_TIM_Base_Start_IT+0x164>)
 8009e06:	4013      	ands	r3, r2
 8009e08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2b06      	cmp	r3, #6
 8009e0e:	d015      	beq.n	8009e3c <HAL_TIM_Base_Start_IT+0x12c>
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e16:	d011      	beq.n	8009e3c <HAL_TIM_Base_Start_IT+0x12c>
    {
      __HAL_TIM_ENABLE(htim);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	681a      	ldr	r2, [r3, #0]
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	f042 0201 	orr.w	r2, r2, #1
 8009e26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e28:	e008      	b.n	8009e3c <HAL_TIM_Base_Start_IT+0x12c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	681a      	ldr	r2, [r3, #0]
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f042 0201 	orr.w	r2, r2, #1
 8009e38:	601a      	str	r2, [r3, #0]
 8009e3a:	e000      	b.n	8009e3e <HAL_TIM_Base_Start_IT+0x12e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e3c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009e3e:	2300      	movs	r3, #0
}
 8009e40:	4618      	mov	r0, r3
 8009e42:	3710      	adds	r7, #16
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}
 8009e48:	40012c00 	.word	0x40012c00
 8009e4c:	40000400 	.word	0x40000400
 8009e50:	40000800 	.word	0x40000800
 8009e54:	40000c00 	.word	0x40000c00
 8009e58:	40001000 	.word	0x40001000
 8009e5c:	40001400 	.word	0x40001400
 8009e60:	40013400 	.word	0x40013400
 8009e64:	40014000 	.word	0x40014000
 8009e68:	40014400 	.word	0x40014400
 8009e6c:	40014800 	.word	0x40014800
 8009e70:	0800f2dc 	.word	0x0800f2dc
 8009e74:	00010007 	.word	0x00010007

08009e78 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b082      	sub	sp, #8
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	4a31      	ldr	r2, [pc, #196]	@ (8009f4c <HAL_TIM_Base_Stop_IT+0xd4>)
 8009e86:	4293      	cmp	r3, r2
 8009e88:	d036      	beq.n	8009ef8 <HAL_TIM_Base_Stop_IT+0x80>
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e92:	d031      	beq.n	8009ef8 <HAL_TIM_Base_Stop_IT+0x80>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	4a2d      	ldr	r2, [pc, #180]	@ (8009f50 <HAL_TIM_Base_Stop_IT+0xd8>)
 8009e9a:	4293      	cmp	r3, r2
 8009e9c:	d02c      	beq.n	8009ef8 <HAL_TIM_Base_Stop_IT+0x80>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	4a2c      	ldr	r2, [pc, #176]	@ (8009f54 <HAL_TIM_Base_Stop_IT+0xdc>)
 8009ea4:	4293      	cmp	r3, r2
 8009ea6:	d027      	beq.n	8009ef8 <HAL_TIM_Base_Stop_IT+0x80>
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	4a2a      	ldr	r2, [pc, #168]	@ (8009f58 <HAL_TIM_Base_Stop_IT+0xe0>)
 8009eae:	4293      	cmp	r3, r2
 8009eb0:	d022      	beq.n	8009ef8 <HAL_TIM_Base_Stop_IT+0x80>
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	4a29      	ldr	r2, [pc, #164]	@ (8009f5c <HAL_TIM_Base_Stop_IT+0xe4>)
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d01d      	beq.n	8009ef8 <HAL_TIM_Base_Stop_IT+0x80>
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	4a27      	ldr	r2, [pc, #156]	@ (8009f60 <HAL_TIM_Base_Stop_IT+0xe8>)
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d018      	beq.n	8009ef8 <HAL_TIM_Base_Stop_IT+0x80>
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	4a26      	ldr	r2, [pc, #152]	@ (8009f64 <HAL_TIM_Base_Stop_IT+0xec>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d013      	beq.n	8009ef8 <HAL_TIM_Base_Stop_IT+0x80>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	4a24      	ldr	r2, [pc, #144]	@ (8009f68 <HAL_TIM_Base_Stop_IT+0xf0>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d00e      	beq.n	8009ef8 <HAL_TIM_Base_Stop_IT+0x80>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	4a23      	ldr	r2, [pc, #140]	@ (8009f6c <HAL_TIM_Base_Stop_IT+0xf4>)
 8009ee0:	4293      	cmp	r3, r2
 8009ee2:	d009      	beq.n	8009ef8 <HAL_TIM_Base_Stop_IT+0x80>
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	4a21      	ldr	r2, [pc, #132]	@ (8009f70 <HAL_TIM_Base_Stop_IT+0xf8>)
 8009eea:	4293      	cmp	r3, r2
 8009eec:	d004      	beq.n	8009ef8 <HAL_TIM_Base_Stop_IT+0x80>
 8009eee:	f240 11fb 	movw	r1, #507	@ 0x1fb
 8009ef2:	4820      	ldr	r0, [pc, #128]	@ (8009f74 <HAL_TIM_Base_Stop_IT+0xfc>)
 8009ef4:	f7fa fc28 	bl	8004748 <assert_failed>

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	68da      	ldr	r2, [r3, #12]
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f022 0201 	bic.w	r2, r2, #1
 8009f06:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	6a1a      	ldr	r2, [r3, #32]
 8009f0e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009f12:	4013      	ands	r3, r2
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d10f      	bne.n	8009f38 <HAL_TIM_Base_Stop_IT+0xc0>
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	6a1a      	ldr	r2, [r3, #32]
 8009f1e:	f240 4344 	movw	r3, #1092	@ 0x444
 8009f22:	4013      	ands	r3, r2
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d107      	bne.n	8009f38 <HAL_TIM_Base_Stop_IT+0xc0>
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	681a      	ldr	r2, [r3, #0]
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	f022 0201 	bic.w	r2, r2, #1
 8009f36:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	2201      	movs	r2, #1
 8009f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8009f40:	2300      	movs	r3, #0
}
 8009f42:	4618      	mov	r0, r3
 8009f44:	3708      	adds	r7, #8
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bd80      	pop	{r7, pc}
 8009f4a:	bf00      	nop
 8009f4c:	40012c00 	.word	0x40012c00
 8009f50:	40000400 	.word	0x40000400
 8009f54:	40000800 	.word	0x40000800
 8009f58:	40000c00 	.word	0x40000c00
 8009f5c:	40001000 	.word	0x40001000
 8009f60:	40001400 	.word	0x40001400
 8009f64:	40013400 	.word	0x40013400
 8009f68:	40014000 	.word	0x40014000
 8009f6c:	40014400 	.word	0x40014400
 8009f70:	40014800 	.word	0x40014800
 8009f74:	0800f2dc 	.word	0x0800f2dc

08009f78 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b082      	sub	sp, #8
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d101      	bne.n	8009f8a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009f86:	2301      	movs	r3, #1
 8009f88:	e0e6      	b.n	800a158 <HAL_TIM_PWM_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	4a74      	ldr	r2, [pc, #464]	@ (800a160 <HAL_TIM_PWM_Init+0x1e8>)
 8009f90:	4293      	cmp	r3, r2
 8009f92:	d036      	beq.n	800a002 <HAL_TIM_PWM_Init+0x8a>
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f9c:	d031      	beq.n	800a002 <HAL_TIM_PWM_Init+0x8a>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	4a70      	ldr	r2, [pc, #448]	@ (800a164 <HAL_TIM_PWM_Init+0x1ec>)
 8009fa4:	4293      	cmp	r3, r2
 8009fa6:	d02c      	beq.n	800a002 <HAL_TIM_PWM_Init+0x8a>
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	4a6e      	ldr	r2, [pc, #440]	@ (800a168 <HAL_TIM_PWM_Init+0x1f0>)
 8009fae:	4293      	cmp	r3, r2
 8009fb0:	d027      	beq.n	800a002 <HAL_TIM_PWM_Init+0x8a>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	4a6d      	ldr	r2, [pc, #436]	@ (800a16c <HAL_TIM_PWM_Init+0x1f4>)
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	d022      	beq.n	800a002 <HAL_TIM_PWM_Init+0x8a>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	4a6b      	ldr	r2, [pc, #428]	@ (800a170 <HAL_TIM_PWM_Init+0x1f8>)
 8009fc2:	4293      	cmp	r3, r2
 8009fc4:	d01d      	beq.n	800a002 <HAL_TIM_PWM_Init+0x8a>
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	4a6a      	ldr	r2, [pc, #424]	@ (800a174 <HAL_TIM_PWM_Init+0x1fc>)
 8009fcc:	4293      	cmp	r3, r2
 8009fce:	d018      	beq.n	800a002 <HAL_TIM_PWM_Init+0x8a>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	4a68      	ldr	r2, [pc, #416]	@ (800a178 <HAL_TIM_PWM_Init+0x200>)
 8009fd6:	4293      	cmp	r3, r2
 8009fd8:	d013      	beq.n	800a002 <HAL_TIM_PWM_Init+0x8a>
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	4a67      	ldr	r2, [pc, #412]	@ (800a17c <HAL_TIM_PWM_Init+0x204>)
 8009fe0:	4293      	cmp	r3, r2
 8009fe2:	d00e      	beq.n	800a002 <HAL_TIM_PWM_Init+0x8a>
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	4a65      	ldr	r2, [pc, #404]	@ (800a180 <HAL_TIM_PWM_Init+0x208>)
 8009fea:	4293      	cmp	r3, r2
 8009fec:	d009      	beq.n	800a002 <HAL_TIM_PWM_Init+0x8a>
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	4a64      	ldr	r2, [pc, #400]	@ (800a184 <HAL_TIM_PWM_Init+0x20c>)
 8009ff4:	4293      	cmp	r3, r2
 8009ff6:	d004      	beq.n	800a002 <HAL_TIM_PWM_Init+0x8a>
 8009ff8:	f240 5133 	movw	r1, #1331	@ 0x533
 8009ffc:	4862      	ldr	r0, [pc, #392]	@ (800a188 <HAL_TIM_PWM_Init+0x210>)
 8009ffe:	f7fa fba3 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	689b      	ldr	r3, [r3, #8]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d014      	beq.n	800a034 <HAL_TIM_PWM_Init+0xbc>
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	689b      	ldr	r3, [r3, #8]
 800a00e:	2b10      	cmp	r3, #16
 800a010:	d010      	beq.n	800a034 <HAL_TIM_PWM_Init+0xbc>
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	689b      	ldr	r3, [r3, #8]
 800a016:	2b20      	cmp	r3, #32
 800a018:	d00c      	beq.n	800a034 <HAL_TIM_PWM_Init+0xbc>
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	689b      	ldr	r3, [r3, #8]
 800a01e:	2b40      	cmp	r3, #64	@ 0x40
 800a020:	d008      	beq.n	800a034 <HAL_TIM_PWM_Init+0xbc>
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	689b      	ldr	r3, [r3, #8]
 800a026:	2b60      	cmp	r3, #96	@ 0x60
 800a028:	d004      	beq.n	800a034 <HAL_TIM_PWM_Init+0xbc>
 800a02a:	f240 5134 	movw	r1, #1332	@ 0x534
 800a02e:	4856      	ldr	r0, [pc, #344]	@ (800a188 <HAL_TIM_PWM_Init+0x210>)
 800a030:	f7fa fb8a 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	691b      	ldr	r3, [r3, #16]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d00e      	beq.n	800a05a <HAL_TIM_PWM_Init+0xe2>
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	691b      	ldr	r3, [r3, #16]
 800a040:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a044:	d009      	beq.n	800a05a <HAL_TIM_PWM_Init+0xe2>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	691b      	ldr	r3, [r3, #16]
 800a04a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a04e:	d004      	beq.n	800a05a <HAL_TIM_PWM_Init+0xe2>
 800a050:	f240 5135 	movw	r1, #1333	@ 0x535
 800a054:	484c      	ldr	r0, [pc, #304]	@ (800a188 <HAL_TIM_PWM_Init+0x210>)
 800a056:	f7fa fb77 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a062:	d004      	beq.n	800a06e <HAL_TIM_PWM_Init+0xf6>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4a40      	ldr	r2, [pc, #256]	@ (800a16c <HAL_TIM_PWM_Init+0x1f4>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d107      	bne.n	800a07e <HAL_TIM_PWM_Init+0x106>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	68db      	ldr	r3, [r3, #12]
 800a072:	2b00      	cmp	r3, #0
 800a074:	bf14      	ite	ne
 800a076:	2301      	movne	r3, #1
 800a078:	2300      	moveq	r3, #0
 800a07a:	b2db      	uxtb	r3, r3
 800a07c:	e00e      	b.n	800a09c <HAL_TIM_PWM_Init+0x124>
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	68db      	ldr	r3, [r3, #12]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d006      	beq.n	800a094 <HAL_TIM_PWM_Init+0x11c>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	68db      	ldr	r3, [r3, #12]
 800a08a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a08e:	d201      	bcs.n	800a094 <HAL_TIM_PWM_Init+0x11c>
 800a090:	2301      	movs	r3, #1
 800a092:	e000      	b.n	800a096 <HAL_TIM_PWM_Init+0x11e>
 800a094:	2300      	movs	r3, #0
 800a096:	f003 0301 	and.w	r3, r3, #1
 800a09a:	b2db      	uxtb	r3, r3
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d104      	bne.n	800a0aa <HAL_TIM_PWM_Init+0x132>
 800a0a0:	f240 5136 	movw	r1, #1334	@ 0x536
 800a0a4:	4838      	ldr	r0, [pc, #224]	@ (800a188 <HAL_TIM_PWM_Init+0x210>)
 800a0a6:	f7fa fb4f 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	699b      	ldr	r3, [r3, #24]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d008      	beq.n	800a0c4 <HAL_TIM_PWM_Init+0x14c>
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	699b      	ldr	r3, [r3, #24]
 800a0b6:	2b80      	cmp	r3, #128	@ 0x80
 800a0b8:	d004      	beq.n	800a0c4 <HAL_TIM_PWM_Init+0x14c>
 800a0ba:	f240 5137 	movw	r1, #1335	@ 0x537
 800a0be:	4832      	ldr	r0, [pc, #200]	@ (800a188 <HAL_TIM_PWM_Init+0x210>)
 800a0c0:	f7fa fb42 	bl	8004748 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a0ca:	b2db      	uxtb	r3, r3
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d106      	bne.n	800a0de <HAL_TIM_PWM_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f000 f857 	bl	800a18c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	2202      	movs	r2, #2
 800a0e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681a      	ldr	r2, [r3, #0]
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	3304      	adds	r3, #4
 800a0ee:	4619      	mov	r1, r3
 800a0f0:	4610      	mov	r0, r2
 800a0f2:	f001 fd05 	bl	800bb00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2201      	movs	r2, #1
 800a0fa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2201      	movs	r2, #1
 800a102:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2201      	movs	r2, #1
 800a10a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2201      	movs	r2, #1
 800a112:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2201      	movs	r2, #1
 800a11a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2201      	movs	r2, #1
 800a122:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	2201      	movs	r2, #1
 800a12a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2201      	movs	r2, #1
 800a132:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2201      	movs	r2, #1
 800a13a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2201      	movs	r2, #1
 800a142:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	2201      	movs	r2, #1
 800a14a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2201      	movs	r2, #1
 800a152:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a156:	2300      	movs	r3, #0
}
 800a158:	4618      	mov	r0, r3
 800a15a:	3708      	adds	r7, #8
 800a15c:	46bd      	mov	sp, r7
 800a15e:	bd80      	pop	{r7, pc}
 800a160:	40012c00 	.word	0x40012c00
 800a164:	40000400 	.word	0x40000400
 800a168:	40000800 	.word	0x40000800
 800a16c:	40000c00 	.word	0x40000c00
 800a170:	40001000 	.word	0x40001000
 800a174:	40001400 	.word	0x40001400
 800a178:	40013400 	.word	0x40013400
 800a17c:	40014000 	.word	0x40014000
 800a180:	40014400 	.word	0x40014400
 800a184:	40014800 	.word	0x40014800
 800a188:	0800f2dc 	.word	0x0800f2dc

0800a18c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a18c:	b480      	push	{r7}
 800a18e:	b083      	sub	sp, #12
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a194:	bf00      	nop
 800a196:	370c      	adds	r7, #12
 800a198:	46bd      	mov	sp, r7
 800a19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19e:	4770      	bx	lr

0800a1a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b084      	sub	sp, #16
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	4a85      	ldr	r2, [pc, #532]	@ (800a3c4 <HAL_TIM_PWM_Start+0x224>)
 800a1b0:	4293      	cmp	r3, r2
 800a1b2:	d115      	bne.n	800a1e0 <HAL_TIM_PWM_Start+0x40>
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	f000 808d 	beq.w	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	2b04      	cmp	r3, #4
 800a1c0:	f000 8089 	beq.w	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	2b08      	cmp	r3, #8
 800a1c8:	f000 8085 	beq.w	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	2b0c      	cmp	r3, #12
 800a1d0:	f000 8081 	beq.w	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	2b10      	cmp	r3, #16
 800a1d8:	d07d      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	2b14      	cmp	r3, #20
 800a1de:	d07a      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1e8:	d10b      	bne.n	800a202 <HAL_TIM_PWM_Start+0x62>
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d072      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	2b04      	cmp	r3, #4
 800a1f4:	d06f      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	2b08      	cmp	r3, #8
 800a1fa:	d06c      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a1fc:	683b      	ldr	r3, [r7, #0]
 800a1fe:	2b0c      	cmp	r3, #12
 800a200:	d069      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4a70      	ldr	r2, [pc, #448]	@ (800a3c8 <HAL_TIM_PWM_Start+0x228>)
 800a208:	4293      	cmp	r3, r2
 800a20a:	d10b      	bne.n	800a224 <HAL_TIM_PWM_Start+0x84>
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d061      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	2b04      	cmp	r3, #4
 800a216:	d05e      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	2b08      	cmp	r3, #8
 800a21c:	d05b      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	2b0c      	cmp	r3, #12
 800a222:	d058      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	4a68      	ldr	r2, [pc, #416]	@ (800a3cc <HAL_TIM_PWM_Start+0x22c>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d10b      	bne.n	800a246 <HAL_TIM_PWM_Start+0xa6>
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d050      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	2b04      	cmp	r3, #4
 800a238:	d04d      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	2b08      	cmp	r3, #8
 800a23e:	d04a      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	2b0c      	cmp	r3, #12
 800a244:	d047      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	4a61      	ldr	r2, [pc, #388]	@ (800a3d0 <HAL_TIM_PWM_Start+0x230>)
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d10b      	bne.n	800a268 <HAL_TIM_PWM_Start+0xc8>
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d03f      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a256:	683b      	ldr	r3, [r7, #0]
 800a258:	2b04      	cmp	r3, #4
 800a25a:	d03c      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	2b08      	cmp	r3, #8
 800a260:	d039      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	2b0c      	cmp	r3, #12
 800a266:	d036      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4a59      	ldr	r2, [pc, #356]	@ (800a3d4 <HAL_TIM_PWM_Start+0x234>)
 800a26e:	4293      	cmp	r3, r2
 800a270:	d111      	bne.n	800a296 <HAL_TIM_PWM_Start+0xf6>
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d02e      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	2b04      	cmp	r3, #4
 800a27c:	d02b      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	2b08      	cmp	r3, #8
 800a282:	d028      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	2b0c      	cmp	r3, #12
 800a288:	d025      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	2b10      	cmp	r3, #16
 800a28e:	d022      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	2b14      	cmp	r3, #20
 800a294:	d01f      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	4a4f      	ldr	r2, [pc, #316]	@ (800a3d8 <HAL_TIM_PWM_Start+0x238>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d105      	bne.n	800a2ac <HAL_TIM_PWM_Start+0x10c>
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d017      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	2b04      	cmp	r3, #4
 800a2aa:	d014      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	4a4a      	ldr	r2, [pc, #296]	@ (800a3dc <HAL_TIM_PWM_Start+0x23c>)
 800a2b2:	4293      	cmp	r3, r2
 800a2b4:	d102      	bne.n	800a2bc <HAL_TIM_PWM_Start+0x11c>
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d00c      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	4a47      	ldr	r2, [pc, #284]	@ (800a3e0 <HAL_TIM_PWM_Start+0x240>)
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	d102      	bne.n	800a2cc <HAL_TIM_PWM_Start+0x12c>
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d004      	beq.n	800a2d6 <HAL_TIM_PWM_Start+0x136>
 800a2cc:	f240 51bc 	movw	r1, #1468	@ 0x5bc
 800a2d0:	4844      	ldr	r0, [pc, #272]	@ (800a3e4 <HAL_TIM_PWM_Start+0x244>)
 800a2d2:	f7fa fa39 	bl	8004748 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d109      	bne.n	800a2f0 <HAL_TIM_PWM_Start+0x150>
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a2e2:	b2db      	uxtb	r3, r3
 800a2e4:	2b01      	cmp	r3, #1
 800a2e6:	bf14      	ite	ne
 800a2e8:	2301      	movne	r3, #1
 800a2ea:	2300      	moveq	r3, #0
 800a2ec:	b2db      	uxtb	r3, r3
 800a2ee:	e03c      	b.n	800a36a <HAL_TIM_PWM_Start+0x1ca>
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	2b04      	cmp	r3, #4
 800a2f4:	d109      	bne.n	800a30a <HAL_TIM_PWM_Start+0x16a>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a2fc:	b2db      	uxtb	r3, r3
 800a2fe:	2b01      	cmp	r3, #1
 800a300:	bf14      	ite	ne
 800a302:	2301      	movne	r3, #1
 800a304:	2300      	moveq	r3, #0
 800a306:	b2db      	uxtb	r3, r3
 800a308:	e02f      	b.n	800a36a <HAL_TIM_PWM_Start+0x1ca>
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	2b08      	cmp	r3, #8
 800a30e:	d109      	bne.n	800a324 <HAL_TIM_PWM_Start+0x184>
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a316:	b2db      	uxtb	r3, r3
 800a318:	2b01      	cmp	r3, #1
 800a31a:	bf14      	ite	ne
 800a31c:	2301      	movne	r3, #1
 800a31e:	2300      	moveq	r3, #0
 800a320:	b2db      	uxtb	r3, r3
 800a322:	e022      	b.n	800a36a <HAL_TIM_PWM_Start+0x1ca>
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	2b0c      	cmp	r3, #12
 800a328:	d109      	bne.n	800a33e <HAL_TIM_PWM_Start+0x19e>
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a330:	b2db      	uxtb	r3, r3
 800a332:	2b01      	cmp	r3, #1
 800a334:	bf14      	ite	ne
 800a336:	2301      	movne	r3, #1
 800a338:	2300      	moveq	r3, #0
 800a33a:	b2db      	uxtb	r3, r3
 800a33c:	e015      	b.n	800a36a <HAL_TIM_PWM_Start+0x1ca>
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	2b10      	cmp	r3, #16
 800a342:	d109      	bne.n	800a358 <HAL_TIM_PWM_Start+0x1b8>
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a34a:	b2db      	uxtb	r3, r3
 800a34c:	2b01      	cmp	r3, #1
 800a34e:	bf14      	ite	ne
 800a350:	2301      	movne	r3, #1
 800a352:	2300      	moveq	r3, #0
 800a354:	b2db      	uxtb	r3, r3
 800a356:	e008      	b.n	800a36a <HAL_TIM_PWM_Start+0x1ca>
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a35e:	b2db      	uxtb	r3, r3
 800a360:	2b01      	cmp	r3, #1
 800a362:	bf14      	ite	ne
 800a364:	2301      	movne	r3, #1
 800a366:	2300      	moveq	r3, #0
 800a368:	b2db      	uxtb	r3, r3
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d001      	beq.n	800a372 <HAL_TIM_PWM_Start+0x1d2>
  {
    return HAL_ERROR;
 800a36e:	2301      	movs	r3, #1
 800a370:	e0af      	b.n	800a4d2 <HAL_TIM_PWM_Start+0x332>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a372:	683b      	ldr	r3, [r7, #0]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d104      	bne.n	800a382 <HAL_TIM_PWM_Start+0x1e2>
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2202      	movs	r2, #2
 800a37c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a380:	e036      	b.n	800a3f0 <HAL_TIM_PWM_Start+0x250>
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	2b04      	cmp	r3, #4
 800a386:	d104      	bne.n	800a392 <HAL_TIM_PWM_Start+0x1f2>
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2202      	movs	r2, #2
 800a38c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a390:	e02e      	b.n	800a3f0 <HAL_TIM_PWM_Start+0x250>
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	2b08      	cmp	r3, #8
 800a396:	d104      	bne.n	800a3a2 <HAL_TIM_PWM_Start+0x202>
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2202      	movs	r2, #2
 800a39c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a3a0:	e026      	b.n	800a3f0 <HAL_TIM_PWM_Start+0x250>
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	2b0c      	cmp	r3, #12
 800a3a6:	d104      	bne.n	800a3b2 <HAL_TIM_PWM_Start+0x212>
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2202      	movs	r2, #2
 800a3ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a3b0:	e01e      	b.n	800a3f0 <HAL_TIM_PWM_Start+0x250>
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	2b10      	cmp	r3, #16
 800a3b6:	d117      	bne.n	800a3e8 <HAL_TIM_PWM_Start+0x248>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2202      	movs	r2, #2
 800a3bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a3c0:	e016      	b.n	800a3f0 <HAL_TIM_PWM_Start+0x250>
 800a3c2:	bf00      	nop
 800a3c4:	40012c00 	.word	0x40012c00
 800a3c8:	40000400 	.word	0x40000400
 800a3cc:	40000800 	.word	0x40000800
 800a3d0:	40000c00 	.word	0x40000c00
 800a3d4:	40013400 	.word	0x40013400
 800a3d8:	40014000 	.word	0x40014000
 800a3dc:	40014400 	.word	0x40014400
 800a3e0:	40014800 	.word	0x40014800
 800a3e4:	0800f2dc 	.word	0x0800f2dc
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2202      	movs	r2, #2
 800a3ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	2201      	movs	r2, #1
 800a3f6:	6839      	ldr	r1, [r7, #0]
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	f002 f821 	bl	800c440 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	4a36      	ldr	r2, [pc, #216]	@ (800a4dc <HAL_TIM_PWM_Start+0x33c>)
 800a404:	4293      	cmp	r3, r2
 800a406:	d013      	beq.n	800a430 <HAL_TIM_PWM_Start+0x290>
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a34      	ldr	r2, [pc, #208]	@ (800a4e0 <HAL_TIM_PWM_Start+0x340>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d00e      	beq.n	800a430 <HAL_TIM_PWM_Start+0x290>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a33      	ldr	r2, [pc, #204]	@ (800a4e4 <HAL_TIM_PWM_Start+0x344>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d009      	beq.n	800a430 <HAL_TIM_PWM_Start+0x290>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4a31      	ldr	r2, [pc, #196]	@ (800a4e8 <HAL_TIM_PWM_Start+0x348>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d004      	beq.n	800a430 <HAL_TIM_PWM_Start+0x290>
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	4a30      	ldr	r2, [pc, #192]	@ (800a4ec <HAL_TIM_PWM_Start+0x34c>)
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d101      	bne.n	800a434 <HAL_TIM_PWM_Start+0x294>
 800a430:	2301      	movs	r3, #1
 800a432:	e000      	b.n	800a436 <HAL_TIM_PWM_Start+0x296>
 800a434:	2300      	movs	r3, #0
 800a436:	2b00      	cmp	r3, #0
 800a438:	d007      	beq.n	800a44a <HAL_TIM_PWM_Start+0x2aa>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a448:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	4a23      	ldr	r2, [pc, #140]	@ (800a4dc <HAL_TIM_PWM_Start+0x33c>)
 800a450:	4293      	cmp	r3, r2
 800a452:	d01d      	beq.n	800a490 <HAL_TIM_PWM_Start+0x2f0>
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a45c:	d018      	beq.n	800a490 <HAL_TIM_PWM_Start+0x2f0>
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	4a23      	ldr	r2, [pc, #140]	@ (800a4f0 <HAL_TIM_PWM_Start+0x350>)
 800a464:	4293      	cmp	r3, r2
 800a466:	d013      	beq.n	800a490 <HAL_TIM_PWM_Start+0x2f0>
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	4a21      	ldr	r2, [pc, #132]	@ (800a4f4 <HAL_TIM_PWM_Start+0x354>)
 800a46e:	4293      	cmp	r3, r2
 800a470:	d00e      	beq.n	800a490 <HAL_TIM_PWM_Start+0x2f0>
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	4a20      	ldr	r2, [pc, #128]	@ (800a4f8 <HAL_TIM_PWM_Start+0x358>)
 800a478:	4293      	cmp	r3, r2
 800a47a:	d009      	beq.n	800a490 <HAL_TIM_PWM_Start+0x2f0>
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4a17      	ldr	r2, [pc, #92]	@ (800a4e0 <HAL_TIM_PWM_Start+0x340>)
 800a482:	4293      	cmp	r3, r2
 800a484:	d004      	beq.n	800a490 <HAL_TIM_PWM_Start+0x2f0>
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	4a16      	ldr	r2, [pc, #88]	@ (800a4e4 <HAL_TIM_PWM_Start+0x344>)
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d115      	bne.n	800a4bc <HAL_TIM_PWM_Start+0x31c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	689a      	ldr	r2, [r3, #8]
 800a496:	4b19      	ldr	r3, [pc, #100]	@ (800a4fc <HAL_TIM_PWM_Start+0x35c>)
 800a498:	4013      	ands	r3, r2
 800a49a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	2b06      	cmp	r3, #6
 800a4a0:	d015      	beq.n	800a4ce <HAL_TIM_PWM_Start+0x32e>
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a4a8:	d011      	beq.n	800a4ce <HAL_TIM_PWM_Start+0x32e>
    {
      __HAL_TIM_ENABLE(htim);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	681a      	ldr	r2, [r3, #0]
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f042 0201 	orr.w	r2, r2, #1
 800a4b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4ba:	e008      	b.n	800a4ce <HAL_TIM_PWM_Start+0x32e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	681a      	ldr	r2, [r3, #0]
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	f042 0201 	orr.w	r2, r2, #1
 800a4ca:	601a      	str	r2, [r3, #0]
 800a4cc:	e000      	b.n	800a4d0 <HAL_TIM_PWM_Start+0x330>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a4d0:	2300      	movs	r3, #0
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	3710      	adds	r7, #16
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}
 800a4da:	bf00      	nop
 800a4dc:	40012c00 	.word	0x40012c00
 800a4e0:	40013400 	.word	0x40013400
 800a4e4:	40014000 	.word	0x40014000
 800a4e8:	40014400 	.word	0x40014400
 800a4ec:	40014800 	.word	0x40014800
 800a4f0:	40000400 	.word	0x40000400
 800a4f4:	40000800 	.word	0x40000800
 800a4f8:	40000c00 	.word	0x40000c00
 800a4fc:	00010007 	.word	0x00010007

0800a500 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b082      	sub	sp, #8
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
 800a508:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	4a8d      	ldr	r2, [pc, #564]	@ (800a744 <HAL_TIM_PWM_Stop+0x244>)
 800a510:	4293      	cmp	r3, r2
 800a512:	d115      	bne.n	800a540 <HAL_TIM_PWM_Stop+0x40>
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	2b00      	cmp	r3, #0
 800a518:	f000 808d 	beq.w	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a51c:	683b      	ldr	r3, [r7, #0]
 800a51e:	2b04      	cmp	r3, #4
 800a520:	f000 8089 	beq.w	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	2b08      	cmp	r3, #8
 800a528:	f000 8085 	beq.w	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	2b0c      	cmp	r3, #12
 800a530:	f000 8081 	beq.w	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	2b10      	cmp	r3, #16
 800a538:	d07d      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	2b14      	cmp	r3, #20
 800a53e:	d07a      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a548:	d10b      	bne.n	800a562 <HAL_TIM_PWM_Stop+0x62>
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d072      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	2b04      	cmp	r3, #4
 800a554:	d06f      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	2b08      	cmp	r3, #8
 800a55a:	d06c      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a55c:	683b      	ldr	r3, [r7, #0]
 800a55e:	2b0c      	cmp	r3, #12
 800a560:	d069      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	4a78      	ldr	r2, [pc, #480]	@ (800a748 <HAL_TIM_PWM_Stop+0x248>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d10b      	bne.n	800a584 <HAL_TIM_PWM_Stop+0x84>
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d061      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	2b04      	cmp	r3, #4
 800a576:	d05e      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	2b08      	cmp	r3, #8
 800a57c:	d05b      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a57e:	683b      	ldr	r3, [r7, #0]
 800a580:	2b0c      	cmp	r3, #12
 800a582:	d058      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	4a70      	ldr	r2, [pc, #448]	@ (800a74c <HAL_TIM_PWM_Stop+0x24c>)
 800a58a:	4293      	cmp	r3, r2
 800a58c:	d10b      	bne.n	800a5a6 <HAL_TIM_PWM_Stop+0xa6>
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d050      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	2b04      	cmp	r3, #4
 800a598:	d04d      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	2b08      	cmp	r3, #8
 800a59e:	d04a      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	2b0c      	cmp	r3, #12
 800a5a4:	d047      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	4a69      	ldr	r2, [pc, #420]	@ (800a750 <HAL_TIM_PWM_Stop+0x250>)
 800a5ac:	4293      	cmp	r3, r2
 800a5ae:	d10b      	bne.n	800a5c8 <HAL_TIM_PWM_Stop+0xc8>
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d03f      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	2b04      	cmp	r3, #4
 800a5ba:	d03c      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	2b08      	cmp	r3, #8
 800a5c0:	d039      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a5c2:	683b      	ldr	r3, [r7, #0]
 800a5c4:	2b0c      	cmp	r3, #12
 800a5c6:	d036      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	4a61      	ldr	r2, [pc, #388]	@ (800a754 <HAL_TIM_PWM_Stop+0x254>)
 800a5ce:	4293      	cmp	r3, r2
 800a5d0:	d111      	bne.n	800a5f6 <HAL_TIM_PWM_Stop+0xf6>
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d02e      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	2b04      	cmp	r3, #4
 800a5dc:	d02b      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a5de:	683b      	ldr	r3, [r7, #0]
 800a5e0:	2b08      	cmp	r3, #8
 800a5e2:	d028      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	2b0c      	cmp	r3, #12
 800a5e8:	d025      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a5ea:	683b      	ldr	r3, [r7, #0]
 800a5ec:	2b10      	cmp	r3, #16
 800a5ee:	d022      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	2b14      	cmp	r3, #20
 800a5f4:	d01f      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	4a57      	ldr	r2, [pc, #348]	@ (800a758 <HAL_TIM_PWM_Stop+0x258>)
 800a5fc:	4293      	cmp	r3, r2
 800a5fe:	d105      	bne.n	800a60c <HAL_TIM_PWM_Stop+0x10c>
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d017      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	2b04      	cmp	r3, #4
 800a60a:	d014      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	4a52      	ldr	r2, [pc, #328]	@ (800a75c <HAL_TIM_PWM_Stop+0x25c>)
 800a612:	4293      	cmp	r3, r2
 800a614:	d102      	bne.n	800a61c <HAL_TIM_PWM_Stop+0x11c>
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d00c      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	4a4f      	ldr	r2, [pc, #316]	@ (800a760 <HAL_TIM_PWM_Stop+0x260>)
 800a622:	4293      	cmp	r3, r2
 800a624:	d102      	bne.n	800a62c <HAL_TIM_PWM_Stop+0x12c>
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d004      	beq.n	800a636 <HAL_TIM_PWM_Stop+0x136>
 800a62c:	f240 51f2 	movw	r1, #1522	@ 0x5f2
 800a630:	484c      	ldr	r0, [pc, #304]	@ (800a764 <HAL_TIM_PWM_Stop+0x264>)
 800a632:	f7fa f889 	bl	8004748 <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	2200      	movs	r2, #0
 800a63c:	6839      	ldr	r1, [r7, #0]
 800a63e:	4618      	mov	r0, r3
 800a640:	f001 fefe 	bl	800c440 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	4a3e      	ldr	r2, [pc, #248]	@ (800a744 <HAL_TIM_PWM_Stop+0x244>)
 800a64a:	4293      	cmp	r3, r2
 800a64c:	d013      	beq.n	800a676 <HAL_TIM_PWM_Stop+0x176>
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	4a40      	ldr	r2, [pc, #256]	@ (800a754 <HAL_TIM_PWM_Stop+0x254>)
 800a654:	4293      	cmp	r3, r2
 800a656:	d00e      	beq.n	800a676 <HAL_TIM_PWM_Stop+0x176>
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	4a3e      	ldr	r2, [pc, #248]	@ (800a758 <HAL_TIM_PWM_Stop+0x258>)
 800a65e:	4293      	cmp	r3, r2
 800a660:	d009      	beq.n	800a676 <HAL_TIM_PWM_Stop+0x176>
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	4a3d      	ldr	r2, [pc, #244]	@ (800a75c <HAL_TIM_PWM_Stop+0x25c>)
 800a668:	4293      	cmp	r3, r2
 800a66a:	d004      	beq.n	800a676 <HAL_TIM_PWM_Stop+0x176>
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	4a3b      	ldr	r2, [pc, #236]	@ (800a760 <HAL_TIM_PWM_Stop+0x260>)
 800a672:	4293      	cmp	r3, r2
 800a674:	d101      	bne.n	800a67a <HAL_TIM_PWM_Stop+0x17a>
 800a676:	2301      	movs	r3, #1
 800a678:	e000      	b.n	800a67c <HAL_TIM_PWM_Stop+0x17c>
 800a67a:	2300      	movs	r3, #0
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d017      	beq.n	800a6b0 <HAL_TIM_PWM_Stop+0x1b0>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	6a1a      	ldr	r2, [r3, #32]
 800a686:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a68a:	4013      	ands	r3, r2
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d10f      	bne.n	800a6b0 <HAL_TIM_PWM_Stop+0x1b0>
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	6a1a      	ldr	r2, [r3, #32]
 800a696:	f240 4344 	movw	r3, #1092	@ 0x444
 800a69a:	4013      	ands	r3, r2
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d107      	bne.n	800a6b0 <HAL_TIM_PWM_Stop+0x1b0>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a6ae:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	6a1a      	ldr	r2, [r3, #32]
 800a6b6:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a6ba:	4013      	ands	r3, r2
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d10f      	bne.n	800a6e0 <HAL_TIM_PWM_Stop+0x1e0>
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	6a1a      	ldr	r2, [r3, #32]
 800a6c6:	f240 4344 	movw	r3, #1092	@ 0x444
 800a6ca:	4013      	ands	r3, r2
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d107      	bne.n	800a6e0 <HAL_TIM_PWM_Stop+0x1e0>
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	681a      	ldr	r2, [r3, #0]
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	f022 0201 	bic.w	r2, r2, #1
 800a6de:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d104      	bne.n	800a6f0 <HAL_TIM_PWM_Stop+0x1f0>
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	2201      	movs	r2, #1
 800a6ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a6ee:	e023      	b.n	800a738 <HAL_TIM_PWM_Stop+0x238>
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	2b04      	cmp	r3, #4
 800a6f4:	d104      	bne.n	800a700 <HAL_TIM_PWM_Stop+0x200>
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	2201      	movs	r2, #1
 800a6fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a6fe:	e01b      	b.n	800a738 <HAL_TIM_PWM_Stop+0x238>
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	2b08      	cmp	r3, #8
 800a704:	d104      	bne.n	800a710 <HAL_TIM_PWM_Stop+0x210>
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2201      	movs	r2, #1
 800a70a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a70e:	e013      	b.n	800a738 <HAL_TIM_PWM_Stop+0x238>
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	2b0c      	cmp	r3, #12
 800a714:	d104      	bne.n	800a720 <HAL_TIM_PWM_Stop+0x220>
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	2201      	movs	r2, #1
 800a71a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a71e:	e00b      	b.n	800a738 <HAL_TIM_PWM_Stop+0x238>
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	2b10      	cmp	r3, #16
 800a724:	d104      	bne.n	800a730 <HAL_TIM_PWM_Stop+0x230>
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2201      	movs	r2, #1
 800a72a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a72e:	e003      	b.n	800a738 <HAL_TIM_PWM_Stop+0x238>
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2201      	movs	r2, #1
 800a734:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800a738:	2300      	movs	r3, #0
}
 800a73a:	4618      	mov	r0, r3
 800a73c:	3708      	adds	r7, #8
 800a73e:	46bd      	mov	sp, r7
 800a740:	bd80      	pop	{r7, pc}
 800a742:	bf00      	nop
 800a744:	40012c00 	.word	0x40012c00
 800a748:	40000400 	.word	0x40000400
 800a74c:	40000800 	.word	0x40000800
 800a750:	40000c00 	.word	0x40000c00
 800a754:	40013400 	.word	0x40013400
 800a758:	40014000 	.word	0x40014000
 800a75c:	40014400 	.word	0x40014400
 800a760:	40014800 	.word	0x40014800
 800a764:	0800f2dc 	.word	0x0800f2dc

0800a768 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b086      	sub	sp, #24
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
 800a770:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d101      	bne.n	800a77c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800a778:	2301      	movs	r3, #1
 800a77a:	e1b0      	b.n	800aade <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	4a7f      	ldr	r2, [pc, #508]	@ (800a980 <HAL_TIM_Encoder_Init+0x218>)
 800a782:	4293      	cmp	r3, r2
 800a784:	d01d      	beq.n	800a7c2 <HAL_TIM_Encoder_Init+0x5a>
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a78e:	d018      	beq.n	800a7c2 <HAL_TIM_Encoder_Init+0x5a>
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	4a7b      	ldr	r2, [pc, #492]	@ (800a984 <HAL_TIM_Encoder_Init+0x21c>)
 800a796:	4293      	cmp	r3, r2
 800a798:	d013      	beq.n	800a7c2 <HAL_TIM_Encoder_Init+0x5a>
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	4a7a      	ldr	r2, [pc, #488]	@ (800a988 <HAL_TIM_Encoder_Init+0x220>)
 800a7a0:	4293      	cmp	r3, r2
 800a7a2:	d00e      	beq.n	800a7c2 <HAL_TIM_Encoder_Init+0x5a>
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	4a78      	ldr	r2, [pc, #480]	@ (800a98c <HAL_TIM_Encoder_Init+0x224>)
 800a7aa:	4293      	cmp	r3, r2
 800a7ac:	d009      	beq.n	800a7c2 <HAL_TIM_Encoder_Init+0x5a>
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	4a77      	ldr	r2, [pc, #476]	@ (800a990 <HAL_TIM_Encoder_Init+0x228>)
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	d004      	beq.n	800a7c2 <HAL_TIM_Encoder_Init+0x5a>
 800a7b8:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 800a7bc:	4875      	ldr	r0, [pc, #468]	@ (800a994 <HAL_TIM_Encoder_Init+0x22c>)
 800a7be:	f7f9 ffc3 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	689b      	ldr	r3, [r3, #8]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d014      	beq.n	800a7f4 <HAL_TIM_Encoder_Init+0x8c>
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	689b      	ldr	r3, [r3, #8]
 800a7ce:	2b10      	cmp	r3, #16
 800a7d0:	d010      	beq.n	800a7f4 <HAL_TIM_Encoder_Init+0x8c>
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	689b      	ldr	r3, [r3, #8]
 800a7d6:	2b20      	cmp	r3, #32
 800a7d8:	d00c      	beq.n	800a7f4 <HAL_TIM_Encoder_Init+0x8c>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	689b      	ldr	r3, [r3, #8]
 800a7de:	2b40      	cmp	r3, #64	@ 0x40
 800a7e0:	d008      	beq.n	800a7f4 <HAL_TIM_Encoder_Init+0x8c>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	689b      	ldr	r3, [r3, #8]
 800a7e6:	2b60      	cmp	r3, #96	@ 0x60
 800a7e8:	d004      	beq.n	800a7f4 <HAL_TIM_Encoder_Init+0x8c>
 800a7ea:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 800a7ee:	4869      	ldr	r0, [pc, #420]	@ (800a994 <HAL_TIM_Encoder_Init+0x22c>)
 800a7f0:	f7f9 ffaa 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	691b      	ldr	r3, [r3, #16]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d00e      	beq.n	800a81a <HAL_TIM_Encoder_Init+0xb2>
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	691b      	ldr	r3, [r3, #16]
 800a800:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a804:	d009      	beq.n	800a81a <HAL_TIM_Encoder_Init+0xb2>
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	691b      	ldr	r3, [r3, #16]
 800a80a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a80e:	d004      	beq.n	800a81a <HAL_TIM_Encoder_Init+0xb2>
 800a810:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 800a814:	485f      	ldr	r0, [pc, #380]	@ (800a994 <HAL_TIM_Encoder_Init+0x22c>)
 800a816:	f7f9 ff97 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	699b      	ldr	r3, [r3, #24]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d008      	beq.n	800a834 <HAL_TIM_Encoder_Init+0xcc>
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	699b      	ldr	r3, [r3, #24]
 800a826:	2b80      	cmp	r3, #128	@ 0x80
 800a828:	d004      	beq.n	800a834 <HAL_TIM_Encoder_Init+0xcc>
 800a82a:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 800a82e:	4859      	ldr	r0, [pc, #356]	@ (800a994 <HAL_TIM_Encoder_Init+0x22c>)
 800a830:	f7f9 ff8a 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 800a834:	683b      	ldr	r3, [r7, #0]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	2b01      	cmp	r3, #1
 800a83a:	d00c      	beq.n	800a856 <HAL_TIM_Encoder_Init+0xee>
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	2b02      	cmp	r3, #2
 800a842:	d008      	beq.n	800a856 <HAL_TIM_Encoder_Init+0xee>
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	2b03      	cmp	r3, #3
 800a84a:	d004      	beq.n	800a856 <HAL_TIM_Encoder_Init+0xee>
 800a84c:	f640 31e7 	movw	r1, #3047	@ 0xbe7
 800a850:	4850      	ldr	r0, [pc, #320]	@ (800a994 <HAL_TIM_Encoder_Init+0x22c>)
 800a852:	f7f9 ff79 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	689b      	ldr	r3, [r3, #8]
 800a85a:	2b01      	cmp	r3, #1
 800a85c:	d00c      	beq.n	800a878 <HAL_TIM_Encoder_Init+0x110>
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	689b      	ldr	r3, [r3, #8]
 800a862:	2b02      	cmp	r3, #2
 800a864:	d008      	beq.n	800a878 <HAL_TIM_Encoder_Init+0x110>
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	689b      	ldr	r3, [r3, #8]
 800a86a:	2b03      	cmp	r3, #3
 800a86c:	d004      	beq.n	800a878 <HAL_TIM_Encoder_Init+0x110>
 800a86e:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 800a872:	4848      	ldr	r0, [pc, #288]	@ (800a994 <HAL_TIM_Encoder_Init+0x22c>)
 800a874:	f7f9 ff68 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	699b      	ldr	r3, [r3, #24]
 800a87c:	2b01      	cmp	r3, #1
 800a87e:	d00c      	beq.n	800a89a <HAL_TIM_Encoder_Init+0x132>
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	699b      	ldr	r3, [r3, #24]
 800a884:	2b02      	cmp	r3, #2
 800a886:	d008      	beq.n	800a89a <HAL_TIM_Encoder_Init+0x132>
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	699b      	ldr	r3, [r3, #24]
 800a88c:	2b03      	cmp	r3, #3
 800a88e:	d004      	beq.n	800a89a <HAL_TIM_Encoder_Init+0x132>
 800a890:	f640 31e9 	movw	r1, #3049	@ 0xbe9
 800a894:	483f      	ldr	r0, [pc, #252]	@ (800a994 <HAL_TIM_Encoder_Init+0x22c>)
 800a896:	f7f9 ff57 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 800a89a:	683b      	ldr	r3, [r7, #0]
 800a89c:	685b      	ldr	r3, [r3, #4]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d008      	beq.n	800a8b4 <HAL_TIM_Encoder_Init+0x14c>
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	685b      	ldr	r3, [r3, #4]
 800a8a6:	2b02      	cmp	r3, #2
 800a8a8:	d004      	beq.n	800a8b4 <HAL_TIM_Encoder_Init+0x14c>
 800a8aa:	f640 31ea 	movw	r1, #3050	@ 0xbea
 800a8ae:	4839      	ldr	r0, [pc, #228]	@ (800a994 <HAL_TIM_Encoder_Init+0x22c>)
 800a8b0:	f7f9 ff4a 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	695b      	ldr	r3, [r3, #20]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d008      	beq.n	800a8ce <HAL_TIM_Encoder_Init+0x166>
 800a8bc:	683b      	ldr	r3, [r7, #0]
 800a8be:	695b      	ldr	r3, [r3, #20]
 800a8c0:	2b02      	cmp	r3, #2
 800a8c2:	d004      	beq.n	800a8ce <HAL_TIM_Encoder_Init+0x166>
 800a8c4:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 800a8c8:	4832      	ldr	r0, [pc, #200]	@ (800a994 <HAL_TIM_Encoder_Init+0x22c>)
 800a8ca:	f7f9 ff3d 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	68db      	ldr	r3, [r3, #12]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d010      	beq.n	800a8f8 <HAL_TIM_Encoder_Init+0x190>
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	68db      	ldr	r3, [r3, #12]
 800a8da:	2b04      	cmp	r3, #4
 800a8dc:	d00c      	beq.n	800a8f8 <HAL_TIM_Encoder_Init+0x190>
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	68db      	ldr	r3, [r3, #12]
 800a8e2:	2b08      	cmp	r3, #8
 800a8e4:	d008      	beq.n	800a8f8 <HAL_TIM_Encoder_Init+0x190>
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	68db      	ldr	r3, [r3, #12]
 800a8ea:	2b0c      	cmp	r3, #12
 800a8ec:	d004      	beq.n	800a8f8 <HAL_TIM_Encoder_Init+0x190>
 800a8ee:	f640 31ec 	movw	r1, #3052	@ 0xbec
 800a8f2:	4828      	ldr	r0, [pc, #160]	@ (800a994 <HAL_TIM_Encoder_Init+0x22c>)
 800a8f4:	f7f9 ff28 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 800a8f8:	683b      	ldr	r3, [r7, #0]
 800a8fa:	69db      	ldr	r3, [r3, #28]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d010      	beq.n	800a922 <HAL_TIM_Encoder_Init+0x1ba>
 800a900:	683b      	ldr	r3, [r7, #0]
 800a902:	69db      	ldr	r3, [r3, #28]
 800a904:	2b04      	cmp	r3, #4
 800a906:	d00c      	beq.n	800a922 <HAL_TIM_Encoder_Init+0x1ba>
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	69db      	ldr	r3, [r3, #28]
 800a90c:	2b08      	cmp	r3, #8
 800a90e:	d008      	beq.n	800a922 <HAL_TIM_Encoder_Init+0x1ba>
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	69db      	ldr	r3, [r3, #28]
 800a914:	2b0c      	cmp	r3, #12
 800a916:	d004      	beq.n	800a922 <HAL_TIM_Encoder_Init+0x1ba>
 800a918:	f640 31ed 	movw	r1, #3053	@ 0xbed
 800a91c:	481d      	ldr	r0, [pc, #116]	@ (800a994 <HAL_TIM_Encoder_Init+0x22c>)
 800a91e:	f7f9 ff13 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	691b      	ldr	r3, [r3, #16]
 800a926:	2b0f      	cmp	r3, #15
 800a928:	d904      	bls.n	800a934 <HAL_TIM_Encoder_Init+0x1cc>
 800a92a:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800a92e:	4819      	ldr	r0, [pc, #100]	@ (800a994 <HAL_TIM_Encoder_Init+0x22c>)
 800a930:	f7f9 ff0a 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	6a1b      	ldr	r3, [r3, #32]
 800a938:	2b0f      	cmp	r3, #15
 800a93a:	d904      	bls.n	800a946 <HAL_TIM_Encoder_Init+0x1de>
 800a93c:	f640 31ef 	movw	r1, #3055	@ 0xbef
 800a940:	4814      	ldr	r0, [pc, #80]	@ (800a994 <HAL_TIM_Encoder_Init+0x22c>)
 800a942:	f7f9 ff01 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a94e:	d004      	beq.n	800a95a <HAL_TIM_Encoder_Init+0x1f2>
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	4a0d      	ldr	r2, [pc, #52]	@ (800a98c <HAL_TIM_Encoder_Init+0x224>)
 800a956:	4293      	cmp	r3, r2
 800a958:	d107      	bne.n	800a96a <HAL_TIM_Encoder_Init+0x202>
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	68db      	ldr	r3, [r3, #12]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	bf14      	ite	ne
 800a962:	2301      	movne	r3, #1
 800a964:	2300      	moveq	r3, #0
 800a966:	b2db      	uxtb	r3, r3
 800a968:	e01a      	b.n	800a9a0 <HAL_TIM_Encoder_Init+0x238>
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	68db      	ldr	r3, [r3, #12]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d012      	beq.n	800a998 <HAL_TIM_Encoder_Init+0x230>
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	68db      	ldr	r3, [r3, #12]
 800a976:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a97a:	d20d      	bcs.n	800a998 <HAL_TIM_Encoder_Init+0x230>
 800a97c:	2301      	movs	r3, #1
 800a97e:	e00c      	b.n	800a99a <HAL_TIM_Encoder_Init+0x232>
 800a980:	40012c00 	.word	0x40012c00
 800a984:	40000400 	.word	0x40000400
 800a988:	40000800 	.word	0x40000800
 800a98c:	40000c00 	.word	0x40000c00
 800a990:	40013400 	.word	0x40013400
 800a994:	0800f2dc 	.word	0x0800f2dc
 800a998:	2300      	movs	r3, #0
 800a99a:	f003 0301 	and.w	r3, r3, #1
 800a99e:	b2db      	uxtb	r3, r3
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d104      	bne.n	800a9ae <HAL_TIM_Encoder_Init+0x246>
 800a9a4:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 800a9a8:	484f      	ldr	r0, [pc, #316]	@ (800aae8 <HAL_TIM_Encoder_Init+0x380>)
 800a9aa:	f7f9 fecd 	bl	8004748 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a9b4:	b2db      	uxtb	r3, r3
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d106      	bne.n	800a9c8 <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800a9c2:	6878      	ldr	r0, [r7, #4]
 800a9c4:	f7fa faaa 	bl	8004f1c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	2202      	movs	r2, #2
 800a9cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	689b      	ldr	r3, [r3, #8]
 800a9d6:	687a      	ldr	r2, [r7, #4]
 800a9d8:	6812      	ldr	r2, [r2, #0]
 800a9da:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800a9de:	f023 0307 	bic.w	r3, r3, #7
 800a9e2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681a      	ldr	r2, [r3, #0]
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	3304      	adds	r3, #4
 800a9ec:	4619      	mov	r1, r3
 800a9ee:	4610      	mov	r0, r2
 800a9f0:	f001 f886 	bl	800bb00 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	689b      	ldr	r3, [r3, #8]
 800a9fa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	699b      	ldr	r3, [r3, #24]
 800aa02:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	6a1b      	ldr	r3, [r3, #32]
 800aa0a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	697a      	ldr	r2, [r7, #20]
 800aa12:	4313      	orrs	r3, r2
 800aa14:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800aa16:	693b      	ldr	r3, [r7, #16]
 800aa18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aa1c:	f023 0303 	bic.w	r3, r3, #3
 800aa20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800aa22:	683b      	ldr	r3, [r7, #0]
 800aa24:	689a      	ldr	r2, [r3, #8]
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	699b      	ldr	r3, [r3, #24]
 800aa2a:	021b      	lsls	r3, r3, #8
 800aa2c:	4313      	orrs	r3, r2
 800aa2e:	693a      	ldr	r2, [r7, #16]
 800aa30:	4313      	orrs	r3, r2
 800aa32:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800aa34:	693b      	ldr	r3, [r7, #16]
 800aa36:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800aa3a:	f023 030c 	bic.w	r3, r3, #12
 800aa3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800aa40:	693b      	ldr	r3, [r7, #16]
 800aa42:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800aa46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800aa4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	68da      	ldr	r2, [r3, #12]
 800aa50:	683b      	ldr	r3, [r7, #0]
 800aa52:	69db      	ldr	r3, [r3, #28]
 800aa54:	021b      	lsls	r3, r3, #8
 800aa56:	4313      	orrs	r3, r2
 800aa58:	693a      	ldr	r2, [r7, #16]
 800aa5a:	4313      	orrs	r3, r2
 800aa5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	691b      	ldr	r3, [r3, #16]
 800aa62:	011a      	lsls	r2, r3, #4
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	6a1b      	ldr	r3, [r3, #32]
 800aa68:	031b      	lsls	r3, r3, #12
 800aa6a:	4313      	orrs	r3, r2
 800aa6c:	693a      	ldr	r2, [r7, #16]
 800aa6e:	4313      	orrs	r3, r2
 800aa70:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800aa78:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800aa80:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	685a      	ldr	r2, [r3, #4]
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	695b      	ldr	r3, [r3, #20]
 800aa8a:	011b      	lsls	r3, r3, #4
 800aa8c:	4313      	orrs	r3, r2
 800aa8e:	68fa      	ldr	r2, [r7, #12]
 800aa90:	4313      	orrs	r3, r2
 800aa92:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	697a      	ldr	r2, [r7, #20]
 800aa9a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	693a      	ldr	r2, [r7, #16]
 800aaa2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	68fa      	ldr	r2, [r7, #12]
 800aaaa:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	2201      	movs	r2, #1
 800aab0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2201      	movs	r2, #1
 800aab8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2201      	movs	r2, #1
 800aac0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2201      	movs	r2, #1
 800aac8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2201      	movs	r2, #1
 800aad0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2201      	movs	r2, #1
 800aad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800aadc:	2300      	movs	r3, #0
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3718      	adds	r7, #24
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}
 800aae6:	bf00      	nop
 800aae8:	0800f2dc 	.word	0x0800f2dc

0800aaec <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b084      	sub	sp, #16
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
 800aaf4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800aafc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ab04:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ab0c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ab14:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	4a4d      	ldr	r2, [pc, #308]	@ (800ac50 <HAL_TIM_Encoder_Start+0x164>)
 800ab1c:	4293      	cmp	r3, r2
 800ab1e:	d01d      	beq.n	800ab5c <HAL_TIM_Encoder_Start+0x70>
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab28:	d018      	beq.n	800ab5c <HAL_TIM_Encoder_Start+0x70>
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	4a49      	ldr	r2, [pc, #292]	@ (800ac54 <HAL_TIM_Encoder_Start+0x168>)
 800ab30:	4293      	cmp	r3, r2
 800ab32:	d013      	beq.n	800ab5c <HAL_TIM_Encoder_Start+0x70>
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	4a47      	ldr	r2, [pc, #284]	@ (800ac58 <HAL_TIM_Encoder_Start+0x16c>)
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d00e      	beq.n	800ab5c <HAL_TIM_Encoder_Start+0x70>
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	4a46      	ldr	r2, [pc, #280]	@ (800ac5c <HAL_TIM_Encoder_Start+0x170>)
 800ab44:	4293      	cmp	r3, r2
 800ab46:	d009      	beq.n	800ab5c <HAL_TIM_Encoder_Start+0x70>
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	4a44      	ldr	r2, [pc, #272]	@ (800ac60 <HAL_TIM_Encoder_Start+0x174>)
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	d004      	beq.n	800ab5c <HAL_TIM_Encoder_Start+0x70>
 800ab52:	f640 41a1 	movw	r1, #3233	@ 0xca1
 800ab56:	4843      	ldr	r0, [pc, #268]	@ (800ac64 <HAL_TIM_Encoder_Start+0x178>)
 800ab58:	f7f9 fdf6 	bl	8004748 <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800ab5c:	683b      	ldr	r3, [r7, #0]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d110      	bne.n	800ab84 <HAL_TIM_Encoder_Start+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ab62:	7bfb      	ldrb	r3, [r7, #15]
 800ab64:	2b01      	cmp	r3, #1
 800ab66:	d102      	bne.n	800ab6e <HAL_TIM_Encoder_Start+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800ab68:	7b7b      	ldrb	r3, [r7, #13]
 800ab6a:	2b01      	cmp	r3, #1
 800ab6c:	d001      	beq.n	800ab72 <HAL_TIM_Encoder_Start+0x86>
    {
      return HAL_ERROR;
 800ab6e:	2301      	movs	r3, #1
 800ab70:	e069      	b.n	800ac46 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	2202      	movs	r2, #2
 800ab76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	2202      	movs	r2, #2
 800ab7e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ab82:	e031      	b.n	800abe8 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	2b04      	cmp	r3, #4
 800ab88:	d110      	bne.n	800abac <HAL_TIM_Encoder_Start+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ab8a:	7bbb      	ldrb	r3, [r7, #14]
 800ab8c:	2b01      	cmp	r3, #1
 800ab8e:	d102      	bne.n	800ab96 <HAL_TIM_Encoder_Start+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ab90:	7b3b      	ldrb	r3, [r7, #12]
 800ab92:	2b01      	cmp	r3, #1
 800ab94:	d001      	beq.n	800ab9a <HAL_TIM_Encoder_Start+0xae>
    {
      return HAL_ERROR;
 800ab96:	2301      	movs	r3, #1
 800ab98:	e055      	b.n	800ac46 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	2202      	movs	r2, #2
 800ab9e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2202      	movs	r2, #2
 800aba6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800abaa:	e01d      	b.n	800abe8 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800abac:	7bfb      	ldrb	r3, [r7, #15]
 800abae:	2b01      	cmp	r3, #1
 800abb0:	d108      	bne.n	800abc4 <HAL_TIM_Encoder_Start+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800abb2:	7bbb      	ldrb	r3, [r7, #14]
 800abb4:	2b01      	cmp	r3, #1
 800abb6:	d105      	bne.n	800abc4 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800abb8:	7b7b      	ldrb	r3, [r7, #13]
 800abba:	2b01      	cmp	r3, #1
 800abbc:	d102      	bne.n	800abc4 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800abbe:	7b3b      	ldrb	r3, [r7, #12]
 800abc0:	2b01      	cmp	r3, #1
 800abc2:	d001      	beq.n	800abc8 <HAL_TIM_Encoder_Start+0xdc>
    {
      return HAL_ERROR;
 800abc4:	2301      	movs	r3, #1
 800abc6:	e03e      	b.n	800ac46 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2202      	movs	r2, #2
 800abcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2202      	movs	r2, #2
 800abd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2202      	movs	r2, #2
 800abdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	2202      	movs	r2, #2
 800abe4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d003      	beq.n	800abf6 <HAL_TIM_Encoder_Start+0x10a>
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	2b04      	cmp	r3, #4
 800abf2:	d008      	beq.n	800ac06 <HAL_TIM_Encoder_Start+0x11a>
 800abf4:	e00f      	b.n	800ac16 <HAL_TIM_Encoder_Start+0x12a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	2201      	movs	r2, #1
 800abfc:	2100      	movs	r1, #0
 800abfe:	4618      	mov	r0, r3
 800ac00:	f001 fc1e 	bl	800c440 <TIM_CCxChannelCmd>
      break;
 800ac04:	e016      	b.n	800ac34 <HAL_TIM_Encoder_Start+0x148>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	2201      	movs	r2, #1
 800ac0c:	2104      	movs	r1, #4
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f001 fc16 	bl	800c440 <TIM_CCxChannelCmd>
      break;
 800ac14:	e00e      	b.n	800ac34 <HAL_TIM_Encoder_Start+0x148>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	2201      	movs	r2, #1
 800ac1c:	2100      	movs	r1, #0
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f001 fc0e 	bl	800c440 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	2201      	movs	r2, #1
 800ac2a:	2104      	movs	r1, #4
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	f001 fc07 	bl	800c440 <TIM_CCxChannelCmd>
      break;
 800ac32:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	681a      	ldr	r2, [r3, #0]
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f042 0201 	orr.w	r2, r2, #1
 800ac42:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ac44:	2300      	movs	r3, #0
}
 800ac46:	4618      	mov	r0, r3
 800ac48:	3710      	adds	r7, #16
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}
 800ac4e:	bf00      	nop
 800ac50:	40012c00 	.word	0x40012c00
 800ac54:	40000400 	.word	0x40000400
 800ac58:	40000800 	.word	0x40000800
 800ac5c:	40000c00 	.word	0x40000c00
 800ac60:	40013400 	.word	0x40013400
 800ac64:	0800f2dc 	.word	0x0800f2dc

0800ac68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b084      	sub	sp, #16
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	68db      	ldr	r3, [r3, #12]
 800ac76:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	691b      	ldr	r3, [r3, #16]
 800ac7e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	f003 0302 	and.w	r3, r3, #2
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d020      	beq.n	800accc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	f003 0302 	and.w	r3, r3, #2
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d01b      	beq.n	800accc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	f06f 0202 	mvn.w	r2, #2
 800ac9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2201      	movs	r2, #1
 800aca2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	699b      	ldr	r3, [r3, #24]
 800acaa:	f003 0303 	and.w	r3, r3, #3
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d003      	beq.n	800acba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800acb2:	6878      	ldr	r0, [r7, #4]
 800acb4:	f000 ff06 	bl	800bac4 <HAL_TIM_IC_CaptureCallback>
 800acb8:	e005      	b.n	800acc6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800acba:	6878      	ldr	r0, [r7, #4]
 800acbc:	f000 fef8 	bl	800bab0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800acc0:	6878      	ldr	r0, [r7, #4]
 800acc2:	f000 ff09 	bl	800bad8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	2200      	movs	r2, #0
 800acca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800accc:	68bb      	ldr	r3, [r7, #8]
 800acce:	f003 0304 	and.w	r3, r3, #4
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d020      	beq.n	800ad18 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	f003 0304 	and.w	r3, r3, #4
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d01b      	beq.n	800ad18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f06f 0204 	mvn.w	r2, #4
 800ace8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2202      	movs	r2, #2
 800acee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	699b      	ldr	r3, [r3, #24]
 800acf6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d003      	beq.n	800ad06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f000 fee0 	bl	800bac4 <HAL_TIM_IC_CaptureCallback>
 800ad04:	e005      	b.n	800ad12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ad06:	6878      	ldr	r0, [r7, #4]
 800ad08:	f000 fed2 	bl	800bab0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ad0c:	6878      	ldr	r0, [r7, #4]
 800ad0e:	f000 fee3 	bl	800bad8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	2200      	movs	r2, #0
 800ad16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ad18:	68bb      	ldr	r3, [r7, #8]
 800ad1a:	f003 0308 	and.w	r3, r3, #8
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d020      	beq.n	800ad64 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	f003 0308 	and.w	r3, r3, #8
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d01b      	beq.n	800ad64 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	f06f 0208 	mvn.w	r2, #8
 800ad34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2204      	movs	r2, #4
 800ad3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	69db      	ldr	r3, [r3, #28]
 800ad42:	f003 0303 	and.w	r3, r3, #3
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d003      	beq.n	800ad52 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f000 feba 	bl	800bac4 <HAL_TIM_IC_CaptureCallback>
 800ad50:	e005      	b.n	800ad5e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ad52:	6878      	ldr	r0, [r7, #4]
 800ad54:	f000 feac 	bl	800bab0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f000 febd 	bl	800bad8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	2200      	movs	r2, #0
 800ad62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ad64:	68bb      	ldr	r3, [r7, #8]
 800ad66:	f003 0310 	and.w	r3, r3, #16
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d020      	beq.n	800adb0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	f003 0310 	and.w	r3, r3, #16
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d01b      	beq.n	800adb0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	f06f 0210 	mvn.w	r2, #16
 800ad80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	2208      	movs	r2, #8
 800ad86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	69db      	ldr	r3, [r3, #28]
 800ad8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d003      	beq.n	800ad9e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ad96:	6878      	ldr	r0, [r7, #4]
 800ad98:	f000 fe94 	bl	800bac4 <HAL_TIM_IC_CaptureCallback>
 800ad9c:	e005      	b.n	800adaa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ad9e:	6878      	ldr	r0, [r7, #4]
 800ada0:	f000 fe86 	bl	800bab0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ada4:	6878      	ldr	r0, [r7, #4]
 800ada6:	f000 fe97 	bl	800bad8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	2200      	movs	r2, #0
 800adae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	f003 0301 	and.w	r3, r3, #1
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d00c      	beq.n	800add4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	f003 0301 	and.w	r3, r3, #1
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d007      	beq.n	800add4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	f06f 0201 	mvn.w	r2, #1
 800adcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800adce:	6878      	ldr	r0, [r7, #4]
 800add0:	f7f8 fd38 	bl	8003844 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800adda:	2b00      	cmp	r3, #0
 800addc:	d104      	bne.n	800ade8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d00c      	beq.n	800ae02 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d007      	beq.n	800ae02 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800adfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800adfc:	6878      	ldr	r0, [r7, #4]
 800adfe:	f001 fe2f 	bl	800ca60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ae02:	68bb      	ldr	r3, [r7, #8]
 800ae04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d00c      	beq.n	800ae26 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d007      	beq.n	800ae26 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ae1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ae20:	6878      	ldr	r0, [r7, #4]
 800ae22:	f001 fe27 	bl	800ca74 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ae26:	68bb      	ldr	r3, [r7, #8]
 800ae28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d00c      	beq.n	800ae4a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d007      	beq.n	800ae4a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ae42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ae44:	6878      	ldr	r0, [r7, #4]
 800ae46:	f000 fe51 	bl	800baec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ae4a:	68bb      	ldr	r3, [r7, #8]
 800ae4c:	f003 0320 	and.w	r3, r3, #32
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d00c      	beq.n	800ae6e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	f003 0320 	and.w	r3, r3, #32
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d007      	beq.n	800ae6e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f06f 0220 	mvn.w	r2, #32
 800ae66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	f001 fdef 	bl	800ca4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ae6e:	bf00      	nop
 800ae70:	3710      	adds	r7, #16
 800ae72:	46bd      	mov	sp, r7
 800ae74:	bd80      	pop	{r7, pc}
	...

0800ae78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b086      	sub	sp, #24
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	60f8      	str	r0, [r7, #12]
 800ae80:	60b9      	str	r1, [r7, #8]
 800ae82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ae84:	2300      	movs	r3, #0
 800ae86:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d016      	beq.n	800aebc <HAL_TIM_PWM_ConfigChannel+0x44>
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	2b04      	cmp	r3, #4
 800ae92:	d013      	beq.n	800aebc <HAL_TIM_PWM_ConfigChannel+0x44>
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2b08      	cmp	r3, #8
 800ae98:	d010      	beq.n	800aebc <HAL_TIM_PWM_ConfigChannel+0x44>
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	2b0c      	cmp	r3, #12
 800ae9e:	d00d      	beq.n	800aebc <HAL_TIM_PWM_ConfigChannel+0x44>
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	2b10      	cmp	r3, #16
 800aea4:	d00a      	beq.n	800aebc <HAL_TIM_PWM_ConfigChannel+0x44>
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	2b14      	cmp	r3, #20
 800aeaa:	d007      	beq.n	800aebc <HAL_TIM_PWM_ConfigChannel+0x44>
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2b3c      	cmp	r3, #60	@ 0x3c
 800aeb0:	d004      	beq.n	800aebc <HAL_TIM_PWM_ConfigChannel+0x44>
 800aeb2:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 800aeb6:	488b      	ldr	r0, [pc, #556]	@ (800b0e4 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800aeb8:	f7f9 fc46 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800aebc:	68bb      	ldr	r3, [r7, #8]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	2b60      	cmp	r3, #96	@ 0x60
 800aec2:	d01c      	beq.n	800aefe <HAL_TIM_PWM_ConfigChannel+0x86>
 800aec4:	68bb      	ldr	r3, [r7, #8]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	2b70      	cmp	r3, #112	@ 0x70
 800aeca:	d018      	beq.n	800aefe <HAL_TIM_PWM_ConfigChannel+0x86>
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	4a85      	ldr	r2, [pc, #532]	@ (800b0e8 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800aed2:	4293      	cmp	r3, r2
 800aed4:	d013      	beq.n	800aefe <HAL_TIM_PWM_ConfigChannel+0x86>
 800aed6:	68bb      	ldr	r3, [r7, #8]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	4a84      	ldr	r2, [pc, #528]	@ (800b0ec <HAL_TIM_PWM_ConfigChannel+0x274>)
 800aedc:	4293      	cmp	r3, r2
 800aede:	d00e      	beq.n	800aefe <HAL_TIM_PWM_ConfigChannel+0x86>
 800aee0:	68bb      	ldr	r3, [r7, #8]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	4a82      	ldr	r2, [pc, #520]	@ (800b0f0 <HAL_TIM_PWM_ConfigChannel+0x278>)
 800aee6:	4293      	cmp	r3, r2
 800aee8:	d009      	beq.n	800aefe <HAL_TIM_PWM_ConfigChannel+0x86>
 800aeea:	68bb      	ldr	r3, [r7, #8]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	4a81      	ldr	r2, [pc, #516]	@ (800b0f4 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800aef0:	4293      	cmp	r3, r2
 800aef2:	d004      	beq.n	800aefe <HAL_TIM_PWM_ConfigChannel+0x86>
 800aef4:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 800aef8:	487a      	ldr	r0, [pc, #488]	@ (800b0e4 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800aefa:	f7f9 fc25 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	689b      	ldr	r3, [r3, #8]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d008      	beq.n	800af18 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800af06:	68bb      	ldr	r3, [r7, #8]
 800af08:	689b      	ldr	r3, [r3, #8]
 800af0a:	2b02      	cmp	r3, #2
 800af0c:	d004      	beq.n	800af18 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800af0e:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 800af12:	4874      	ldr	r0, [pc, #464]	@ (800b0e4 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800af14:	f7f9 fc18 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800af18:	68bb      	ldr	r3, [r7, #8]
 800af1a:	691b      	ldr	r3, [r3, #16]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d008      	beq.n	800af32 <HAL_TIM_PWM_ConfigChannel+0xba>
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	691b      	ldr	r3, [r3, #16]
 800af24:	2b04      	cmp	r3, #4
 800af26:	d004      	beq.n	800af32 <HAL_TIM_PWM_ConfigChannel+0xba>
 800af28:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 800af2c:	486d      	ldr	r0, [pc, #436]	@ (800b0e4 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800af2e:	f7f9 fc0b 	bl	8004748 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800af38:	2b01      	cmp	r3, #1
 800af3a:	d101      	bne.n	800af40 <HAL_TIM_PWM_ConfigChannel+0xc8>
 800af3c:	2302      	movs	r3, #2
 800af3e:	e1d9      	b.n	800b2f4 <HAL_TIM_PWM_ConfigChannel+0x47c>
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	2201      	movs	r2, #1
 800af44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	2b14      	cmp	r3, #20
 800af4c:	f200 81ca 	bhi.w	800b2e4 <HAL_TIM_PWM_ConfigChannel+0x46c>
 800af50:	a201      	add	r2, pc, #4	@ (adr r2, 800af58 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 800af52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af56:	bf00      	nop
 800af58:	0800afad 	.word	0x0800afad
 800af5c:	0800b2e5 	.word	0x0800b2e5
 800af60:	0800b2e5 	.word	0x0800b2e5
 800af64:	0800b2e5 	.word	0x0800b2e5
 800af68:	0800b051 	.word	0x0800b051
 800af6c:	0800b2e5 	.word	0x0800b2e5
 800af70:	0800b2e5 	.word	0x0800b2e5
 800af74:	0800b2e5 	.word	0x0800b2e5
 800af78:	0800b119 	.word	0x0800b119
 800af7c:	0800b2e5 	.word	0x0800b2e5
 800af80:	0800b2e5 	.word	0x0800b2e5
 800af84:	0800b2e5 	.word	0x0800b2e5
 800af88:	0800b19f 	.word	0x0800b19f
 800af8c:	0800b2e5 	.word	0x0800b2e5
 800af90:	0800b2e5 	.word	0x0800b2e5
 800af94:	0800b2e5 	.word	0x0800b2e5
 800af98:	0800b227 	.word	0x0800b227
 800af9c:	0800b2e5 	.word	0x0800b2e5
 800afa0:	0800b2e5 	.word	0x0800b2e5
 800afa4:	0800b2e5 	.word	0x0800b2e5
 800afa8:	0800b285 	.word	0x0800b285
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	4a51      	ldr	r2, [pc, #324]	@ (800b0f8 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800afb2:	4293      	cmp	r3, r2
 800afb4:	d02c      	beq.n	800b010 <HAL_TIM_PWM_ConfigChannel+0x198>
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800afbe:	d027      	beq.n	800b010 <HAL_TIM_PWM_ConfigChannel+0x198>
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	4a4d      	ldr	r2, [pc, #308]	@ (800b0fc <HAL_TIM_PWM_ConfigChannel+0x284>)
 800afc6:	4293      	cmp	r3, r2
 800afc8:	d022      	beq.n	800b010 <HAL_TIM_PWM_ConfigChannel+0x198>
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	4a4c      	ldr	r2, [pc, #304]	@ (800b100 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800afd0:	4293      	cmp	r3, r2
 800afd2:	d01d      	beq.n	800b010 <HAL_TIM_PWM_ConfigChannel+0x198>
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	4a4a      	ldr	r2, [pc, #296]	@ (800b104 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800afda:	4293      	cmp	r3, r2
 800afdc:	d018      	beq.n	800b010 <HAL_TIM_PWM_ConfigChannel+0x198>
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	4a49      	ldr	r2, [pc, #292]	@ (800b108 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800afe4:	4293      	cmp	r3, r2
 800afe6:	d013      	beq.n	800b010 <HAL_TIM_PWM_ConfigChannel+0x198>
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	4a47      	ldr	r2, [pc, #284]	@ (800b10c <HAL_TIM_PWM_ConfigChannel+0x294>)
 800afee:	4293      	cmp	r3, r2
 800aff0:	d00e      	beq.n	800b010 <HAL_TIM_PWM_ConfigChannel+0x198>
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	4a46      	ldr	r2, [pc, #280]	@ (800b110 <HAL_TIM_PWM_ConfigChannel+0x298>)
 800aff8:	4293      	cmp	r3, r2
 800affa:	d009      	beq.n	800b010 <HAL_TIM_PWM_ConfigChannel+0x198>
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	4a44      	ldr	r2, [pc, #272]	@ (800b114 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 800b002:	4293      	cmp	r3, r2
 800b004:	d004      	beq.n	800b010 <HAL_TIM_PWM_ConfigChannel+0x198>
 800b006:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 800b00a:	4836      	ldr	r0, [pc, #216]	@ (800b0e4 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800b00c:	f7f9 fb9c 	bl	8004748 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	68b9      	ldr	r1, [r7, #8]
 800b016:	4618      	mov	r0, r3
 800b018:	f000 fe18 	bl	800bc4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	699a      	ldr	r2, [r3, #24]
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	f042 0208 	orr.w	r2, r2, #8
 800b02a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	699a      	ldr	r2, [r3, #24]
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	f022 0204 	bic.w	r2, r2, #4
 800b03a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	6999      	ldr	r1, [r3, #24]
 800b042:	68bb      	ldr	r3, [r7, #8]
 800b044:	691a      	ldr	r2, [r3, #16]
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	430a      	orrs	r2, r1
 800b04c:	619a      	str	r2, [r3, #24]
      break;
 800b04e:	e14c      	b.n	800b2ea <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	4a28      	ldr	r2, [pc, #160]	@ (800b0f8 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800b056:	4293      	cmp	r3, r2
 800b058:	d022      	beq.n	800b0a0 <HAL_TIM_PWM_ConfigChannel+0x228>
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b062:	d01d      	beq.n	800b0a0 <HAL_TIM_PWM_ConfigChannel+0x228>
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	4a24      	ldr	r2, [pc, #144]	@ (800b0fc <HAL_TIM_PWM_ConfigChannel+0x284>)
 800b06a:	4293      	cmp	r3, r2
 800b06c:	d018      	beq.n	800b0a0 <HAL_TIM_PWM_ConfigChannel+0x228>
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	4a23      	ldr	r2, [pc, #140]	@ (800b100 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800b074:	4293      	cmp	r3, r2
 800b076:	d013      	beq.n	800b0a0 <HAL_TIM_PWM_ConfigChannel+0x228>
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	4a21      	ldr	r2, [pc, #132]	@ (800b104 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800b07e:	4293      	cmp	r3, r2
 800b080:	d00e      	beq.n	800b0a0 <HAL_TIM_PWM_ConfigChannel+0x228>
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	4a20      	ldr	r2, [pc, #128]	@ (800b108 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800b088:	4293      	cmp	r3, r2
 800b08a:	d009      	beq.n	800b0a0 <HAL_TIM_PWM_ConfigChannel+0x228>
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	4a1e      	ldr	r2, [pc, #120]	@ (800b10c <HAL_TIM_PWM_ConfigChannel+0x294>)
 800b092:	4293      	cmp	r3, r2
 800b094:	d004      	beq.n	800b0a0 <HAL_TIM_PWM_ConfigChannel+0x228>
 800b096:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 800b09a:	4812      	ldr	r0, [pc, #72]	@ (800b0e4 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800b09c:	f7f9 fb54 	bl	8004748 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	68b9      	ldr	r1, [r7, #8]
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	f000 fe8a 	bl	800bdc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	699a      	ldr	r2, [r3, #24]
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b0ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	699a      	ldr	r2, [r3, #24]
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b0ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	6999      	ldr	r1, [r3, #24]
 800b0d2:	68bb      	ldr	r3, [r7, #8]
 800b0d4:	691b      	ldr	r3, [r3, #16]
 800b0d6:	021a      	lsls	r2, r3, #8
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	430a      	orrs	r2, r1
 800b0de:	619a      	str	r2, [r3, #24]
      break;
 800b0e0:	e103      	b.n	800b2ea <HAL_TIM_PWM_ConfigChannel+0x472>
 800b0e2:	bf00      	nop
 800b0e4:	0800f2dc 	.word	0x0800f2dc
 800b0e8:	00010040 	.word	0x00010040
 800b0ec:	00010050 	.word	0x00010050
 800b0f0:	00010060 	.word	0x00010060
 800b0f4:	00010070 	.word	0x00010070
 800b0f8:	40012c00 	.word	0x40012c00
 800b0fc:	40000400 	.word	0x40000400
 800b100:	40000800 	.word	0x40000800
 800b104:	40000c00 	.word	0x40000c00
 800b108:	40013400 	.word	0x40013400
 800b10c:	40014000 	.word	0x40014000
 800b110:	40014400 	.word	0x40014400
 800b114:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	4a77      	ldr	r2, [pc, #476]	@ (800b2fc <HAL_TIM_PWM_ConfigChannel+0x484>)
 800b11e:	4293      	cmp	r3, r2
 800b120:	d01d      	beq.n	800b15e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b12a:	d018      	beq.n	800b15e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	4a73      	ldr	r2, [pc, #460]	@ (800b300 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800b132:	4293      	cmp	r3, r2
 800b134:	d013      	beq.n	800b15e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	4a72      	ldr	r2, [pc, #456]	@ (800b304 <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800b13c:	4293      	cmp	r3, r2
 800b13e:	d00e      	beq.n	800b15e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	4a70      	ldr	r2, [pc, #448]	@ (800b308 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800b146:	4293      	cmp	r3, r2
 800b148:	d009      	beq.n	800b15e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	4a6f      	ldr	r2, [pc, #444]	@ (800b30c <HAL_TIM_PWM_ConfigChannel+0x494>)
 800b150:	4293      	cmp	r3, r2
 800b152:	d004      	beq.n	800b15e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800b154:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 800b158:	486d      	ldr	r0, [pc, #436]	@ (800b310 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800b15a:	f7f9 faf5 	bl	8004748 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	68b9      	ldr	r1, [r7, #8]
 800b164:	4618      	mov	r0, r3
 800b166:	f000 fedd 	bl	800bf24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	69da      	ldr	r2, [r3, #28]
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	f042 0208 	orr.w	r2, r2, #8
 800b178:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	69da      	ldr	r2, [r3, #28]
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	f022 0204 	bic.w	r2, r2, #4
 800b188:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	69d9      	ldr	r1, [r3, #28]
 800b190:	68bb      	ldr	r3, [r7, #8]
 800b192:	691a      	ldr	r2, [r3, #16]
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	430a      	orrs	r2, r1
 800b19a:	61da      	str	r2, [r3, #28]
      break;
 800b19c:	e0a5      	b.n	800b2ea <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	4a56      	ldr	r2, [pc, #344]	@ (800b2fc <HAL_TIM_PWM_ConfigChannel+0x484>)
 800b1a4:	4293      	cmp	r3, r2
 800b1a6:	d01d      	beq.n	800b1e4 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1b0:	d018      	beq.n	800b1e4 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	4a52      	ldr	r2, [pc, #328]	@ (800b300 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800b1b8:	4293      	cmp	r3, r2
 800b1ba:	d013      	beq.n	800b1e4 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	4a50      	ldr	r2, [pc, #320]	@ (800b304 <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800b1c2:	4293      	cmp	r3, r2
 800b1c4:	d00e      	beq.n	800b1e4 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	4a4f      	ldr	r2, [pc, #316]	@ (800b308 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800b1cc:	4293      	cmp	r3, r2
 800b1ce:	d009      	beq.n	800b1e4 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	4a4d      	ldr	r2, [pc, #308]	@ (800b30c <HAL_TIM_PWM_ConfigChannel+0x494>)
 800b1d6:	4293      	cmp	r3, r2
 800b1d8:	d004      	beq.n	800b1e4 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800b1da:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 800b1de:	484c      	ldr	r0, [pc, #304]	@ (800b310 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800b1e0:	f7f9 fab2 	bl	8004748 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	68b9      	ldr	r1, [r7, #8]
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	f000 ff4c 	bl	800c088 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	69da      	ldr	r2, [r3, #28]
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b1fe:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	69da      	ldr	r2, [r3, #28]
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b20e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	69d9      	ldr	r1, [r3, #28]
 800b216:	68bb      	ldr	r3, [r7, #8]
 800b218:	691b      	ldr	r3, [r3, #16]
 800b21a:	021a      	lsls	r2, r3, #8
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	430a      	orrs	r2, r1
 800b222:	61da      	str	r2, [r3, #28]
      break;
 800b224:	e061      	b.n	800b2ea <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	4a34      	ldr	r2, [pc, #208]	@ (800b2fc <HAL_TIM_PWM_ConfigChannel+0x484>)
 800b22c:	4293      	cmp	r3, r2
 800b22e:	d009      	beq.n	800b244 <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	4a35      	ldr	r2, [pc, #212]	@ (800b30c <HAL_TIM_PWM_ConfigChannel+0x494>)
 800b236:	4293      	cmp	r3, r2
 800b238:	d004      	beq.n	800b244 <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800b23a:	f241 1104 	movw	r1, #4356	@ 0x1104
 800b23e:	4834      	ldr	r0, [pc, #208]	@ (800b310 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800b240:	f7f9 fa82 	bl	8004748 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	68b9      	ldr	r1, [r7, #8]
 800b24a:	4618      	mov	r0, r3
 800b24c:	f000 ff94 	bl	800c178 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	f042 0208 	orr.w	r2, r2, #8
 800b25e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f022 0204 	bic.w	r2, r2, #4
 800b26e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	691a      	ldr	r2, [r3, #16]
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	430a      	orrs	r2, r1
 800b280:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b282:	e032      	b.n	800b2ea <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	4a1c      	ldr	r2, [pc, #112]	@ (800b2fc <HAL_TIM_PWM_ConfigChannel+0x484>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	d009      	beq.n	800b2a2 <HAL_TIM_PWM_ConfigChannel+0x42a>
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	4a1e      	ldr	r2, [pc, #120]	@ (800b30c <HAL_TIM_PWM_ConfigChannel+0x494>)
 800b294:	4293      	cmp	r3, r2
 800b296:	d004      	beq.n	800b2a2 <HAL_TIM_PWM_ConfigChannel+0x42a>
 800b298:	f241 1115 	movw	r1, #4373	@ 0x1115
 800b29c:	481c      	ldr	r0, [pc, #112]	@ (800b310 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800b29e:	f7f9 fa53 	bl	8004748 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	68b9      	ldr	r1, [r7, #8]
 800b2a8:	4618      	mov	r0, r3
 800b2aa:	f000 ffc9 	bl	800c240 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b2bc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b2cc:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	691b      	ldr	r3, [r3, #16]
 800b2d8:	021a      	lsls	r2, r3, #8
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	430a      	orrs	r2, r1
 800b2e0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b2e2:	e002      	b.n	800b2ea <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    default:
      status = HAL_ERROR;
 800b2e4:	2301      	movs	r3, #1
 800b2e6:	75fb      	strb	r3, [r7, #23]
      break;
 800b2e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b2f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	3718      	adds	r7, #24
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}
 800b2fc:	40012c00 	.word	0x40012c00
 800b300:	40000400 	.word	0x40000400
 800b304:	40000800 	.word	0x40000800
 800b308:	40000c00 	.word	0x40000c00
 800b30c:	40013400 	.word	0x40013400
 800b310:	0800f2dc 	.word	0x0800f2dc

0800b314 <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800b314:	b580      	push	{r7, lr}
 800b316:	b082      	sub	sp, #8
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
 800b31c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	4a33      	ldr	r2, [pc, #204]	@ (800b3f0 <HAL_TIM_GenerateEvent+0xdc>)
 800b324:	4293      	cmp	r3, r2
 800b326:	d036      	beq.n	800b396 <HAL_TIM_GenerateEvent+0x82>
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b330:	d031      	beq.n	800b396 <HAL_TIM_GenerateEvent+0x82>
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	4a2f      	ldr	r2, [pc, #188]	@ (800b3f4 <HAL_TIM_GenerateEvent+0xe0>)
 800b338:	4293      	cmp	r3, r2
 800b33a:	d02c      	beq.n	800b396 <HAL_TIM_GenerateEvent+0x82>
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	4a2d      	ldr	r2, [pc, #180]	@ (800b3f8 <HAL_TIM_GenerateEvent+0xe4>)
 800b342:	4293      	cmp	r3, r2
 800b344:	d027      	beq.n	800b396 <HAL_TIM_GenerateEvent+0x82>
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	4a2c      	ldr	r2, [pc, #176]	@ (800b3fc <HAL_TIM_GenerateEvent+0xe8>)
 800b34c:	4293      	cmp	r3, r2
 800b34e:	d022      	beq.n	800b396 <HAL_TIM_GenerateEvent+0x82>
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	4a2a      	ldr	r2, [pc, #168]	@ (800b400 <HAL_TIM_GenerateEvent+0xec>)
 800b356:	4293      	cmp	r3, r2
 800b358:	d01d      	beq.n	800b396 <HAL_TIM_GenerateEvent+0x82>
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	4a29      	ldr	r2, [pc, #164]	@ (800b404 <HAL_TIM_GenerateEvent+0xf0>)
 800b360:	4293      	cmp	r3, r2
 800b362:	d018      	beq.n	800b396 <HAL_TIM_GenerateEvent+0x82>
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	4a27      	ldr	r2, [pc, #156]	@ (800b408 <HAL_TIM_GenerateEvent+0xf4>)
 800b36a:	4293      	cmp	r3, r2
 800b36c:	d013      	beq.n	800b396 <HAL_TIM_GenerateEvent+0x82>
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	4a26      	ldr	r2, [pc, #152]	@ (800b40c <HAL_TIM_GenerateEvent+0xf8>)
 800b374:	4293      	cmp	r3, r2
 800b376:	d00e      	beq.n	800b396 <HAL_TIM_GenerateEvent+0x82>
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	4a24      	ldr	r2, [pc, #144]	@ (800b410 <HAL_TIM_GenerateEvent+0xfc>)
 800b37e:	4293      	cmp	r3, r2
 800b380:	d009      	beq.n	800b396 <HAL_TIM_GenerateEvent+0x82>
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	4a23      	ldr	r2, [pc, #140]	@ (800b414 <HAL_TIM_GenerateEvent+0x100>)
 800b388:	4293      	cmp	r3, r2
 800b38a:	d004      	beq.n	800b396 <HAL_TIM_GenerateEvent+0x82>
 800b38c:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 800b390:	4821      	ldr	r0, [pc, #132]	@ (800b418 <HAL_TIM_GenerateEvent+0x104>)
 800b392:	f7f9 f9d9 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));
 800b396:	683b      	ldr	r3, [r7, #0]
 800b398:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b39c:	d202      	bcs.n	800b3a4 <HAL_TIM_GenerateEvent+0x90>
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d104      	bne.n	800b3ae <HAL_TIM_GenerateEvent+0x9a>
 800b3a4:	f241 4181 	movw	r1, #5249	@ 0x1481
 800b3a8:	481b      	ldr	r0, [pc, #108]	@ (800b418 <HAL_TIM_GenerateEvent+0x104>)
 800b3aa:	f7f9 f9cd 	bl	8004748 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b3b4:	2b01      	cmp	r3, #1
 800b3b6:	d101      	bne.n	800b3bc <HAL_TIM_GenerateEvent+0xa8>
 800b3b8:	2302      	movs	r3, #2
 800b3ba:	e014      	b.n	800b3e6 <HAL_TIM_GenerateEvent+0xd2>
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2201      	movs	r2, #1
 800b3c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	2202      	movs	r2, #2
 800b3c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	683a      	ldr	r2, [r7, #0]
 800b3d2:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	2201      	movs	r2, #1
 800b3d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	2200      	movs	r2, #0
 800b3e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800b3e4:	2300      	movs	r3, #0
}
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	3708      	adds	r7, #8
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}
 800b3ee:	bf00      	nop
 800b3f0:	40012c00 	.word	0x40012c00
 800b3f4:	40000400 	.word	0x40000400
 800b3f8:	40000800 	.word	0x40000800
 800b3fc:	40000c00 	.word	0x40000c00
 800b400:	40001000 	.word	0x40001000
 800b404:	40001400 	.word	0x40001400
 800b408:	40013400 	.word	0x40013400
 800b40c:	40014000 	.word	0x40014000
 800b410:	40014400 	.word	0x40014400
 800b414:	40014800 	.word	0x40014800
 800b418:	0800f2dc 	.word	0x0800f2dc

0800b41c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b084      	sub	sp, #16
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
 800b424:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b426:	2300      	movs	r3, #0
 800b428:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b430:	2b01      	cmp	r3, #1
 800b432:	d101      	bne.n	800b438 <HAL_TIM_ConfigClockSource+0x1c>
 800b434:	2302      	movs	r3, #2
 800b436:	e329      	b.n	800ba8c <HAL_TIM_ConfigClockSource+0x670>
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2201      	movs	r2, #1
 800b43c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	2202      	movs	r2, #2
 800b444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b450:	d029      	beq.n	800b4a6 <HAL_TIM_ConfigClockSource+0x8a>
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	2b70      	cmp	r3, #112	@ 0x70
 800b458:	d025      	beq.n	800b4a6 <HAL_TIM_ConfigClockSource+0x8a>
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b462:	d020      	beq.n	800b4a6 <HAL_TIM_ConfigClockSource+0x8a>
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	2b40      	cmp	r3, #64	@ 0x40
 800b46a:	d01c      	beq.n	800b4a6 <HAL_TIM_ConfigClockSource+0x8a>
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	2b50      	cmp	r3, #80	@ 0x50
 800b472:	d018      	beq.n	800b4a6 <HAL_TIM_ConfigClockSource+0x8a>
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	2b60      	cmp	r3, #96	@ 0x60
 800b47a:	d014      	beq.n	800b4a6 <HAL_TIM_ConfigClockSource+0x8a>
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d010      	beq.n	800b4a6 <HAL_TIM_ConfigClockSource+0x8a>
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	2b10      	cmp	r3, #16
 800b48a:	d00c      	beq.n	800b4a6 <HAL_TIM_ConfigClockSource+0x8a>
 800b48c:	683b      	ldr	r3, [r7, #0]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	2b20      	cmp	r3, #32
 800b492:	d008      	beq.n	800b4a6 <HAL_TIM_ConfigClockSource+0x8a>
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	2b30      	cmp	r3, #48	@ 0x30
 800b49a:	d004      	beq.n	800b4a6 <HAL_TIM_ConfigClockSource+0x8a>
 800b49c:	f241 5156 	movw	r1, #5462	@ 0x1556
 800b4a0:	4888      	ldr	r0, [pc, #544]	@ (800b6c4 <HAL_TIM_ConfigClockSource+0x2a8>)
 800b4a2:	f7f9 f951 	bl	8004748 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	689b      	ldr	r3, [r3, #8]
 800b4ac:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b4ae:	68bb      	ldr	r3, [r7, #8]
 800b4b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b4b4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b4b8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b4c0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	68ba      	ldr	r2, [r7, #8]
 800b4c8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4d2:	f000 810d 	beq.w	800b6f0 <HAL_TIM_ConfigClockSource+0x2d4>
 800b4d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4da:	f200 82ca 	bhi.w	800ba72 <HAL_TIM_ConfigClockSource+0x656>
 800b4de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4e2:	d02d      	beq.n	800b540 <HAL_TIM_ConfigClockSource+0x124>
 800b4e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4e8:	f200 82c3 	bhi.w	800ba72 <HAL_TIM_ConfigClockSource+0x656>
 800b4ec:	2b70      	cmp	r3, #112	@ 0x70
 800b4ee:	d06f      	beq.n	800b5d0 <HAL_TIM_ConfigClockSource+0x1b4>
 800b4f0:	2b70      	cmp	r3, #112	@ 0x70
 800b4f2:	f200 82be 	bhi.w	800ba72 <HAL_TIM_ConfigClockSource+0x656>
 800b4f6:	2b60      	cmp	r3, #96	@ 0x60
 800b4f8:	f000 81d4 	beq.w	800b8a4 <HAL_TIM_ConfigClockSource+0x488>
 800b4fc:	2b60      	cmp	r3, #96	@ 0x60
 800b4fe:	f200 82b8 	bhi.w	800ba72 <HAL_TIM_ConfigClockSource+0x656>
 800b502:	2b50      	cmp	r3, #80	@ 0x50
 800b504:	f000 8165 	beq.w	800b7d2 <HAL_TIM_ConfigClockSource+0x3b6>
 800b508:	2b50      	cmp	r3, #80	@ 0x50
 800b50a:	f200 82b2 	bhi.w	800ba72 <HAL_TIM_ConfigClockSource+0x656>
 800b50e:	2b40      	cmp	r3, #64	@ 0x40
 800b510:	f000 8223 	beq.w	800b95a <HAL_TIM_ConfigClockSource+0x53e>
 800b514:	2b40      	cmp	r3, #64	@ 0x40
 800b516:	f200 82ac 	bhi.w	800ba72 <HAL_TIM_ConfigClockSource+0x656>
 800b51a:	2b30      	cmp	r3, #48	@ 0x30
 800b51c:	f000 8278 	beq.w	800ba10 <HAL_TIM_ConfigClockSource+0x5f4>
 800b520:	2b30      	cmp	r3, #48	@ 0x30
 800b522:	f200 82a6 	bhi.w	800ba72 <HAL_TIM_ConfigClockSource+0x656>
 800b526:	2b20      	cmp	r3, #32
 800b528:	f000 8272 	beq.w	800ba10 <HAL_TIM_ConfigClockSource+0x5f4>
 800b52c:	2b20      	cmp	r3, #32
 800b52e:	f200 82a0 	bhi.w	800ba72 <HAL_TIM_ConfigClockSource+0x656>
 800b532:	2b00      	cmp	r3, #0
 800b534:	f000 826c 	beq.w	800ba10 <HAL_TIM_ConfigClockSource+0x5f4>
 800b538:	2b10      	cmp	r3, #16
 800b53a:	f000 8269 	beq.w	800ba10 <HAL_TIM_ConfigClockSource+0x5f4>
 800b53e:	e298      	b.n	800ba72 <HAL_TIM_ConfigClockSource+0x656>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	4a60      	ldr	r2, [pc, #384]	@ (800b6c8 <HAL_TIM_ConfigClockSource+0x2ac>)
 800b546:	4293      	cmp	r3, r2
 800b548:	f000 8296 	beq.w	800ba78 <HAL_TIM_ConfigClockSource+0x65c>
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b554:	f000 8290 	beq.w	800ba78 <HAL_TIM_ConfigClockSource+0x65c>
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	4a5b      	ldr	r2, [pc, #364]	@ (800b6cc <HAL_TIM_ConfigClockSource+0x2b0>)
 800b55e:	4293      	cmp	r3, r2
 800b560:	f000 828a 	beq.w	800ba78 <HAL_TIM_ConfigClockSource+0x65c>
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	4a59      	ldr	r2, [pc, #356]	@ (800b6d0 <HAL_TIM_ConfigClockSource+0x2b4>)
 800b56a:	4293      	cmp	r3, r2
 800b56c:	f000 8284 	beq.w	800ba78 <HAL_TIM_ConfigClockSource+0x65c>
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	4a57      	ldr	r2, [pc, #348]	@ (800b6d4 <HAL_TIM_ConfigClockSource+0x2b8>)
 800b576:	4293      	cmp	r3, r2
 800b578:	f000 827e 	beq.w	800ba78 <HAL_TIM_ConfigClockSource+0x65c>
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	4a55      	ldr	r2, [pc, #340]	@ (800b6d8 <HAL_TIM_ConfigClockSource+0x2bc>)
 800b582:	4293      	cmp	r3, r2
 800b584:	f000 8278 	beq.w	800ba78 <HAL_TIM_ConfigClockSource+0x65c>
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	4a53      	ldr	r2, [pc, #332]	@ (800b6dc <HAL_TIM_ConfigClockSource+0x2c0>)
 800b58e:	4293      	cmp	r3, r2
 800b590:	f000 8272 	beq.w	800ba78 <HAL_TIM_ConfigClockSource+0x65c>
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	4a51      	ldr	r2, [pc, #324]	@ (800b6e0 <HAL_TIM_ConfigClockSource+0x2c4>)
 800b59a:	4293      	cmp	r3, r2
 800b59c:	f000 826c 	beq.w	800ba78 <HAL_TIM_ConfigClockSource+0x65c>
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	4a4f      	ldr	r2, [pc, #316]	@ (800b6e4 <HAL_TIM_ConfigClockSource+0x2c8>)
 800b5a6:	4293      	cmp	r3, r2
 800b5a8:	f000 8266 	beq.w	800ba78 <HAL_TIM_ConfigClockSource+0x65c>
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	4a4d      	ldr	r2, [pc, #308]	@ (800b6e8 <HAL_TIM_ConfigClockSource+0x2cc>)
 800b5b2:	4293      	cmp	r3, r2
 800b5b4:	f000 8260 	beq.w	800ba78 <HAL_TIM_ConfigClockSource+0x65c>
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	4a4b      	ldr	r2, [pc, #300]	@ (800b6ec <HAL_TIM_ConfigClockSource+0x2d0>)
 800b5be:	4293      	cmp	r3, r2
 800b5c0:	f000 825a 	beq.w	800ba78 <HAL_TIM_ConfigClockSource+0x65c>
 800b5c4:	f241 5162 	movw	r1, #5474	@ 0x1562
 800b5c8:	483e      	ldr	r0, [pc, #248]	@ (800b6c4 <HAL_TIM_ConfigClockSource+0x2a8>)
 800b5ca:	f7f9 f8bd 	bl	8004748 <assert_failed>
      break;
 800b5ce:	e253      	b.n	800ba78 <HAL_TIM_ConfigClockSource+0x65c>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	4a3c      	ldr	r2, [pc, #240]	@ (800b6c8 <HAL_TIM_ConfigClockSource+0x2ac>)
 800b5d6:	4293      	cmp	r3, r2
 800b5d8:	d022      	beq.n	800b620 <HAL_TIM_ConfigClockSource+0x204>
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5e2:	d01d      	beq.n	800b620 <HAL_TIM_ConfigClockSource+0x204>
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	4a38      	ldr	r2, [pc, #224]	@ (800b6cc <HAL_TIM_ConfigClockSource+0x2b0>)
 800b5ea:	4293      	cmp	r3, r2
 800b5ec:	d018      	beq.n	800b620 <HAL_TIM_ConfigClockSource+0x204>
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	4a37      	ldr	r2, [pc, #220]	@ (800b6d0 <HAL_TIM_ConfigClockSource+0x2b4>)
 800b5f4:	4293      	cmp	r3, r2
 800b5f6:	d013      	beq.n	800b620 <HAL_TIM_ConfigClockSource+0x204>
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	4a35      	ldr	r2, [pc, #212]	@ (800b6d4 <HAL_TIM_ConfigClockSource+0x2b8>)
 800b5fe:	4293      	cmp	r3, r2
 800b600:	d00e      	beq.n	800b620 <HAL_TIM_ConfigClockSource+0x204>
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	4a36      	ldr	r2, [pc, #216]	@ (800b6e0 <HAL_TIM_ConfigClockSource+0x2c4>)
 800b608:	4293      	cmp	r3, r2
 800b60a:	d009      	beq.n	800b620 <HAL_TIM_ConfigClockSource+0x204>
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	4a34      	ldr	r2, [pc, #208]	@ (800b6e4 <HAL_TIM_ConfigClockSource+0x2c8>)
 800b612:	4293      	cmp	r3, r2
 800b614:	d004      	beq.n	800b620 <HAL_TIM_ConfigClockSource+0x204>
 800b616:	f241 5169 	movw	r1, #5481	@ 0x1569
 800b61a:	482a      	ldr	r0, [pc, #168]	@ (800b6c4 <HAL_TIM_ConfigClockSource+0x2a8>)
 800b61c:	f7f9 f894 	bl	8004748 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	689b      	ldr	r3, [r3, #8]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d013      	beq.n	800b650 <HAL_TIM_ConfigClockSource+0x234>
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	689b      	ldr	r3, [r3, #8]
 800b62c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b630:	d00e      	beq.n	800b650 <HAL_TIM_ConfigClockSource+0x234>
 800b632:	683b      	ldr	r3, [r7, #0]
 800b634:	689b      	ldr	r3, [r3, #8]
 800b636:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b63a:	d009      	beq.n	800b650 <HAL_TIM_ConfigClockSource+0x234>
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	689b      	ldr	r3, [r3, #8]
 800b640:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b644:	d004      	beq.n	800b650 <HAL_TIM_ConfigClockSource+0x234>
 800b646:	f241 516c 	movw	r1, #5484	@ 0x156c
 800b64a:	481e      	ldr	r0, [pc, #120]	@ (800b6c4 <HAL_TIM_ConfigClockSource+0x2a8>)
 800b64c:	f7f9 f87c 	bl	8004748 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	685b      	ldr	r3, [r3, #4]
 800b654:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b658:	d014      	beq.n	800b684 <HAL_TIM_ConfigClockSource+0x268>
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	685b      	ldr	r3, [r3, #4]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d010      	beq.n	800b684 <HAL_TIM_ConfigClockSource+0x268>
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	685b      	ldr	r3, [r3, #4]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d00c      	beq.n	800b684 <HAL_TIM_ConfigClockSource+0x268>
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	685b      	ldr	r3, [r3, #4]
 800b66e:	2b02      	cmp	r3, #2
 800b670:	d008      	beq.n	800b684 <HAL_TIM_ConfigClockSource+0x268>
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	685b      	ldr	r3, [r3, #4]
 800b676:	2b0a      	cmp	r3, #10
 800b678:	d004      	beq.n	800b684 <HAL_TIM_ConfigClockSource+0x268>
 800b67a:	f241 516d 	movw	r1, #5485	@ 0x156d
 800b67e:	4811      	ldr	r0, [pc, #68]	@ (800b6c4 <HAL_TIM_ConfigClockSource+0x2a8>)
 800b680:	f7f9 f862 	bl	8004748 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	68db      	ldr	r3, [r3, #12]
 800b688:	2b0f      	cmp	r3, #15
 800b68a:	d904      	bls.n	800b696 <HAL_TIM_ConfigClockSource+0x27a>
 800b68c:	f241 516e 	movw	r1, #5486	@ 0x156e
 800b690:	480c      	ldr	r0, [pc, #48]	@ (800b6c4 <HAL_TIM_ConfigClockSource+0x2a8>)
 800b692:	f7f9 f859 	bl	8004748 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b6a2:	683b      	ldr	r3, [r7, #0]
 800b6a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b6a6:	f000 feab 	bl	800c400 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	689b      	ldr	r3, [r3, #8]
 800b6b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b6b2:	68bb      	ldr	r3, [r7, #8]
 800b6b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b6b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	68ba      	ldr	r2, [r7, #8]
 800b6c0:	609a      	str	r2, [r3, #8]
      break;
 800b6c2:	e1da      	b.n	800ba7a <HAL_TIM_ConfigClockSource+0x65e>
 800b6c4:	0800f2dc 	.word	0x0800f2dc
 800b6c8:	40012c00 	.word	0x40012c00
 800b6cc:	40000400 	.word	0x40000400
 800b6d0:	40000800 	.word	0x40000800
 800b6d4:	40000c00 	.word	0x40000c00
 800b6d8:	40001000 	.word	0x40001000
 800b6dc:	40001400 	.word	0x40001400
 800b6e0:	40013400 	.word	0x40013400
 800b6e4:	40014000 	.word	0x40014000
 800b6e8:	40014400 	.word	0x40014400
 800b6ec:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	4a64      	ldr	r2, [pc, #400]	@ (800b888 <HAL_TIM_ConfigClockSource+0x46c>)
 800b6f6:	4293      	cmp	r3, r2
 800b6f8:	d01d      	beq.n	800b736 <HAL_TIM_ConfigClockSource+0x31a>
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b702:	d018      	beq.n	800b736 <HAL_TIM_ConfigClockSource+0x31a>
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	4a60      	ldr	r2, [pc, #384]	@ (800b88c <HAL_TIM_ConfigClockSource+0x470>)
 800b70a:	4293      	cmp	r3, r2
 800b70c:	d013      	beq.n	800b736 <HAL_TIM_ConfigClockSource+0x31a>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	4a5f      	ldr	r2, [pc, #380]	@ (800b890 <HAL_TIM_ConfigClockSource+0x474>)
 800b714:	4293      	cmp	r3, r2
 800b716:	d00e      	beq.n	800b736 <HAL_TIM_ConfigClockSource+0x31a>
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	4a5d      	ldr	r2, [pc, #372]	@ (800b894 <HAL_TIM_ConfigClockSource+0x478>)
 800b71e:	4293      	cmp	r3, r2
 800b720:	d009      	beq.n	800b736 <HAL_TIM_ConfigClockSource+0x31a>
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	4a5c      	ldr	r2, [pc, #368]	@ (800b898 <HAL_TIM_ConfigClockSource+0x47c>)
 800b728:	4293      	cmp	r3, r2
 800b72a:	d004      	beq.n	800b736 <HAL_TIM_ConfigClockSource+0x31a>
 800b72c:	f241 5181 	movw	r1, #5505	@ 0x1581
 800b730:	485a      	ldr	r0, [pc, #360]	@ (800b89c <HAL_TIM_ConfigClockSource+0x480>)
 800b732:	f7f9 f809 	bl	8004748 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800b736:	683b      	ldr	r3, [r7, #0]
 800b738:	689b      	ldr	r3, [r3, #8]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d013      	beq.n	800b766 <HAL_TIM_ConfigClockSource+0x34a>
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	689b      	ldr	r3, [r3, #8]
 800b742:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b746:	d00e      	beq.n	800b766 <HAL_TIM_ConfigClockSource+0x34a>
 800b748:	683b      	ldr	r3, [r7, #0]
 800b74a:	689b      	ldr	r3, [r3, #8]
 800b74c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b750:	d009      	beq.n	800b766 <HAL_TIM_ConfigClockSource+0x34a>
 800b752:	683b      	ldr	r3, [r7, #0]
 800b754:	689b      	ldr	r3, [r3, #8]
 800b756:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b75a:	d004      	beq.n	800b766 <HAL_TIM_ConfigClockSource+0x34a>
 800b75c:	f241 5184 	movw	r1, #5508	@ 0x1584
 800b760:	484e      	ldr	r0, [pc, #312]	@ (800b89c <HAL_TIM_ConfigClockSource+0x480>)
 800b762:	f7f8 fff1 	bl	8004748 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b766:	683b      	ldr	r3, [r7, #0]
 800b768:	685b      	ldr	r3, [r3, #4]
 800b76a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b76e:	d014      	beq.n	800b79a <HAL_TIM_ConfigClockSource+0x37e>
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	685b      	ldr	r3, [r3, #4]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d010      	beq.n	800b79a <HAL_TIM_ConfigClockSource+0x37e>
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	685b      	ldr	r3, [r3, #4]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d00c      	beq.n	800b79a <HAL_TIM_ConfigClockSource+0x37e>
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	685b      	ldr	r3, [r3, #4]
 800b784:	2b02      	cmp	r3, #2
 800b786:	d008      	beq.n	800b79a <HAL_TIM_ConfigClockSource+0x37e>
 800b788:	683b      	ldr	r3, [r7, #0]
 800b78a:	685b      	ldr	r3, [r3, #4]
 800b78c:	2b0a      	cmp	r3, #10
 800b78e:	d004      	beq.n	800b79a <HAL_TIM_ConfigClockSource+0x37e>
 800b790:	f241 5185 	movw	r1, #5509	@ 0x1585
 800b794:	4841      	ldr	r0, [pc, #260]	@ (800b89c <HAL_TIM_ConfigClockSource+0x480>)
 800b796:	f7f8 ffd7 	bl	8004748 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	68db      	ldr	r3, [r3, #12]
 800b79e:	2b0f      	cmp	r3, #15
 800b7a0:	d904      	bls.n	800b7ac <HAL_TIM_ConfigClockSource+0x390>
 800b7a2:	f241 5186 	movw	r1, #5510	@ 0x1586
 800b7a6:	483d      	ldr	r0, [pc, #244]	@ (800b89c <HAL_TIM_ConfigClockSource+0x480>)
 800b7a8:	f7f8 ffce 	bl	8004748 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b7b4:	683b      	ldr	r3, [r7, #0]
 800b7b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b7b8:	683b      	ldr	r3, [r7, #0]
 800b7ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b7bc:	f000 fe20 	bl	800c400 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	689a      	ldr	r2, [r3, #8]
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b7ce:	609a      	str	r2, [r3, #8]
      break;
 800b7d0:	e153      	b.n	800ba7a <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	4a2c      	ldr	r2, [pc, #176]	@ (800b888 <HAL_TIM_ConfigClockSource+0x46c>)
 800b7d8:	4293      	cmp	r3, r2
 800b7da:	d022      	beq.n	800b822 <HAL_TIM_ConfigClockSource+0x406>
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7e4:	d01d      	beq.n	800b822 <HAL_TIM_ConfigClockSource+0x406>
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	4a28      	ldr	r2, [pc, #160]	@ (800b88c <HAL_TIM_ConfigClockSource+0x470>)
 800b7ec:	4293      	cmp	r3, r2
 800b7ee:	d018      	beq.n	800b822 <HAL_TIM_ConfigClockSource+0x406>
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	4a26      	ldr	r2, [pc, #152]	@ (800b890 <HAL_TIM_ConfigClockSource+0x474>)
 800b7f6:	4293      	cmp	r3, r2
 800b7f8:	d013      	beq.n	800b822 <HAL_TIM_ConfigClockSource+0x406>
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	4a25      	ldr	r2, [pc, #148]	@ (800b894 <HAL_TIM_ConfigClockSource+0x478>)
 800b800:	4293      	cmp	r3, r2
 800b802:	d00e      	beq.n	800b822 <HAL_TIM_ConfigClockSource+0x406>
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	4a23      	ldr	r2, [pc, #140]	@ (800b898 <HAL_TIM_ConfigClockSource+0x47c>)
 800b80a:	4293      	cmp	r3, r2
 800b80c:	d009      	beq.n	800b822 <HAL_TIM_ConfigClockSource+0x406>
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	4a23      	ldr	r2, [pc, #140]	@ (800b8a0 <HAL_TIM_ConfigClockSource+0x484>)
 800b814:	4293      	cmp	r3, r2
 800b816:	d004      	beq.n	800b822 <HAL_TIM_ConfigClockSource+0x406>
 800b818:	f241 5195 	movw	r1, #5525	@ 0x1595
 800b81c:	481f      	ldr	r0, [pc, #124]	@ (800b89c <HAL_TIM_ConfigClockSource+0x480>)
 800b81e:	f7f8 ff93 	bl	8004748 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b822:	683b      	ldr	r3, [r7, #0]
 800b824:	685b      	ldr	r3, [r3, #4]
 800b826:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b82a:	d014      	beq.n	800b856 <HAL_TIM_ConfigClockSource+0x43a>
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	685b      	ldr	r3, [r3, #4]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d010      	beq.n	800b856 <HAL_TIM_ConfigClockSource+0x43a>
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	685b      	ldr	r3, [r3, #4]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d00c      	beq.n	800b856 <HAL_TIM_ConfigClockSource+0x43a>
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	685b      	ldr	r3, [r3, #4]
 800b840:	2b02      	cmp	r3, #2
 800b842:	d008      	beq.n	800b856 <HAL_TIM_ConfigClockSource+0x43a>
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	685b      	ldr	r3, [r3, #4]
 800b848:	2b0a      	cmp	r3, #10
 800b84a:	d004      	beq.n	800b856 <HAL_TIM_ConfigClockSource+0x43a>
 800b84c:	f241 5198 	movw	r1, #5528	@ 0x1598
 800b850:	4812      	ldr	r0, [pc, #72]	@ (800b89c <HAL_TIM_ConfigClockSource+0x480>)
 800b852:	f7f8 ff79 	bl	8004748 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	68db      	ldr	r3, [r3, #12]
 800b85a:	2b0f      	cmp	r3, #15
 800b85c:	d904      	bls.n	800b868 <HAL_TIM_ConfigClockSource+0x44c>
 800b85e:	f241 5199 	movw	r1, #5529	@ 0x1599
 800b862:	480e      	ldr	r0, [pc, #56]	@ (800b89c <HAL_TIM_ConfigClockSource+0x480>)
 800b864:	f7f8 ff70 	bl	8004748 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b86c:	683b      	ldr	r3, [r7, #0]
 800b86e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b874:	461a      	mov	r2, r3
 800b876:	f000 fd49 	bl	800c30c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	2150      	movs	r1, #80	@ 0x50
 800b880:	4618      	mov	r0, r3
 800b882:	f000 fda2 	bl	800c3ca <TIM_ITRx_SetConfig>
      break;
 800b886:	e0f8      	b.n	800ba7a <HAL_TIM_ConfigClockSource+0x65e>
 800b888:	40012c00 	.word	0x40012c00
 800b88c:	40000400 	.word	0x40000400
 800b890:	40000800 	.word	0x40000800
 800b894:	40000c00 	.word	0x40000c00
 800b898:	40013400 	.word	0x40013400
 800b89c:	0800f2dc 	.word	0x0800f2dc
 800b8a0:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	4a7a      	ldr	r2, [pc, #488]	@ (800ba94 <HAL_TIM_ConfigClockSource+0x678>)
 800b8aa:	4293      	cmp	r3, r2
 800b8ac:	d022      	beq.n	800b8f4 <HAL_TIM_ConfigClockSource+0x4d8>
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8b6:	d01d      	beq.n	800b8f4 <HAL_TIM_ConfigClockSource+0x4d8>
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	4a76      	ldr	r2, [pc, #472]	@ (800ba98 <HAL_TIM_ConfigClockSource+0x67c>)
 800b8be:	4293      	cmp	r3, r2
 800b8c0:	d018      	beq.n	800b8f4 <HAL_TIM_ConfigClockSource+0x4d8>
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	4a75      	ldr	r2, [pc, #468]	@ (800ba9c <HAL_TIM_ConfigClockSource+0x680>)
 800b8c8:	4293      	cmp	r3, r2
 800b8ca:	d013      	beq.n	800b8f4 <HAL_TIM_ConfigClockSource+0x4d8>
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	4a73      	ldr	r2, [pc, #460]	@ (800baa0 <HAL_TIM_ConfigClockSource+0x684>)
 800b8d2:	4293      	cmp	r3, r2
 800b8d4:	d00e      	beq.n	800b8f4 <HAL_TIM_ConfigClockSource+0x4d8>
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	4a72      	ldr	r2, [pc, #456]	@ (800baa4 <HAL_TIM_ConfigClockSource+0x688>)
 800b8dc:	4293      	cmp	r3, r2
 800b8de:	d009      	beq.n	800b8f4 <HAL_TIM_ConfigClockSource+0x4d8>
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	4a70      	ldr	r2, [pc, #448]	@ (800baa8 <HAL_TIM_ConfigClockSource+0x68c>)
 800b8e6:	4293      	cmp	r3, r2
 800b8e8:	d004      	beq.n	800b8f4 <HAL_TIM_ConfigClockSource+0x4d8>
 800b8ea:	f241 51a5 	movw	r1, #5541	@ 0x15a5
 800b8ee:	486f      	ldr	r0, [pc, #444]	@ (800baac <HAL_TIM_ConfigClockSource+0x690>)
 800b8f0:	f7f8 ff2a 	bl	8004748 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	685b      	ldr	r3, [r3, #4]
 800b8f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b8fc:	d014      	beq.n	800b928 <HAL_TIM_ConfigClockSource+0x50c>
 800b8fe:	683b      	ldr	r3, [r7, #0]
 800b900:	685b      	ldr	r3, [r3, #4]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d010      	beq.n	800b928 <HAL_TIM_ConfigClockSource+0x50c>
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	685b      	ldr	r3, [r3, #4]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d00c      	beq.n	800b928 <HAL_TIM_ConfigClockSource+0x50c>
 800b90e:	683b      	ldr	r3, [r7, #0]
 800b910:	685b      	ldr	r3, [r3, #4]
 800b912:	2b02      	cmp	r3, #2
 800b914:	d008      	beq.n	800b928 <HAL_TIM_ConfigClockSource+0x50c>
 800b916:	683b      	ldr	r3, [r7, #0]
 800b918:	685b      	ldr	r3, [r3, #4]
 800b91a:	2b0a      	cmp	r3, #10
 800b91c:	d004      	beq.n	800b928 <HAL_TIM_ConfigClockSource+0x50c>
 800b91e:	f241 51a8 	movw	r1, #5544	@ 0x15a8
 800b922:	4862      	ldr	r0, [pc, #392]	@ (800baac <HAL_TIM_ConfigClockSource+0x690>)
 800b924:	f7f8 ff10 	bl	8004748 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b928:	683b      	ldr	r3, [r7, #0]
 800b92a:	68db      	ldr	r3, [r3, #12]
 800b92c:	2b0f      	cmp	r3, #15
 800b92e:	d904      	bls.n	800b93a <HAL_TIM_ConfigClockSource+0x51e>
 800b930:	f241 51a9 	movw	r1, #5545	@ 0x15a9
 800b934:	485d      	ldr	r0, [pc, #372]	@ (800baac <HAL_TIM_ConfigClockSource+0x690>)
 800b936:	f7f8 ff07 	bl	8004748 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b946:	461a      	mov	r2, r3
 800b948:	f000 fd0f 	bl	800c36a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	2160      	movs	r1, #96	@ 0x60
 800b952:	4618      	mov	r0, r3
 800b954:	f000 fd39 	bl	800c3ca <TIM_ITRx_SetConfig>
      break;
 800b958:	e08f      	b.n	800ba7a <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	4a4d      	ldr	r2, [pc, #308]	@ (800ba94 <HAL_TIM_ConfigClockSource+0x678>)
 800b960:	4293      	cmp	r3, r2
 800b962:	d022      	beq.n	800b9aa <HAL_TIM_ConfigClockSource+0x58e>
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b96c:	d01d      	beq.n	800b9aa <HAL_TIM_ConfigClockSource+0x58e>
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	4a49      	ldr	r2, [pc, #292]	@ (800ba98 <HAL_TIM_ConfigClockSource+0x67c>)
 800b974:	4293      	cmp	r3, r2
 800b976:	d018      	beq.n	800b9aa <HAL_TIM_ConfigClockSource+0x58e>
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	4a47      	ldr	r2, [pc, #284]	@ (800ba9c <HAL_TIM_ConfigClockSource+0x680>)
 800b97e:	4293      	cmp	r3, r2
 800b980:	d013      	beq.n	800b9aa <HAL_TIM_ConfigClockSource+0x58e>
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	4a46      	ldr	r2, [pc, #280]	@ (800baa0 <HAL_TIM_ConfigClockSource+0x684>)
 800b988:	4293      	cmp	r3, r2
 800b98a:	d00e      	beq.n	800b9aa <HAL_TIM_ConfigClockSource+0x58e>
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	4a44      	ldr	r2, [pc, #272]	@ (800baa4 <HAL_TIM_ConfigClockSource+0x688>)
 800b992:	4293      	cmp	r3, r2
 800b994:	d009      	beq.n	800b9aa <HAL_TIM_ConfigClockSource+0x58e>
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	4a43      	ldr	r2, [pc, #268]	@ (800baa8 <HAL_TIM_ConfigClockSource+0x68c>)
 800b99c:	4293      	cmp	r3, r2
 800b99e:	d004      	beq.n	800b9aa <HAL_TIM_ConfigClockSource+0x58e>
 800b9a0:	f241 51b5 	movw	r1, #5557	@ 0x15b5
 800b9a4:	4841      	ldr	r0, [pc, #260]	@ (800baac <HAL_TIM_ConfigClockSource+0x690>)
 800b9a6:	f7f8 fecf 	bl	8004748 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b9aa:	683b      	ldr	r3, [r7, #0]
 800b9ac:	685b      	ldr	r3, [r3, #4]
 800b9ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b9b2:	d014      	beq.n	800b9de <HAL_TIM_ConfigClockSource+0x5c2>
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	685b      	ldr	r3, [r3, #4]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d010      	beq.n	800b9de <HAL_TIM_ConfigClockSource+0x5c2>
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	685b      	ldr	r3, [r3, #4]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d00c      	beq.n	800b9de <HAL_TIM_ConfigClockSource+0x5c2>
 800b9c4:	683b      	ldr	r3, [r7, #0]
 800b9c6:	685b      	ldr	r3, [r3, #4]
 800b9c8:	2b02      	cmp	r3, #2
 800b9ca:	d008      	beq.n	800b9de <HAL_TIM_ConfigClockSource+0x5c2>
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	685b      	ldr	r3, [r3, #4]
 800b9d0:	2b0a      	cmp	r3, #10
 800b9d2:	d004      	beq.n	800b9de <HAL_TIM_ConfigClockSource+0x5c2>
 800b9d4:	f241 51b8 	movw	r1, #5560	@ 0x15b8
 800b9d8:	4834      	ldr	r0, [pc, #208]	@ (800baac <HAL_TIM_ConfigClockSource+0x690>)
 800b9da:	f7f8 feb5 	bl	8004748 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	68db      	ldr	r3, [r3, #12]
 800b9e2:	2b0f      	cmp	r3, #15
 800b9e4:	d904      	bls.n	800b9f0 <HAL_TIM_ConfigClockSource+0x5d4>
 800b9e6:	f241 51b9 	movw	r1, #5561	@ 0x15b9
 800b9ea:	4830      	ldr	r0, [pc, #192]	@ (800baac <HAL_TIM_ConfigClockSource+0x690>)
 800b9ec:	f7f8 feac 	bl	8004748 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b9f8:	683b      	ldr	r3, [r7, #0]
 800b9fa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b9fc:	461a      	mov	r2, r3
 800b9fe:	f000 fc85 	bl	800c30c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	2140      	movs	r1, #64	@ 0x40
 800ba08:	4618      	mov	r0, r3
 800ba0a:	f000 fcde 	bl	800c3ca <TIM_ITRx_SetConfig>
      break;
 800ba0e:	e034      	b.n	800ba7a <HAL_TIM_ConfigClockSource+0x65e>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	4a1f      	ldr	r2, [pc, #124]	@ (800ba94 <HAL_TIM_ConfigClockSource+0x678>)
 800ba16:	4293      	cmp	r3, r2
 800ba18:	d022      	beq.n	800ba60 <HAL_TIM_ConfigClockSource+0x644>
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba22:	d01d      	beq.n	800ba60 <HAL_TIM_ConfigClockSource+0x644>
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	4a1b      	ldr	r2, [pc, #108]	@ (800ba98 <HAL_TIM_ConfigClockSource+0x67c>)
 800ba2a:	4293      	cmp	r3, r2
 800ba2c:	d018      	beq.n	800ba60 <HAL_TIM_ConfigClockSource+0x644>
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	4a1a      	ldr	r2, [pc, #104]	@ (800ba9c <HAL_TIM_ConfigClockSource+0x680>)
 800ba34:	4293      	cmp	r3, r2
 800ba36:	d013      	beq.n	800ba60 <HAL_TIM_ConfigClockSource+0x644>
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	4a18      	ldr	r2, [pc, #96]	@ (800baa0 <HAL_TIM_ConfigClockSource+0x684>)
 800ba3e:	4293      	cmp	r3, r2
 800ba40:	d00e      	beq.n	800ba60 <HAL_TIM_ConfigClockSource+0x644>
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	4a17      	ldr	r2, [pc, #92]	@ (800baa4 <HAL_TIM_ConfigClockSource+0x688>)
 800ba48:	4293      	cmp	r3, r2
 800ba4a:	d009      	beq.n	800ba60 <HAL_TIM_ConfigClockSource+0x644>
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	4a15      	ldr	r2, [pc, #84]	@ (800baa8 <HAL_TIM_ConfigClockSource+0x68c>)
 800ba52:	4293      	cmp	r3, r2
 800ba54:	d004      	beq.n	800ba60 <HAL_TIM_ConfigClockSource+0x644>
 800ba56:	f241 51c8 	movw	r1, #5576	@ 0x15c8
 800ba5a:	4814      	ldr	r0, [pc, #80]	@ (800baac <HAL_TIM_ConfigClockSource+0x690>)
 800ba5c:	f7f8 fe74 	bl	8004748 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681a      	ldr	r2, [r3, #0]
 800ba64:	683b      	ldr	r3, [r7, #0]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	4619      	mov	r1, r3
 800ba6a:	4610      	mov	r0, r2
 800ba6c:	f000 fcad 	bl	800c3ca <TIM_ITRx_SetConfig>
      break;
 800ba70:	e003      	b.n	800ba7a <HAL_TIM_ConfigClockSource+0x65e>
    }

    default:
      status = HAL_ERROR;
 800ba72:	2301      	movs	r3, #1
 800ba74:	73fb      	strb	r3, [r7, #15]
      break;
 800ba76:	e000      	b.n	800ba7a <HAL_TIM_ConfigClockSource+0x65e>
      break;
 800ba78:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	2201      	movs	r2, #1
 800ba7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	2200      	movs	r2, #0
 800ba86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ba8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	3710      	adds	r7, #16
 800ba90:	46bd      	mov	sp, r7
 800ba92:	bd80      	pop	{r7, pc}
 800ba94:	40012c00 	.word	0x40012c00
 800ba98:	40000400 	.word	0x40000400
 800ba9c:	40000800 	.word	0x40000800
 800baa0:	40000c00 	.word	0x40000c00
 800baa4:	40013400 	.word	0x40013400
 800baa8:	40014000 	.word	0x40014000
 800baac:	0800f2dc 	.word	0x0800f2dc

0800bab0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bab0:	b480      	push	{r7}
 800bab2:	b083      	sub	sp, #12
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bab8:	bf00      	nop
 800baba:	370c      	adds	r7, #12
 800babc:	46bd      	mov	sp, r7
 800babe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac2:	4770      	bx	lr

0800bac4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bac4:	b480      	push	{r7}
 800bac6:	b083      	sub	sp, #12
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bacc:	bf00      	nop
 800bace:	370c      	adds	r7, #12
 800bad0:	46bd      	mov	sp, r7
 800bad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad6:	4770      	bx	lr

0800bad8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bad8:	b480      	push	{r7}
 800bada:	b083      	sub	sp, #12
 800badc:	af00      	add	r7, sp, #0
 800bade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bae0:	bf00      	nop
 800bae2:	370c      	adds	r7, #12
 800bae4:	46bd      	mov	sp, r7
 800bae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baea:	4770      	bx	lr

0800baec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800baec:	b480      	push	{r7}
 800baee:	b083      	sub	sp, #12
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800baf4:	bf00      	nop
 800baf6:	370c      	adds	r7, #12
 800baf8:	46bd      	mov	sp, r7
 800bafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafe:	4770      	bx	lr

0800bb00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bb00:	b480      	push	{r7}
 800bb02:	b085      	sub	sp, #20
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	6078      	str	r0, [r7, #4]
 800bb08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	4a46      	ldr	r2, [pc, #280]	@ (800bc2c <TIM_Base_SetConfig+0x12c>)
 800bb14:	4293      	cmp	r3, r2
 800bb16:	d013      	beq.n	800bb40 <TIM_Base_SetConfig+0x40>
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb1e:	d00f      	beq.n	800bb40 <TIM_Base_SetConfig+0x40>
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	4a43      	ldr	r2, [pc, #268]	@ (800bc30 <TIM_Base_SetConfig+0x130>)
 800bb24:	4293      	cmp	r3, r2
 800bb26:	d00b      	beq.n	800bb40 <TIM_Base_SetConfig+0x40>
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	4a42      	ldr	r2, [pc, #264]	@ (800bc34 <TIM_Base_SetConfig+0x134>)
 800bb2c:	4293      	cmp	r3, r2
 800bb2e:	d007      	beq.n	800bb40 <TIM_Base_SetConfig+0x40>
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	4a41      	ldr	r2, [pc, #260]	@ (800bc38 <TIM_Base_SetConfig+0x138>)
 800bb34:	4293      	cmp	r3, r2
 800bb36:	d003      	beq.n	800bb40 <TIM_Base_SetConfig+0x40>
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	4a40      	ldr	r2, [pc, #256]	@ (800bc3c <TIM_Base_SetConfig+0x13c>)
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d108      	bne.n	800bb52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bb48:	683b      	ldr	r3, [r7, #0]
 800bb4a:	685b      	ldr	r3, [r3, #4]
 800bb4c:	68fa      	ldr	r2, [r7, #12]
 800bb4e:	4313      	orrs	r3, r2
 800bb50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	4a35      	ldr	r2, [pc, #212]	@ (800bc2c <TIM_Base_SetConfig+0x12c>)
 800bb56:	4293      	cmp	r3, r2
 800bb58:	d01f      	beq.n	800bb9a <TIM_Base_SetConfig+0x9a>
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb60:	d01b      	beq.n	800bb9a <TIM_Base_SetConfig+0x9a>
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	4a32      	ldr	r2, [pc, #200]	@ (800bc30 <TIM_Base_SetConfig+0x130>)
 800bb66:	4293      	cmp	r3, r2
 800bb68:	d017      	beq.n	800bb9a <TIM_Base_SetConfig+0x9a>
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	4a31      	ldr	r2, [pc, #196]	@ (800bc34 <TIM_Base_SetConfig+0x134>)
 800bb6e:	4293      	cmp	r3, r2
 800bb70:	d013      	beq.n	800bb9a <TIM_Base_SetConfig+0x9a>
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	4a30      	ldr	r2, [pc, #192]	@ (800bc38 <TIM_Base_SetConfig+0x138>)
 800bb76:	4293      	cmp	r3, r2
 800bb78:	d00f      	beq.n	800bb9a <TIM_Base_SetConfig+0x9a>
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	4a2f      	ldr	r2, [pc, #188]	@ (800bc3c <TIM_Base_SetConfig+0x13c>)
 800bb7e:	4293      	cmp	r3, r2
 800bb80:	d00b      	beq.n	800bb9a <TIM_Base_SetConfig+0x9a>
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	4a2e      	ldr	r2, [pc, #184]	@ (800bc40 <TIM_Base_SetConfig+0x140>)
 800bb86:	4293      	cmp	r3, r2
 800bb88:	d007      	beq.n	800bb9a <TIM_Base_SetConfig+0x9a>
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	4a2d      	ldr	r2, [pc, #180]	@ (800bc44 <TIM_Base_SetConfig+0x144>)
 800bb8e:	4293      	cmp	r3, r2
 800bb90:	d003      	beq.n	800bb9a <TIM_Base_SetConfig+0x9a>
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	4a2c      	ldr	r2, [pc, #176]	@ (800bc48 <TIM_Base_SetConfig+0x148>)
 800bb96:	4293      	cmp	r3, r2
 800bb98:	d108      	bne.n	800bbac <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bba0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	68db      	ldr	r3, [r3, #12]
 800bba6:	68fa      	ldr	r2, [r7, #12]
 800bba8:	4313      	orrs	r3, r2
 800bbaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bbb2:	683b      	ldr	r3, [r7, #0]
 800bbb4:	695b      	ldr	r3, [r3, #20]
 800bbb6:	4313      	orrs	r3, r2
 800bbb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	68fa      	ldr	r2, [r7, #12]
 800bbbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	689a      	ldr	r2, [r3, #8]
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	681a      	ldr	r2, [r3, #0]
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	4a16      	ldr	r2, [pc, #88]	@ (800bc2c <TIM_Base_SetConfig+0x12c>)
 800bbd4:	4293      	cmp	r3, r2
 800bbd6:	d00f      	beq.n	800bbf8 <TIM_Base_SetConfig+0xf8>
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	4a18      	ldr	r2, [pc, #96]	@ (800bc3c <TIM_Base_SetConfig+0x13c>)
 800bbdc:	4293      	cmp	r3, r2
 800bbde:	d00b      	beq.n	800bbf8 <TIM_Base_SetConfig+0xf8>
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	4a17      	ldr	r2, [pc, #92]	@ (800bc40 <TIM_Base_SetConfig+0x140>)
 800bbe4:	4293      	cmp	r3, r2
 800bbe6:	d007      	beq.n	800bbf8 <TIM_Base_SetConfig+0xf8>
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	4a16      	ldr	r2, [pc, #88]	@ (800bc44 <TIM_Base_SetConfig+0x144>)
 800bbec:	4293      	cmp	r3, r2
 800bbee:	d003      	beq.n	800bbf8 <TIM_Base_SetConfig+0xf8>
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	4a15      	ldr	r2, [pc, #84]	@ (800bc48 <TIM_Base_SetConfig+0x148>)
 800bbf4:	4293      	cmp	r3, r2
 800bbf6:	d103      	bne.n	800bc00 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bbf8:	683b      	ldr	r3, [r7, #0]
 800bbfa:	691a      	ldr	r2, [r3, #16]
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2201      	movs	r2, #1
 800bc04:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	691b      	ldr	r3, [r3, #16]
 800bc0a:	f003 0301 	and.w	r3, r3, #1
 800bc0e:	2b01      	cmp	r3, #1
 800bc10:	d105      	bne.n	800bc1e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	691b      	ldr	r3, [r3, #16]
 800bc16:	f023 0201 	bic.w	r2, r3, #1
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	611a      	str	r2, [r3, #16]
  }
}
 800bc1e:	bf00      	nop
 800bc20:	3714      	adds	r7, #20
 800bc22:	46bd      	mov	sp, r7
 800bc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc28:	4770      	bx	lr
 800bc2a:	bf00      	nop
 800bc2c:	40012c00 	.word	0x40012c00
 800bc30:	40000400 	.word	0x40000400
 800bc34:	40000800 	.word	0x40000800
 800bc38:	40000c00 	.word	0x40000c00
 800bc3c:	40013400 	.word	0x40013400
 800bc40:	40014000 	.word	0x40014000
 800bc44:	40014400 	.word	0x40014400
 800bc48:	40014800 	.word	0x40014800

0800bc4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b086      	sub	sp, #24
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
 800bc54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6a1b      	ldr	r3, [r3, #32]
 800bc5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	6a1b      	ldr	r3, [r3, #32]
 800bc60:	f023 0201 	bic.w	r2, r3, #1
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	685b      	ldr	r3, [r3, #4]
 800bc6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	699b      	ldr	r3, [r3, #24]
 800bc72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bc7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	f023 0303 	bic.w	r3, r3, #3
 800bc86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bc88:	683b      	ldr	r3, [r7, #0]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	68fa      	ldr	r2, [r7, #12]
 800bc8e:	4313      	orrs	r3, r2
 800bc90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800bc92:	697b      	ldr	r3, [r7, #20]
 800bc94:	f023 0302 	bic.w	r3, r3, #2
 800bc98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	689b      	ldr	r3, [r3, #8]
 800bc9e:	697a      	ldr	r2, [r7, #20]
 800bca0:	4313      	orrs	r3, r2
 800bca2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	4a40      	ldr	r2, [pc, #256]	@ (800bda8 <TIM_OC1_SetConfig+0x15c>)
 800bca8:	4293      	cmp	r3, r2
 800bcaa:	d00f      	beq.n	800bccc <TIM_OC1_SetConfig+0x80>
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	4a3f      	ldr	r2, [pc, #252]	@ (800bdac <TIM_OC1_SetConfig+0x160>)
 800bcb0:	4293      	cmp	r3, r2
 800bcb2:	d00b      	beq.n	800bccc <TIM_OC1_SetConfig+0x80>
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	4a3e      	ldr	r2, [pc, #248]	@ (800bdb0 <TIM_OC1_SetConfig+0x164>)
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	d007      	beq.n	800bccc <TIM_OC1_SetConfig+0x80>
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	4a3d      	ldr	r2, [pc, #244]	@ (800bdb4 <TIM_OC1_SetConfig+0x168>)
 800bcc0:	4293      	cmp	r3, r2
 800bcc2:	d003      	beq.n	800bccc <TIM_OC1_SetConfig+0x80>
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	4a3c      	ldr	r2, [pc, #240]	@ (800bdb8 <TIM_OC1_SetConfig+0x16c>)
 800bcc8:	4293      	cmp	r3, r2
 800bcca:	d119      	bne.n	800bd00 <TIM_OC1_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	68db      	ldr	r3, [r3, #12]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d008      	beq.n	800bce6 <TIM_OC1_SetConfig+0x9a>
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	68db      	ldr	r3, [r3, #12]
 800bcd8:	2b08      	cmp	r3, #8
 800bcda:	d004      	beq.n	800bce6 <TIM_OC1_SetConfig+0x9a>
 800bcdc:	f641 316e 	movw	r1, #7022	@ 0x1b6e
 800bce0:	4836      	ldr	r0, [pc, #216]	@ (800bdbc <TIM_OC1_SetConfig+0x170>)
 800bce2:	f7f8 fd31 	bl	8004748 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bce6:	697b      	ldr	r3, [r7, #20]
 800bce8:	f023 0308 	bic.w	r3, r3, #8
 800bcec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	68db      	ldr	r3, [r3, #12]
 800bcf2:	697a      	ldr	r2, [r7, #20]
 800bcf4:	4313      	orrs	r3, r2
 800bcf6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bcf8:	697b      	ldr	r3, [r7, #20]
 800bcfa:	f023 0304 	bic.w	r3, r3, #4
 800bcfe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	4a29      	ldr	r2, [pc, #164]	@ (800bda8 <TIM_OC1_SetConfig+0x15c>)
 800bd04:	4293      	cmp	r3, r2
 800bd06:	d00f      	beq.n	800bd28 <TIM_OC1_SetConfig+0xdc>
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	4a28      	ldr	r2, [pc, #160]	@ (800bdac <TIM_OC1_SetConfig+0x160>)
 800bd0c:	4293      	cmp	r3, r2
 800bd0e:	d00b      	beq.n	800bd28 <TIM_OC1_SetConfig+0xdc>
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	4a27      	ldr	r2, [pc, #156]	@ (800bdb0 <TIM_OC1_SetConfig+0x164>)
 800bd14:	4293      	cmp	r3, r2
 800bd16:	d007      	beq.n	800bd28 <TIM_OC1_SetConfig+0xdc>
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	4a26      	ldr	r2, [pc, #152]	@ (800bdb4 <TIM_OC1_SetConfig+0x168>)
 800bd1c:	4293      	cmp	r3, r2
 800bd1e:	d003      	beq.n	800bd28 <TIM_OC1_SetConfig+0xdc>
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	4a25      	ldr	r2, [pc, #148]	@ (800bdb8 <TIM_OC1_SetConfig+0x16c>)
 800bd24:	4293      	cmp	r3, r2
 800bd26:	d12d      	bne.n	800bd84 <TIM_OC1_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	699b      	ldr	r3, [r3, #24]
 800bd2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd30:	d008      	beq.n	800bd44 <TIM_OC1_SetConfig+0xf8>
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	699b      	ldr	r3, [r3, #24]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d004      	beq.n	800bd44 <TIM_OC1_SetConfig+0xf8>
 800bd3a:	f641 317b 	movw	r1, #7035	@ 0x1b7b
 800bd3e:	481f      	ldr	r0, [pc, #124]	@ (800bdbc <TIM_OC1_SetConfig+0x170>)
 800bd40:	f7f8 fd02 	bl	8004748 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800bd44:	683b      	ldr	r3, [r7, #0]
 800bd46:	695b      	ldr	r3, [r3, #20]
 800bd48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd4c:	d008      	beq.n	800bd60 <TIM_OC1_SetConfig+0x114>
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	695b      	ldr	r3, [r3, #20]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d004      	beq.n	800bd60 <TIM_OC1_SetConfig+0x114>
 800bd56:	f641 317c 	movw	r1, #7036	@ 0x1b7c
 800bd5a:	4818      	ldr	r0, [pc, #96]	@ (800bdbc <TIM_OC1_SetConfig+0x170>)
 800bd5c:	f7f8 fcf4 	bl	8004748 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bd60:	693b      	ldr	r3, [r7, #16]
 800bd62:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bd66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bd68:	693b      	ldr	r3, [r7, #16]
 800bd6a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bd6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bd70:	683b      	ldr	r3, [r7, #0]
 800bd72:	695b      	ldr	r3, [r3, #20]
 800bd74:	693a      	ldr	r2, [r7, #16]
 800bd76:	4313      	orrs	r3, r2
 800bd78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bd7a:	683b      	ldr	r3, [r7, #0]
 800bd7c:	699b      	ldr	r3, [r3, #24]
 800bd7e:	693a      	ldr	r2, [r7, #16]
 800bd80:	4313      	orrs	r3, r2
 800bd82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	693a      	ldr	r2, [r7, #16]
 800bd88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	68fa      	ldr	r2, [r7, #12]
 800bd8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bd90:	683b      	ldr	r3, [r7, #0]
 800bd92:	685a      	ldr	r2, [r3, #4]
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	697a      	ldr	r2, [r7, #20]
 800bd9c:	621a      	str	r2, [r3, #32]
}
 800bd9e:	bf00      	nop
 800bda0:	3718      	adds	r7, #24
 800bda2:	46bd      	mov	sp, r7
 800bda4:	bd80      	pop	{r7, pc}
 800bda6:	bf00      	nop
 800bda8:	40012c00 	.word	0x40012c00
 800bdac:	40013400 	.word	0x40013400
 800bdb0:	40014000 	.word	0x40014000
 800bdb4:	40014400 	.word	0x40014400
 800bdb8:	40014800 	.word	0x40014800
 800bdbc:	0800f2dc 	.word	0x0800f2dc

0800bdc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b086      	sub	sp, #24
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
 800bdc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	6a1b      	ldr	r3, [r3, #32]
 800bdce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	6a1b      	ldr	r3, [r3, #32]
 800bdd4:	f023 0210 	bic.w	r2, r3, #16
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	685b      	ldr	r3, [r3, #4]
 800bde0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	699b      	ldr	r3, [r3, #24]
 800bde6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bdee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bdf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bdfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bdfc:	683b      	ldr	r3, [r7, #0]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	021b      	lsls	r3, r3, #8
 800be02:	68fa      	ldr	r2, [r7, #12]
 800be04:	4313      	orrs	r3, r2
 800be06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800be08:	697b      	ldr	r3, [r7, #20]
 800be0a:	f023 0320 	bic.w	r3, r3, #32
 800be0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	689b      	ldr	r3, [r3, #8]
 800be14:	011b      	lsls	r3, r3, #4
 800be16:	697a      	ldr	r2, [r7, #20]
 800be18:	4313      	orrs	r3, r2
 800be1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	4a3b      	ldr	r2, [pc, #236]	@ (800bf0c <TIM_OC2_SetConfig+0x14c>)
 800be20:	4293      	cmp	r3, r2
 800be22:	d003      	beq.n	800be2c <TIM_OC2_SetConfig+0x6c>
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	4a3a      	ldr	r2, [pc, #232]	@ (800bf10 <TIM_OC2_SetConfig+0x150>)
 800be28:	4293      	cmp	r3, r2
 800be2a:	d11a      	bne.n	800be62 <TIM_OC2_SetConfig+0xa2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	68db      	ldr	r3, [r3, #12]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d008      	beq.n	800be46 <TIM_OC2_SetConfig+0x86>
 800be34:	683b      	ldr	r3, [r7, #0]
 800be36:	68db      	ldr	r3, [r3, #12]
 800be38:	2b08      	cmp	r3, #8
 800be3a:	d004      	beq.n	800be46 <TIM_OC2_SetConfig+0x86>
 800be3c:	f641 31ba 	movw	r1, #7098	@ 0x1bba
 800be40:	4834      	ldr	r0, [pc, #208]	@ (800bf14 <TIM_OC2_SetConfig+0x154>)
 800be42:	f7f8 fc81 	bl	8004748 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800be46:	697b      	ldr	r3, [r7, #20]
 800be48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800be4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800be4e:	683b      	ldr	r3, [r7, #0]
 800be50:	68db      	ldr	r3, [r3, #12]
 800be52:	011b      	lsls	r3, r3, #4
 800be54:	697a      	ldr	r2, [r7, #20]
 800be56:	4313      	orrs	r3, r2
 800be58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800be5a:	697b      	ldr	r3, [r7, #20]
 800be5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800be60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	4a29      	ldr	r2, [pc, #164]	@ (800bf0c <TIM_OC2_SetConfig+0x14c>)
 800be66:	4293      	cmp	r3, r2
 800be68:	d00f      	beq.n	800be8a <TIM_OC2_SetConfig+0xca>
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	4a28      	ldr	r2, [pc, #160]	@ (800bf10 <TIM_OC2_SetConfig+0x150>)
 800be6e:	4293      	cmp	r3, r2
 800be70:	d00b      	beq.n	800be8a <TIM_OC2_SetConfig+0xca>
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	4a28      	ldr	r2, [pc, #160]	@ (800bf18 <TIM_OC2_SetConfig+0x158>)
 800be76:	4293      	cmp	r3, r2
 800be78:	d007      	beq.n	800be8a <TIM_OC2_SetConfig+0xca>
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	4a27      	ldr	r2, [pc, #156]	@ (800bf1c <TIM_OC2_SetConfig+0x15c>)
 800be7e:	4293      	cmp	r3, r2
 800be80:	d003      	beq.n	800be8a <TIM_OC2_SetConfig+0xca>
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	4a26      	ldr	r2, [pc, #152]	@ (800bf20 <TIM_OC2_SetConfig+0x160>)
 800be86:	4293      	cmp	r3, r2
 800be88:	d12f      	bne.n	800beea <TIM_OC2_SetConfig+0x12a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800be8a:	683b      	ldr	r3, [r7, #0]
 800be8c:	699b      	ldr	r3, [r3, #24]
 800be8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be92:	d008      	beq.n	800bea6 <TIM_OC2_SetConfig+0xe6>
 800be94:	683b      	ldr	r3, [r7, #0]
 800be96:	699b      	ldr	r3, [r3, #24]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d004      	beq.n	800bea6 <TIM_OC2_SetConfig+0xe6>
 800be9c:	f641 31c7 	movw	r1, #7111	@ 0x1bc7
 800bea0:	481c      	ldr	r0, [pc, #112]	@ (800bf14 <TIM_OC2_SetConfig+0x154>)
 800bea2:	f7f8 fc51 	bl	8004748 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	695b      	ldr	r3, [r3, #20]
 800beaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800beae:	d008      	beq.n	800bec2 <TIM_OC2_SetConfig+0x102>
 800beb0:	683b      	ldr	r3, [r7, #0]
 800beb2:	695b      	ldr	r3, [r3, #20]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d004      	beq.n	800bec2 <TIM_OC2_SetConfig+0x102>
 800beb8:	f641 31c8 	movw	r1, #7112	@ 0x1bc8
 800bebc:	4815      	ldr	r0, [pc, #84]	@ (800bf14 <TIM_OC2_SetConfig+0x154>)
 800bebe:	f7f8 fc43 	bl	8004748 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bec2:	693b      	ldr	r3, [r7, #16]
 800bec4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bec8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800beca:	693b      	ldr	r3, [r7, #16]
 800becc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bed0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bed2:	683b      	ldr	r3, [r7, #0]
 800bed4:	695b      	ldr	r3, [r3, #20]
 800bed6:	009b      	lsls	r3, r3, #2
 800bed8:	693a      	ldr	r2, [r7, #16]
 800beda:	4313      	orrs	r3, r2
 800bedc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	699b      	ldr	r3, [r3, #24]
 800bee2:	009b      	lsls	r3, r3, #2
 800bee4:	693a      	ldr	r2, [r7, #16]
 800bee6:	4313      	orrs	r3, r2
 800bee8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	693a      	ldr	r2, [r7, #16]
 800beee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	68fa      	ldr	r2, [r7, #12]
 800bef4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bef6:	683b      	ldr	r3, [r7, #0]
 800bef8:	685a      	ldr	r2, [r3, #4]
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	697a      	ldr	r2, [r7, #20]
 800bf02:	621a      	str	r2, [r3, #32]
}
 800bf04:	bf00      	nop
 800bf06:	3718      	adds	r7, #24
 800bf08:	46bd      	mov	sp, r7
 800bf0a:	bd80      	pop	{r7, pc}
 800bf0c:	40012c00 	.word	0x40012c00
 800bf10:	40013400 	.word	0x40013400
 800bf14:	0800f2dc 	.word	0x0800f2dc
 800bf18:	40014000 	.word	0x40014000
 800bf1c:	40014400 	.word	0x40014400
 800bf20:	40014800 	.word	0x40014800

0800bf24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bf24:	b580      	push	{r7, lr}
 800bf26:	b086      	sub	sp, #24
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
 800bf2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	6a1b      	ldr	r3, [r3, #32]
 800bf32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	6a1b      	ldr	r3, [r3, #32]
 800bf38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	685b      	ldr	r3, [r3, #4]
 800bf44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	69db      	ldr	r3, [r3, #28]
 800bf4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bf52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	f023 0303 	bic.w	r3, r3, #3
 800bf5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bf60:	683b      	ldr	r3, [r7, #0]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	68fa      	ldr	r2, [r7, #12]
 800bf66:	4313      	orrs	r3, r2
 800bf68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bf6a:	697b      	ldr	r3, [r7, #20]
 800bf6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bf70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	689b      	ldr	r3, [r3, #8]
 800bf76:	021b      	lsls	r3, r3, #8
 800bf78:	697a      	ldr	r2, [r7, #20]
 800bf7a:	4313      	orrs	r3, r2
 800bf7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	4a3b      	ldr	r2, [pc, #236]	@ (800c070 <TIM_OC3_SetConfig+0x14c>)
 800bf82:	4293      	cmp	r3, r2
 800bf84:	d003      	beq.n	800bf8e <TIM_OC3_SetConfig+0x6a>
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	4a3a      	ldr	r2, [pc, #232]	@ (800c074 <TIM_OC3_SetConfig+0x150>)
 800bf8a:	4293      	cmp	r3, r2
 800bf8c:	d11a      	bne.n	800bfc4 <TIM_OC3_SetConfig+0xa0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800bf8e:	683b      	ldr	r3, [r7, #0]
 800bf90:	68db      	ldr	r3, [r3, #12]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d008      	beq.n	800bfa8 <TIM_OC3_SetConfig+0x84>
 800bf96:	683b      	ldr	r3, [r7, #0]
 800bf98:	68db      	ldr	r3, [r3, #12]
 800bf9a:	2b08      	cmp	r3, #8
 800bf9c:	d004      	beq.n	800bfa8 <TIM_OC3_SetConfig+0x84>
 800bf9e:	f641 4105 	movw	r1, #7173	@ 0x1c05
 800bfa2:	4835      	ldr	r0, [pc, #212]	@ (800c078 <TIM_OC3_SetConfig+0x154>)
 800bfa4:	f7f8 fbd0 	bl	8004748 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bfa8:	697b      	ldr	r3, [r7, #20]
 800bfaa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bfae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bfb0:	683b      	ldr	r3, [r7, #0]
 800bfb2:	68db      	ldr	r3, [r3, #12]
 800bfb4:	021b      	lsls	r3, r3, #8
 800bfb6:	697a      	ldr	r2, [r7, #20]
 800bfb8:	4313      	orrs	r3, r2
 800bfba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bfbc:	697b      	ldr	r3, [r7, #20]
 800bfbe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bfc2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	4a2a      	ldr	r2, [pc, #168]	@ (800c070 <TIM_OC3_SetConfig+0x14c>)
 800bfc8:	4293      	cmp	r3, r2
 800bfca:	d00f      	beq.n	800bfec <TIM_OC3_SetConfig+0xc8>
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	4a29      	ldr	r2, [pc, #164]	@ (800c074 <TIM_OC3_SetConfig+0x150>)
 800bfd0:	4293      	cmp	r3, r2
 800bfd2:	d00b      	beq.n	800bfec <TIM_OC3_SetConfig+0xc8>
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	4a29      	ldr	r2, [pc, #164]	@ (800c07c <TIM_OC3_SetConfig+0x158>)
 800bfd8:	4293      	cmp	r3, r2
 800bfda:	d007      	beq.n	800bfec <TIM_OC3_SetConfig+0xc8>
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	4a28      	ldr	r2, [pc, #160]	@ (800c080 <TIM_OC3_SetConfig+0x15c>)
 800bfe0:	4293      	cmp	r3, r2
 800bfe2:	d003      	beq.n	800bfec <TIM_OC3_SetConfig+0xc8>
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	4a27      	ldr	r2, [pc, #156]	@ (800c084 <TIM_OC3_SetConfig+0x160>)
 800bfe8:	4293      	cmp	r3, r2
 800bfea:	d12f      	bne.n	800c04c <TIM_OC3_SetConfig+0x128>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	699b      	ldr	r3, [r3, #24]
 800bff0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bff4:	d008      	beq.n	800c008 <TIM_OC3_SetConfig+0xe4>
 800bff6:	683b      	ldr	r3, [r7, #0]
 800bff8:	699b      	ldr	r3, [r3, #24]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d004      	beq.n	800c008 <TIM_OC3_SetConfig+0xe4>
 800bffe:	f641 4112 	movw	r1, #7186	@ 0x1c12
 800c002:	481d      	ldr	r0, [pc, #116]	@ (800c078 <TIM_OC3_SetConfig+0x154>)
 800c004:	f7f8 fba0 	bl	8004748 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800c008:	683b      	ldr	r3, [r7, #0]
 800c00a:	695b      	ldr	r3, [r3, #20]
 800c00c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c010:	d008      	beq.n	800c024 <TIM_OC3_SetConfig+0x100>
 800c012:	683b      	ldr	r3, [r7, #0]
 800c014:	695b      	ldr	r3, [r3, #20]
 800c016:	2b00      	cmp	r3, #0
 800c018:	d004      	beq.n	800c024 <TIM_OC3_SetConfig+0x100>
 800c01a:	f641 4113 	movw	r1, #7187	@ 0x1c13
 800c01e:	4816      	ldr	r0, [pc, #88]	@ (800c078 <TIM_OC3_SetConfig+0x154>)
 800c020:	f7f8 fb92 	bl	8004748 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c024:	693b      	ldr	r3, [r7, #16]
 800c026:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c02a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c02c:	693b      	ldr	r3, [r7, #16]
 800c02e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c032:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c034:	683b      	ldr	r3, [r7, #0]
 800c036:	695b      	ldr	r3, [r3, #20]
 800c038:	011b      	lsls	r3, r3, #4
 800c03a:	693a      	ldr	r2, [r7, #16]
 800c03c:	4313      	orrs	r3, r2
 800c03e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c040:	683b      	ldr	r3, [r7, #0]
 800c042:	699b      	ldr	r3, [r3, #24]
 800c044:	011b      	lsls	r3, r3, #4
 800c046:	693a      	ldr	r2, [r7, #16]
 800c048:	4313      	orrs	r3, r2
 800c04a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	693a      	ldr	r2, [r7, #16]
 800c050:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	68fa      	ldr	r2, [r7, #12]
 800c056:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c058:	683b      	ldr	r3, [r7, #0]
 800c05a:	685a      	ldr	r2, [r3, #4]
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	697a      	ldr	r2, [r7, #20]
 800c064:	621a      	str	r2, [r3, #32]
}
 800c066:	bf00      	nop
 800c068:	3718      	adds	r7, #24
 800c06a:	46bd      	mov	sp, r7
 800c06c:	bd80      	pop	{r7, pc}
 800c06e:	bf00      	nop
 800c070:	40012c00 	.word	0x40012c00
 800c074:	40013400 	.word	0x40013400
 800c078:	0800f2dc 	.word	0x0800f2dc
 800c07c:	40014000 	.word	0x40014000
 800c080:	40014400 	.word	0x40014400
 800c084:	40014800 	.word	0x40014800

0800c088 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b086      	sub	sp, #24
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
 800c090:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	6a1b      	ldr	r3, [r3, #32]
 800c096:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	6a1b      	ldr	r3, [r3, #32]
 800c09c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	685b      	ldr	r3, [r3, #4]
 800c0a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	69db      	ldr	r3, [r3, #28]
 800c0ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c0b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c0ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c0c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c0c4:	683b      	ldr	r3, [r7, #0]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	021b      	lsls	r3, r3, #8
 800c0ca:	68fa      	ldr	r2, [r7, #12]
 800c0cc:	4313      	orrs	r3, r2
 800c0ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c0d0:	693b      	ldr	r3, [r7, #16]
 800c0d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c0d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c0d8:	683b      	ldr	r3, [r7, #0]
 800c0da:	689b      	ldr	r3, [r3, #8]
 800c0dc:	031b      	lsls	r3, r3, #12
 800c0de:	693a      	ldr	r2, [r7, #16]
 800c0e0:	4313      	orrs	r3, r2
 800c0e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	4a1e      	ldr	r2, [pc, #120]	@ (800c160 <TIM_OC4_SetConfig+0xd8>)
 800c0e8:	4293      	cmp	r3, r2
 800c0ea:	d00f      	beq.n	800c10c <TIM_OC4_SetConfig+0x84>
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	4a1d      	ldr	r2, [pc, #116]	@ (800c164 <TIM_OC4_SetConfig+0xdc>)
 800c0f0:	4293      	cmp	r3, r2
 800c0f2:	d00b      	beq.n	800c10c <TIM_OC4_SetConfig+0x84>
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	4a1c      	ldr	r2, [pc, #112]	@ (800c168 <TIM_OC4_SetConfig+0xe0>)
 800c0f8:	4293      	cmp	r3, r2
 800c0fa:	d007      	beq.n	800c10c <TIM_OC4_SetConfig+0x84>
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	4a1b      	ldr	r2, [pc, #108]	@ (800c16c <TIM_OC4_SetConfig+0xe4>)
 800c100:	4293      	cmp	r3, r2
 800c102:	d003      	beq.n	800c10c <TIM_OC4_SetConfig+0x84>
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	4a1a      	ldr	r2, [pc, #104]	@ (800c170 <TIM_OC4_SetConfig+0xe8>)
 800c108:	4293      	cmp	r3, r2
 800c10a:	d117      	bne.n	800c13c <TIM_OC4_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800c10c:	683b      	ldr	r3, [r7, #0]
 800c10e:	695b      	ldr	r3, [r3, #20]
 800c110:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c114:	d008      	beq.n	800c128 <TIM_OC4_SetConfig+0xa0>
 800c116:	683b      	ldr	r3, [r7, #0]
 800c118:	695b      	ldr	r3, [r3, #20]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d004      	beq.n	800c128 <TIM_OC4_SetConfig+0xa0>
 800c11e:	f641 4152 	movw	r1, #7250	@ 0x1c52
 800c122:	4814      	ldr	r0, [pc, #80]	@ (800c174 <TIM_OC4_SetConfig+0xec>)
 800c124:	f7f8 fb10 	bl	8004748 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c128:	697b      	ldr	r3, [r7, #20]
 800c12a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c12e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c130:	683b      	ldr	r3, [r7, #0]
 800c132:	695b      	ldr	r3, [r3, #20]
 800c134:	019b      	lsls	r3, r3, #6
 800c136:	697a      	ldr	r2, [r7, #20]
 800c138:	4313      	orrs	r3, r2
 800c13a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	697a      	ldr	r2, [r7, #20]
 800c140:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	68fa      	ldr	r2, [r7, #12]
 800c146:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	685a      	ldr	r2, [r3, #4]
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	693a      	ldr	r2, [r7, #16]
 800c154:	621a      	str	r2, [r3, #32]
}
 800c156:	bf00      	nop
 800c158:	3718      	adds	r7, #24
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}
 800c15e:	bf00      	nop
 800c160:	40012c00 	.word	0x40012c00
 800c164:	40013400 	.word	0x40013400
 800c168:	40014000 	.word	0x40014000
 800c16c:	40014400 	.word	0x40014400
 800c170:	40014800 	.word	0x40014800
 800c174:	0800f2dc 	.word	0x0800f2dc

0800c178 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c178:	b480      	push	{r7}
 800c17a:	b087      	sub	sp, #28
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
 800c180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	6a1b      	ldr	r3, [r3, #32]
 800c186:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	6a1b      	ldr	r3, [r3, #32]
 800c18c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	685b      	ldr	r3, [r3, #4]
 800c198:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c19e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c1a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c1aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	68fa      	ldr	r2, [r7, #12]
 800c1b2:	4313      	orrs	r3, r2
 800c1b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c1b6:	693b      	ldr	r3, [r7, #16]
 800c1b8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c1bc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c1be:	683b      	ldr	r3, [r7, #0]
 800c1c0:	689b      	ldr	r3, [r3, #8]
 800c1c2:	041b      	lsls	r3, r3, #16
 800c1c4:	693a      	ldr	r2, [r7, #16]
 800c1c6:	4313      	orrs	r3, r2
 800c1c8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	4a17      	ldr	r2, [pc, #92]	@ (800c22c <TIM_OC5_SetConfig+0xb4>)
 800c1ce:	4293      	cmp	r3, r2
 800c1d0:	d00f      	beq.n	800c1f2 <TIM_OC5_SetConfig+0x7a>
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	4a16      	ldr	r2, [pc, #88]	@ (800c230 <TIM_OC5_SetConfig+0xb8>)
 800c1d6:	4293      	cmp	r3, r2
 800c1d8:	d00b      	beq.n	800c1f2 <TIM_OC5_SetConfig+0x7a>
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	4a15      	ldr	r2, [pc, #84]	@ (800c234 <TIM_OC5_SetConfig+0xbc>)
 800c1de:	4293      	cmp	r3, r2
 800c1e0:	d007      	beq.n	800c1f2 <TIM_OC5_SetConfig+0x7a>
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	4a14      	ldr	r2, [pc, #80]	@ (800c238 <TIM_OC5_SetConfig+0xc0>)
 800c1e6:	4293      	cmp	r3, r2
 800c1e8:	d003      	beq.n	800c1f2 <TIM_OC5_SetConfig+0x7a>
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	4a13      	ldr	r2, [pc, #76]	@ (800c23c <TIM_OC5_SetConfig+0xc4>)
 800c1ee:	4293      	cmp	r3, r2
 800c1f0:	d109      	bne.n	800c206 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c1f2:	697b      	ldr	r3, [r7, #20]
 800c1f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c1f8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	695b      	ldr	r3, [r3, #20]
 800c1fe:	021b      	lsls	r3, r3, #8
 800c200:	697a      	ldr	r2, [r7, #20]
 800c202:	4313      	orrs	r3, r2
 800c204:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	697a      	ldr	r2, [r7, #20]
 800c20a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	68fa      	ldr	r2, [r7, #12]
 800c210:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c212:	683b      	ldr	r3, [r7, #0]
 800c214:	685a      	ldr	r2, [r3, #4]
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	693a      	ldr	r2, [r7, #16]
 800c21e:	621a      	str	r2, [r3, #32]
}
 800c220:	bf00      	nop
 800c222:	371c      	adds	r7, #28
 800c224:	46bd      	mov	sp, r7
 800c226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c22a:	4770      	bx	lr
 800c22c:	40012c00 	.word	0x40012c00
 800c230:	40013400 	.word	0x40013400
 800c234:	40014000 	.word	0x40014000
 800c238:	40014400 	.word	0x40014400
 800c23c:	40014800 	.word	0x40014800

0800c240 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c240:	b480      	push	{r7}
 800c242:	b087      	sub	sp, #28
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
 800c248:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	6a1b      	ldr	r3, [r3, #32]
 800c24e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	6a1b      	ldr	r3, [r3, #32]
 800c254:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	685b      	ldr	r3, [r3, #4]
 800c260:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c26e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c272:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	021b      	lsls	r3, r3, #8
 800c27a:	68fa      	ldr	r2, [r7, #12]
 800c27c:	4313      	orrs	r3, r2
 800c27e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c280:	693b      	ldr	r3, [r7, #16]
 800c282:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c286:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	689b      	ldr	r3, [r3, #8]
 800c28c:	051b      	lsls	r3, r3, #20
 800c28e:	693a      	ldr	r2, [r7, #16]
 800c290:	4313      	orrs	r3, r2
 800c292:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	4a18      	ldr	r2, [pc, #96]	@ (800c2f8 <TIM_OC6_SetConfig+0xb8>)
 800c298:	4293      	cmp	r3, r2
 800c29a:	d00f      	beq.n	800c2bc <TIM_OC6_SetConfig+0x7c>
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	4a17      	ldr	r2, [pc, #92]	@ (800c2fc <TIM_OC6_SetConfig+0xbc>)
 800c2a0:	4293      	cmp	r3, r2
 800c2a2:	d00b      	beq.n	800c2bc <TIM_OC6_SetConfig+0x7c>
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	4a16      	ldr	r2, [pc, #88]	@ (800c300 <TIM_OC6_SetConfig+0xc0>)
 800c2a8:	4293      	cmp	r3, r2
 800c2aa:	d007      	beq.n	800c2bc <TIM_OC6_SetConfig+0x7c>
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	4a15      	ldr	r2, [pc, #84]	@ (800c304 <TIM_OC6_SetConfig+0xc4>)
 800c2b0:	4293      	cmp	r3, r2
 800c2b2:	d003      	beq.n	800c2bc <TIM_OC6_SetConfig+0x7c>
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	4a14      	ldr	r2, [pc, #80]	@ (800c308 <TIM_OC6_SetConfig+0xc8>)
 800c2b8:	4293      	cmp	r3, r2
 800c2ba:	d109      	bne.n	800c2d0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c2bc:	697b      	ldr	r3, [r7, #20]
 800c2be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c2c2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c2c4:	683b      	ldr	r3, [r7, #0]
 800c2c6:	695b      	ldr	r3, [r3, #20]
 800c2c8:	029b      	lsls	r3, r3, #10
 800c2ca:	697a      	ldr	r2, [r7, #20]
 800c2cc:	4313      	orrs	r3, r2
 800c2ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	697a      	ldr	r2, [r7, #20]
 800c2d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	68fa      	ldr	r2, [r7, #12]
 800c2da:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	685a      	ldr	r2, [r3, #4]
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	693a      	ldr	r2, [r7, #16]
 800c2e8:	621a      	str	r2, [r3, #32]
}
 800c2ea:	bf00      	nop
 800c2ec:	371c      	adds	r7, #28
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f4:	4770      	bx	lr
 800c2f6:	bf00      	nop
 800c2f8:	40012c00 	.word	0x40012c00
 800c2fc:	40013400 	.word	0x40013400
 800c300:	40014000 	.word	0x40014000
 800c304:	40014400 	.word	0x40014400
 800c308:	40014800 	.word	0x40014800

0800c30c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c30c:	b480      	push	{r7}
 800c30e:	b087      	sub	sp, #28
 800c310:	af00      	add	r7, sp, #0
 800c312:	60f8      	str	r0, [r7, #12]
 800c314:	60b9      	str	r1, [r7, #8]
 800c316:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	6a1b      	ldr	r3, [r3, #32]
 800c31c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	6a1b      	ldr	r3, [r3, #32]
 800c322:	f023 0201 	bic.w	r2, r3, #1
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	699b      	ldr	r3, [r3, #24]
 800c32e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c330:	693b      	ldr	r3, [r7, #16]
 800c332:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c336:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	011b      	lsls	r3, r3, #4
 800c33c:	693a      	ldr	r2, [r7, #16]
 800c33e:	4313      	orrs	r3, r2
 800c340:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c342:	697b      	ldr	r3, [r7, #20]
 800c344:	f023 030a 	bic.w	r3, r3, #10
 800c348:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c34a:	697a      	ldr	r2, [r7, #20]
 800c34c:	68bb      	ldr	r3, [r7, #8]
 800c34e:	4313      	orrs	r3, r2
 800c350:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	693a      	ldr	r2, [r7, #16]
 800c356:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	697a      	ldr	r2, [r7, #20]
 800c35c:	621a      	str	r2, [r3, #32]
}
 800c35e:	bf00      	nop
 800c360:	371c      	adds	r7, #28
 800c362:	46bd      	mov	sp, r7
 800c364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c368:	4770      	bx	lr

0800c36a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c36a:	b480      	push	{r7}
 800c36c:	b087      	sub	sp, #28
 800c36e:	af00      	add	r7, sp, #0
 800c370:	60f8      	str	r0, [r7, #12]
 800c372:	60b9      	str	r1, [r7, #8]
 800c374:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	6a1b      	ldr	r3, [r3, #32]
 800c37a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	6a1b      	ldr	r3, [r3, #32]
 800c380:	f023 0210 	bic.w	r2, r3, #16
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	699b      	ldr	r3, [r3, #24]
 800c38c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c38e:	693b      	ldr	r3, [r7, #16]
 800c390:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c394:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	031b      	lsls	r3, r3, #12
 800c39a:	693a      	ldr	r2, [r7, #16]
 800c39c:	4313      	orrs	r3, r2
 800c39e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c3a0:	697b      	ldr	r3, [r7, #20]
 800c3a2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c3a6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	011b      	lsls	r3, r3, #4
 800c3ac:	697a      	ldr	r2, [r7, #20]
 800c3ae:	4313      	orrs	r3, r2
 800c3b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	693a      	ldr	r2, [r7, #16]
 800c3b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	697a      	ldr	r2, [r7, #20]
 800c3bc:	621a      	str	r2, [r3, #32]
}
 800c3be:	bf00      	nop
 800c3c0:	371c      	adds	r7, #28
 800c3c2:	46bd      	mov	sp, r7
 800c3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c8:	4770      	bx	lr

0800c3ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c3ca:	b480      	push	{r7}
 800c3cc:	b085      	sub	sp, #20
 800c3ce:	af00      	add	r7, sp, #0
 800c3d0:	6078      	str	r0, [r7, #4]
 800c3d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	689b      	ldr	r3, [r3, #8]
 800c3d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c3e2:	683a      	ldr	r2, [r7, #0]
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	4313      	orrs	r3, r2
 800c3e8:	f043 0307 	orr.w	r3, r3, #7
 800c3ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	68fa      	ldr	r2, [r7, #12]
 800c3f2:	609a      	str	r2, [r3, #8]
}
 800c3f4:	bf00      	nop
 800c3f6:	3714      	adds	r7, #20
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fe:	4770      	bx	lr

0800c400 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c400:	b480      	push	{r7}
 800c402:	b087      	sub	sp, #28
 800c404:	af00      	add	r7, sp, #0
 800c406:	60f8      	str	r0, [r7, #12]
 800c408:	60b9      	str	r1, [r7, #8]
 800c40a:	607a      	str	r2, [r7, #4]
 800c40c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	689b      	ldr	r3, [r3, #8]
 800c412:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c414:	697b      	ldr	r3, [r7, #20]
 800c416:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c41a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c41c:	683b      	ldr	r3, [r7, #0]
 800c41e:	021a      	lsls	r2, r3, #8
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	431a      	orrs	r2, r3
 800c424:	68bb      	ldr	r3, [r7, #8]
 800c426:	4313      	orrs	r3, r2
 800c428:	697a      	ldr	r2, [r7, #20]
 800c42a:	4313      	orrs	r3, r2
 800c42c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	697a      	ldr	r2, [r7, #20]
 800c432:	609a      	str	r2, [r3, #8]
}
 800c434:	bf00      	nop
 800c436:	371c      	adds	r7, #28
 800c438:	46bd      	mov	sp, r7
 800c43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43e:	4770      	bx	lr

0800c440 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c440:	b580      	push	{r7, lr}
 800c442:	b086      	sub	sp, #24
 800c444:	af00      	add	r7, sp, #0
 800c446:	60f8      	str	r0, [r7, #12]
 800c448:	60b9      	str	r1, [r7, #8]
 800c44a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	4a2f      	ldr	r2, [pc, #188]	@ (800c50c <TIM_CCxChannelCmd+0xcc>)
 800c450:	4293      	cmp	r3, r2
 800c452:	d024      	beq.n	800c49e <TIM_CCxChannelCmd+0x5e>
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c45a:	d020      	beq.n	800c49e <TIM_CCxChannelCmd+0x5e>
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	4a2c      	ldr	r2, [pc, #176]	@ (800c510 <TIM_CCxChannelCmd+0xd0>)
 800c460:	4293      	cmp	r3, r2
 800c462:	d01c      	beq.n	800c49e <TIM_CCxChannelCmd+0x5e>
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	4a2b      	ldr	r2, [pc, #172]	@ (800c514 <TIM_CCxChannelCmd+0xd4>)
 800c468:	4293      	cmp	r3, r2
 800c46a:	d018      	beq.n	800c49e <TIM_CCxChannelCmd+0x5e>
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	4a2a      	ldr	r2, [pc, #168]	@ (800c518 <TIM_CCxChannelCmd+0xd8>)
 800c470:	4293      	cmp	r3, r2
 800c472:	d014      	beq.n	800c49e <TIM_CCxChannelCmd+0x5e>
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	4a29      	ldr	r2, [pc, #164]	@ (800c51c <TIM_CCxChannelCmd+0xdc>)
 800c478:	4293      	cmp	r3, r2
 800c47a:	d010      	beq.n	800c49e <TIM_CCxChannelCmd+0x5e>
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	4a28      	ldr	r2, [pc, #160]	@ (800c520 <TIM_CCxChannelCmd+0xe0>)
 800c480:	4293      	cmp	r3, r2
 800c482:	d00c      	beq.n	800c49e <TIM_CCxChannelCmd+0x5e>
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	4a27      	ldr	r2, [pc, #156]	@ (800c524 <TIM_CCxChannelCmd+0xe4>)
 800c488:	4293      	cmp	r3, r2
 800c48a:	d008      	beq.n	800c49e <TIM_CCxChannelCmd+0x5e>
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	4a26      	ldr	r2, [pc, #152]	@ (800c528 <TIM_CCxChannelCmd+0xe8>)
 800c490:	4293      	cmp	r3, r2
 800c492:	d004      	beq.n	800c49e <TIM_CCxChannelCmd+0x5e>
 800c494:	f641 61ac 	movw	r1, #7852	@ 0x1eac
 800c498:	4824      	ldr	r0, [pc, #144]	@ (800c52c <TIM_CCxChannelCmd+0xec>)
 800c49a:	f7f8 f955 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800c49e:	68bb      	ldr	r3, [r7, #8]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d016      	beq.n	800c4d2 <TIM_CCxChannelCmd+0x92>
 800c4a4:	68bb      	ldr	r3, [r7, #8]
 800c4a6:	2b04      	cmp	r3, #4
 800c4a8:	d013      	beq.n	800c4d2 <TIM_CCxChannelCmd+0x92>
 800c4aa:	68bb      	ldr	r3, [r7, #8]
 800c4ac:	2b08      	cmp	r3, #8
 800c4ae:	d010      	beq.n	800c4d2 <TIM_CCxChannelCmd+0x92>
 800c4b0:	68bb      	ldr	r3, [r7, #8]
 800c4b2:	2b0c      	cmp	r3, #12
 800c4b4:	d00d      	beq.n	800c4d2 <TIM_CCxChannelCmd+0x92>
 800c4b6:	68bb      	ldr	r3, [r7, #8]
 800c4b8:	2b10      	cmp	r3, #16
 800c4ba:	d00a      	beq.n	800c4d2 <TIM_CCxChannelCmd+0x92>
 800c4bc:	68bb      	ldr	r3, [r7, #8]
 800c4be:	2b14      	cmp	r3, #20
 800c4c0:	d007      	beq.n	800c4d2 <TIM_CCxChannelCmd+0x92>
 800c4c2:	68bb      	ldr	r3, [r7, #8]
 800c4c4:	2b3c      	cmp	r3, #60	@ 0x3c
 800c4c6:	d004      	beq.n	800c4d2 <TIM_CCxChannelCmd+0x92>
 800c4c8:	f641 61ad 	movw	r1, #7853	@ 0x1ead
 800c4cc:	4817      	ldr	r0, [pc, #92]	@ (800c52c <TIM_CCxChannelCmd+0xec>)
 800c4ce:	f7f8 f93b 	bl	8004748 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c4d2:	68bb      	ldr	r3, [r7, #8]
 800c4d4:	f003 031f 	and.w	r3, r3, #31
 800c4d8:	2201      	movs	r2, #1
 800c4da:	fa02 f303 	lsl.w	r3, r2, r3
 800c4de:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	6a1a      	ldr	r2, [r3, #32]
 800c4e4:	697b      	ldr	r3, [r7, #20]
 800c4e6:	43db      	mvns	r3, r3
 800c4e8:	401a      	ands	r2, r3
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	6a1a      	ldr	r2, [r3, #32]
 800c4f2:	68bb      	ldr	r3, [r7, #8]
 800c4f4:	f003 031f 	and.w	r3, r3, #31
 800c4f8:	6879      	ldr	r1, [r7, #4]
 800c4fa:	fa01 f303 	lsl.w	r3, r1, r3
 800c4fe:	431a      	orrs	r2, r3
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	621a      	str	r2, [r3, #32]
}
 800c504:	bf00      	nop
 800c506:	3718      	adds	r7, #24
 800c508:	46bd      	mov	sp, r7
 800c50a:	bd80      	pop	{r7, pc}
 800c50c:	40012c00 	.word	0x40012c00
 800c510:	40000400 	.word	0x40000400
 800c514:	40000800 	.word	0x40000800
 800c518:	40000c00 	.word	0x40000c00
 800c51c:	40013400 	.word	0x40013400
 800c520:	40014000 	.word	0x40014000
 800c524:	40014400 	.word	0x40014400
 800c528:	40014800 	.word	0x40014800
 800c52c:	0800f2dc 	.word	0x0800f2dc

0800c530 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b084      	sub	sp, #16
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
 800c538:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	4a34      	ldr	r2, [pc, #208]	@ (800c610 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800c540:	4293      	cmp	r3, r2
 800c542:	d02c      	beq.n	800c59e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c54c:	d027      	beq.n	800c59e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	4a30      	ldr	r2, [pc, #192]	@ (800c614 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800c554:	4293      	cmp	r3, r2
 800c556:	d022      	beq.n	800c59e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	4a2e      	ldr	r2, [pc, #184]	@ (800c618 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800c55e:	4293      	cmp	r3, r2
 800c560:	d01d      	beq.n	800c59e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	4a2d      	ldr	r2, [pc, #180]	@ (800c61c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800c568:	4293      	cmp	r3, r2
 800c56a:	d018      	beq.n	800c59e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	4a2b      	ldr	r2, [pc, #172]	@ (800c620 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c572:	4293      	cmp	r3, r2
 800c574:	d013      	beq.n	800c59e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	4a2a      	ldr	r2, [pc, #168]	@ (800c624 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c57c:	4293      	cmp	r3, r2
 800c57e:	d00e      	beq.n	800c59e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	4a28      	ldr	r2, [pc, #160]	@ (800c628 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800c586:	4293      	cmp	r3, r2
 800c588:	d009      	beq.n	800c59e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	4a27      	ldr	r2, [pc, #156]	@ (800c62c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800c590:	4293      	cmp	r3, r2
 800c592:	d004      	beq.n	800c59e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800c594:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 800c598:	4825      	ldr	r0, [pc, #148]	@ (800c630 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c59a:	f7f8 f8d5 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800c59e:	683b      	ldr	r3, [r7, #0]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d020      	beq.n	800c5e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c5a6:	683b      	ldr	r3, [r7, #0]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	2b10      	cmp	r3, #16
 800c5ac:	d01c      	beq.n	800c5e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	2b20      	cmp	r3, #32
 800c5b4:	d018      	beq.n	800c5e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	2b30      	cmp	r3, #48	@ 0x30
 800c5bc:	d014      	beq.n	800c5e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	2b40      	cmp	r3, #64	@ 0x40
 800c5c4:	d010      	beq.n	800c5e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c5c6:	683b      	ldr	r3, [r7, #0]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	2b50      	cmp	r3, #80	@ 0x50
 800c5cc:	d00c      	beq.n	800c5e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c5ce:	683b      	ldr	r3, [r7, #0]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	2b60      	cmp	r3, #96	@ 0x60
 800c5d4:	d008      	beq.n	800c5e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c5d6:	683b      	ldr	r3, [r7, #0]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	2b70      	cmp	r3, #112	@ 0x70
 800c5dc:	d004      	beq.n	800c5e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c5de:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 800c5e2:	4813      	ldr	r0, [pc, #76]	@ (800c630 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c5e4:	f7f8 f8b0 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800c5e8:	683b      	ldr	r3, [r7, #0]
 800c5ea:	689b      	ldr	r3, [r3, #8]
 800c5ec:	2b80      	cmp	r3, #128	@ 0x80
 800c5ee:	d008      	beq.n	800c602 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800c5f0:	683b      	ldr	r3, [r7, #0]
 800c5f2:	689b      	ldr	r3, [r3, #8]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d004      	beq.n	800c602 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800c5f8:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 800c5fc:	480c      	ldr	r0, [pc, #48]	@ (800c630 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c5fe:	f7f8 f8a3 	bl	8004748 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c608:	2b01      	cmp	r3, #1
 800c60a:	d113      	bne.n	800c634 <HAL_TIMEx_MasterConfigSynchronization+0x104>
 800c60c:	2302      	movs	r3, #2
 800c60e:	e0d3      	b.n	800c7b8 <HAL_TIMEx_MasterConfigSynchronization+0x288>
 800c610:	40012c00 	.word	0x40012c00
 800c614:	40000400 	.word	0x40000400
 800c618:	40000800 	.word	0x40000800
 800c61c:	40000c00 	.word	0x40000c00
 800c620:	40001000 	.word	0x40001000
 800c624:	40001400 	.word	0x40001400
 800c628:	40013400 	.word	0x40013400
 800c62c:	40014000 	.word	0x40014000
 800c630:	0800f314 	.word	0x0800f314
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	2201      	movs	r2, #1
 800c638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	2202      	movs	r2, #2
 800c640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	685b      	ldr	r3, [r3, #4]
 800c64a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	689b      	ldr	r3, [r3, #8]
 800c652:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	4a59      	ldr	r2, [pc, #356]	@ (800c7c0 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800c65a:	4293      	cmp	r3, r2
 800c65c:	d004      	beq.n	800c668 <HAL_TIMEx_MasterConfigSynchronization+0x138>
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	4a58      	ldr	r2, [pc, #352]	@ (800c7c4 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800c664:	4293      	cmp	r3, r2
 800c666:	d161      	bne.n	800c72c <HAL_TIMEx_MasterConfigSynchronization+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800c668:	683b      	ldr	r3, [r7, #0]
 800c66a:	685b      	ldr	r3, [r3, #4]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d054      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c670:	683b      	ldr	r3, [r7, #0]
 800c672:	685b      	ldr	r3, [r3, #4]
 800c674:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c678:	d04f      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	685b      	ldr	r3, [r3, #4]
 800c67e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c682:	d04a      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c684:	683b      	ldr	r3, [r7, #0]
 800c686:	685b      	ldr	r3, [r3, #4]
 800c688:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c68c:	d045      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c68e:	683b      	ldr	r3, [r7, #0]
 800c690:	685b      	ldr	r3, [r3, #4]
 800c692:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c696:	d040      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c698:	683b      	ldr	r3, [r7, #0]
 800c69a:	685b      	ldr	r3, [r3, #4]
 800c69c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800c6a0:	d03b      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c6a2:	683b      	ldr	r3, [r7, #0]
 800c6a4:	685b      	ldr	r3, [r3, #4]
 800c6a6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c6aa:	d036      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c6ac:	683b      	ldr	r3, [r7, #0]
 800c6ae:	685b      	ldr	r3, [r3, #4]
 800c6b0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c6b4:	d031      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c6b6:	683b      	ldr	r3, [r7, #0]
 800c6b8:	685b      	ldr	r3, [r3, #4]
 800c6ba:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 800c6be:	d02c      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	685b      	ldr	r3, [r3, #4]
 800c6c4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c6c8:	d027      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c6ca:	683b      	ldr	r3, [r7, #0]
 800c6cc:	685b      	ldr	r3, [r3, #4]
 800c6ce:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 800c6d2:	d022      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c6d4:	683b      	ldr	r3, [r7, #0]
 800c6d6:	685b      	ldr	r3, [r3, #4]
 800c6d8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800c6dc:	d01d      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c6de:	683b      	ldr	r3, [r7, #0]
 800c6e0:	685b      	ldr	r3, [r3, #4]
 800c6e2:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 800c6e6:	d018      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	685b      	ldr	r3, [r3, #4]
 800c6ec:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800c6f0:	d013      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c6f2:	683b      	ldr	r3, [r7, #0]
 800c6f4:	685b      	ldr	r3, [r3, #4]
 800c6f6:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 800c6fa:	d00e      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	685b      	ldr	r3, [r3, #4]
 800c700:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 800c704:	d009      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c706:	683b      	ldr	r3, [r7, #0]
 800c708:	685b      	ldr	r3, [r3, #4]
 800c70a:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 800c70e:	d004      	beq.n	800c71a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800c710:	f44f 61f8 	mov.w	r1, #1984	@ 0x7c0
 800c714:	482c      	ldr	r0, [pc, #176]	@ (800c7c8 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 800c716:	f7f8 f817 	bl	8004748 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c720:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c722:	683b      	ldr	r3, [r7, #0]
 800c724:	685b      	ldr	r3, [r3, #4]
 800c726:	68fa      	ldr	r2, [r7, #12]
 800c728:	4313      	orrs	r3, r2
 800c72a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c732:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	68fa      	ldr	r2, [r7, #12]
 800c73a:	4313      	orrs	r3, r2
 800c73c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	68fa      	ldr	r2, [r7, #12]
 800c744:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	4a1d      	ldr	r2, [pc, #116]	@ (800c7c0 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800c74c:	4293      	cmp	r3, r2
 800c74e:	d01d      	beq.n	800c78c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c758:	d018      	beq.n	800c78c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	4a1b      	ldr	r2, [pc, #108]	@ (800c7cc <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 800c760:	4293      	cmp	r3, r2
 800c762:	d013      	beq.n	800c78c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	4a19      	ldr	r2, [pc, #100]	@ (800c7d0 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 800c76a:	4293      	cmp	r3, r2
 800c76c:	d00e      	beq.n	800c78c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	4a18      	ldr	r2, [pc, #96]	@ (800c7d4 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 800c774:	4293      	cmp	r3, r2
 800c776:	d009      	beq.n	800c78c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	4a11      	ldr	r2, [pc, #68]	@ (800c7c4 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800c77e:	4293      	cmp	r3, r2
 800c780:	d004      	beq.n	800c78c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	4a14      	ldr	r2, [pc, #80]	@ (800c7d8 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 800c788:	4293      	cmp	r3, r2
 800c78a:	d10c      	bne.n	800c7a6 <HAL_TIMEx_MasterConfigSynchronization+0x276>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c78c:	68bb      	ldr	r3, [r7, #8]
 800c78e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c792:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c794:	683b      	ldr	r3, [r7, #0]
 800c796:	689b      	ldr	r3, [r3, #8]
 800c798:	68ba      	ldr	r2, [r7, #8]
 800c79a:	4313      	orrs	r3, r2
 800c79c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	68ba      	ldr	r2, [r7, #8]
 800c7a4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	2201      	movs	r2, #1
 800c7aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	2200      	movs	r2, #0
 800c7b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c7b6:	2300      	movs	r3, #0
}
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	3710      	adds	r7, #16
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	bd80      	pop	{r7, pc}
 800c7c0:	40012c00 	.word	0x40012c00
 800c7c4:	40013400 	.word	0x40013400
 800c7c8:	0800f314 	.word	0x0800f314
 800c7cc:	40000400 	.word	0x40000400
 800c7d0:	40000800 	.word	0x40000800
 800c7d4:	40000c00 	.word	0x40000c00
 800c7d8:	40014000 	.word	0x40014000

0800c7dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b084      	sub	sp, #16
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
 800c7e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	4a91      	ldr	r2, [pc, #580]	@ (800ca34 <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800c7f0:	4293      	cmp	r3, r2
 800c7f2:	d018      	beq.n	800c826 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	4a8f      	ldr	r2, [pc, #572]	@ (800ca38 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800c7fa:	4293      	cmp	r3, r2
 800c7fc:	d013      	beq.n	800c826 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	4a8e      	ldr	r2, [pc, #568]	@ (800ca3c <HAL_TIMEx_ConfigBreakDeadTime+0x260>)
 800c804:	4293      	cmp	r3, r2
 800c806:	d00e      	beq.n	800c826 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	4a8c      	ldr	r2, [pc, #560]	@ (800ca40 <HAL_TIMEx_ConfigBreakDeadTime+0x264>)
 800c80e:	4293      	cmp	r3, r2
 800c810:	d009      	beq.n	800c826 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	4a8b      	ldr	r2, [pc, #556]	@ (800ca44 <HAL_TIMEx_ConfigBreakDeadTime+0x268>)
 800c818:	4293      	cmp	r3, r2
 800c81a:	d004      	beq.n	800c826 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800c81c:	f240 71f5 	movw	r1, #2037	@ 0x7f5
 800c820:	4889      	ldr	r0, [pc, #548]	@ (800ca48 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c822:	f7f7 ff91 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800c826:	683b      	ldr	r3, [r7, #0]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c82e:	d008      	beq.n	800c842 <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	2b00      	cmp	r3, #0
 800c836:	d004      	beq.n	800c842 <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800c838:	f240 71f6 	movw	r1, #2038	@ 0x7f6
 800c83c:	4882      	ldr	r0, [pc, #520]	@ (800ca48 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c83e:	f7f7 ff83 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	685b      	ldr	r3, [r3, #4]
 800c846:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c84a:	d008      	beq.n	800c85e <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800c84c:	683b      	ldr	r3, [r7, #0]
 800c84e:	685b      	ldr	r3, [r3, #4]
 800c850:	2b00      	cmp	r3, #0
 800c852:	d004      	beq.n	800c85e <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800c854:	f240 71f7 	movw	r1, #2039	@ 0x7f7
 800c858:	487b      	ldr	r0, [pc, #492]	@ (800ca48 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c85a:	f7f7 ff75 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	689b      	ldr	r3, [r3, #8]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d013      	beq.n	800c88e <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800c866:	683b      	ldr	r3, [r7, #0]
 800c868:	689b      	ldr	r3, [r3, #8]
 800c86a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c86e:	d00e      	beq.n	800c88e <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800c870:	683b      	ldr	r3, [r7, #0]
 800c872:	689b      	ldr	r3, [r3, #8]
 800c874:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c878:	d009      	beq.n	800c88e <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	689b      	ldr	r3, [r3, #8]
 800c87e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c882:	d004      	beq.n	800c88e <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800c884:	f44f 61ff 	mov.w	r1, #2040	@ 0x7f8
 800c888:	486f      	ldr	r0, [pc, #444]	@ (800ca48 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c88a:	f7f7 ff5d 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800c88e:	683b      	ldr	r3, [r7, #0]
 800c890:	68db      	ldr	r3, [r3, #12]
 800c892:	2bff      	cmp	r3, #255	@ 0xff
 800c894:	d904      	bls.n	800c8a0 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>
 800c896:	f240 71f9 	movw	r1, #2041	@ 0x7f9
 800c89a:	486b      	ldr	r0, [pc, #428]	@ (800ca48 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c89c:	f7f7 ff54 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800c8a0:	683b      	ldr	r3, [r7, #0]
 800c8a2:	691b      	ldr	r3, [r3, #16]
 800c8a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c8a8:	d008      	beq.n	800c8bc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800c8aa:	683b      	ldr	r3, [r7, #0]
 800c8ac:	691b      	ldr	r3, [r3, #16]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d004      	beq.n	800c8bc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800c8b2:	f240 71fa 	movw	r1, #2042	@ 0x7fa
 800c8b6:	4864      	ldr	r0, [pc, #400]	@ (800ca48 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c8b8:	f7f7 ff46 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800c8bc:	683b      	ldr	r3, [r7, #0]
 800c8be:	695b      	ldr	r3, [r3, #20]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d009      	beq.n	800c8d8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	695b      	ldr	r3, [r3, #20]
 800c8c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c8cc:	d004      	beq.n	800c8d8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800c8ce:	f240 71fb 	movw	r1, #2043	@ 0x7fb
 800c8d2:	485d      	ldr	r0, [pc, #372]	@ (800ca48 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c8d4:	f7f7 ff38 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 800c8d8:	683b      	ldr	r3, [r7, #0]
 800c8da:	699b      	ldr	r3, [r3, #24]
 800c8dc:	2b0f      	cmp	r3, #15
 800c8de:	d904      	bls.n	800c8ea <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800c8e0:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 800c8e4:	4858      	ldr	r0, [pc, #352]	@ (800ca48 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c8e6:	f7f7 ff2f 	bl	8004748 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800c8ea:	683b      	ldr	r3, [r7, #0]
 800c8ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c8f2:	d008      	beq.n	800c906 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800c8f4:	683b      	ldr	r3, [r7, #0]
 800c8f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d004      	beq.n	800c906 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800c8fc:	f240 71fd 	movw	r1, #2045	@ 0x7fd
 800c900:	4851      	ldr	r0, [pc, #324]	@ (800ca48 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c902:	f7f7 ff21 	bl	8004748 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c90c:	2b01      	cmp	r3, #1
 800c90e:	d101      	bne.n	800c914 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
 800c910:	2302      	movs	r3, #2
 800c912:	e08a      	b.n	800ca2a <HAL_TIMEx_ConfigBreakDeadTime+0x24e>
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	2201      	movs	r2, #1
 800c918:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c922:	683b      	ldr	r3, [r7, #0]
 800c924:	68db      	ldr	r3, [r3, #12]
 800c926:	4313      	orrs	r3, r2
 800c928:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	689b      	ldr	r3, [r3, #8]
 800c934:	4313      	orrs	r3, r2
 800c936:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	685b      	ldr	r3, [r3, #4]
 800c942:	4313      	orrs	r3, r2
 800c944:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	4313      	orrs	r3, r2
 800c952:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c95a:	683b      	ldr	r3, [r7, #0]
 800c95c:	691b      	ldr	r3, [r3, #16]
 800c95e:	4313      	orrs	r3, r2
 800c960:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c968:	683b      	ldr	r3, [r7, #0]
 800c96a:	695b      	ldr	r3, [r3, #20]
 800c96c:	4313      	orrs	r3, r2
 800c96e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c976:	683b      	ldr	r3, [r7, #0]
 800c978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c97a:	4313      	orrs	r3, r2
 800c97c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c984:	683b      	ldr	r3, [r7, #0]
 800c986:	699b      	ldr	r3, [r3, #24]
 800c988:	041b      	lsls	r3, r3, #16
 800c98a:	4313      	orrs	r3, r2
 800c98c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	4a28      	ldr	r2, [pc, #160]	@ (800ca34 <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800c994:	4293      	cmp	r3, r2
 800c996:	d004      	beq.n	800c9a2 <HAL_TIMEx_ConfigBreakDeadTime+0x1c6>
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	4a26      	ldr	r2, [pc, #152]	@ (800ca38 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800c99e:	4293      	cmp	r3, r2
 800c9a0:	d13a      	bne.n	800ca18 <HAL_TIMEx_ConfigBreakDeadTime+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 800c9a2:	683b      	ldr	r3, [r7, #0]
 800c9a4:	69db      	ldr	r3, [r3, #28]
 800c9a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c9aa:	d008      	beq.n	800c9be <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800c9ac:	683b      	ldr	r3, [r7, #0]
 800c9ae:	69db      	ldr	r3, [r3, #28]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d004      	beq.n	800c9be <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800c9b4:	f640 0112 	movw	r1, #2066	@ 0x812
 800c9b8:	4823      	ldr	r0, [pc, #140]	@ (800ca48 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c9ba:	f7f7 fec5 	bl	8004748 <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800c9be:	683b      	ldr	r3, [r7, #0]
 800c9c0:	6a1b      	ldr	r3, [r3, #32]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d009      	beq.n	800c9da <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800c9c6:	683b      	ldr	r3, [r7, #0]
 800c9c8:	6a1b      	ldr	r3, [r3, #32]
 800c9ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c9ce:	d004      	beq.n	800c9da <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800c9d0:	f640 0113 	movw	r1, #2067	@ 0x813
 800c9d4:	481c      	ldr	r0, [pc, #112]	@ (800ca48 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c9d6:	f7f7 feb7 	bl	8004748 <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 800c9da:	683b      	ldr	r3, [r7, #0]
 800c9dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9de:	2b0f      	cmp	r3, #15
 800c9e0:	d904      	bls.n	800c9ec <HAL_TIMEx_ConfigBreakDeadTime+0x210>
 800c9e2:	f640 0114 	movw	r1, #2068	@ 0x814
 800c9e6:	4818      	ldr	r0, [pc, #96]	@ (800ca48 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800c9e8:	f7f7 feae 	bl	8004748 <assert_failed>

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c9f2:	683b      	ldr	r3, [r7, #0]
 800c9f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9f6:	051b      	lsls	r3, r3, #20
 800c9f8:	4313      	orrs	r3, r2
 800c9fa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800ca02:	683b      	ldr	r3, [r7, #0]
 800ca04:	69db      	ldr	r3, [r3, #28]
 800ca06:	4313      	orrs	r3, r2
 800ca08:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	6a1b      	ldr	r3, [r3, #32]
 800ca14:	4313      	orrs	r3, r2
 800ca16:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	68fa      	ldr	r2, [r7, #12]
 800ca1e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	2200      	movs	r2, #0
 800ca24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ca28:	2300      	movs	r3, #0
}
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	3710      	adds	r7, #16
 800ca2e:	46bd      	mov	sp, r7
 800ca30:	bd80      	pop	{r7, pc}
 800ca32:	bf00      	nop
 800ca34:	40012c00 	.word	0x40012c00
 800ca38:	40013400 	.word	0x40013400
 800ca3c:	40014000 	.word	0x40014000
 800ca40:	40014400 	.word	0x40014400
 800ca44:	40014800 	.word	0x40014800
 800ca48:	0800f314 	.word	0x0800f314

0800ca4c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ca4c:	b480      	push	{r7}
 800ca4e:	b083      	sub	sp, #12
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ca54:	bf00      	nop
 800ca56:	370c      	adds	r7, #12
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5e:	4770      	bx	lr

0800ca60 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ca60:	b480      	push	{r7}
 800ca62:	b083      	sub	sp, #12
 800ca64:	af00      	add	r7, sp, #0
 800ca66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ca68:	bf00      	nop
 800ca6a:	370c      	adds	r7, #12
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca72:	4770      	bx	lr

0800ca74 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ca74:	b480      	push	{r7}
 800ca76:	b083      	sub	sp, #12
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ca7c:	bf00      	nop
 800ca7e:	370c      	adds	r7, #12
 800ca80:	46bd      	mov	sp, r7
 800ca82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca86:	4770      	bx	lr

0800ca88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b082      	sub	sp, #8
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d101      	bne.n	800ca9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ca96:	2301      	movs	r3, #1
 800ca98:	e08b      	b.n	800cbb2 <HAL_UART_Init+0x12a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	699b      	ldr	r3, [r3, #24]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d023      	beq.n	800caea <HAL_UART_Init+0x62>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	4a45      	ldr	r2, [pc, #276]	@ (800cbbc <HAL_UART_Init+0x134>)
 800caa8:	4293      	cmp	r3, r2
 800caaa:	d041      	beq.n	800cb30 <HAL_UART_Init+0xa8>
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	4a43      	ldr	r2, [pc, #268]	@ (800cbc0 <HAL_UART_Init+0x138>)
 800cab2:	4293      	cmp	r3, r2
 800cab4:	d03c      	beq.n	800cb30 <HAL_UART_Init+0xa8>
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	4a42      	ldr	r2, [pc, #264]	@ (800cbc4 <HAL_UART_Init+0x13c>)
 800cabc:	4293      	cmp	r3, r2
 800cabe:	d037      	beq.n	800cb30 <HAL_UART_Init+0xa8>
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	4a40      	ldr	r2, [pc, #256]	@ (800cbc8 <HAL_UART_Init+0x140>)
 800cac6:	4293      	cmp	r3, r2
 800cac8:	d032      	beq.n	800cb30 <HAL_UART_Init+0xa8>
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	4a3f      	ldr	r2, [pc, #252]	@ (800cbcc <HAL_UART_Init+0x144>)
 800cad0:	4293      	cmp	r3, r2
 800cad2:	d02d      	beq.n	800cb30 <HAL_UART_Init+0xa8>
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	4a3d      	ldr	r2, [pc, #244]	@ (800cbd0 <HAL_UART_Init+0x148>)
 800cada:	4293      	cmp	r3, r2
 800cadc:	d028      	beq.n	800cb30 <HAL_UART_Init+0xa8>
 800cade:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800cae2:	483c      	ldr	r0, [pc, #240]	@ (800cbd4 <HAL_UART_Init+0x14c>)
 800cae4:	f7f7 fe30 	bl	8004748 <assert_failed>
 800cae8:	e022      	b.n	800cb30 <HAL_UART_Init+0xa8>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	4a33      	ldr	r2, [pc, #204]	@ (800cbbc <HAL_UART_Init+0x134>)
 800caf0:	4293      	cmp	r3, r2
 800caf2:	d01d      	beq.n	800cb30 <HAL_UART_Init+0xa8>
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	4a31      	ldr	r2, [pc, #196]	@ (800cbc0 <HAL_UART_Init+0x138>)
 800cafa:	4293      	cmp	r3, r2
 800cafc:	d018      	beq.n	800cb30 <HAL_UART_Init+0xa8>
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	4a30      	ldr	r2, [pc, #192]	@ (800cbc4 <HAL_UART_Init+0x13c>)
 800cb04:	4293      	cmp	r3, r2
 800cb06:	d013      	beq.n	800cb30 <HAL_UART_Init+0xa8>
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	4a2e      	ldr	r2, [pc, #184]	@ (800cbc8 <HAL_UART_Init+0x140>)
 800cb0e:	4293      	cmp	r3, r2
 800cb10:	d00e      	beq.n	800cb30 <HAL_UART_Init+0xa8>
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	4a2d      	ldr	r2, [pc, #180]	@ (800cbcc <HAL_UART_Init+0x144>)
 800cb18:	4293      	cmp	r3, r2
 800cb1a:	d009      	beq.n	800cb30 <HAL_UART_Init+0xa8>
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	4a2b      	ldr	r2, [pc, #172]	@ (800cbd0 <HAL_UART_Init+0x148>)
 800cb22:	4293      	cmp	r3, r2
 800cb24:	d004      	beq.n	800cb30 <HAL_UART_Init+0xa8>
 800cb26:	f240 1157 	movw	r1, #343	@ 0x157
 800cb2a:	482a      	ldr	r0, [pc, #168]	@ (800cbd4 <HAL_UART_Init+0x14c>)
 800cb2c:	f7f7 fe0c 	bl	8004748 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d106      	bne.n	800cb46 <HAL_UART_Init+0xbe>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	2200      	movs	r2, #0
 800cb3c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cb40:	6878      	ldr	r0, [r7, #4]
 800cb42:	f7f8 fb3b 	bl	80051bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	2224      	movs	r2, #36	@ 0x24
 800cb4a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	681a      	ldr	r2, [r3, #0]
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	f022 0201 	bic.w	r2, r2, #1
 800cb5a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d002      	beq.n	800cb6a <HAL_UART_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
 800cb64:	6878      	ldr	r0, [r7, #4]
 800cb66:	f000 fc1f 	bl	800d3a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cb6a:	6878      	ldr	r0, [r7, #4]
 800cb6c:	f000 f8be 	bl	800ccec <UART_SetConfig>
 800cb70:	4603      	mov	r3, r0
 800cb72:	2b01      	cmp	r3, #1
 800cb74:	d101      	bne.n	800cb7a <HAL_UART_Init+0xf2>
  {
    return HAL_ERROR;
 800cb76:	2301      	movs	r3, #1
 800cb78:	e01b      	b.n	800cbb2 <HAL_UART_Init+0x12a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	685a      	ldr	r2, [r3, #4]
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800cb88:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	689a      	ldr	r2, [r3, #8]
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800cb98:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	681a      	ldr	r2, [r3, #0]
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f042 0201 	orr.w	r2, r2, #1
 800cba8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800cbaa:	6878      	ldr	r0, [r7, #4]
 800cbac:	f000 fd5c 	bl	800d668 <UART_CheckIdleState>
 800cbb0:	4603      	mov	r3, r0
}
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	3708      	adds	r7, #8
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	bd80      	pop	{r7, pc}
 800cbba:	bf00      	nop
 800cbbc:	40013800 	.word	0x40013800
 800cbc0:	40004400 	.word	0x40004400
 800cbc4:	40004800 	.word	0x40004800
 800cbc8:	40004c00 	.word	0x40004c00
 800cbcc:	40005000 	.word	0x40005000
 800cbd0:	40008000 	.word	0x40008000
 800cbd4:	0800f350 	.word	0x0800f350

0800cbd8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cbd8:	b580      	push	{r7, lr}
 800cbda:	b08a      	sub	sp, #40	@ 0x28
 800cbdc:	af02      	add	r7, sp, #8
 800cbde:	60f8      	str	r0, [r7, #12]
 800cbe0:	60b9      	str	r1, [r7, #8]
 800cbe2:	603b      	str	r3, [r7, #0]
 800cbe4:	4613      	mov	r3, r2
 800cbe6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cbec:	2b20      	cmp	r3, #32
 800cbee:	d177      	bne.n	800cce0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800cbf0:	68bb      	ldr	r3, [r7, #8]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d002      	beq.n	800cbfc <HAL_UART_Transmit+0x24>
 800cbf6:	88fb      	ldrh	r3, [r7, #6]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d101      	bne.n	800cc00 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800cbfc:	2301      	movs	r3, #1
 800cbfe:	e070      	b.n	800cce2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	2200      	movs	r2, #0
 800cc04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	2221      	movs	r2, #33	@ 0x21
 800cc0c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cc0e:	f7f8 fbc5 	bl	800539c <HAL_GetTick>
 800cc12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	88fa      	ldrh	r2, [r7, #6]
 800cc18:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	88fa      	ldrh	r2, [r7, #6]
 800cc20:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	689b      	ldr	r3, [r3, #8]
 800cc28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cc2c:	d108      	bne.n	800cc40 <HAL_UART_Transmit+0x68>
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	691b      	ldr	r3, [r3, #16]
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d104      	bne.n	800cc40 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800cc36:	2300      	movs	r3, #0
 800cc38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800cc3a:	68bb      	ldr	r3, [r7, #8]
 800cc3c:	61bb      	str	r3, [r7, #24]
 800cc3e:	e003      	b.n	800cc48 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800cc40:	68bb      	ldr	r3, [r7, #8]
 800cc42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cc44:	2300      	movs	r3, #0
 800cc46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800cc48:	e02f      	b.n	800ccaa <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cc4a:	683b      	ldr	r3, [r7, #0]
 800cc4c:	9300      	str	r3, [sp, #0]
 800cc4e:	697b      	ldr	r3, [r7, #20]
 800cc50:	2200      	movs	r2, #0
 800cc52:	2180      	movs	r1, #128	@ 0x80
 800cc54:	68f8      	ldr	r0, [r7, #12]
 800cc56:	f000 fdaf 	bl	800d7b8 <UART_WaitOnFlagUntilTimeout>
 800cc5a:	4603      	mov	r3, r0
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d004      	beq.n	800cc6a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	2220      	movs	r2, #32
 800cc64:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800cc66:	2303      	movs	r3, #3
 800cc68:	e03b      	b.n	800cce2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800cc6a:	69fb      	ldr	r3, [r7, #28]
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d10b      	bne.n	800cc88 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800cc70:	69bb      	ldr	r3, [r7, #24]
 800cc72:	881a      	ldrh	r2, [r3, #0]
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800cc7c:	b292      	uxth	r2, r2
 800cc7e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800cc80:	69bb      	ldr	r3, [r7, #24]
 800cc82:	3302      	adds	r3, #2
 800cc84:	61bb      	str	r3, [r7, #24]
 800cc86:	e007      	b.n	800cc98 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800cc88:	69fb      	ldr	r3, [r7, #28]
 800cc8a:	781a      	ldrb	r2, [r3, #0]
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800cc92:	69fb      	ldr	r3, [r7, #28]
 800cc94:	3301      	adds	r3, #1
 800cc96:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800cc9e:	b29b      	uxth	r3, r3
 800cca0:	3b01      	subs	r3, #1
 800cca2:	b29a      	uxth	r2, r3
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ccb0:	b29b      	uxth	r3, r3
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d1c9      	bne.n	800cc4a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ccb6:	683b      	ldr	r3, [r7, #0]
 800ccb8:	9300      	str	r3, [sp, #0]
 800ccba:	697b      	ldr	r3, [r7, #20]
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	2140      	movs	r1, #64	@ 0x40
 800ccc0:	68f8      	ldr	r0, [r7, #12]
 800ccc2:	f000 fd79 	bl	800d7b8 <UART_WaitOnFlagUntilTimeout>
 800ccc6:	4603      	mov	r3, r0
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d004      	beq.n	800ccd6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	2220      	movs	r2, #32
 800ccd0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800ccd2:	2303      	movs	r3, #3
 800ccd4:	e005      	b.n	800cce2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	2220      	movs	r2, #32
 800ccda:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800ccdc:	2300      	movs	r3, #0
 800ccde:	e000      	b.n	800cce2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800cce0:	2302      	movs	r3, #2
  }
}
 800cce2:	4618      	mov	r0, r3
 800cce4:	3720      	adds	r7, #32
 800cce6:	46bd      	mov	sp, r7
 800cce8:	bd80      	pop	{r7, pc}
	...

0800ccec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ccec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ccf0:	b08a      	sub	sp, #40	@ 0x28
 800ccf2:	af00      	add	r7, sp, #0
 800ccf4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint32_t lpuart_ker_ck_pres;
#endif /* USART_PRESC_PRESCALER */
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	685b      	ldr	r3, [r3, #4]
 800cd00:	4a9e      	ldr	r2, [pc, #632]	@ (800cf7c <UART_SetConfig+0x290>)
 800cd02:	4293      	cmp	r3, r2
 800cd04:	d904      	bls.n	800cd10 <UART_SetConfig+0x24>
 800cd06:	f640 4158 	movw	r1, #3160	@ 0xc58
 800cd0a:	489d      	ldr	r0, [pc, #628]	@ (800cf80 <UART_SetConfig+0x294>)
 800cd0c:	f7f7 fd1c 	bl	8004748 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	689b      	ldr	r3, [r3, #8]
 800cd14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cd18:	d00d      	beq.n	800cd36 <UART_SetConfig+0x4a>
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	689b      	ldr	r3, [r3, #8]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d009      	beq.n	800cd36 <UART_SetConfig+0x4a>
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	689b      	ldr	r3, [r3, #8]
 800cd26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cd2a:	d004      	beq.n	800cd36 <UART_SetConfig+0x4a>
 800cd2c:	f640 4159 	movw	r1, #3161	@ 0xc59
 800cd30:	4893      	ldr	r0, [pc, #588]	@ (800cf80 <UART_SetConfig+0x294>)
 800cd32:	f7f7 fd09 	bl	8004748 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	4a92      	ldr	r2, [pc, #584]	@ (800cf84 <UART_SetConfig+0x298>)
 800cd3c:	4293      	cmp	r3, r2
 800cd3e:	d10e      	bne.n	800cd5e <UART_SetConfig+0x72>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	68db      	ldr	r3, [r3, #12]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d030      	beq.n	800cdaa <UART_SetConfig+0xbe>
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	68db      	ldr	r3, [r3, #12]
 800cd4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cd50:	d02b      	beq.n	800cdaa <UART_SetConfig+0xbe>
 800cd52:	f640 415c 	movw	r1, #3164	@ 0xc5c
 800cd56:	488a      	ldr	r0, [pc, #552]	@ (800cf80 <UART_SetConfig+0x294>)
 800cd58:	f7f7 fcf6 	bl	8004748 <assert_failed>
 800cd5c:	e025      	b.n	800cdaa <UART_SetConfig+0xbe>
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	68db      	ldr	r3, [r3, #12]
 800cd62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cd66:	d012      	beq.n	800cd8e <UART_SetConfig+0xa2>
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	68db      	ldr	r3, [r3, #12]
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d00e      	beq.n	800cd8e <UART_SetConfig+0xa2>
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	68db      	ldr	r3, [r3, #12]
 800cd74:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cd78:	d009      	beq.n	800cd8e <UART_SetConfig+0xa2>
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	68db      	ldr	r3, [r3, #12]
 800cd7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cd82:	d004      	beq.n	800cd8e <UART_SetConfig+0xa2>
 800cd84:	f44f 6146 	mov.w	r1, #3168	@ 0xc60
 800cd88:	487d      	ldr	r0, [pc, #500]	@ (800cf80 <UART_SetConfig+0x294>)
 800cd8a:	f7f7 fcdd 	bl	8004748 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	6a1b      	ldr	r3, [r3, #32]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d009      	beq.n	800cdaa <UART_SetConfig+0xbe>
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	6a1b      	ldr	r3, [r3, #32]
 800cd9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cd9e:	d004      	beq.n	800cdaa <UART_SetConfig+0xbe>
 800cda0:	f640 4161 	movw	r1, #3169	@ 0xc61
 800cda4:	4876      	ldr	r0, [pc, #472]	@ (800cf80 <UART_SetConfig+0x294>)
 800cda6:	f7f7 fccf 	bl	8004748 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	691b      	ldr	r3, [r3, #16]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d00e      	beq.n	800cdd0 <UART_SetConfig+0xe4>
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	691b      	ldr	r3, [r3, #16]
 800cdb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cdba:	d009      	beq.n	800cdd0 <UART_SetConfig+0xe4>
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	691b      	ldr	r3, [r3, #16]
 800cdc0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800cdc4:	d004      	beq.n	800cdd0 <UART_SetConfig+0xe4>
 800cdc6:	f640 4164 	movw	r1, #3172	@ 0xc64
 800cdca:	486d      	ldr	r0, [pc, #436]	@ (800cf80 <UART_SetConfig+0x294>)
 800cdcc:	f7f7 fcbc 	bl	8004748 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	695b      	ldr	r3, [r3, #20]
 800cdd4:	f023 030c 	bic.w	r3, r3, #12
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d103      	bne.n	800cde4 <UART_SetConfig+0xf8>
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	695b      	ldr	r3, [r3, #20]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d104      	bne.n	800cdee <UART_SetConfig+0x102>
 800cde4:	f640 4165 	movw	r1, #3173	@ 0xc65
 800cde8:	4865      	ldr	r0, [pc, #404]	@ (800cf80 <UART_SetConfig+0x294>)
 800cdea:	f7f7 fcad 	bl	8004748 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	699b      	ldr	r3, [r3, #24]
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d013      	beq.n	800ce1e <UART_SetConfig+0x132>
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	699b      	ldr	r3, [r3, #24]
 800cdfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cdfe:	d00e      	beq.n	800ce1e <UART_SetConfig+0x132>
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	699b      	ldr	r3, [r3, #24]
 800ce04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ce08:	d009      	beq.n	800ce1e <UART_SetConfig+0x132>
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	699b      	ldr	r3, [r3, #24]
 800ce0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ce12:	d004      	beq.n	800ce1e <UART_SetConfig+0x132>
 800ce14:	f640 4166 	movw	r1, #3174	@ 0xc66
 800ce18:	4859      	ldr	r0, [pc, #356]	@ (800cf80 <UART_SetConfig+0x294>)
 800ce1a:	f7f7 fc95 	bl	8004748 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	69db      	ldr	r3, [r3, #28]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d009      	beq.n	800ce3a <UART_SetConfig+0x14e>
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	69db      	ldr	r3, [r3, #28]
 800ce2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ce2e:	d004      	beq.n	800ce3a <UART_SetConfig+0x14e>
 800ce30:	f640 4167 	movw	r1, #3175	@ 0xc67
 800ce34:	4852      	ldr	r0, [pc, #328]	@ (800cf80 <UART_SetConfig+0x294>)
 800ce36:	f7f7 fc87 	bl	8004748 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	689a      	ldr	r2, [r3, #8]
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	691b      	ldr	r3, [r3, #16]
 800ce42:	431a      	orrs	r2, r3
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	695b      	ldr	r3, [r3, #20]
 800ce48:	431a      	orrs	r2, r3
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	69db      	ldr	r3, [r3, #28]
 800ce4e:	4313      	orrs	r3, r2
 800ce50:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	681a      	ldr	r2, [r3, #0]
 800ce58:	4b4b      	ldr	r3, [pc, #300]	@ (800cf88 <UART_SetConfig+0x29c>)
 800ce5a:	4013      	ands	r3, r2
 800ce5c:	68fa      	ldr	r2, [r7, #12]
 800ce5e:	6812      	ldr	r2, [r2, #0]
 800ce60:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ce62:	430b      	orrs	r3, r1
 800ce64:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	685b      	ldr	r3, [r3, #4]
 800ce6c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	68da      	ldr	r2, [r3, #12]
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	430a      	orrs	r2, r1
 800ce7a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	699b      	ldr	r3, [r3, #24]
 800ce80:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	4a3f      	ldr	r2, [pc, #252]	@ (800cf84 <UART_SetConfig+0x298>)
 800ce88:	4293      	cmp	r3, r2
 800ce8a:	d004      	beq.n	800ce96 <UART_SetConfig+0x1aa>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	6a1b      	ldr	r3, [r3, #32]
 800ce90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce92:	4313      	orrs	r3, r2
 800ce94:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	689b      	ldr	r3, [r3, #8]
 800ce9c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cea6:	430a      	orrs	r2, r1
 800cea8:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	4a37      	ldr	r2, [pc, #220]	@ (800cf8c <UART_SetConfig+0x2a0>)
 800ceb0:	4293      	cmp	r3, r2
 800ceb2:	d125      	bne.n	800cf00 <UART_SetConfig+0x214>
 800ceb4:	4b36      	ldr	r3, [pc, #216]	@ (800cf90 <UART_SetConfig+0x2a4>)
 800ceb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ceba:	f003 0303 	and.w	r3, r3, #3
 800cebe:	2b03      	cmp	r3, #3
 800cec0:	d81a      	bhi.n	800cef8 <UART_SetConfig+0x20c>
 800cec2:	a201      	add	r2, pc, #4	@ (adr r2, 800cec8 <UART_SetConfig+0x1dc>)
 800cec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cec8:	0800ced9 	.word	0x0800ced9
 800cecc:	0800cee9 	.word	0x0800cee9
 800ced0:	0800cee1 	.word	0x0800cee1
 800ced4:	0800cef1 	.word	0x0800cef1
 800ced8:	2301      	movs	r3, #1
 800ceda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cede:	e114      	b.n	800d10a <UART_SetConfig+0x41e>
 800cee0:	2302      	movs	r3, #2
 800cee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cee6:	e110      	b.n	800d10a <UART_SetConfig+0x41e>
 800cee8:	2304      	movs	r3, #4
 800ceea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ceee:	e10c      	b.n	800d10a <UART_SetConfig+0x41e>
 800cef0:	2308      	movs	r3, #8
 800cef2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cef6:	e108      	b.n	800d10a <UART_SetConfig+0x41e>
 800cef8:	2310      	movs	r3, #16
 800cefa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cefe:	e104      	b.n	800d10a <UART_SetConfig+0x41e>
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	4a23      	ldr	r2, [pc, #140]	@ (800cf94 <UART_SetConfig+0x2a8>)
 800cf06:	4293      	cmp	r3, r2
 800cf08:	d146      	bne.n	800cf98 <UART_SetConfig+0x2ac>
 800cf0a:	4b21      	ldr	r3, [pc, #132]	@ (800cf90 <UART_SetConfig+0x2a4>)
 800cf0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf10:	f003 030c 	and.w	r3, r3, #12
 800cf14:	2b0c      	cmp	r3, #12
 800cf16:	d82d      	bhi.n	800cf74 <UART_SetConfig+0x288>
 800cf18:	a201      	add	r2, pc, #4	@ (adr r2, 800cf20 <UART_SetConfig+0x234>)
 800cf1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf1e:	bf00      	nop
 800cf20:	0800cf55 	.word	0x0800cf55
 800cf24:	0800cf75 	.word	0x0800cf75
 800cf28:	0800cf75 	.word	0x0800cf75
 800cf2c:	0800cf75 	.word	0x0800cf75
 800cf30:	0800cf65 	.word	0x0800cf65
 800cf34:	0800cf75 	.word	0x0800cf75
 800cf38:	0800cf75 	.word	0x0800cf75
 800cf3c:	0800cf75 	.word	0x0800cf75
 800cf40:	0800cf5d 	.word	0x0800cf5d
 800cf44:	0800cf75 	.word	0x0800cf75
 800cf48:	0800cf75 	.word	0x0800cf75
 800cf4c:	0800cf75 	.word	0x0800cf75
 800cf50:	0800cf6d 	.word	0x0800cf6d
 800cf54:	2300      	movs	r3, #0
 800cf56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cf5a:	e0d6      	b.n	800d10a <UART_SetConfig+0x41e>
 800cf5c:	2302      	movs	r3, #2
 800cf5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cf62:	e0d2      	b.n	800d10a <UART_SetConfig+0x41e>
 800cf64:	2304      	movs	r3, #4
 800cf66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cf6a:	e0ce      	b.n	800d10a <UART_SetConfig+0x41e>
 800cf6c:	2308      	movs	r3, #8
 800cf6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cf72:	e0ca      	b.n	800d10a <UART_SetConfig+0x41e>
 800cf74:	2310      	movs	r3, #16
 800cf76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cf7a:	e0c6      	b.n	800d10a <UART_SetConfig+0x41e>
 800cf7c:	00989680 	.word	0x00989680
 800cf80:	0800f350 	.word	0x0800f350
 800cf84:	40008000 	.word	0x40008000
 800cf88:	efff69f3 	.word	0xefff69f3
 800cf8c:	40013800 	.word	0x40013800
 800cf90:	40021000 	.word	0x40021000
 800cf94:	40004400 	.word	0x40004400
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	4aae      	ldr	r2, [pc, #696]	@ (800d258 <UART_SetConfig+0x56c>)
 800cf9e:	4293      	cmp	r3, r2
 800cfa0:	d125      	bne.n	800cfee <UART_SetConfig+0x302>
 800cfa2:	4bae      	ldr	r3, [pc, #696]	@ (800d25c <UART_SetConfig+0x570>)
 800cfa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cfa8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800cfac:	2b30      	cmp	r3, #48	@ 0x30
 800cfae:	d016      	beq.n	800cfde <UART_SetConfig+0x2f2>
 800cfb0:	2b30      	cmp	r3, #48	@ 0x30
 800cfb2:	d818      	bhi.n	800cfe6 <UART_SetConfig+0x2fa>
 800cfb4:	2b20      	cmp	r3, #32
 800cfb6:	d00a      	beq.n	800cfce <UART_SetConfig+0x2e2>
 800cfb8:	2b20      	cmp	r3, #32
 800cfba:	d814      	bhi.n	800cfe6 <UART_SetConfig+0x2fa>
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d002      	beq.n	800cfc6 <UART_SetConfig+0x2da>
 800cfc0:	2b10      	cmp	r3, #16
 800cfc2:	d008      	beq.n	800cfd6 <UART_SetConfig+0x2ea>
 800cfc4:	e00f      	b.n	800cfe6 <UART_SetConfig+0x2fa>
 800cfc6:	2300      	movs	r3, #0
 800cfc8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cfcc:	e09d      	b.n	800d10a <UART_SetConfig+0x41e>
 800cfce:	2302      	movs	r3, #2
 800cfd0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cfd4:	e099      	b.n	800d10a <UART_SetConfig+0x41e>
 800cfd6:	2304      	movs	r3, #4
 800cfd8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cfdc:	e095      	b.n	800d10a <UART_SetConfig+0x41e>
 800cfde:	2308      	movs	r3, #8
 800cfe0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cfe4:	e091      	b.n	800d10a <UART_SetConfig+0x41e>
 800cfe6:	2310      	movs	r3, #16
 800cfe8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cfec:	e08d      	b.n	800d10a <UART_SetConfig+0x41e>
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	4a9b      	ldr	r2, [pc, #620]	@ (800d260 <UART_SetConfig+0x574>)
 800cff4:	4293      	cmp	r3, r2
 800cff6:	d125      	bne.n	800d044 <UART_SetConfig+0x358>
 800cff8:	4b98      	ldr	r3, [pc, #608]	@ (800d25c <UART_SetConfig+0x570>)
 800cffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cffe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800d002:	2bc0      	cmp	r3, #192	@ 0xc0
 800d004:	d016      	beq.n	800d034 <UART_SetConfig+0x348>
 800d006:	2bc0      	cmp	r3, #192	@ 0xc0
 800d008:	d818      	bhi.n	800d03c <UART_SetConfig+0x350>
 800d00a:	2b80      	cmp	r3, #128	@ 0x80
 800d00c:	d00a      	beq.n	800d024 <UART_SetConfig+0x338>
 800d00e:	2b80      	cmp	r3, #128	@ 0x80
 800d010:	d814      	bhi.n	800d03c <UART_SetConfig+0x350>
 800d012:	2b00      	cmp	r3, #0
 800d014:	d002      	beq.n	800d01c <UART_SetConfig+0x330>
 800d016:	2b40      	cmp	r3, #64	@ 0x40
 800d018:	d008      	beq.n	800d02c <UART_SetConfig+0x340>
 800d01a:	e00f      	b.n	800d03c <UART_SetConfig+0x350>
 800d01c:	2300      	movs	r3, #0
 800d01e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d022:	e072      	b.n	800d10a <UART_SetConfig+0x41e>
 800d024:	2302      	movs	r3, #2
 800d026:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d02a:	e06e      	b.n	800d10a <UART_SetConfig+0x41e>
 800d02c:	2304      	movs	r3, #4
 800d02e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d032:	e06a      	b.n	800d10a <UART_SetConfig+0x41e>
 800d034:	2308      	movs	r3, #8
 800d036:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d03a:	e066      	b.n	800d10a <UART_SetConfig+0x41e>
 800d03c:	2310      	movs	r3, #16
 800d03e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d042:	e062      	b.n	800d10a <UART_SetConfig+0x41e>
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	4a86      	ldr	r2, [pc, #536]	@ (800d264 <UART_SetConfig+0x578>)
 800d04a:	4293      	cmp	r3, r2
 800d04c:	d12a      	bne.n	800d0a4 <UART_SetConfig+0x3b8>
 800d04e:	4b83      	ldr	r3, [pc, #524]	@ (800d25c <UART_SetConfig+0x570>)
 800d050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d054:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d058:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d05c:	d01a      	beq.n	800d094 <UART_SetConfig+0x3a8>
 800d05e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d062:	d81b      	bhi.n	800d09c <UART_SetConfig+0x3b0>
 800d064:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d068:	d00c      	beq.n	800d084 <UART_SetConfig+0x398>
 800d06a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d06e:	d815      	bhi.n	800d09c <UART_SetConfig+0x3b0>
 800d070:	2b00      	cmp	r3, #0
 800d072:	d003      	beq.n	800d07c <UART_SetConfig+0x390>
 800d074:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d078:	d008      	beq.n	800d08c <UART_SetConfig+0x3a0>
 800d07a:	e00f      	b.n	800d09c <UART_SetConfig+0x3b0>
 800d07c:	2300      	movs	r3, #0
 800d07e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d082:	e042      	b.n	800d10a <UART_SetConfig+0x41e>
 800d084:	2302      	movs	r3, #2
 800d086:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d08a:	e03e      	b.n	800d10a <UART_SetConfig+0x41e>
 800d08c:	2304      	movs	r3, #4
 800d08e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d092:	e03a      	b.n	800d10a <UART_SetConfig+0x41e>
 800d094:	2308      	movs	r3, #8
 800d096:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d09a:	e036      	b.n	800d10a <UART_SetConfig+0x41e>
 800d09c:	2310      	movs	r3, #16
 800d09e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d0a2:	e032      	b.n	800d10a <UART_SetConfig+0x41e>
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	4a6f      	ldr	r2, [pc, #444]	@ (800d268 <UART_SetConfig+0x57c>)
 800d0aa:	4293      	cmp	r3, r2
 800d0ac:	d12a      	bne.n	800d104 <UART_SetConfig+0x418>
 800d0ae:	4b6b      	ldr	r3, [pc, #428]	@ (800d25c <UART_SetConfig+0x570>)
 800d0b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d0b4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800d0b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d0bc:	d01a      	beq.n	800d0f4 <UART_SetConfig+0x408>
 800d0be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d0c2:	d81b      	bhi.n	800d0fc <UART_SetConfig+0x410>
 800d0c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d0c8:	d00c      	beq.n	800d0e4 <UART_SetConfig+0x3f8>
 800d0ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d0ce:	d815      	bhi.n	800d0fc <UART_SetConfig+0x410>
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d003      	beq.n	800d0dc <UART_SetConfig+0x3f0>
 800d0d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d0d8:	d008      	beq.n	800d0ec <UART_SetConfig+0x400>
 800d0da:	e00f      	b.n	800d0fc <UART_SetConfig+0x410>
 800d0dc:	2300      	movs	r3, #0
 800d0de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d0e2:	e012      	b.n	800d10a <UART_SetConfig+0x41e>
 800d0e4:	2302      	movs	r3, #2
 800d0e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d0ea:	e00e      	b.n	800d10a <UART_SetConfig+0x41e>
 800d0ec:	2304      	movs	r3, #4
 800d0ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d0f2:	e00a      	b.n	800d10a <UART_SetConfig+0x41e>
 800d0f4:	2308      	movs	r3, #8
 800d0f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d0fa:	e006      	b.n	800d10a <UART_SetConfig+0x41e>
 800d0fc:	2310      	movs	r3, #16
 800d0fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d102:	e002      	b.n	800d10a <UART_SetConfig+0x41e>
 800d104:	2310      	movs	r3, #16
 800d106:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	4a56      	ldr	r2, [pc, #344]	@ (800d268 <UART_SetConfig+0x57c>)
 800d110:	4293      	cmp	r3, r2
 800d112:	d17a      	bne.n	800d20a <UART_SetConfig+0x51e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d114:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800d118:	2b08      	cmp	r3, #8
 800d11a:	d824      	bhi.n	800d166 <UART_SetConfig+0x47a>
 800d11c:	a201      	add	r2, pc, #4	@ (adr r2, 800d124 <UART_SetConfig+0x438>)
 800d11e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d122:	bf00      	nop
 800d124:	0800d149 	.word	0x0800d149
 800d128:	0800d167 	.word	0x0800d167
 800d12c:	0800d151 	.word	0x0800d151
 800d130:	0800d167 	.word	0x0800d167
 800d134:	0800d157 	.word	0x0800d157
 800d138:	0800d167 	.word	0x0800d167
 800d13c:	0800d167 	.word	0x0800d167
 800d140:	0800d167 	.word	0x0800d167
 800d144:	0800d15f 	.word	0x0800d15f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d148:	f7fa fd5c 	bl	8007c04 <HAL_RCC_GetPCLK1Freq>
 800d14c:	61f8      	str	r0, [r7, #28]
        break;
 800d14e:	e010      	b.n	800d172 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d150:	4b46      	ldr	r3, [pc, #280]	@ (800d26c <UART_SetConfig+0x580>)
 800d152:	61fb      	str	r3, [r7, #28]
        break;
 800d154:	e00d      	b.n	800d172 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d156:	f7fa fcbd 	bl	8007ad4 <HAL_RCC_GetSysClockFreq>
 800d15a:	61f8      	str	r0, [r7, #28]
        break;
 800d15c:	e009      	b.n	800d172 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d15e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d162:	61fb      	str	r3, [r7, #28]
        break;
 800d164:	e005      	b.n	800d172 <UART_SetConfig+0x486>
      default:
        pclk = 0U;
 800d166:	2300      	movs	r3, #0
 800d168:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d16a:	2301      	movs	r3, #1
 800d16c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800d170:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d172:	69fb      	ldr	r3, [r7, #28]
 800d174:	2b00      	cmp	r3, #0
 800d176:	f000 8107 	beq.w	800d388 <UART_SetConfig+0x69c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	685a      	ldr	r2, [r3, #4]
 800d17e:	4613      	mov	r3, r2
 800d180:	005b      	lsls	r3, r3, #1
 800d182:	4413      	add	r3, r2
 800d184:	69fa      	ldr	r2, [r7, #28]
 800d186:	429a      	cmp	r2, r3
 800d188:	d305      	bcc.n	800d196 <UART_SetConfig+0x4aa>
          (pclk > (4096U * huart->Init.BaudRate)))
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	685b      	ldr	r3, [r3, #4]
 800d18e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800d190:	69fa      	ldr	r2, [r7, #28]
 800d192:	429a      	cmp	r2, r3
 800d194:	d903      	bls.n	800d19e <UART_SetConfig+0x4b2>
      {
        ret = HAL_ERROR;
 800d196:	2301      	movs	r3, #1
 800d198:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800d19c:	e0f4      	b.n	800d388 <UART_SetConfig+0x69c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800d19e:	69fb      	ldr	r3, [r7, #28]
 800d1a0:	2200      	movs	r2, #0
 800d1a2:	461c      	mov	r4, r3
 800d1a4:	4615      	mov	r5, r2
 800d1a6:	f04f 0200 	mov.w	r2, #0
 800d1aa:	f04f 0300 	mov.w	r3, #0
 800d1ae:	022b      	lsls	r3, r5, #8
 800d1b0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800d1b4:	0222      	lsls	r2, r4, #8
 800d1b6:	68f9      	ldr	r1, [r7, #12]
 800d1b8:	6849      	ldr	r1, [r1, #4]
 800d1ba:	0849      	lsrs	r1, r1, #1
 800d1bc:	2000      	movs	r0, #0
 800d1be:	4688      	mov	r8, r1
 800d1c0:	4681      	mov	r9, r0
 800d1c2:	eb12 0a08 	adds.w	sl, r2, r8
 800d1c6:	eb43 0b09 	adc.w	fp, r3, r9
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	685b      	ldr	r3, [r3, #4]
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	603b      	str	r3, [r7, #0]
 800d1d2:	607a      	str	r2, [r7, #4]
 800d1d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d1d8:	4650      	mov	r0, sl
 800d1da:	4659      	mov	r1, fp
 800d1dc:	f7f3 f848 	bl	8000270 <__aeabi_uldivmod>
 800d1e0:	4602      	mov	r2, r0
 800d1e2:	460b      	mov	r3, r1
 800d1e4:	4613      	mov	r3, r2
 800d1e6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d1e8:	69bb      	ldr	r3, [r7, #24]
 800d1ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d1ee:	d308      	bcc.n	800d202 <UART_SetConfig+0x516>
 800d1f0:	69bb      	ldr	r3, [r7, #24]
 800d1f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d1f6:	d204      	bcs.n	800d202 <UART_SetConfig+0x516>
        {
          huart->Instance->BRR = usartdiv;
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	69ba      	ldr	r2, [r7, #24]
 800d1fe:	60da      	str	r2, [r3, #12]
 800d200:	e0c2      	b.n	800d388 <UART_SetConfig+0x69c>
        }
        else
        {
          ret = HAL_ERROR;
 800d202:	2301      	movs	r3, #1
 800d204:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800d208:	e0be      	b.n	800d388 <UART_SetConfig+0x69c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	69db      	ldr	r3, [r3, #28]
 800d20e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d212:	d16a      	bne.n	800d2ea <UART_SetConfig+0x5fe>
  {
    switch (clocksource)
 800d214:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800d218:	2b08      	cmp	r3, #8
 800d21a:	d834      	bhi.n	800d286 <UART_SetConfig+0x59a>
 800d21c:	a201      	add	r2, pc, #4	@ (adr r2, 800d224 <UART_SetConfig+0x538>)
 800d21e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d222:	bf00      	nop
 800d224:	0800d249 	.word	0x0800d249
 800d228:	0800d251 	.word	0x0800d251
 800d22c:	0800d271 	.word	0x0800d271
 800d230:	0800d287 	.word	0x0800d287
 800d234:	0800d277 	.word	0x0800d277
 800d238:	0800d287 	.word	0x0800d287
 800d23c:	0800d287 	.word	0x0800d287
 800d240:	0800d287 	.word	0x0800d287
 800d244:	0800d27f 	.word	0x0800d27f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d248:	f7fa fcdc 	bl	8007c04 <HAL_RCC_GetPCLK1Freq>
 800d24c:	61f8      	str	r0, [r7, #28]
        break;
 800d24e:	e020      	b.n	800d292 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d250:	f7fa fcee 	bl	8007c30 <HAL_RCC_GetPCLK2Freq>
 800d254:	61f8      	str	r0, [r7, #28]
        break;
 800d256:	e01c      	b.n	800d292 <UART_SetConfig+0x5a6>
 800d258:	40004800 	.word	0x40004800
 800d25c:	40021000 	.word	0x40021000
 800d260:	40004c00 	.word	0x40004c00
 800d264:	40005000 	.word	0x40005000
 800d268:	40008000 	.word	0x40008000
 800d26c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d270:	4b4c      	ldr	r3, [pc, #304]	@ (800d3a4 <UART_SetConfig+0x6b8>)
 800d272:	61fb      	str	r3, [r7, #28]
        break;
 800d274:	e00d      	b.n	800d292 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d276:	f7fa fc2d 	bl	8007ad4 <HAL_RCC_GetSysClockFreq>
 800d27a:	61f8      	str	r0, [r7, #28]
        break;
 800d27c:	e009      	b.n	800d292 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d27e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d282:	61fb      	str	r3, [r7, #28]
        break;
 800d284:	e005      	b.n	800d292 <UART_SetConfig+0x5a6>
      default:
        pclk = 0U;
 800d286:	2300      	movs	r3, #0
 800d288:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d28a:	2301      	movs	r3, #1
 800d28c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800d290:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d292:	69fb      	ldr	r3, [r7, #28]
 800d294:	2b00      	cmp	r3, #0
 800d296:	d077      	beq.n	800d388 <UART_SetConfig+0x69c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800d298:	69fb      	ldr	r3, [r7, #28]
 800d29a:	005a      	lsls	r2, r3, #1
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	685b      	ldr	r3, [r3, #4]
 800d2a0:	085b      	lsrs	r3, r3, #1
 800d2a2:	441a      	add	r2, r3
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	685b      	ldr	r3, [r3, #4]
 800d2a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2ac:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d2ae:	69bb      	ldr	r3, [r7, #24]
 800d2b0:	2b0f      	cmp	r3, #15
 800d2b2:	d916      	bls.n	800d2e2 <UART_SetConfig+0x5f6>
 800d2b4:	69bb      	ldr	r3, [r7, #24]
 800d2b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d2ba:	d212      	bcs.n	800d2e2 <UART_SetConfig+0x5f6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d2bc:	69bb      	ldr	r3, [r7, #24]
 800d2be:	b29b      	uxth	r3, r3
 800d2c0:	f023 030f 	bic.w	r3, r3, #15
 800d2c4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d2c6:	69bb      	ldr	r3, [r7, #24]
 800d2c8:	085b      	lsrs	r3, r3, #1
 800d2ca:	b29b      	uxth	r3, r3
 800d2cc:	f003 0307 	and.w	r3, r3, #7
 800d2d0:	b29a      	uxth	r2, r3
 800d2d2:	8afb      	ldrh	r3, [r7, #22]
 800d2d4:	4313      	orrs	r3, r2
 800d2d6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	8afa      	ldrh	r2, [r7, #22]
 800d2de:	60da      	str	r2, [r3, #12]
 800d2e0:	e052      	b.n	800d388 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800d2e2:	2301      	movs	r3, #1
 800d2e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800d2e8:	e04e      	b.n	800d388 <UART_SetConfig+0x69c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d2ea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800d2ee:	2b08      	cmp	r3, #8
 800d2f0:	d827      	bhi.n	800d342 <UART_SetConfig+0x656>
 800d2f2:	a201      	add	r2, pc, #4	@ (adr r2, 800d2f8 <UART_SetConfig+0x60c>)
 800d2f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2f8:	0800d31d 	.word	0x0800d31d
 800d2fc:	0800d325 	.word	0x0800d325
 800d300:	0800d32d 	.word	0x0800d32d
 800d304:	0800d343 	.word	0x0800d343
 800d308:	0800d333 	.word	0x0800d333
 800d30c:	0800d343 	.word	0x0800d343
 800d310:	0800d343 	.word	0x0800d343
 800d314:	0800d343 	.word	0x0800d343
 800d318:	0800d33b 	.word	0x0800d33b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d31c:	f7fa fc72 	bl	8007c04 <HAL_RCC_GetPCLK1Freq>
 800d320:	61f8      	str	r0, [r7, #28]
        break;
 800d322:	e014      	b.n	800d34e <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d324:	f7fa fc84 	bl	8007c30 <HAL_RCC_GetPCLK2Freq>
 800d328:	61f8      	str	r0, [r7, #28]
        break;
 800d32a:	e010      	b.n	800d34e <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d32c:	4b1d      	ldr	r3, [pc, #116]	@ (800d3a4 <UART_SetConfig+0x6b8>)
 800d32e:	61fb      	str	r3, [r7, #28]
        break;
 800d330:	e00d      	b.n	800d34e <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d332:	f7fa fbcf 	bl	8007ad4 <HAL_RCC_GetSysClockFreq>
 800d336:	61f8      	str	r0, [r7, #28]
        break;
 800d338:	e009      	b.n	800d34e <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d33a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d33e:	61fb      	str	r3, [r7, #28]
        break;
 800d340:	e005      	b.n	800d34e <UART_SetConfig+0x662>
      default:
        pclk = 0U;
 800d342:	2300      	movs	r3, #0
 800d344:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d346:	2301      	movs	r3, #1
 800d348:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800d34c:	bf00      	nop
    }

    if (pclk != 0U)
 800d34e:	69fb      	ldr	r3, [r7, #28]
 800d350:	2b00      	cmp	r3, #0
 800d352:	d019      	beq.n	800d388 <UART_SetConfig+0x69c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	685b      	ldr	r3, [r3, #4]
 800d358:	085a      	lsrs	r2, r3, #1
 800d35a:	69fb      	ldr	r3, [r7, #28]
 800d35c:	441a      	add	r2, r3
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	685b      	ldr	r3, [r3, #4]
 800d362:	fbb2 f3f3 	udiv	r3, r2, r3
 800d366:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d368:	69bb      	ldr	r3, [r7, #24]
 800d36a:	2b0f      	cmp	r3, #15
 800d36c:	d909      	bls.n	800d382 <UART_SetConfig+0x696>
 800d36e:	69bb      	ldr	r3, [r7, #24]
 800d370:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d374:	d205      	bcs.n	800d382 <UART_SetConfig+0x696>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d376:	69bb      	ldr	r3, [r7, #24]
 800d378:	b29a      	uxth	r2, r3
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	60da      	str	r2, [r3, #12]
 800d380:	e002      	b.n	800d388 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800d382:	2301      	movs	r3, #1
 800d384:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	2200      	movs	r2, #0
 800d38c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	2200      	movs	r2, #0
 800d392:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800d394:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800d398:	4618      	mov	r0, r3
 800d39a:	3728      	adds	r7, #40	@ 0x28
 800d39c:	46bd      	mov	sp, r7
 800d39e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d3a2:	bf00      	nop
 800d3a4:	00f42400 	.word	0x00f42400

0800d3a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d3a8:	b580      	push	{r7, lr}
 800d3aa:	b082      	sub	sp, #8
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3b4:	2bff      	cmp	r3, #255	@ 0xff
 800d3b6:	d904      	bls.n	800d3c2 <UART_AdvFeatureConfig+0x1a>
 800d3b8:	f640 514d 	movw	r1, #3405	@ 0xd4d
 800d3bc:	4891      	ldr	r0, [pc, #580]	@ (800d604 <UART_AdvFeatureConfig+0x25c>)
 800d3be:	f7f7 f9c3 	bl	8004748 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3c6:	f003 0308 	and.w	r3, r3, #8
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d018      	beq.n	800d400 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d009      	beq.n	800d3ea <UART_AdvFeatureConfig+0x42>
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d3da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d3de:	d004      	beq.n	800d3ea <UART_AdvFeatureConfig+0x42>
 800d3e0:	f640 5152 	movw	r1, #3410	@ 0xd52
 800d3e4:	4887      	ldr	r0, [pc, #540]	@ (800d604 <UART_AdvFeatureConfig+0x25c>)
 800d3e6:	f7f7 f9af 	bl	8004748 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	685b      	ldr	r3, [r3, #4]
 800d3f0:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	430a      	orrs	r2, r1
 800d3fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d404:	f003 0301 	and.w	r3, r3, #1
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d018      	beq.n	800d43e <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d410:	2b00      	cmp	r3, #0
 800d412:	d009      	beq.n	800d428 <UART_AdvFeatureConfig+0x80>
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d418:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d41c:	d004      	beq.n	800d428 <UART_AdvFeatureConfig+0x80>
 800d41e:	f640 5159 	movw	r1, #3417	@ 0xd59
 800d422:	4878      	ldr	r0, [pc, #480]	@ (800d604 <UART_AdvFeatureConfig+0x25c>)
 800d424:	f7f7 f990 	bl	8004748 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	685b      	ldr	r3, [r3, #4]
 800d42e:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	430a      	orrs	r2, r1
 800d43c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d442:	f003 0302 	and.w	r3, r3, #2
 800d446:	2b00      	cmp	r3, #0
 800d448:	d018      	beq.n	800d47c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d009      	beq.n	800d466 <UART_AdvFeatureConfig+0xbe>
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d456:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d45a:	d004      	beq.n	800d466 <UART_AdvFeatureConfig+0xbe>
 800d45c:	f44f 6156 	mov.w	r1, #3424	@ 0xd60
 800d460:	4868      	ldr	r0, [pc, #416]	@ (800d604 <UART_AdvFeatureConfig+0x25c>)
 800d462:	f7f7 f971 	bl	8004748 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	685b      	ldr	r3, [r3, #4]
 800d46c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	430a      	orrs	r2, r1
 800d47a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d480:	f003 0304 	and.w	r3, r3, #4
 800d484:	2b00      	cmp	r3, #0
 800d486:	d018      	beq.n	800d4ba <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d009      	beq.n	800d4a4 <UART_AdvFeatureConfig+0xfc>
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d494:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d498:	d004      	beq.n	800d4a4 <UART_AdvFeatureConfig+0xfc>
 800d49a:	f640 5167 	movw	r1, #3431	@ 0xd67
 800d49e:	4859      	ldr	r0, [pc, #356]	@ (800d604 <UART_AdvFeatureConfig+0x25c>)
 800d4a0:	f7f7 f952 	bl	8004748 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	685b      	ldr	r3, [r3, #4]
 800d4aa:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	430a      	orrs	r2, r1
 800d4b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4be:	f003 0310 	and.w	r3, r3, #16
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d018      	beq.n	800d4f8 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d009      	beq.n	800d4e2 <UART_AdvFeatureConfig+0x13a>
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d4d6:	d004      	beq.n	800d4e2 <UART_AdvFeatureConfig+0x13a>
 800d4d8:	f640 516e 	movw	r1, #3438	@ 0xd6e
 800d4dc:	4849      	ldr	r0, [pc, #292]	@ (800d604 <UART_AdvFeatureConfig+0x25c>)
 800d4de:	f7f7 f933 	bl	8004748 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	689b      	ldr	r3, [r3, #8]
 800d4e8:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	430a      	orrs	r2, r1
 800d4f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4fc:	f003 0320 	and.w	r3, r3, #32
 800d500:	2b00      	cmp	r3, #0
 800d502:	d018      	beq.n	800d536 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d009      	beq.n	800d520 <UART_AdvFeatureConfig+0x178>
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d510:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d514:	d004      	beq.n	800d520 <UART_AdvFeatureConfig+0x178>
 800d516:	f640 5175 	movw	r1, #3445	@ 0xd75
 800d51a:	483a      	ldr	r0, [pc, #232]	@ (800d604 <UART_AdvFeatureConfig+0x25c>)
 800d51c:	f7f7 f914 	bl	8004748 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	689b      	ldr	r3, [r3, #8]
 800d526:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	430a      	orrs	r2, r1
 800d534:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d53a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d06c      	beq.n	800d61c <UART_AdvFeatureConfig+0x274>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	4a30      	ldr	r2, [pc, #192]	@ (800d608 <UART_AdvFeatureConfig+0x260>)
 800d548:	4293      	cmp	r3, r2
 800d54a:	d018      	beq.n	800d57e <UART_AdvFeatureConfig+0x1d6>
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	4a2e      	ldr	r2, [pc, #184]	@ (800d60c <UART_AdvFeatureConfig+0x264>)
 800d552:	4293      	cmp	r3, r2
 800d554:	d013      	beq.n	800d57e <UART_AdvFeatureConfig+0x1d6>
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	4a2d      	ldr	r2, [pc, #180]	@ (800d610 <UART_AdvFeatureConfig+0x268>)
 800d55c:	4293      	cmp	r3, r2
 800d55e:	d00e      	beq.n	800d57e <UART_AdvFeatureConfig+0x1d6>
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	4a2b      	ldr	r2, [pc, #172]	@ (800d614 <UART_AdvFeatureConfig+0x26c>)
 800d566:	4293      	cmp	r3, r2
 800d568:	d009      	beq.n	800d57e <UART_AdvFeatureConfig+0x1d6>
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	4a2a      	ldr	r2, [pc, #168]	@ (800d618 <UART_AdvFeatureConfig+0x270>)
 800d570:	4293      	cmp	r3, r2
 800d572:	d004      	beq.n	800d57e <UART_AdvFeatureConfig+0x1d6>
 800d574:	f640 517c 	movw	r1, #3452	@ 0xd7c
 800d578:	4822      	ldr	r0, [pc, #136]	@ (800d604 <UART_AdvFeatureConfig+0x25c>)
 800d57a:	f7f7 f8e5 	bl	8004748 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d582:	2b00      	cmp	r3, #0
 800d584:	d009      	beq.n	800d59a <UART_AdvFeatureConfig+0x1f2>
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d58a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d58e:	d004      	beq.n	800d59a <UART_AdvFeatureConfig+0x1f2>
 800d590:	f640 517d 	movw	r1, #3453	@ 0xd7d
 800d594:	481b      	ldr	r0, [pc, #108]	@ (800d604 <UART_AdvFeatureConfig+0x25c>)
 800d596:	f7f7 f8d7 	bl	8004748 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	685b      	ldr	r3, [r3, #4]
 800d5a0:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	430a      	orrs	r2, r1
 800d5ae:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d5b8:	d130      	bne.n	800d61c <UART_AdvFeatureConfig+0x274>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d013      	beq.n	800d5ea <UART_AdvFeatureConfig+0x242>
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d5ca:	d00e      	beq.n	800d5ea <UART_AdvFeatureConfig+0x242>
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d5d4:	d009      	beq.n	800d5ea <UART_AdvFeatureConfig+0x242>
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5da:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800d5de:	d004      	beq.n	800d5ea <UART_AdvFeatureConfig+0x242>
 800d5e0:	f640 5182 	movw	r1, #3458	@ 0xd82
 800d5e4:	4807      	ldr	r0, [pc, #28]	@ (800d604 <UART_AdvFeatureConfig+0x25c>)
 800d5e6:	f7f7 f8af 	bl	8004748 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	685b      	ldr	r3, [r3, #4]
 800d5f0:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	430a      	orrs	r2, r1
 800d5fe:	605a      	str	r2, [r3, #4]
 800d600:	e00c      	b.n	800d61c <UART_AdvFeatureConfig+0x274>
 800d602:	bf00      	nop
 800d604:	0800f350 	.word	0x0800f350
 800d608:	40013800 	.word	0x40013800
 800d60c:	40004400 	.word	0x40004400
 800d610:	40004800 	.word	0x40004800
 800d614:	40004c00 	.word	0x40004c00
 800d618:	40005000 	.word	0x40005000
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d620:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d624:	2b00      	cmp	r3, #0
 800d626:	d018      	beq.n	800d65a <UART_AdvFeatureConfig+0x2b2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d009      	beq.n	800d644 <UART_AdvFeatureConfig+0x29c>
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d634:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800d638:	d004      	beq.n	800d644 <UART_AdvFeatureConfig+0x29c>
 800d63a:	f640 518a 	movw	r1, #3466	@ 0xd8a
 800d63e:	4809      	ldr	r0, [pc, #36]	@ (800d664 <UART_AdvFeatureConfig+0x2bc>)
 800d640:	f7f7 f882 	bl	8004748 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	685b      	ldr	r3, [r3, #4]
 800d64a:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	430a      	orrs	r2, r1
 800d658:	605a      	str	r2, [r3, #4]
  }
}
 800d65a:	bf00      	nop
 800d65c:	3708      	adds	r7, #8
 800d65e:	46bd      	mov	sp, r7
 800d660:	bd80      	pop	{r7, pc}
 800d662:	bf00      	nop
 800d664:	0800f350 	.word	0x0800f350

0800d668 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d668:	b580      	push	{r7, lr}
 800d66a:	b098      	sub	sp, #96	@ 0x60
 800d66c:	af02      	add	r7, sp, #8
 800d66e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	2200      	movs	r2, #0
 800d674:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d678:	f7f7 fe90 	bl	800539c <HAL_GetTick>
 800d67c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	f003 0308 	and.w	r3, r3, #8
 800d688:	2b08      	cmp	r3, #8
 800d68a:	d12e      	bne.n	800d6ea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d68c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d690:	9300      	str	r3, [sp, #0]
 800d692:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d694:	2200      	movs	r2, #0
 800d696:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d69a:	6878      	ldr	r0, [r7, #4]
 800d69c:	f000 f88c 	bl	800d7b8 <UART_WaitOnFlagUntilTimeout>
 800d6a0:	4603      	mov	r3, r0
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d021      	beq.n	800d6ea <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6ae:	e853 3f00 	ldrex	r3, [r3]
 800d6b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d6b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d6ba:	653b      	str	r3, [r7, #80]	@ 0x50
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	461a      	mov	r2, r3
 800d6c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d6c4:	647b      	str	r3, [r7, #68]	@ 0x44
 800d6c6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d6ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d6cc:	e841 2300 	strex	r3, r2, [r1]
 800d6d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d6d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d1e6      	bne.n	800d6a6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	2220      	movs	r2, #32
 800d6dc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	2200      	movs	r2, #0
 800d6e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d6e6:	2303      	movs	r3, #3
 800d6e8:	e062      	b.n	800d7b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	f003 0304 	and.w	r3, r3, #4
 800d6f4:	2b04      	cmp	r3, #4
 800d6f6:	d149      	bne.n	800d78c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d6f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d6fc:	9300      	str	r3, [sp, #0]
 800d6fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d700:	2200      	movs	r2, #0
 800d702:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d706:	6878      	ldr	r0, [r7, #4]
 800d708:	f000 f856 	bl	800d7b8 <UART_WaitOnFlagUntilTimeout>
 800d70c:	4603      	mov	r3, r0
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d03c      	beq.n	800d78c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d71a:	e853 3f00 	ldrex	r3, [r3]
 800d71e:	623b      	str	r3, [r7, #32]
   return(result);
 800d720:	6a3b      	ldr	r3, [r7, #32]
 800d722:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d726:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	461a      	mov	r2, r3
 800d72e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d730:	633b      	str	r3, [r7, #48]	@ 0x30
 800d732:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d734:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d736:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d738:	e841 2300 	strex	r3, r2, [r1]
 800d73c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d73e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d740:	2b00      	cmp	r3, #0
 800d742:	d1e6      	bne.n	800d712 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	3308      	adds	r3, #8
 800d74a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d74c:	693b      	ldr	r3, [r7, #16]
 800d74e:	e853 3f00 	ldrex	r3, [r3]
 800d752:	60fb      	str	r3, [r7, #12]
   return(result);
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	f023 0301 	bic.w	r3, r3, #1
 800d75a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	3308      	adds	r3, #8
 800d762:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d764:	61fa      	str	r2, [r7, #28]
 800d766:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d768:	69b9      	ldr	r1, [r7, #24]
 800d76a:	69fa      	ldr	r2, [r7, #28]
 800d76c:	e841 2300 	strex	r3, r2, [r1]
 800d770:	617b      	str	r3, [r7, #20]
   return(result);
 800d772:	697b      	ldr	r3, [r7, #20]
 800d774:	2b00      	cmp	r3, #0
 800d776:	d1e5      	bne.n	800d744 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	2220      	movs	r2, #32
 800d77c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	2200      	movs	r2, #0
 800d784:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d788:	2303      	movs	r3, #3
 800d78a:	e011      	b.n	800d7b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	2220      	movs	r2, #32
 800d790:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	2220      	movs	r2, #32
 800d796:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	2200      	movs	r2, #0
 800d79e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	2200      	movs	r2, #0
 800d7a4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	2200      	movs	r2, #0
 800d7aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800d7ae:	2300      	movs	r3, #0
}
 800d7b0:	4618      	mov	r0, r3
 800d7b2:	3758      	adds	r7, #88	@ 0x58
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	bd80      	pop	{r7, pc}

0800d7b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d7b8:	b580      	push	{r7, lr}
 800d7ba:	b084      	sub	sp, #16
 800d7bc:	af00      	add	r7, sp, #0
 800d7be:	60f8      	str	r0, [r7, #12]
 800d7c0:	60b9      	str	r1, [r7, #8]
 800d7c2:	603b      	str	r3, [r7, #0]
 800d7c4:	4613      	mov	r3, r2
 800d7c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d7c8:	e04f      	b.n	800d86a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d7ca:	69bb      	ldr	r3, [r7, #24]
 800d7cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7d0:	d04b      	beq.n	800d86a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d7d2:	f7f7 fde3 	bl	800539c <HAL_GetTick>
 800d7d6:	4602      	mov	r2, r0
 800d7d8:	683b      	ldr	r3, [r7, #0]
 800d7da:	1ad3      	subs	r3, r2, r3
 800d7dc:	69ba      	ldr	r2, [r7, #24]
 800d7de:	429a      	cmp	r2, r3
 800d7e0:	d302      	bcc.n	800d7e8 <UART_WaitOnFlagUntilTimeout+0x30>
 800d7e2:	69bb      	ldr	r3, [r7, #24]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d101      	bne.n	800d7ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d7e8:	2303      	movs	r3, #3
 800d7ea:	e04e      	b.n	800d88a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	f003 0304 	and.w	r3, r3, #4
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d037      	beq.n	800d86a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d7fa:	68bb      	ldr	r3, [r7, #8]
 800d7fc:	2b80      	cmp	r3, #128	@ 0x80
 800d7fe:	d034      	beq.n	800d86a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d800:	68bb      	ldr	r3, [r7, #8]
 800d802:	2b40      	cmp	r3, #64	@ 0x40
 800d804:	d031      	beq.n	800d86a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	69db      	ldr	r3, [r3, #28]
 800d80c:	f003 0308 	and.w	r3, r3, #8
 800d810:	2b08      	cmp	r3, #8
 800d812:	d110      	bne.n	800d836 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	2208      	movs	r2, #8
 800d81a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d81c:	68f8      	ldr	r0, [r7, #12]
 800d81e:	f000 f838 	bl	800d892 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	2208      	movs	r2, #8
 800d826:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	2200      	movs	r2, #0
 800d82e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800d832:	2301      	movs	r3, #1
 800d834:	e029      	b.n	800d88a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	69db      	ldr	r3, [r3, #28]
 800d83c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d840:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d844:	d111      	bne.n	800d86a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d84e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d850:	68f8      	ldr	r0, [r7, #12]
 800d852:	f000 f81e 	bl	800d892 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	2220      	movs	r2, #32
 800d85a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	2200      	movs	r2, #0
 800d862:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800d866:	2303      	movs	r3, #3
 800d868:	e00f      	b.n	800d88a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	69da      	ldr	r2, [r3, #28]
 800d870:	68bb      	ldr	r3, [r7, #8]
 800d872:	4013      	ands	r3, r2
 800d874:	68ba      	ldr	r2, [r7, #8]
 800d876:	429a      	cmp	r2, r3
 800d878:	bf0c      	ite	eq
 800d87a:	2301      	moveq	r3, #1
 800d87c:	2300      	movne	r3, #0
 800d87e:	b2db      	uxtb	r3, r3
 800d880:	461a      	mov	r2, r3
 800d882:	79fb      	ldrb	r3, [r7, #7]
 800d884:	429a      	cmp	r2, r3
 800d886:	d0a0      	beq.n	800d7ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d888:	2300      	movs	r3, #0
}
 800d88a:	4618      	mov	r0, r3
 800d88c:	3710      	adds	r7, #16
 800d88e:	46bd      	mov	sp, r7
 800d890:	bd80      	pop	{r7, pc}

0800d892 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d892:	b480      	push	{r7}
 800d894:	b095      	sub	sp, #84	@ 0x54
 800d896:	af00      	add	r7, sp, #0
 800d898:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8a2:	e853 3f00 	ldrex	r3, [r3]
 800d8a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d8a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d8ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	461a      	mov	r2, r3
 800d8b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d8b8:	643b      	str	r3, [r7, #64]	@ 0x40
 800d8ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d8be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d8c0:	e841 2300 	strex	r3, r2, [r1]
 800d8c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d8c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d1e6      	bne.n	800d89a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	3308      	adds	r3, #8
 800d8d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8d4:	6a3b      	ldr	r3, [r7, #32]
 800d8d6:	e853 3f00 	ldrex	r3, [r3]
 800d8da:	61fb      	str	r3, [r7, #28]
   return(result);
 800d8dc:	69fb      	ldr	r3, [r7, #28]
 800d8de:	f023 0301 	bic.w	r3, r3, #1
 800d8e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	3308      	adds	r3, #8
 800d8ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d8ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d8f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d8f4:	e841 2300 	strex	r3, r2, [r1]
 800d8f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d8fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d1e5      	bne.n	800d8cc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d904:	2b01      	cmp	r3, #1
 800d906:	d118      	bne.n	800d93a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	e853 3f00 	ldrex	r3, [r3]
 800d914:	60bb      	str	r3, [r7, #8]
   return(result);
 800d916:	68bb      	ldr	r3, [r7, #8]
 800d918:	f023 0310 	bic.w	r3, r3, #16
 800d91c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	461a      	mov	r2, r3
 800d924:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d926:	61bb      	str	r3, [r7, #24]
 800d928:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d92a:	6979      	ldr	r1, [r7, #20]
 800d92c:	69ba      	ldr	r2, [r7, #24]
 800d92e:	e841 2300 	strex	r3, r2, [r1]
 800d932:	613b      	str	r3, [r7, #16]
   return(result);
 800d934:	693b      	ldr	r3, [r7, #16]
 800d936:	2b00      	cmp	r3, #0
 800d938:	d1e6      	bne.n	800d908 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	2220      	movs	r2, #32
 800d93e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	2200      	movs	r2, #0
 800d946:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	2200      	movs	r2, #0
 800d94c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800d94e:	bf00      	nop
 800d950:	3754      	adds	r7, #84	@ 0x54
 800d952:	46bd      	mov	sp, r7
 800d954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d958:	4770      	bx	lr
	...

0800d95c <calloc>:
 800d95c:	4b02      	ldr	r3, [pc, #8]	@ (800d968 <calloc+0xc>)
 800d95e:	460a      	mov	r2, r1
 800d960:	4601      	mov	r1, r0
 800d962:	6818      	ldr	r0, [r3, #0]
 800d964:	f000 b802 	b.w	800d96c <_calloc_r>
 800d968:	2000002c 	.word	0x2000002c

0800d96c <_calloc_r>:
 800d96c:	b570      	push	{r4, r5, r6, lr}
 800d96e:	fba1 5402 	umull	r5, r4, r1, r2
 800d972:	b934      	cbnz	r4, 800d982 <_calloc_r+0x16>
 800d974:	4629      	mov	r1, r5
 800d976:	f000 f83f 	bl	800d9f8 <_malloc_r>
 800d97a:	4606      	mov	r6, r0
 800d97c:	b928      	cbnz	r0, 800d98a <_calloc_r+0x1e>
 800d97e:	4630      	mov	r0, r6
 800d980:	bd70      	pop	{r4, r5, r6, pc}
 800d982:	220c      	movs	r2, #12
 800d984:	6002      	str	r2, [r0, #0]
 800d986:	2600      	movs	r6, #0
 800d988:	e7f9      	b.n	800d97e <_calloc_r+0x12>
 800d98a:	462a      	mov	r2, r5
 800d98c:	4621      	mov	r1, r4
 800d98e:	f000 fac7 	bl	800df20 <memset>
 800d992:	e7f4      	b.n	800d97e <_calloc_r+0x12>

0800d994 <malloc>:
 800d994:	4b02      	ldr	r3, [pc, #8]	@ (800d9a0 <malloc+0xc>)
 800d996:	4601      	mov	r1, r0
 800d998:	6818      	ldr	r0, [r3, #0]
 800d99a:	f000 b82d 	b.w	800d9f8 <_malloc_r>
 800d99e:	bf00      	nop
 800d9a0:	2000002c 	.word	0x2000002c

0800d9a4 <free>:
 800d9a4:	4b02      	ldr	r3, [pc, #8]	@ (800d9b0 <free+0xc>)
 800d9a6:	4601      	mov	r1, r0
 800d9a8:	6818      	ldr	r0, [r3, #0]
 800d9aa:	f000 bb53 	b.w	800e054 <_free_r>
 800d9ae:	bf00      	nop
 800d9b0:	2000002c 	.word	0x2000002c

0800d9b4 <sbrk_aligned>:
 800d9b4:	b570      	push	{r4, r5, r6, lr}
 800d9b6:	4e0f      	ldr	r6, [pc, #60]	@ (800d9f4 <sbrk_aligned+0x40>)
 800d9b8:	460c      	mov	r4, r1
 800d9ba:	6831      	ldr	r1, [r6, #0]
 800d9bc:	4605      	mov	r5, r0
 800d9be:	b911      	cbnz	r1, 800d9c6 <sbrk_aligned+0x12>
 800d9c0:	f000 faea 	bl	800df98 <_sbrk_r>
 800d9c4:	6030      	str	r0, [r6, #0]
 800d9c6:	4621      	mov	r1, r4
 800d9c8:	4628      	mov	r0, r5
 800d9ca:	f000 fae5 	bl	800df98 <_sbrk_r>
 800d9ce:	1c43      	adds	r3, r0, #1
 800d9d0:	d103      	bne.n	800d9da <sbrk_aligned+0x26>
 800d9d2:	f04f 34ff 	mov.w	r4, #4294967295
 800d9d6:	4620      	mov	r0, r4
 800d9d8:	bd70      	pop	{r4, r5, r6, pc}
 800d9da:	1cc4      	adds	r4, r0, #3
 800d9dc:	f024 0403 	bic.w	r4, r4, #3
 800d9e0:	42a0      	cmp	r0, r4
 800d9e2:	d0f8      	beq.n	800d9d6 <sbrk_aligned+0x22>
 800d9e4:	1a21      	subs	r1, r4, r0
 800d9e6:	4628      	mov	r0, r5
 800d9e8:	f000 fad6 	bl	800df98 <_sbrk_r>
 800d9ec:	3001      	adds	r0, #1
 800d9ee:	d1f2      	bne.n	800d9d6 <sbrk_aligned+0x22>
 800d9f0:	e7ef      	b.n	800d9d2 <sbrk_aligned+0x1e>
 800d9f2:	bf00      	nop
 800d9f4:	200010cc 	.word	0x200010cc

0800d9f8 <_malloc_r>:
 800d9f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d9fc:	1ccd      	adds	r5, r1, #3
 800d9fe:	f025 0503 	bic.w	r5, r5, #3
 800da02:	3508      	adds	r5, #8
 800da04:	2d0c      	cmp	r5, #12
 800da06:	bf38      	it	cc
 800da08:	250c      	movcc	r5, #12
 800da0a:	2d00      	cmp	r5, #0
 800da0c:	4606      	mov	r6, r0
 800da0e:	db01      	blt.n	800da14 <_malloc_r+0x1c>
 800da10:	42a9      	cmp	r1, r5
 800da12:	d904      	bls.n	800da1e <_malloc_r+0x26>
 800da14:	230c      	movs	r3, #12
 800da16:	6033      	str	r3, [r6, #0]
 800da18:	2000      	movs	r0, #0
 800da1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800daf4 <_malloc_r+0xfc>
 800da22:	f000 f869 	bl	800daf8 <__malloc_lock>
 800da26:	f8d8 3000 	ldr.w	r3, [r8]
 800da2a:	461c      	mov	r4, r3
 800da2c:	bb44      	cbnz	r4, 800da80 <_malloc_r+0x88>
 800da2e:	4629      	mov	r1, r5
 800da30:	4630      	mov	r0, r6
 800da32:	f7ff ffbf 	bl	800d9b4 <sbrk_aligned>
 800da36:	1c43      	adds	r3, r0, #1
 800da38:	4604      	mov	r4, r0
 800da3a:	d158      	bne.n	800daee <_malloc_r+0xf6>
 800da3c:	f8d8 4000 	ldr.w	r4, [r8]
 800da40:	4627      	mov	r7, r4
 800da42:	2f00      	cmp	r7, #0
 800da44:	d143      	bne.n	800dace <_malloc_r+0xd6>
 800da46:	2c00      	cmp	r4, #0
 800da48:	d04b      	beq.n	800dae2 <_malloc_r+0xea>
 800da4a:	6823      	ldr	r3, [r4, #0]
 800da4c:	4639      	mov	r1, r7
 800da4e:	4630      	mov	r0, r6
 800da50:	eb04 0903 	add.w	r9, r4, r3
 800da54:	f000 faa0 	bl	800df98 <_sbrk_r>
 800da58:	4581      	cmp	r9, r0
 800da5a:	d142      	bne.n	800dae2 <_malloc_r+0xea>
 800da5c:	6821      	ldr	r1, [r4, #0]
 800da5e:	1a6d      	subs	r5, r5, r1
 800da60:	4629      	mov	r1, r5
 800da62:	4630      	mov	r0, r6
 800da64:	f7ff ffa6 	bl	800d9b4 <sbrk_aligned>
 800da68:	3001      	adds	r0, #1
 800da6a:	d03a      	beq.n	800dae2 <_malloc_r+0xea>
 800da6c:	6823      	ldr	r3, [r4, #0]
 800da6e:	442b      	add	r3, r5
 800da70:	6023      	str	r3, [r4, #0]
 800da72:	f8d8 3000 	ldr.w	r3, [r8]
 800da76:	685a      	ldr	r2, [r3, #4]
 800da78:	bb62      	cbnz	r2, 800dad4 <_malloc_r+0xdc>
 800da7a:	f8c8 7000 	str.w	r7, [r8]
 800da7e:	e00f      	b.n	800daa0 <_malloc_r+0xa8>
 800da80:	6822      	ldr	r2, [r4, #0]
 800da82:	1b52      	subs	r2, r2, r5
 800da84:	d420      	bmi.n	800dac8 <_malloc_r+0xd0>
 800da86:	2a0b      	cmp	r2, #11
 800da88:	d917      	bls.n	800daba <_malloc_r+0xc2>
 800da8a:	1961      	adds	r1, r4, r5
 800da8c:	42a3      	cmp	r3, r4
 800da8e:	6025      	str	r5, [r4, #0]
 800da90:	bf18      	it	ne
 800da92:	6059      	strne	r1, [r3, #4]
 800da94:	6863      	ldr	r3, [r4, #4]
 800da96:	bf08      	it	eq
 800da98:	f8c8 1000 	streq.w	r1, [r8]
 800da9c:	5162      	str	r2, [r4, r5]
 800da9e:	604b      	str	r3, [r1, #4]
 800daa0:	4630      	mov	r0, r6
 800daa2:	f000 f82f 	bl	800db04 <__malloc_unlock>
 800daa6:	f104 000b 	add.w	r0, r4, #11
 800daaa:	1d23      	adds	r3, r4, #4
 800daac:	f020 0007 	bic.w	r0, r0, #7
 800dab0:	1ac2      	subs	r2, r0, r3
 800dab2:	bf1c      	itt	ne
 800dab4:	1a1b      	subne	r3, r3, r0
 800dab6:	50a3      	strne	r3, [r4, r2]
 800dab8:	e7af      	b.n	800da1a <_malloc_r+0x22>
 800daba:	6862      	ldr	r2, [r4, #4]
 800dabc:	42a3      	cmp	r3, r4
 800dabe:	bf0c      	ite	eq
 800dac0:	f8c8 2000 	streq.w	r2, [r8]
 800dac4:	605a      	strne	r2, [r3, #4]
 800dac6:	e7eb      	b.n	800daa0 <_malloc_r+0xa8>
 800dac8:	4623      	mov	r3, r4
 800daca:	6864      	ldr	r4, [r4, #4]
 800dacc:	e7ae      	b.n	800da2c <_malloc_r+0x34>
 800dace:	463c      	mov	r4, r7
 800dad0:	687f      	ldr	r7, [r7, #4]
 800dad2:	e7b6      	b.n	800da42 <_malloc_r+0x4a>
 800dad4:	461a      	mov	r2, r3
 800dad6:	685b      	ldr	r3, [r3, #4]
 800dad8:	42a3      	cmp	r3, r4
 800dada:	d1fb      	bne.n	800dad4 <_malloc_r+0xdc>
 800dadc:	2300      	movs	r3, #0
 800dade:	6053      	str	r3, [r2, #4]
 800dae0:	e7de      	b.n	800daa0 <_malloc_r+0xa8>
 800dae2:	230c      	movs	r3, #12
 800dae4:	6033      	str	r3, [r6, #0]
 800dae6:	4630      	mov	r0, r6
 800dae8:	f000 f80c 	bl	800db04 <__malloc_unlock>
 800daec:	e794      	b.n	800da18 <_malloc_r+0x20>
 800daee:	6005      	str	r5, [r0, #0]
 800daf0:	e7d6      	b.n	800daa0 <_malloc_r+0xa8>
 800daf2:	bf00      	nop
 800daf4:	200010d0 	.word	0x200010d0

0800daf8 <__malloc_lock>:
 800daf8:	4801      	ldr	r0, [pc, #4]	@ (800db00 <__malloc_lock+0x8>)
 800dafa:	f000 ba9a 	b.w	800e032 <__retarget_lock_acquire_recursive>
 800dafe:	bf00      	nop
 800db00:	20001214 	.word	0x20001214

0800db04 <__malloc_unlock>:
 800db04:	4801      	ldr	r0, [pc, #4]	@ (800db0c <__malloc_unlock+0x8>)
 800db06:	f000 ba95 	b.w	800e034 <__retarget_lock_release_recursive>
 800db0a:	bf00      	nop
 800db0c:	20001214 	.word	0x20001214

0800db10 <std>:
 800db10:	2300      	movs	r3, #0
 800db12:	b510      	push	{r4, lr}
 800db14:	4604      	mov	r4, r0
 800db16:	e9c0 3300 	strd	r3, r3, [r0]
 800db1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800db1e:	6083      	str	r3, [r0, #8]
 800db20:	8181      	strh	r1, [r0, #12]
 800db22:	6643      	str	r3, [r0, #100]	@ 0x64
 800db24:	81c2      	strh	r2, [r0, #14]
 800db26:	6183      	str	r3, [r0, #24]
 800db28:	4619      	mov	r1, r3
 800db2a:	2208      	movs	r2, #8
 800db2c:	305c      	adds	r0, #92	@ 0x5c
 800db2e:	f000 f9f7 	bl	800df20 <memset>
 800db32:	4b0d      	ldr	r3, [pc, #52]	@ (800db68 <std+0x58>)
 800db34:	6263      	str	r3, [r4, #36]	@ 0x24
 800db36:	4b0d      	ldr	r3, [pc, #52]	@ (800db6c <std+0x5c>)
 800db38:	62a3      	str	r3, [r4, #40]	@ 0x28
 800db3a:	4b0d      	ldr	r3, [pc, #52]	@ (800db70 <std+0x60>)
 800db3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800db3e:	4b0d      	ldr	r3, [pc, #52]	@ (800db74 <std+0x64>)
 800db40:	6323      	str	r3, [r4, #48]	@ 0x30
 800db42:	4b0d      	ldr	r3, [pc, #52]	@ (800db78 <std+0x68>)
 800db44:	6224      	str	r4, [r4, #32]
 800db46:	429c      	cmp	r4, r3
 800db48:	d006      	beq.n	800db58 <std+0x48>
 800db4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800db4e:	4294      	cmp	r4, r2
 800db50:	d002      	beq.n	800db58 <std+0x48>
 800db52:	33d0      	adds	r3, #208	@ 0xd0
 800db54:	429c      	cmp	r4, r3
 800db56:	d105      	bne.n	800db64 <std+0x54>
 800db58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800db5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db60:	f000 ba66 	b.w	800e030 <__retarget_lock_init_recursive>
 800db64:	bd10      	pop	{r4, pc}
 800db66:	bf00      	nop
 800db68:	0800de21 	.word	0x0800de21
 800db6c:	0800de43 	.word	0x0800de43
 800db70:	0800de7b 	.word	0x0800de7b
 800db74:	0800de9f 	.word	0x0800de9f
 800db78:	200010d4 	.word	0x200010d4

0800db7c <stdio_exit_handler>:
 800db7c:	4a02      	ldr	r2, [pc, #8]	@ (800db88 <stdio_exit_handler+0xc>)
 800db7e:	4903      	ldr	r1, [pc, #12]	@ (800db8c <stdio_exit_handler+0x10>)
 800db80:	4803      	ldr	r0, [pc, #12]	@ (800db90 <stdio_exit_handler+0x14>)
 800db82:	f000 b869 	b.w	800dc58 <_fwalk_sglue>
 800db86:	bf00      	nop
 800db88:	20000020 	.word	0x20000020
 800db8c:	0800ea3d 	.word	0x0800ea3d
 800db90:	20000030 	.word	0x20000030

0800db94 <cleanup_stdio>:
 800db94:	6841      	ldr	r1, [r0, #4]
 800db96:	4b0c      	ldr	r3, [pc, #48]	@ (800dbc8 <cleanup_stdio+0x34>)
 800db98:	4299      	cmp	r1, r3
 800db9a:	b510      	push	{r4, lr}
 800db9c:	4604      	mov	r4, r0
 800db9e:	d001      	beq.n	800dba4 <cleanup_stdio+0x10>
 800dba0:	f000 ff4c 	bl	800ea3c <_fflush_r>
 800dba4:	68a1      	ldr	r1, [r4, #8]
 800dba6:	4b09      	ldr	r3, [pc, #36]	@ (800dbcc <cleanup_stdio+0x38>)
 800dba8:	4299      	cmp	r1, r3
 800dbaa:	d002      	beq.n	800dbb2 <cleanup_stdio+0x1e>
 800dbac:	4620      	mov	r0, r4
 800dbae:	f000 ff45 	bl	800ea3c <_fflush_r>
 800dbb2:	68e1      	ldr	r1, [r4, #12]
 800dbb4:	4b06      	ldr	r3, [pc, #24]	@ (800dbd0 <cleanup_stdio+0x3c>)
 800dbb6:	4299      	cmp	r1, r3
 800dbb8:	d004      	beq.n	800dbc4 <cleanup_stdio+0x30>
 800dbba:	4620      	mov	r0, r4
 800dbbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dbc0:	f000 bf3c 	b.w	800ea3c <_fflush_r>
 800dbc4:	bd10      	pop	{r4, pc}
 800dbc6:	bf00      	nop
 800dbc8:	200010d4 	.word	0x200010d4
 800dbcc:	2000113c 	.word	0x2000113c
 800dbd0:	200011a4 	.word	0x200011a4

0800dbd4 <global_stdio_init.part.0>:
 800dbd4:	b510      	push	{r4, lr}
 800dbd6:	4b0b      	ldr	r3, [pc, #44]	@ (800dc04 <global_stdio_init.part.0+0x30>)
 800dbd8:	4c0b      	ldr	r4, [pc, #44]	@ (800dc08 <global_stdio_init.part.0+0x34>)
 800dbda:	4a0c      	ldr	r2, [pc, #48]	@ (800dc0c <global_stdio_init.part.0+0x38>)
 800dbdc:	601a      	str	r2, [r3, #0]
 800dbde:	4620      	mov	r0, r4
 800dbe0:	2200      	movs	r2, #0
 800dbe2:	2104      	movs	r1, #4
 800dbe4:	f7ff ff94 	bl	800db10 <std>
 800dbe8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800dbec:	2201      	movs	r2, #1
 800dbee:	2109      	movs	r1, #9
 800dbf0:	f7ff ff8e 	bl	800db10 <std>
 800dbf4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800dbf8:	2202      	movs	r2, #2
 800dbfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dbfe:	2112      	movs	r1, #18
 800dc00:	f7ff bf86 	b.w	800db10 <std>
 800dc04:	2000120c 	.word	0x2000120c
 800dc08:	200010d4 	.word	0x200010d4
 800dc0c:	0800db7d 	.word	0x0800db7d

0800dc10 <__sfp_lock_acquire>:
 800dc10:	4801      	ldr	r0, [pc, #4]	@ (800dc18 <__sfp_lock_acquire+0x8>)
 800dc12:	f000 ba0e 	b.w	800e032 <__retarget_lock_acquire_recursive>
 800dc16:	bf00      	nop
 800dc18:	20001215 	.word	0x20001215

0800dc1c <__sfp_lock_release>:
 800dc1c:	4801      	ldr	r0, [pc, #4]	@ (800dc24 <__sfp_lock_release+0x8>)
 800dc1e:	f000 ba09 	b.w	800e034 <__retarget_lock_release_recursive>
 800dc22:	bf00      	nop
 800dc24:	20001215 	.word	0x20001215

0800dc28 <__sinit>:
 800dc28:	b510      	push	{r4, lr}
 800dc2a:	4604      	mov	r4, r0
 800dc2c:	f7ff fff0 	bl	800dc10 <__sfp_lock_acquire>
 800dc30:	6a23      	ldr	r3, [r4, #32]
 800dc32:	b11b      	cbz	r3, 800dc3c <__sinit+0x14>
 800dc34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dc38:	f7ff bff0 	b.w	800dc1c <__sfp_lock_release>
 800dc3c:	4b04      	ldr	r3, [pc, #16]	@ (800dc50 <__sinit+0x28>)
 800dc3e:	6223      	str	r3, [r4, #32]
 800dc40:	4b04      	ldr	r3, [pc, #16]	@ (800dc54 <__sinit+0x2c>)
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d1f5      	bne.n	800dc34 <__sinit+0xc>
 800dc48:	f7ff ffc4 	bl	800dbd4 <global_stdio_init.part.0>
 800dc4c:	e7f2      	b.n	800dc34 <__sinit+0xc>
 800dc4e:	bf00      	nop
 800dc50:	0800db95 	.word	0x0800db95
 800dc54:	2000120c 	.word	0x2000120c

0800dc58 <_fwalk_sglue>:
 800dc58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc5c:	4607      	mov	r7, r0
 800dc5e:	4688      	mov	r8, r1
 800dc60:	4614      	mov	r4, r2
 800dc62:	2600      	movs	r6, #0
 800dc64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dc68:	f1b9 0901 	subs.w	r9, r9, #1
 800dc6c:	d505      	bpl.n	800dc7a <_fwalk_sglue+0x22>
 800dc6e:	6824      	ldr	r4, [r4, #0]
 800dc70:	2c00      	cmp	r4, #0
 800dc72:	d1f7      	bne.n	800dc64 <_fwalk_sglue+0xc>
 800dc74:	4630      	mov	r0, r6
 800dc76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc7a:	89ab      	ldrh	r3, [r5, #12]
 800dc7c:	2b01      	cmp	r3, #1
 800dc7e:	d907      	bls.n	800dc90 <_fwalk_sglue+0x38>
 800dc80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dc84:	3301      	adds	r3, #1
 800dc86:	d003      	beq.n	800dc90 <_fwalk_sglue+0x38>
 800dc88:	4629      	mov	r1, r5
 800dc8a:	4638      	mov	r0, r7
 800dc8c:	47c0      	blx	r8
 800dc8e:	4306      	orrs	r6, r0
 800dc90:	3568      	adds	r5, #104	@ 0x68
 800dc92:	e7e9      	b.n	800dc68 <_fwalk_sglue+0x10>

0800dc94 <iprintf>:
 800dc94:	b40f      	push	{r0, r1, r2, r3}
 800dc96:	b507      	push	{r0, r1, r2, lr}
 800dc98:	4906      	ldr	r1, [pc, #24]	@ (800dcb4 <iprintf+0x20>)
 800dc9a:	ab04      	add	r3, sp, #16
 800dc9c:	6808      	ldr	r0, [r1, #0]
 800dc9e:	f853 2b04 	ldr.w	r2, [r3], #4
 800dca2:	6881      	ldr	r1, [r0, #8]
 800dca4:	9301      	str	r3, [sp, #4]
 800dca6:	f000 fba1 	bl	800e3ec <_vfiprintf_r>
 800dcaa:	b003      	add	sp, #12
 800dcac:	f85d eb04 	ldr.w	lr, [sp], #4
 800dcb0:	b004      	add	sp, #16
 800dcb2:	4770      	bx	lr
 800dcb4:	2000002c 	.word	0x2000002c

0800dcb8 <setvbuf>:
 800dcb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dcbc:	461d      	mov	r5, r3
 800dcbe:	4b57      	ldr	r3, [pc, #348]	@ (800de1c <setvbuf+0x164>)
 800dcc0:	681f      	ldr	r7, [r3, #0]
 800dcc2:	4604      	mov	r4, r0
 800dcc4:	460e      	mov	r6, r1
 800dcc6:	4690      	mov	r8, r2
 800dcc8:	b127      	cbz	r7, 800dcd4 <setvbuf+0x1c>
 800dcca:	6a3b      	ldr	r3, [r7, #32]
 800dccc:	b913      	cbnz	r3, 800dcd4 <setvbuf+0x1c>
 800dcce:	4638      	mov	r0, r7
 800dcd0:	f7ff ffaa 	bl	800dc28 <__sinit>
 800dcd4:	f1b8 0f02 	cmp.w	r8, #2
 800dcd8:	d006      	beq.n	800dce8 <setvbuf+0x30>
 800dcda:	f1b8 0f01 	cmp.w	r8, #1
 800dcde:	f200 809a 	bhi.w	800de16 <setvbuf+0x15e>
 800dce2:	2d00      	cmp	r5, #0
 800dce4:	f2c0 8097 	blt.w	800de16 <setvbuf+0x15e>
 800dce8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dcea:	07d9      	lsls	r1, r3, #31
 800dcec:	d405      	bmi.n	800dcfa <setvbuf+0x42>
 800dcee:	89a3      	ldrh	r3, [r4, #12]
 800dcf0:	059a      	lsls	r2, r3, #22
 800dcf2:	d402      	bmi.n	800dcfa <setvbuf+0x42>
 800dcf4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dcf6:	f000 f99c 	bl	800e032 <__retarget_lock_acquire_recursive>
 800dcfa:	4621      	mov	r1, r4
 800dcfc:	4638      	mov	r0, r7
 800dcfe:	f000 fe9d 	bl	800ea3c <_fflush_r>
 800dd02:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dd04:	b141      	cbz	r1, 800dd18 <setvbuf+0x60>
 800dd06:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dd0a:	4299      	cmp	r1, r3
 800dd0c:	d002      	beq.n	800dd14 <setvbuf+0x5c>
 800dd0e:	4638      	mov	r0, r7
 800dd10:	f000 f9a0 	bl	800e054 <_free_r>
 800dd14:	2300      	movs	r3, #0
 800dd16:	6363      	str	r3, [r4, #52]	@ 0x34
 800dd18:	2300      	movs	r3, #0
 800dd1a:	61a3      	str	r3, [r4, #24]
 800dd1c:	6063      	str	r3, [r4, #4]
 800dd1e:	89a3      	ldrh	r3, [r4, #12]
 800dd20:	061b      	lsls	r3, r3, #24
 800dd22:	d503      	bpl.n	800dd2c <setvbuf+0x74>
 800dd24:	6921      	ldr	r1, [r4, #16]
 800dd26:	4638      	mov	r0, r7
 800dd28:	f000 f994 	bl	800e054 <_free_r>
 800dd2c:	89a3      	ldrh	r3, [r4, #12]
 800dd2e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800dd32:	f023 0303 	bic.w	r3, r3, #3
 800dd36:	f1b8 0f02 	cmp.w	r8, #2
 800dd3a:	81a3      	strh	r3, [r4, #12]
 800dd3c:	d061      	beq.n	800de02 <setvbuf+0x14a>
 800dd3e:	ab01      	add	r3, sp, #4
 800dd40:	466a      	mov	r2, sp
 800dd42:	4621      	mov	r1, r4
 800dd44:	4638      	mov	r0, r7
 800dd46:	f000 fea1 	bl	800ea8c <__swhatbuf_r>
 800dd4a:	89a3      	ldrh	r3, [r4, #12]
 800dd4c:	4318      	orrs	r0, r3
 800dd4e:	81a0      	strh	r0, [r4, #12]
 800dd50:	bb2d      	cbnz	r5, 800dd9e <setvbuf+0xe6>
 800dd52:	9d00      	ldr	r5, [sp, #0]
 800dd54:	4628      	mov	r0, r5
 800dd56:	f7ff fe1d 	bl	800d994 <malloc>
 800dd5a:	4606      	mov	r6, r0
 800dd5c:	2800      	cmp	r0, #0
 800dd5e:	d152      	bne.n	800de06 <setvbuf+0x14e>
 800dd60:	f8dd 9000 	ldr.w	r9, [sp]
 800dd64:	45a9      	cmp	r9, r5
 800dd66:	d140      	bne.n	800ddea <setvbuf+0x132>
 800dd68:	f04f 35ff 	mov.w	r5, #4294967295
 800dd6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd70:	f043 0202 	orr.w	r2, r3, #2
 800dd74:	81a2      	strh	r2, [r4, #12]
 800dd76:	2200      	movs	r2, #0
 800dd78:	60a2      	str	r2, [r4, #8]
 800dd7a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800dd7e:	6022      	str	r2, [r4, #0]
 800dd80:	6122      	str	r2, [r4, #16]
 800dd82:	2201      	movs	r2, #1
 800dd84:	6162      	str	r2, [r4, #20]
 800dd86:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dd88:	07d6      	lsls	r6, r2, #31
 800dd8a:	d404      	bmi.n	800dd96 <setvbuf+0xde>
 800dd8c:	0598      	lsls	r0, r3, #22
 800dd8e:	d402      	bmi.n	800dd96 <setvbuf+0xde>
 800dd90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dd92:	f000 f94f 	bl	800e034 <__retarget_lock_release_recursive>
 800dd96:	4628      	mov	r0, r5
 800dd98:	b003      	add	sp, #12
 800dd9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd9e:	2e00      	cmp	r6, #0
 800dda0:	d0d8      	beq.n	800dd54 <setvbuf+0x9c>
 800dda2:	6a3b      	ldr	r3, [r7, #32]
 800dda4:	b913      	cbnz	r3, 800ddac <setvbuf+0xf4>
 800dda6:	4638      	mov	r0, r7
 800dda8:	f7ff ff3e 	bl	800dc28 <__sinit>
 800ddac:	f1b8 0f01 	cmp.w	r8, #1
 800ddb0:	bf08      	it	eq
 800ddb2:	89a3      	ldrheq	r3, [r4, #12]
 800ddb4:	6026      	str	r6, [r4, #0]
 800ddb6:	bf04      	itt	eq
 800ddb8:	f043 0301 	orreq.w	r3, r3, #1
 800ddbc:	81a3      	strheq	r3, [r4, #12]
 800ddbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ddc2:	f013 0208 	ands.w	r2, r3, #8
 800ddc6:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800ddca:	d01e      	beq.n	800de0a <setvbuf+0x152>
 800ddcc:	07d9      	lsls	r1, r3, #31
 800ddce:	bf41      	itttt	mi
 800ddd0:	2200      	movmi	r2, #0
 800ddd2:	426d      	negmi	r5, r5
 800ddd4:	60a2      	strmi	r2, [r4, #8]
 800ddd6:	61a5      	strmi	r5, [r4, #24]
 800ddd8:	bf58      	it	pl
 800ddda:	60a5      	strpl	r5, [r4, #8]
 800dddc:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ddde:	07d2      	lsls	r2, r2, #31
 800dde0:	d401      	bmi.n	800dde6 <setvbuf+0x12e>
 800dde2:	059b      	lsls	r3, r3, #22
 800dde4:	d513      	bpl.n	800de0e <setvbuf+0x156>
 800dde6:	2500      	movs	r5, #0
 800dde8:	e7d5      	b.n	800dd96 <setvbuf+0xde>
 800ddea:	4648      	mov	r0, r9
 800ddec:	f7ff fdd2 	bl	800d994 <malloc>
 800ddf0:	4606      	mov	r6, r0
 800ddf2:	2800      	cmp	r0, #0
 800ddf4:	d0b8      	beq.n	800dd68 <setvbuf+0xb0>
 800ddf6:	89a3      	ldrh	r3, [r4, #12]
 800ddf8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ddfc:	81a3      	strh	r3, [r4, #12]
 800ddfe:	464d      	mov	r5, r9
 800de00:	e7cf      	b.n	800dda2 <setvbuf+0xea>
 800de02:	2500      	movs	r5, #0
 800de04:	e7b2      	b.n	800dd6c <setvbuf+0xb4>
 800de06:	46a9      	mov	r9, r5
 800de08:	e7f5      	b.n	800ddf6 <setvbuf+0x13e>
 800de0a:	60a2      	str	r2, [r4, #8]
 800de0c:	e7e6      	b.n	800dddc <setvbuf+0x124>
 800de0e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800de10:	f000 f910 	bl	800e034 <__retarget_lock_release_recursive>
 800de14:	e7e7      	b.n	800dde6 <setvbuf+0x12e>
 800de16:	f04f 35ff 	mov.w	r5, #4294967295
 800de1a:	e7bc      	b.n	800dd96 <setvbuf+0xde>
 800de1c:	2000002c 	.word	0x2000002c

0800de20 <__sread>:
 800de20:	b510      	push	{r4, lr}
 800de22:	460c      	mov	r4, r1
 800de24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de28:	f000 f8a4 	bl	800df74 <_read_r>
 800de2c:	2800      	cmp	r0, #0
 800de2e:	bfab      	itete	ge
 800de30:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800de32:	89a3      	ldrhlt	r3, [r4, #12]
 800de34:	181b      	addge	r3, r3, r0
 800de36:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800de3a:	bfac      	ite	ge
 800de3c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800de3e:	81a3      	strhlt	r3, [r4, #12]
 800de40:	bd10      	pop	{r4, pc}

0800de42 <__swrite>:
 800de42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de46:	461f      	mov	r7, r3
 800de48:	898b      	ldrh	r3, [r1, #12]
 800de4a:	05db      	lsls	r3, r3, #23
 800de4c:	4605      	mov	r5, r0
 800de4e:	460c      	mov	r4, r1
 800de50:	4616      	mov	r6, r2
 800de52:	d505      	bpl.n	800de60 <__swrite+0x1e>
 800de54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de58:	2302      	movs	r3, #2
 800de5a:	2200      	movs	r2, #0
 800de5c:	f000 f878 	bl	800df50 <_lseek_r>
 800de60:	89a3      	ldrh	r3, [r4, #12]
 800de62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800de66:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800de6a:	81a3      	strh	r3, [r4, #12]
 800de6c:	4632      	mov	r2, r6
 800de6e:	463b      	mov	r3, r7
 800de70:	4628      	mov	r0, r5
 800de72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de76:	f000 b89f 	b.w	800dfb8 <_write_r>

0800de7a <__sseek>:
 800de7a:	b510      	push	{r4, lr}
 800de7c:	460c      	mov	r4, r1
 800de7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de82:	f000 f865 	bl	800df50 <_lseek_r>
 800de86:	1c43      	adds	r3, r0, #1
 800de88:	89a3      	ldrh	r3, [r4, #12]
 800de8a:	bf15      	itete	ne
 800de8c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800de8e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800de92:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800de96:	81a3      	strheq	r3, [r4, #12]
 800de98:	bf18      	it	ne
 800de9a:	81a3      	strhne	r3, [r4, #12]
 800de9c:	bd10      	pop	{r4, pc}

0800de9e <__sclose>:
 800de9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dea2:	f000 b845 	b.w	800df30 <_close_r>

0800dea6 <_vsniprintf_r>:
 800dea6:	b530      	push	{r4, r5, lr}
 800dea8:	4614      	mov	r4, r2
 800deaa:	2c00      	cmp	r4, #0
 800deac:	b09b      	sub	sp, #108	@ 0x6c
 800deae:	4605      	mov	r5, r0
 800deb0:	461a      	mov	r2, r3
 800deb2:	da05      	bge.n	800dec0 <_vsniprintf_r+0x1a>
 800deb4:	238b      	movs	r3, #139	@ 0x8b
 800deb6:	6003      	str	r3, [r0, #0]
 800deb8:	f04f 30ff 	mov.w	r0, #4294967295
 800debc:	b01b      	add	sp, #108	@ 0x6c
 800debe:	bd30      	pop	{r4, r5, pc}
 800dec0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800dec4:	f8ad 300c 	strh.w	r3, [sp, #12]
 800dec8:	f04f 0300 	mov.w	r3, #0
 800decc:	9319      	str	r3, [sp, #100]	@ 0x64
 800dece:	bf14      	ite	ne
 800ded0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ded4:	4623      	moveq	r3, r4
 800ded6:	9302      	str	r3, [sp, #8]
 800ded8:	9305      	str	r3, [sp, #20]
 800deda:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dede:	9100      	str	r1, [sp, #0]
 800dee0:	9104      	str	r1, [sp, #16]
 800dee2:	f8ad 300e 	strh.w	r3, [sp, #14]
 800dee6:	4669      	mov	r1, sp
 800dee8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800deea:	f000 f959 	bl	800e1a0 <_svfiprintf_r>
 800deee:	1c43      	adds	r3, r0, #1
 800def0:	bfbc      	itt	lt
 800def2:	238b      	movlt	r3, #139	@ 0x8b
 800def4:	602b      	strlt	r3, [r5, #0]
 800def6:	2c00      	cmp	r4, #0
 800def8:	d0e0      	beq.n	800debc <_vsniprintf_r+0x16>
 800defa:	9b00      	ldr	r3, [sp, #0]
 800defc:	2200      	movs	r2, #0
 800defe:	701a      	strb	r2, [r3, #0]
 800df00:	e7dc      	b.n	800debc <_vsniprintf_r+0x16>
	...

0800df04 <vsniprintf>:
 800df04:	b507      	push	{r0, r1, r2, lr}
 800df06:	9300      	str	r3, [sp, #0]
 800df08:	4613      	mov	r3, r2
 800df0a:	460a      	mov	r2, r1
 800df0c:	4601      	mov	r1, r0
 800df0e:	4803      	ldr	r0, [pc, #12]	@ (800df1c <vsniprintf+0x18>)
 800df10:	6800      	ldr	r0, [r0, #0]
 800df12:	f7ff ffc8 	bl	800dea6 <_vsniprintf_r>
 800df16:	b003      	add	sp, #12
 800df18:	f85d fb04 	ldr.w	pc, [sp], #4
 800df1c:	2000002c 	.word	0x2000002c

0800df20 <memset>:
 800df20:	4402      	add	r2, r0
 800df22:	4603      	mov	r3, r0
 800df24:	4293      	cmp	r3, r2
 800df26:	d100      	bne.n	800df2a <memset+0xa>
 800df28:	4770      	bx	lr
 800df2a:	f803 1b01 	strb.w	r1, [r3], #1
 800df2e:	e7f9      	b.n	800df24 <memset+0x4>

0800df30 <_close_r>:
 800df30:	b538      	push	{r3, r4, r5, lr}
 800df32:	4d06      	ldr	r5, [pc, #24]	@ (800df4c <_close_r+0x1c>)
 800df34:	2300      	movs	r3, #0
 800df36:	4604      	mov	r4, r0
 800df38:	4608      	mov	r0, r1
 800df3a:	602b      	str	r3, [r5, #0]
 800df3c:	f7f6 fdb8 	bl	8004ab0 <_close>
 800df40:	1c43      	adds	r3, r0, #1
 800df42:	d102      	bne.n	800df4a <_close_r+0x1a>
 800df44:	682b      	ldr	r3, [r5, #0]
 800df46:	b103      	cbz	r3, 800df4a <_close_r+0x1a>
 800df48:	6023      	str	r3, [r4, #0]
 800df4a:	bd38      	pop	{r3, r4, r5, pc}
 800df4c:	20001210 	.word	0x20001210

0800df50 <_lseek_r>:
 800df50:	b538      	push	{r3, r4, r5, lr}
 800df52:	4d07      	ldr	r5, [pc, #28]	@ (800df70 <_lseek_r+0x20>)
 800df54:	4604      	mov	r4, r0
 800df56:	4608      	mov	r0, r1
 800df58:	4611      	mov	r1, r2
 800df5a:	2200      	movs	r2, #0
 800df5c:	602a      	str	r2, [r5, #0]
 800df5e:	461a      	mov	r2, r3
 800df60:	f7f6 fdcd 	bl	8004afe <_lseek>
 800df64:	1c43      	adds	r3, r0, #1
 800df66:	d102      	bne.n	800df6e <_lseek_r+0x1e>
 800df68:	682b      	ldr	r3, [r5, #0]
 800df6a:	b103      	cbz	r3, 800df6e <_lseek_r+0x1e>
 800df6c:	6023      	str	r3, [r4, #0]
 800df6e:	bd38      	pop	{r3, r4, r5, pc}
 800df70:	20001210 	.word	0x20001210

0800df74 <_read_r>:
 800df74:	b538      	push	{r3, r4, r5, lr}
 800df76:	4d07      	ldr	r5, [pc, #28]	@ (800df94 <_read_r+0x20>)
 800df78:	4604      	mov	r4, r0
 800df7a:	4608      	mov	r0, r1
 800df7c:	4611      	mov	r1, r2
 800df7e:	2200      	movs	r2, #0
 800df80:	602a      	str	r2, [r5, #0]
 800df82:	461a      	mov	r2, r3
 800df84:	f7f6 fd77 	bl	8004a76 <_read>
 800df88:	1c43      	adds	r3, r0, #1
 800df8a:	d102      	bne.n	800df92 <_read_r+0x1e>
 800df8c:	682b      	ldr	r3, [r5, #0]
 800df8e:	b103      	cbz	r3, 800df92 <_read_r+0x1e>
 800df90:	6023      	str	r3, [r4, #0]
 800df92:	bd38      	pop	{r3, r4, r5, pc}
 800df94:	20001210 	.word	0x20001210

0800df98 <_sbrk_r>:
 800df98:	b538      	push	{r3, r4, r5, lr}
 800df9a:	4d06      	ldr	r5, [pc, #24]	@ (800dfb4 <_sbrk_r+0x1c>)
 800df9c:	2300      	movs	r3, #0
 800df9e:	4604      	mov	r4, r0
 800dfa0:	4608      	mov	r0, r1
 800dfa2:	602b      	str	r3, [r5, #0]
 800dfa4:	f7f6 fdb8 	bl	8004b18 <_sbrk>
 800dfa8:	1c43      	adds	r3, r0, #1
 800dfaa:	d102      	bne.n	800dfb2 <_sbrk_r+0x1a>
 800dfac:	682b      	ldr	r3, [r5, #0]
 800dfae:	b103      	cbz	r3, 800dfb2 <_sbrk_r+0x1a>
 800dfb0:	6023      	str	r3, [r4, #0]
 800dfb2:	bd38      	pop	{r3, r4, r5, pc}
 800dfb4:	20001210 	.word	0x20001210

0800dfb8 <_write_r>:
 800dfb8:	b538      	push	{r3, r4, r5, lr}
 800dfba:	4d07      	ldr	r5, [pc, #28]	@ (800dfd8 <_write_r+0x20>)
 800dfbc:	4604      	mov	r4, r0
 800dfbe:	4608      	mov	r0, r1
 800dfc0:	4611      	mov	r1, r2
 800dfc2:	2200      	movs	r2, #0
 800dfc4:	602a      	str	r2, [r5, #0]
 800dfc6:	461a      	mov	r2, r3
 800dfc8:	f7f3 ff74 	bl	8001eb4 <_write>
 800dfcc:	1c43      	adds	r3, r0, #1
 800dfce:	d102      	bne.n	800dfd6 <_write_r+0x1e>
 800dfd0:	682b      	ldr	r3, [r5, #0]
 800dfd2:	b103      	cbz	r3, 800dfd6 <_write_r+0x1e>
 800dfd4:	6023      	str	r3, [r4, #0]
 800dfd6:	bd38      	pop	{r3, r4, r5, pc}
 800dfd8:	20001210 	.word	0x20001210

0800dfdc <__errno>:
 800dfdc:	4b01      	ldr	r3, [pc, #4]	@ (800dfe4 <__errno+0x8>)
 800dfde:	6818      	ldr	r0, [r3, #0]
 800dfe0:	4770      	bx	lr
 800dfe2:	bf00      	nop
 800dfe4:	2000002c 	.word	0x2000002c

0800dfe8 <__libc_init_array>:
 800dfe8:	b570      	push	{r4, r5, r6, lr}
 800dfea:	4d0d      	ldr	r5, [pc, #52]	@ (800e020 <__libc_init_array+0x38>)
 800dfec:	4c0d      	ldr	r4, [pc, #52]	@ (800e024 <__libc_init_array+0x3c>)
 800dfee:	1b64      	subs	r4, r4, r5
 800dff0:	10a4      	asrs	r4, r4, #2
 800dff2:	2600      	movs	r6, #0
 800dff4:	42a6      	cmp	r6, r4
 800dff6:	d109      	bne.n	800e00c <__libc_init_array+0x24>
 800dff8:	4d0b      	ldr	r5, [pc, #44]	@ (800e028 <__libc_init_array+0x40>)
 800dffa:	4c0c      	ldr	r4, [pc, #48]	@ (800e02c <__libc_init_array+0x44>)
 800dffc:	f000 feae 	bl	800ed5c <_init>
 800e000:	1b64      	subs	r4, r4, r5
 800e002:	10a4      	asrs	r4, r4, #2
 800e004:	2600      	movs	r6, #0
 800e006:	42a6      	cmp	r6, r4
 800e008:	d105      	bne.n	800e016 <__libc_init_array+0x2e>
 800e00a:	bd70      	pop	{r4, r5, r6, pc}
 800e00c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e010:	4798      	blx	r3
 800e012:	3601      	adds	r6, #1
 800e014:	e7ee      	b.n	800dff4 <__libc_init_array+0xc>
 800e016:	f855 3b04 	ldr.w	r3, [r5], #4
 800e01a:	4798      	blx	r3
 800e01c:	3601      	adds	r6, #1
 800e01e:	e7f2      	b.n	800e006 <__libc_init_array+0x1e>
 800e020:	0800f484 	.word	0x0800f484
 800e024:	0800f484 	.word	0x0800f484
 800e028:	0800f484 	.word	0x0800f484
 800e02c:	0800f488 	.word	0x0800f488

0800e030 <__retarget_lock_init_recursive>:
 800e030:	4770      	bx	lr

0800e032 <__retarget_lock_acquire_recursive>:
 800e032:	4770      	bx	lr

0800e034 <__retarget_lock_release_recursive>:
 800e034:	4770      	bx	lr

0800e036 <memcpy>:
 800e036:	440a      	add	r2, r1
 800e038:	4291      	cmp	r1, r2
 800e03a:	f100 33ff 	add.w	r3, r0, #4294967295
 800e03e:	d100      	bne.n	800e042 <memcpy+0xc>
 800e040:	4770      	bx	lr
 800e042:	b510      	push	{r4, lr}
 800e044:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e048:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e04c:	4291      	cmp	r1, r2
 800e04e:	d1f9      	bne.n	800e044 <memcpy+0xe>
 800e050:	bd10      	pop	{r4, pc}
	...

0800e054 <_free_r>:
 800e054:	b538      	push	{r3, r4, r5, lr}
 800e056:	4605      	mov	r5, r0
 800e058:	2900      	cmp	r1, #0
 800e05a:	d041      	beq.n	800e0e0 <_free_r+0x8c>
 800e05c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e060:	1f0c      	subs	r4, r1, #4
 800e062:	2b00      	cmp	r3, #0
 800e064:	bfb8      	it	lt
 800e066:	18e4      	addlt	r4, r4, r3
 800e068:	f7ff fd46 	bl	800daf8 <__malloc_lock>
 800e06c:	4a1d      	ldr	r2, [pc, #116]	@ (800e0e4 <_free_r+0x90>)
 800e06e:	6813      	ldr	r3, [r2, #0]
 800e070:	b933      	cbnz	r3, 800e080 <_free_r+0x2c>
 800e072:	6063      	str	r3, [r4, #4]
 800e074:	6014      	str	r4, [r2, #0]
 800e076:	4628      	mov	r0, r5
 800e078:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e07c:	f7ff bd42 	b.w	800db04 <__malloc_unlock>
 800e080:	42a3      	cmp	r3, r4
 800e082:	d908      	bls.n	800e096 <_free_r+0x42>
 800e084:	6820      	ldr	r0, [r4, #0]
 800e086:	1821      	adds	r1, r4, r0
 800e088:	428b      	cmp	r3, r1
 800e08a:	bf01      	itttt	eq
 800e08c:	6819      	ldreq	r1, [r3, #0]
 800e08e:	685b      	ldreq	r3, [r3, #4]
 800e090:	1809      	addeq	r1, r1, r0
 800e092:	6021      	streq	r1, [r4, #0]
 800e094:	e7ed      	b.n	800e072 <_free_r+0x1e>
 800e096:	461a      	mov	r2, r3
 800e098:	685b      	ldr	r3, [r3, #4]
 800e09a:	b10b      	cbz	r3, 800e0a0 <_free_r+0x4c>
 800e09c:	42a3      	cmp	r3, r4
 800e09e:	d9fa      	bls.n	800e096 <_free_r+0x42>
 800e0a0:	6811      	ldr	r1, [r2, #0]
 800e0a2:	1850      	adds	r0, r2, r1
 800e0a4:	42a0      	cmp	r0, r4
 800e0a6:	d10b      	bne.n	800e0c0 <_free_r+0x6c>
 800e0a8:	6820      	ldr	r0, [r4, #0]
 800e0aa:	4401      	add	r1, r0
 800e0ac:	1850      	adds	r0, r2, r1
 800e0ae:	4283      	cmp	r3, r0
 800e0b0:	6011      	str	r1, [r2, #0]
 800e0b2:	d1e0      	bne.n	800e076 <_free_r+0x22>
 800e0b4:	6818      	ldr	r0, [r3, #0]
 800e0b6:	685b      	ldr	r3, [r3, #4]
 800e0b8:	6053      	str	r3, [r2, #4]
 800e0ba:	4408      	add	r0, r1
 800e0bc:	6010      	str	r0, [r2, #0]
 800e0be:	e7da      	b.n	800e076 <_free_r+0x22>
 800e0c0:	d902      	bls.n	800e0c8 <_free_r+0x74>
 800e0c2:	230c      	movs	r3, #12
 800e0c4:	602b      	str	r3, [r5, #0]
 800e0c6:	e7d6      	b.n	800e076 <_free_r+0x22>
 800e0c8:	6820      	ldr	r0, [r4, #0]
 800e0ca:	1821      	adds	r1, r4, r0
 800e0cc:	428b      	cmp	r3, r1
 800e0ce:	bf04      	itt	eq
 800e0d0:	6819      	ldreq	r1, [r3, #0]
 800e0d2:	685b      	ldreq	r3, [r3, #4]
 800e0d4:	6063      	str	r3, [r4, #4]
 800e0d6:	bf04      	itt	eq
 800e0d8:	1809      	addeq	r1, r1, r0
 800e0da:	6021      	streq	r1, [r4, #0]
 800e0dc:	6054      	str	r4, [r2, #4]
 800e0de:	e7ca      	b.n	800e076 <_free_r+0x22>
 800e0e0:	bd38      	pop	{r3, r4, r5, pc}
 800e0e2:	bf00      	nop
 800e0e4:	200010d0 	.word	0x200010d0

0800e0e8 <__ssputs_r>:
 800e0e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0ec:	688e      	ldr	r6, [r1, #8]
 800e0ee:	461f      	mov	r7, r3
 800e0f0:	42be      	cmp	r6, r7
 800e0f2:	680b      	ldr	r3, [r1, #0]
 800e0f4:	4682      	mov	sl, r0
 800e0f6:	460c      	mov	r4, r1
 800e0f8:	4690      	mov	r8, r2
 800e0fa:	d82d      	bhi.n	800e158 <__ssputs_r+0x70>
 800e0fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e100:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e104:	d026      	beq.n	800e154 <__ssputs_r+0x6c>
 800e106:	6965      	ldr	r5, [r4, #20]
 800e108:	6909      	ldr	r1, [r1, #16]
 800e10a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e10e:	eba3 0901 	sub.w	r9, r3, r1
 800e112:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e116:	1c7b      	adds	r3, r7, #1
 800e118:	444b      	add	r3, r9
 800e11a:	106d      	asrs	r5, r5, #1
 800e11c:	429d      	cmp	r5, r3
 800e11e:	bf38      	it	cc
 800e120:	461d      	movcc	r5, r3
 800e122:	0553      	lsls	r3, r2, #21
 800e124:	d527      	bpl.n	800e176 <__ssputs_r+0x8e>
 800e126:	4629      	mov	r1, r5
 800e128:	f7ff fc66 	bl	800d9f8 <_malloc_r>
 800e12c:	4606      	mov	r6, r0
 800e12e:	b360      	cbz	r0, 800e18a <__ssputs_r+0xa2>
 800e130:	6921      	ldr	r1, [r4, #16]
 800e132:	464a      	mov	r2, r9
 800e134:	f7ff ff7f 	bl	800e036 <memcpy>
 800e138:	89a3      	ldrh	r3, [r4, #12]
 800e13a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e13e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e142:	81a3      	strh	r3, [r4, #12]
 800e144:	6126      	str	r6, [r4, #16]
 800e146:	6165      	str	r5, [r4, #20]
 800e148:	444e      	add	r6, r9
 800e14a:	eba5 0509 	sub.w	r5, r5, r9
 800e14e:	6026      	str	r6, [r4, #0]
 800e150:	60a5      	str	r5, [r4, #8]
 800e152:	463e      	mov	r6, r7
 800e154:	42be      	cmp	r6, r7
 800e156:	d900      	bls.n	800e15a <__ssputs_r+0x72>
 800e158:	463e      	mov	r6, r7
 800e15a:	6820      	ldr	r0, [r4, #0]
 800e15c:	4632      	mov	r2, r6
 800e15e:	4641      	mov	r1, r8
 800e160:	f000 fd8a 	bl	800ec78 <memmove>
 800e164:	68a3      	ldr	r3, [r4, #8]
 800e166:	1b9b      	subs	r3, r3, r6
 800e168:	60a3      	str	r3, [r4, #8]
 800e16a:	6823      	ldr	r3, [r4, #0]
 800e16c:	4433      	add	r3, r6
 800e16e:	6023      	str	r3, [r4, #0]
 800e170:	2000      	movs	r0, #0
 800e172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e176:	462a      	mov	r2, r5
 800e178:	f000 fdba 	bl	800ecf0 <_realloc_r>
 800e17c:	4606      	mov	r6, r0
 800e17e:	2800      	cmp	r0, #0
 800e180:	d1e0      	bne.n	800e144 <__ssputs_r+0x5c>
 800e182:	6921      	ldr	r1, [r4, #16]
 800e184:	4650      	mov	r0, sl
 800e186:	f7ff ff65 	bl	800e054 <_free_r>
 800e18a:	230c      	movs	r3, #12
 800e18c:	f8ca 3000 	str.w	r3, [sl]
 800e190:	89a3      	ldrh	r3, [r4, #12]
 800e192:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e196:	81a3      	strh	r3, [r4, #12]
 800e198:	f04f 30ff 	mov.w	r0, #4294967295
 800e19c:	e7e9      	b.n	800e172 <__ssputs_r+0x8a>
	...

0800e1a0 <_svfiprintf_r>:
 800e1a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1a4:	4698      	mov	r8, r3
 800e1a6:	898b      	ldrh	r3, [r1, #12]
 800e1a8:	061b      	lsls	r3, r3, #24
 800e1aa:	b09d      	sub	sp, #116	@ 0x74
 800e1ac:	4607      	mov	r7, r0
 800e1ae:	460d      	mov	r5, r1
 800e1b0:	4614      	mov	r4, r2
 800e1b2:	d510      	bpl.n	800e1d6 <_svfiprintf_r+0x36>
 800e1b4:	690b      	ldr	r3, [r1, #16]
 800e1b6:	b973      	cbnz	r3, 800e1d6 <_svfiprintf_r+0x36>
 800e1b8:	2140      	movs	r1, #64	@ 0x40
 800e1ba:	f7ff fc1d 	bl	800d9f8 <_malloc_r>
 800e1be:	6028      	str	r0, [r5, #0]
 800e1c0:	6128      	str	r0, [r5, #16]
 800e1c2:	b930      	cbnz	r0, 800e1d2 <_svfiprintf_r+0x32>
 800e1c4:	230c      	movs	r3, #12
 800e1c6:	603b      	str	r3, [r7, #0]
 800e1c8:	f04f 30ff 	mov.w	r0, #4294967295
 800e1cc:	b01d      	add	sp, #116	@ 0x74
 800e1ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1d2:	2340      	movs	r3, #64	@ 0x40
 800e1d4:	616b      	str	r3, [r5, #20]
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1da:	2320      	movs	r3, #32
 800e1dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e1e0:	f8cd 800c 	str.w	r8, [sp, #12]
 800e1e4:	2330      	movs	r3, #48	@ 0x30
 800e1e6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e384 <_svfiprintf_r+0x1e4>
 800e1ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e1ee:	f04f 0901 	mov.w	r9, #1
 800e1f2:	4623      	mov	r3, r4
 800e1f4:	469a      	mov	sl, r3
 800e1f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1fa:	b10a      	cbz	r2, 800e200 <_svfiprintf_r+0x60>
 800e1fc:	2a25      	cmp	r2, #37	@ 0x25
 800e1fe:	d1f9      	bne.n	800e1f4 <_svfiprintf_r+0x54>
 800e200:	ebba 0b04 	subs.w	fp, sl, r4
 800e204:	d00b      	beq.n	800e21e <_svfiprintf_r+0x7e>
 800e206:	465b      	mov	r3, fp
 800e208:	4622      	mov	r2, r4
 800e20a:	4629      	mov	r1, r5
 800e20c:	4638      	mov	r0, r7
 800e20e:	f7ff ff6b 	bl	800e0e8 <__ssputs_r>
 800e212:	3001      	adds	r0, #1
 800e214:	f000 80a7 	beq.w	800e366 <_svfiprintf_r+0x1c6>
 800e218:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e21a:	445a      	add	r2, fp
 800e21c:	9209      	str	r2, [sp, #36]	@ 0x24
 800e21e:	f89a 3000 	ldrb.w	r3, [sl]
 800e222:	2b00      	cmp	r3, #0
 800e224:	f000 809f 	beq.w	800e366 <_svfiprintf_r+0x1c6>
 800e228:	2300      	movs	r3, #0
 800e22a:	f04f 32ff 	mov.w	r2, #4294967295
 800e22e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e232:	f10a 0a01 	add.w	sl, sl, #1
 800e236:	9304      	str	r3, [sp, #16]
 800e238:	9307      	str	r3, [sp, #28]
 800e23a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e23e:	931a      	str	r3, [sp, #104]	@ 0x68
 800e240:	4654      	mov	r4, sl
 800e242:	2205      	movs	r2, #5
 800e244:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e248:	484e      	ldr	r0, [pc, #312]	@ (800e384 <_svfiprintf_r+0x1e4>)
 800e24a:	f7f1 ffc1 	bl	80001d0 <memchr>
 800e24e:	9a04      	ldr	r2, [sp, #16]
 800e250:	b9d8      	cbnz	r0, 800e28a <_svfiprintf_r+0xea>
 800e252:	06d0      	lsls	r0, r2, #27
 800e254:	bf44      	itt	mi
 800e256:	2320      	movmi	r3, #32
 800e258:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e25c:	0711      	lsls	r1, r2, #28
 800e25e:	bf44      	itt	mi
 800e260:	232b      	movmi	r3, #43	@ 0x2b
 800e262:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e266:	f89a 3000 	ldrb.w	r3, [sl]
 800e26a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e26c:	d015      	beq.n	800e29a <_svfiprintf_r+0xfa>
 800e26e:	9a07      	ldr	r2, [sp, #28]
 800e270:	4654      	mov	r4, sl
 800e272:	2000      	movs	r0, #0
 800e274:	f04f 0c0a 	mov.w	ip, #10
 800e278:	4621      	mov	r1, r4
 800e27a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e27e:	3b30      	subs	r3, #48	@ 0x30
 800e280:	2b09      	cmp	r3, #9
 800e282:	d94b      	bls.n	800e31c <_svfiprintf_r+0x17c>
 800e284:	b1b0      	cbz	r0, 800e2b4 <_svfiprintf_r+0x114>
 800e286:	9207      	str	r2, [sp, #28]
 800e288:	e014      	b.n	800e2b4 <_svfiprintf_r+0x114>
 800e28a:	eba0 0308 	sub.w	r3, r0, r8
 800e28e:	fa09 f303 	lsl.w	r3, r9, r3
 800e292:	4313      	orrs	r3, r2
 800e294:	9304      	str	r3, [sp, #16]
 800e296:	46a2      	mov	sl, r4
 800e298:	e7d2      	b.n	800e240 <_svfiprintf_r+0xa0>
 800e29a:	9b03      	ldr	r3, [sp, #12]
 800e29c:	1d19      	adds	r1, r3, #4
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	9103      	str	r1, [sp, #12]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	bfbb      	ittet	lt
 800e2a6:	425b      	neglt	r3, r3
 800e2a8:	f042 0202 	orrlt.w	r2, r2, #2
 800e2ac:	9307      	strge	r3, [sp, #28]
 800e2ae:	9307      	strlt	r3, [sp, #28]
 800e2b0:	bfb8      	it	lt
 800e2b2:	9204      	strlt	r2, [sp, #16]
 800e2b4:	7823      	ldrb	r3, [r4, #0]
 800e2b6:	2b2e      	cmp	r3, #46	@ 0x2e
 800e2b8:	d10a      	bne.n	800e2d0 <_svfiprintf_r+0x130>
 800e2ba:	7863      	ldrb	r3, [r4, #1]
 800e2bc:	2b2a      	cmp	r3, #42	@ 0x2a
 800e2be:	d132      	bne.n	800e326 <_svfiprintf_r+0x186>
 800e2c0:	9b03      	ldr	r3, [sp, #12]
 800e2c2:	1d1a      	adds	r2, r3, #4
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	9203      	str	r2, [sp, #12]
 800e2c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e2cc:	3402      	adds	r4, #2
 800e2ce:	9305      	str	r3, [sp, #20]
 800e2d0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e394 <_svfiprintf_r+0x1f4>
 800e2d4:	7821      	ldrb	r1, [r4, #0]
 800e2d6:	2203      	movs	r2, #3
 800e2d8:	4650      	mov	r0, sl
 800e2da:	f7f1 ff79 	bl	80001d0 <memchr>
 800e2de:	b138      	cbz	r0, 800e2f0 <_svfiprintf_r+0x150>
 800e2e0:	9b04      	ldr	r3, [sp, #16]
 800e2e2:	eba0 000a 	sub.w	r0, r0, sl
 800e2e6:	2240      	movs	r2, #64	@ 0x40
 800e2e8:	4082      	lsls	r2, r0
 800e2ea:	4313      	orrs	r3, r2
 800e2ec:	3401      	adds	r4, #1
 800e2ee:	9304      	str	r3, [sp, #16]
 800e2f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2f4:	4824      	ldr	r0, [pc, #144]	@ (800e388 <_svfiprintf_r+0x1e8>)
 800e2f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e2fa:	2206      	movs	r2, #6
 800e2fc:	f7f1 ff68 	bl	80001d0 <memchr>
 800e300:	2800      	cmp	r0, #0
 800e302:	d036      	beq.n	800e372 <_svfiprintf_r+0x1d2>
 800e304:	4b21      	ldr	r3, [pc, #132]	@ (800e38c <_svfiprintf_r+0x1ec>)
 800e306:	bb1b      	cbnz	r3, 800e350 <_svfiprintf_r+0x1b0>
 800e308:	9b03      	ldr	r3, [sp, #12]
 800e30a:	3307      	adds	r3, #7
 800e30c:	f023 0307 	bic.w	r3, r3, #7
 800e310:	3308      	adds	r3, #8
 800e312:	9303      	str	r3, [sp, #12]
 800e314:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e316:	4433      	add	r3, r6
 800e318:	9309      	str	r3, [sp, #36]	@ 0x24
 800e31a:	e76a      	b.n	800e1f2 <_svfiprintf_r+0x52>
 800e31c:	fb0c 3202 	mla	r2, ip, r2, r3
 800e320:	460c      	mov	r4, r1
 800e322:	2001      	movs	r0, #1
 800e324:	e7a8      	b.n	800e278 <_svfiprintf_r+0xd8>
 800e326:	2300      	movs	r3, #0
 800e328:	3401      	adds	r4, #1
 800e32a:	9305      	str	r3, [sp, #20]
 800e32c:	4619      	mov	r1, r3
 800e32e:	f04f 0c0a 	mov.w	ip, #10
 800e332:	4620      	mov	r0, r4
 800e334:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e338:	3a30      	subs	r2, #48	@ 0x30
 800e33a:	2a09      	cmp	r2, #9
 800e33c:	d903      	bls.n	800e346 <_svfiprintf_r+0x1a6>
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d0c6      	beq.n	800e2d0 <_svfiprintf_r+0x130>
 800e342:	9105      	str	r1, [sp, #20]
 800e344:	e7c4      	b.n	800e2d0 <_svfiprintf_r+0x130>
 800e346:	fb0c 2101 	mla	r1, ip, r1, r2
 800e34a:	4604      	mov	r4, r0
 800e34c:	2301      	movs	r3, #1
 800e34e:	e7f0      	b.n	800e332 <_svfiprintf_r+0x192>
 800e350:	ab03      	add	r3, sp, #12
 800e352:	9300      	str	r3, [sp, #0]
 800e354:	462a      	mov	r2, r5
 800e356:	4b0e      	ldr	r3, [pc, #56]	@ (800e390 <_svfiprintf_r+0x1f0>)
 800e358:	a904      	add	r1, sp, #16
 800e35a:	4638      	mov	r0, r7
 800e35c:	f3af 8000 	nop.w
 800e360:	1c42      	adds	r2, r0, #1
 800e362:	4606      	mov	r6, r0
 800e364:	d1d6      	bne.n	800e314 <_svfiprintf_r+0x174>
 800e366:	89ab      	ldrh	r3, [r5, #12]
 800e368:	065b      	lsls	r3, r3, #25
 800e36a:	f53f af2d 	bmi.w	800e1c8 <_svfiprintf_r+0x28>
 800e36e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e370:	e72c      	b.n	800e1cc <_svfiprintf_r+0x2c>
 800e372:	ab03      	add	r3, sp, #12
 800e374:	9300      	str	r3, [sp, #0]
 800e376:	462a      	mov	r2, r5
 800e378:	4b05      	ldr	r3, [pc, #20]	@ (800e390 <_svfiprintf_r+0x1f0>)
 800e37a:	a904      	add	r1, sp, #16
 800e37c:	4638      	mov	r0, r7
 800e37e:	f000 f9bb 	bl	800e6f8 <_printf_i>
 800e382:	e7ed      	b.n	800e360 <_svfiprintf_r+0x1c0>
 800e384:	0800f448 	.word	0x0800f448
 800e388:	0800f452 	.word	0x0800f452
 800e38c:	00000000 	.word	0x00000000
 800e390:	0800e0e9 	.word	0x0800e0e9
 800e394:	0800f44e 	.word	0x0800f44e

0800e398 <__sfputc_r>:
 800e398:	6893      	ldr	r3, [r2, #8]
 800e39a:	3b01      	subs	r3, #1
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	b410      	push	{r4}
 800e3a0:	6093      	str	r3, [r2, #8]
 800e3a2:	da08      	bge.n	800e3b6 <__sfputc_r+0x1e>
 800e3a4:	6994      	ldr	r4, [r2, #24]
 800e3a6:	42a3      	cmp	r3, r4
 800e3a8:	db01      	blt.n	800e3ae <__sfputc_r+0x16>
 800e3aa:	290a      	cmp	r1, #10
 800e3ac:	d103      	bne.n	800e3b6 <__sfputc_r+0x1e>
 800e3ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e3b2:	f000 bbcd 	b.w	800eb50 <__swbuf_r>
 800e3b6:	6813      	ldr	r3, [r2, #0]
 800e3b8:	1c58      	adds	r0, r3, #1
 800e3ba:	6010      	str	r0, [r2, #0]
 800e3bc:	7019      	strb	r1, [r3, #0]
 800e3be:	4608      	mov	r0, r1
 800e3c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e3c4:	4770      	bx	lr

0800e3c6 <__sfputs_r>:
 800e3c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3c8:	4606      	mov	r6, r0
 800e3ca:	460f      	mov	r7, r1
 800e3cc:	4614      	mov	r4, r2
 800e3ce:	18d5      	adds	r5, r2, r3
 800e3d0:	42ac      	cmp	r4, r5
 800e3d2:	d101      	bne.n	800e3d8 <__sfputs_r+0x12>
 800e3d4:	2000      	movs	r0, #0
 800e3d6:	e007      	b.n	800e3e8 <__sfputs_r+0x22>
 800e3d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3dc:	463a      	mov	r2, r7
 800e3de:	4630      	mov	r0, r6
 800e3e0:	f7ff ffda 	bl	800e398 <__sfputc_r>
 800e3e4:	1c43      	adds	r3, r0, #1
 800e3e6:	d1f3      	bne.n	800e3d0 <__sfputs_r+0xa>
 800e3e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e3ec <_vfiprintf_r>:
 800e3ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3f0:	460d      	mov	r5, r1
 800e3f2:	b09d      	sub	sp, #116	@ 0x74
 800e3f4:	4614      	mov	r4, r2
 800e3f6:	4698      	mov	r8, r3
 800e3f8:	4606      	mov	r6, r0
 800e3fa:	b118      	cbz	r0, 800e404 <_vfiprintf_r+0x18>
 800e3fc:	6a03      	ldr	r3, [r0, #32]
 800e3fe:	b90b      	cbnz	r3, 800e404 <_vfiprintf_r+0x18>
 800e400:	f7ff fc12 	bl	800dc28 <__sinit>
 800e404:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e406:	07d9      	lsls	r1, r3, #31
 800e408:	d405      	bmi.n	800e416 <_vfiprintf_r+0x2a>
 800e40a:	89ab      	ldrh	r3, [r5, #12]
 800e40c:	059a      	lsls	r2, r3, #22
 800e40e:	d402      	bmi.n	800e416 <_vfiprintf_r+0x2a>
 800e410:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e412:	f7ff fe0e 	bl	800e032 <__retarget_lock_acquire_recursive>
 800e416:	89ab      	ldrh	r3, [r5, #12]
 800e418:	071b      	lsls	r3, r3, #28
 800e41a:	d501      	bpl.n	800e420 <_vfiprintf_r+0x34>
 800e41c:	692b      	ldr	r3, [r5, #16]
 800e41e:	b99b      	cbnz	r3, 800e448 <_vfiprintf_r+0x5c>
 800e420:	4629      	mov	r1, r5
 800e422:	4630      	mov	r0, r6
 800e424:	f000 fbd2 	bl	800ebcc <__swsetup_r>
 800e428:	b170      	cbz	r0, 800e448 <_vfiprintf_r+0x5c>
 800e42a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e42c:	07dc      	lsls	r4, r3, #31
 800e42e:	d504      	bpl.n	800e43a <_vfiprintf_r+0x4e>
 800e430:	f04f 30ff 	mov.w	r0, #4294967295
 800e434:	b01d      	add	sp, #116	@ 0x74
 800e436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e43a:	89ab      	ldrh	r3, [r5, #12]
 800e43c:	0598      	lsls	r0, r3, #22
 800e43e:	d4f7      	bmi.n	800e430 <_vfiprintf_r+0x44>
 800e440:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e442:	f7ff fdf7 	bl	800e034 <__retarget_lock_release_recursive>
 800e446:	e7f3      	b.n	800e430 <_vfiprintf_r+0x44>
 800e448:	2300      	movs	r3, #0
 800e44a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e44c:	2320      	movs	r3, #32
 800e44e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e452:	f8cd 800c 	str.w	r8, [sp, #12]
 800e456:	2330      	movs	r3, #48	@ 0x30
 800e458:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e608 <_vfiprintf_r+0x21c>
 800e45c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e460:	f04f 0901 	mov.w	r9, #1
 800e464:	4623      	mov	r3, r4
 800e466:	469a      	mov	sl, r3
 800e468:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e46c:	b10a      	cbz	r2, 800e472 <_vfiprintf_r+0x86>
 800e46e:	2a25      	cmp	r2, #37	@ 0x25
 800e470:	d1f9      	bne.n	800e466 <_vfiprintf_r+0x7a>
 800e472:	ebba 0b04 	subs.w	fp, sl, r4
 800e476:	d00b      	beq.n	800e490 <_vfiprintf_r+0xa4>
 800e478:	465b      	mov	r3, fp
 800e47a:	4622      	mov	r2, r4
 800e47c:	4629      	mov	r1, r5
 800e47e:	4630      	mov	r0, r6
 800e480:	f7ff ffa1 	bl	800e3c6 <__sfputs_r>
 800e484:	3001      	adds	r0, #1
 800e486:	f000 80a7 	beq.w	800e5d8 <_vfiprintf_r+0x1ec>
 800e48a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e48c:	445a      	add	r2, fp
 800e48e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e490:	f89a 3000 	ldrb.w	r3, [sl]
 800e494:	2b00      	cmp	r3, #0
 800e496:	f000 809f 	beq.w	800e5d8 <_vfiprintf_r+0x1ec>
 800e49a:	2300      	movs	r3, #0
 800e49c:	f04f 32ff 	mov.w	r2, #4294967295
 800e4a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4a4:	f10a 0a01 	add.w	sl, sl, #1
 800e4a8:	9304      	str	r3, [sp, #16]
 800e4aa:	9307      	str	r3, [sp, #28]
 800e4ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e4b0:	931a      	str	r3, [sp, #104]	@ 0x68
 800e4b2:	4654      	mov	r4, sl
 800e4b4:	2205      	movs	r2, #5
 800e4b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4ba:	4853      	ldr	r0, [pc, #332]	@ (800e608 <_vfiprintf_r+0x21c>)
 800e4bc:	f7f1 fe88 	bl	80001d0 <memchr>
 800e4c0:	9a04      	ldr	r2, [sp, #16]
 800e4c2:	b9d8      	cbnz	r0, 800e4fc <_vfiprintf_r+0x110>
 800e4c4:	06d1      	lsls	r1, r2, #27
 800e4c6:	bf44      	itt	mi
 800e4c8:	2320      	movmi	r3, #32
 800e4ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4ce:	0713      	lsls	r3, r2, #28
 800e4d0:	bf44      	itt	mi
 800e4d2:	232b      	movmi	r3, #43	@ 0x2b
 800e4d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4d8:	f89a 3000 	ldrb.w	r3, [sl]
 800e4dc:	2b2a      	cmp	r3, #42	@ 0x2a
 800e4de:	d015      	beq.n	800e50c <_vfiprintf_r+0x120>
 800e4e0:	9a07      	ldr	r2, [sp, #28]
 800e4e2:	4654      	mov	r4, sl
 800e4e4:	2000      	movs	r0, #0
 800e4e6:	f04f 0c0a 	mov.w	ip, #10
 800e4ea:	4621      	mov	r1, r4
 800e4ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e4f0:	3b30      	subs	r3, #48	@ 0x30
 800e4f2:	2b09      	cmp	r3, #9
 800e4f4:	d94b      	bls.n	800e58e <_vfiprintf_r+0x1a2>
 800e4f6:	b1b0      	cbz	r0, 800e526 <_vfiprintf_r+0x13a>
 800e4f8:	9207      	str	r2, [sp, #28]
 800e4fa:	e014      	b.n	800e526 <_vfiprintf_r+0x13a>
 800e4fc:	eba0 0308 	sub.w	r3, r0, r8
 800e500:	fa09 f303 	lsl.w	r3, r9, r3
 800e504:	4313      	orrs	r3, r2
 800e506:	9304      	str	r3, [sp, #16]
 800e508:	46a2      	mov	sl, r4
 800e50a:	e7d2      	b.n	800e4b2 <_vfiprintf_r+0xc6>
 800e50c:	9b03      	ldr	r3, [sp, #12]
 800e50e:	1d19      	adds	r1, r3, #4
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	9103      	str	r1, [sp, #12]
 800e514:	2b00      	cmp	r3, #0
 800e516:	bfbb      	ittet	lt
 800e518:	425b      	neglt	r3, r3
 800e51a:	f042 0202 	orrlt.w	r2, r2, #2
 800e51e:	9307      	strge	r3, [sp, #28]
 800e520:	9307      	strlt	r3, [sp, #28]
 800e522:	bfb8      	it	lt
 800e524:	9204      	strlt	r2, [sp, #16]
 800e526:	7823      	ldrb	r3, [r4, #0]
 800e528:	2b2e      	cmp	r3, #46	@ 0x2e
 800e52a:	d10a      	bne.n	800e542 <_vfiprintf_r+0x156>
 800e52c:	7863      	ldrb	r3, [r4, #1]
 800e52e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e530:	d132      	bne.n	800e598 <_vfiprintf_r+0x1ac>
 800e532:	9b03      	ldr	r3, [sp, #12]
 800e534:	1d1a      	adds	r2, r3, #4
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	9203      	str	r2, [sp, #12]
 800e53a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e53e:	3402      	adds	r4, #2
 800e540:	9305      	str	r3, [sp, #20]
 800e542:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e618 <_vfiprintf_r+0x22c>
 800e546:	7821      	ldrb	r1, [r4, #0]
 800e548:	2203      	movs	r2, #3
 800e54a:	4650      	mov	r0, sl
 800e54c:	f7f1 fe40 	bl	80001d0 <memchr>
 800e550:	b138      	cbz	r0, 800e562 <_vfiprintf_r+0x176>
 800e552:	9b04      	ldr	r3, [sp, #16]
 800e554:	eba0 000a 	sub.w	r0, r0, sl
 800e558:	2240      	movs	r2, #64	@ 0x40
 800e55a:	4082      	lsls	r2, r0
 800e55c:	4313      	orrs	r3, r2
 800e55e:	3401      	adds	r4, #1
 800e560:	9304      	str	r3, [sp, #16]
 800e562:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e566:	4829      	ldr	r0, [pc, #164]	@ (800e60c <_vfiprintf_r+0x220>)
 800e568:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e56c:	2206      	movs	r2, #6
 800e56e:	f7f1 fe2f 	bl	80001d0 <memchr>
 800e572:	2800      	cmp	r0, #0
 800e574:	d03f      	beq.n	800e5f6 <_vfiprintf_r+0x20a>
 800e576:	4b26      	ldr	r3, [pc, #152]	@ (800e610 <_vfiprintf_r+0x224>)
 800e578:	bb1b      	cbnz	r3, 800e5c2 <_vfiprintf_r+0x1d6>
 800e57a:	9b03      	ldr	r3, [sp, #12]
 800e57c:	3307      	adds	r3, #7
 800e57e:	f023 0307 	bic.w	r3, r3, #7
 800e582:	3308      	adds	r3, #8
 800e584:	9303      	str	r3, [sp, #12]
 800e586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e588:	443b      	add	r3, r7
 800e58a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e58c:	e76a      	b.n	800e464 <_vfiprintf_r+0x78>
 800e58e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e592:	460c      	mov	r4, r1
 800e594:	2001      	movs	r0, #1
 800e596:	e7a8      	b.n	800e4ea <_vfiprintf_r+0xfe>
 800e598:	2300      	movs	r3, #0
 800e59a:	3401      	adds	r4, #1
 800e59c:	9305      	str	r3, [sp, #20]
 800e59e:	4619      	mov	r1, r3
 800e5a0:	f04f 0c0a 	mov.w	ip, #10
 800e5a4:	4620      	mov	r0, r4
 800e5a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5aa:	3a30      	subs	r2, #48	@ 0x30
 800e5ac:	2a09      	cmp	r2, #9
 800e5ae:	d903      	bls.n	800e5b8 <_vfiprintf_r+0x1cc>
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d0c6      	beq.n	800e542 <_vfiprintf_r+0x156>
 800e5b4:	9105      	str	r1, [sp, #20]
 800e5b6:	e7c4      	b.n	800e542 <_vfiprintf_r+0x156>
 800e5b8:	fb0c 2101 	mla	r1, ip, r1, r2
 800e5bc:	4604      	mov	r4, r0
 800e5be:	2301      	movs	r3, #1
 800e5c0:	e7f0      	b.n	800e5a4 <_vfiprintf_r+0x1b8>
 800e5c2:	ab03      	add	r3, sp, #12
 800e5c4:	9300      	str	r3, [sp, #0]
 800e5c6:	462a      	mov	r2, r5
 800e5c8:	4b12      	ldr	r3, [pc, #72]	@ (800e614 <_vfiprintf_r+0x228>)
 800e5ca:	a904      	add	r1, sp, #16
 800e5cc:	4630      	mov	r0, r6
 800e5ce:	f3af 8000 	nop.w
 800e5d2:	4607      	mov	r7, r0
 800e5d4:	1c78      	adds	r0, r7, #1
 800e5d6:	d1d6      	bne.n	800e586 <_vfiprintf_r+0x19a>
 800e5d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e5da:	07d9      	lsls	r1, r3, #31
 800e5dc:	d405      	bmi.n	800e5ea <_vfiprintf_r+0x1fe>
 800e5de:	89ab      	ldrh	r3, [r5, #12]
 800e5e0:	059a      	lsls	r2, r3, #22
 800e5e2:	d402      	bmi.n	800e5ea <_vfiprintf_r+0x1fe>
 800e5e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e5e6:	f7ff fd25 	bl	800e034 <__retarget_lock_release_recursive>
 800e5ea:	89ab      	ldrh	r3, [r5, #12]
 800e5ec:	065b      	lsls	r3, r3, #25
 800e5ee:	f53f af1f 	bmi.w	800e430 <_vfiprintf_r+0x44>
 800e5f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e5f4:	e71e      	b.n	800e434 <_vfiprintf_r+0x48>
 800e5f6:	ab03      	add	r3, sp, #12
 800e5f8:	9300      	str	r3, [sp, #0]
 800e5fa:	462a      	mov	r2, r5
 800e5fc:	4b05      	ldr	r3, [pc, #20]	@ (800e614 <_vfiprintf_r+0x228>)
 800e5fe:	a904      	add	r1, sp, #16
 800e600:	4630      	mov	r0, r6
 800e602:	f000 f879 	bl	800e6f8 <_printf_i>
 800e606:	e7e4      	b.n	800e5d2 <_vfiprintf_r+0x1e6>
 800e608:	0800f448 	.word	0x0800f448
 800e60c:	0800f452 	.word	0x0800f452
 800e610:	00000000 	.word	0x00000000
 800e614:	0800e3c7 	.word	0x0800e3c7
 800e618:	0800f44e 	.word	0x0800f44e

0800e61c <_printf_common>:
 800e61c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e620:	4616      	mov	r6, r2
 800e622:	4698      	mov	r8, r3
 800e624:	688a      	ldr	r2, [r1, #8]
 800e626:	690b      	ldr	r3, [r1, #16]
 800e628:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e62c:	4293      	cmp	r3, r2
 800e62e:	bfb8      	it	lt
 800e630:	4613      	movlt	r3, r2
 800e632:	6033      	str	r3, [r6, #0]
 800e634:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e638:	4607      	mov	r7, r0
 800e63a:	460c      	mov	r4, r1
 800e63c:	b10a      	cbz	r2, 800e642 <_printf_common+0x26>
 800e63e:	3301      	adds	r3, #1
 800e640:	6033      	str	r3, [r6, #0]
 800e642:	6823      	ldr	r3, [r4, #0]
 800e644:	0699      	lsls	r1, r3, #26
 800e646:	bf42      	ittt	mi
 800e648:	6833      	ldrmi	r3, [r6, #0]
 800e64a:	3302      	addmi	r3, #2
 800e64c:	6033      	strmi	r3, [r6, #0]
 800e64e:	6825      	ldr	r5, [r4, #0]
 800e650:	f015 0506 	ands.w	r5, r5, #6
 800e654:	d106      	bne.n	800e664 <_printf_common+0x48>
 800e656:	f104 0a19 	add.w	sl, r4, #25
 800e65a:	68e3      	ldr	r3, [r4, #12]
 800e65c:	6832      	ldr	r2, [r6, #0]
 800e65e:	1a9b      	subs	r3, r3, r2
 800e660:	42ab      	cmp	r3, r5
 800e662:	dc26      	bgt.n	800e6b2 <_printf_common+0x96>
 800e664:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e668:	6822      	ldr	r2, [r4, #0]
 800e66a:	3b00      	subs	r3, #0
 800e66c:	bf18      	it	ne
 800e66e:	2301      	movne	r3, #1
 800e670:	0692      	lsls	r2, r2, #26
 800e672:	d42b      	bmi.n	800e6cc <_printf_common+0xb0>
 800e674:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e678:	4641      	mov	r1, r8
 800e67a:	4638      	mov	r0, r7
 800e67c:	47c8      	blx	r9
 800e67e:	3001      	adds	r0, #1
 800e680:	d01e      	beq.n	800e6c0 <_printf_common+0xa4>
 800e682:	6823      	ldr	r3, [r4, #0]
 800e684:	6922      	ldr	r2, [r4, #16]
 800e686:	f003 0306 	and.w	r3, r3, #6
 800e68a:	2b04      	cmp	r3, #4
 800e68c:	bf02      	ittt	eq
 800e68e:	68e5      	ldreq	r5, [r4, #12]
 800e690:	6833      	ldreq	r3, [r6, #0]
 800e692:	1aed      	subeq	r5, r5, r3
 800e694:	68a3      	ldr	r3, [r4, #8]
 800e696:	bf0c      	ite	eq
 800e698:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e69c:	2500      	movne	r5, #0
 800e69e:	4293      	cmp	r3, r2
 800e6a0:	bfc4      	itt	gt
 800e6a2:	1a9b      	subgt	r3, r3, r2
 800e6a4:	18ed      	addgt	r5, r5, r3
 800e6a6:	2600      	movs	r6, #0
 800e6a8:	341a      	adds	r4, #26
 800e6aa:	42b5      	cmp	r5, r6
 800e6ac:	d11a      	bne.n	800e6e4 <_printf_common+0xc8>
 800e6ae:	2000      	movs	r0, #0
 800e6b0:	e008      	b.n	800e6c4 <_printf_common+0xa8>
 800e6b2:	2301      	movs	r3, #1
 800e6b4:	4652      	mov	r2, sl
 800e6b6:	4641      	mov	r1, r8
 800e6b8:	4638      	mov	r0, r7
 800e6ba:	47c8      	blx	r9
 800e6bc:	3001      	adds	r0, #1
 800e6be:	d103      	bne.n	800e6c8 <_printf_common+0xac>
 800e6c0:	f04f 30ff 	mov.w	r0, #4294967295
 800e6c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e6c8:	3501      	adds	r5, #1
 800e6ca:	e7c6      	b.n	800e65a <_printf_common+0x3e>
 800e6cc:	18e1      	adds	r1, r4, r3
 800e6ce:	1c5a      	adds	r2, r3, #1
 800e6d0:	2030      	movs	r0, #48	@ 0x30
 800e6d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e6d6:	4422      	add	r2, r4
 800e6d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e6dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e6e0:	3302      	adds	r3, #2
 800e6e2:	e7c7      	b.n	800e674 <_printf_common+0x58>
 800e6e4:	2301      	movs	r3, #1
 800e6e6:	4622      	mov	r2, r4
 800e6e8:	4641      	mov	r1, r8
 800e6ea:	4638      	mov	r0, r7
 800e6ec:	47c8      	blx	r9
 800e6ee:	3001      	adds	r0, #1
 800e6f0:	d0e6      	beq.n	800e6c0 <_printf_common+0xa4>
 800e6f2:	3601      	adds	r6, #1
 800e6f4:	e7d9      	b.n	800e6aa <_printf_common+0x8e>
	...

0800e6f8 <_printf_i>:
 800e6f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e6fc:	7e0f      	ldrb	r7, [r1, #24]
 800e6fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e700:	2f78      	cmp	r7, #120	@ 0x78
 800e702:	4691      	mov	r9, r2
 800e704:	4680      	mov	r8, r0
 800e706:	460c      	mov	r4, r1
 800e708:	469a      	mov	sl, r3
 800e70a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e70e:	d807      	bhi.n	800e720 <_printf_i+0x28>
 800e710:	2f62      	cmp	r7, #98	@ 0x62
 800e712:	d80a      	bhi.n	800e72a <_printf_i+0x32>
 800e714:	2f00      	cmp	r7, #0
 800e716:	f000 80d1 	beq.w	800e8bc <_printf_i+0x1c4>
 800e71a:	2f58      	cmp	r7, #88	@ 0x58
 800e71c:	f000 80b8 	beq.w	800e890 <_printf_i+0x198>
 800e720:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e724:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e728:	e03a      	b.n	800e7a0 <_printf_i+0xa8>
 800e72a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e72e:	2b15      	cmp	r3, #21
 800e730:	d8f6      	bhi.n	800e720 <_printf_i+0x28>
 800e732:	a101      	add	r1, pc, #4	@ (adr r1, 800e738 <_printf_i+0x40>)
 800e734:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e738:	0800e791 	.word	0x0800e791
 800e73c:	0800e7a5 	.word	0x0800e7a5
 800e740:	0800e721 	.word	0x0800e721
 800e744:	0800e721 	.word	0x0800e721
 800e748:	0800e721 	.word	0x0800e721
 800e74c:	0800e721 	.word	0x0800e721
 800e750:	0800e7a5 	.word	0x0800e7a5
 800e754:	0800e721 	.word	0x0800e721
 800e758:	0800e721 	.word	0x0800e721
 800e75c:	0800e721 	.word	0x0800e721
 800e760:	0800e721 	.word	0x0800e721
 800e764:	0800e8a3 	.word	0x0800e8a3
 800e768:	0800e7cf 	.word	0x0800e7cf
 800e76c:	0800e85d 	.word	0x0800e85d
 800e770:	0800e721 	.word	0x0800e721
 800e774:	0800e721 	.word	0x0800e721
 800e778:	0800e8c5 	.word	0x0800e8c5
 800e77c:	0800e721 	.word	0x0800e721
 800e780:	0800e7cf 	.word	0x0800e7cf
 800e784:	0800e721 	.word	0x0800e721
 800e788:	0800e721 	.word	0x0800e721
 800e78c:	0800e865 	.word	0x0800e865
 800e790:	6833      	ldr	r3, [r6, #0]
 800e792:	1d1a      	adds	r2, r3, #4
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	6032      	str	r2, [r6, #0]
 800e798:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e79c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e7a0:	2301      	movs	r3, #1
 800e7a2:	e09c      	b.n	800e8de <_printf_i+0x1e6>
 800e7a4:	6833      	ldr	r3, [r6, #0]
 800e7a6:	6820      	ldr	r0, [r4, #0]
 800e7a8:	1d19      	adds	r1, r3, #4
 800e7aa:	6031      	str	r1, [r6, #0]
 800e7ac:	0606      	lsls	r6, r0, #24
 800e7ae:	d501      	bpl.n	800e7b4 <_printf_i+0xbc>
 800e7b0:	681d      	ldr	r5, [r3, #0]
 800e7b2:	e003      	b.n	800e7bc <_printf_i+0xc4>
 800e7b4:	0645      	lsls	r5, r0, #25
 800e7b6:	d5fb      	bpl.n	800e7b0 <_printf_i+0xb8>
 800e7b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e7bc:	2d00      	cmp	r5, #0
 800e7be:	da03      	bge.n	800e7c8 <_printf_i+0xd0>
 800e7c0:	232d      	movs	r3, #45	@ 0x2d
 800e7c2:	426d      	negs	r5, r5
 800e7c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e7c8:	4858      	ldr	r0, [pc, #352]	@ (800e92c <_printf_i+0x234>)
 800e7ca:	230a      	movs	r3, #10
 800e7cc:	e011      	b.n	800e7f2 <_printf_i+0xfa>
 800e7ce:	6821      	ldr	r1, [r4, #0]
 800e7d0:	6833      	ldr	r3, [r6, #0]
 800e7d2:	0608      	lsls	r0, r1, #24
 800e7d4:	f853 5b04 	ldr.w	r5, [r3], #4
 800e7d8:	d402      	bmi.n	800e7e0 <_printf_i+0xe8>
 800e7da:	0649      	lsls	r1, r1, #25
 800e7dc:	bf48      	it	mi
 800e7de:	b2ad      	uxthmi	r5, r5
 800e7e0:	2f6f      	cmp	r7, #111	@ 0x6f
 800e7e2:	4852      	ldr	r0, [pc, #328]	@ (800e92c <_printf_i+0x234>)
 800e7e4:	6033      	str	r3, [r6, #0]
 800e7e6:	bf14      	ite	ne
 800e7e8:	230a      	movne	r3, #10
 800e7ea:	2308      	moveq	r3, #8
 800e7ec:	2100      	movs	r1, #0
 800e7ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e7f2:	6866      	ldr	r6, [r4, #4]
 800e7f4:	60a6      	str	r6, [r4, #8]
 800e7f6:	2e00      	cmp	r6, #0
 800e7f8:	db05      	blt.n	800e806 <_printf_i+0x10e>
 800e7fa:	6821      	ldr	r1, [r4, #0]
 800e7fc:	432e      	orrs	r6, r5
 800e7fe:	f021 0104 	bic.w	r1, r1, #4
 800e802:	6021      	str	r1, [r4, #0]
 800e804:	d04b      	beq.n	800e89e <_printf_i+0x1a6>
 800e806:	4616      	mov	r6, r2
 800e808:	fbb5 f1f3 	udiv	r1, r5, r3
 800e80c:	fb03 5711 	mls	r7, r3, r1, r5
 800e810:	5dc7      	ldrb	r7, [r0, r7]
 800e812:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e816:	462f      	mov	r7, r5
 800e818:	42bb      	cmp	r3, r7
 800e81a:	460d      	mov	r5, r1
 800e81c:	d9f4      	bls.n	800e808 <_printf_i+0x110>
 800e81e:	2b08      	cmp	r3, #8
 800e820:	d10b      	bne.n	800e83a <_printf_i+0x142>
 800e822:	6823      	ldr	r3, [r4, #0]
 800e824:	07df      	lsls	r7, r3, #31
 800e826:	d508      	bpl.n	800e83a <_printf_i+0x142>
 800e828:	6923      	ldr	r3, [r4, #16]
 800e82a:	6861      	ldr	r1, [r4, #4]
 800e82c:	4299      	cmp	r1, r3
 800e82e:	bfde      	ittt	le
 800e830:	2330      	movle	r3, #48	@ 0x30
 800e832:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e836:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e83a:	1b92      	subs	r2, r2, r6
 800e83c:	6122      	str	r2, [r4, #16]
 800e83e:	f8cd a000 	str.w	sl, [sp]
 800e842:	464b      	mov	r3, r9
 800e844:	aa03      	add	r2, sp, #12
 800e846:	4621      	mov	r1, r4
 800e848:	4640      	mov	r0, r8
 800e84a:	f7ff fee7 	bl	800e61c <_printf_common>
 800e84e:	3001      	adds	r0, #1
 800e850:	d14a      	bne.n	800e8e8 <_printf_i+0x1f0>
 800e852:	f04f 30ff 	mov.w	r0, #4294967295
 800e856:	b004      	add	sp, #16
 800e858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e85c:	6823      	ldr	r3, [r4, #0]
 800e85e:	f043 0320 	orr.w	r3, r3, #32
 800e862:	6023      	str	r3, [r4, #0]
 800e864:	4832      	ldr	r0, [pc, #200]	@ (800e930 <_printf_i+0x238>)
 800e866:	2778      	movs	r7, #120	@ 0x78
 800e868:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e86c:	6823      	ldr	r3, [r4, #0]
 800e86e:	6831      	ldr	r1, [r6, #0]
 800e870:	061f      	lsls	r7, r3, #24
 800e872:	f851 5b04 	ldr.w	r5, [r1], #4
 800e876:	d402      	bmi.n	800e87e <_printf_i+0x186>
 800e878:	065f      	lsls	r7, r3, #25
 800e87a:	bf48      	it	mi
 800e87c:	b2ad      	uxthmi	r5, r5
 800e87e:	6031      	str	r1, [r6, #0]
 800e880:	07d9      	lsls	r1, r3, #31
 800e882:	bf44      	itt	mi
 800e884:	f043 0320 	orrmi.w	r3, r3, #32
 800e888:	6023      	strmi	r3, [r4, #0]
 800e88a:	b11d      	cbz	r5, 800e894 <_printf_i+0x19c>
 800e88c:	2310      	movs	r3, #16
 800e88e:	e7ad      	b.n	800e7ec <_printf_i+0xf4>
 800e890:	4826      	ldr	r0, [pc, #152]	@ (800e92c <_printf_i+0x234>)
 800e892:	e7e9      	b.n	800e868 <_printf_i+0x170>
 800e894:	6823      	ldr	r3, [r4, #0]
 800e896:	f023 0320 	bic.w	r3, r3, #32
 800e89a:	6023      	str	r3, [r4, #0]
 800e89c:	e7f6      	b.n	800e88c <_printf_i+0x194>
 800e89e:	4616      	mov	r6, r2
 800e8a0:	e7bd      	b.n	800e81e <_printf_i+0x126>
 800e8a2:	6833      	ldr	r3, [r6, #0]
 800e8a4:	6825      	ldr	r5, [r4, #0]
 800e8a6:	6961      	ldr	r1, [r4, #20]
 800e8a8:	1d18      	adds	r0, r3, #4
 800e8aa:	6030      	str	r0, [r6, #0]
 800e8ac:	062e      	lsls	r6, r5, #24
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	d501      	bpl.n	800e8b6 <_printf_i+0x1be>
 800e8b2:	6019      	str	r1, [r3, #0]
 800e8b4:	e002      	b.n	800e8bc <_printf_i+0x1c4>
 800e8b6:	0668      	lsls	r0, r5, #25
 800e8b8:	d5fb      	bpl.n	800e8b2 <_printf_i+0x1ba>
 800e8ba:	8019      	strh	r1, [r3, #0]
 800e8bc:	2300      	movs	r3, #0
 800e8be:	6123      	str	r3, [r4, #16]
 800e8c0:	4616      	mov	r6, r2
 800e8c2:	e7bc      	b.n	800e83e <_printf_i+0x146>
 800e8c4:	6833      	ldr	r3, [r6, #0]
 800e8c6:	1d1a      	adds	r2, r3, #4
 800e8c8:	6032      	str	r2, [r6, #0]
 800e8ca:	681e      	ldr	r6, [r3, #0]
 800e8cc:	6862      	ldr	r2, [r4, #4]
 800e8ce:	2100      	movs	r1, #0
 800e8d0:	4630      	mov	r0, r6
 800e8d2:	f7f1 fc7d 	bl	80001d0 <memchr>
 800e8d6:	b108      	cbz	r0, 800e8dc <_printf_i+0x1e4>
 800e8d8:	1b80      	subs	r0, r0, r6
 800e8da:	6060      	str	r0, [r4, #4]
 800e8dc:	6863      	ldr	r3, [r4, #4]
 800e8de:	6123      	str	r3, [r4, #16]
 800e8e0:	2300      	movs	r3, #0
 800e8e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e8e6:	e7aa      	b.n	800e83e <_printf_i+0x146>
 800e8e8:	6923      	ldr	r3, [r4, #16]
 800e8ea:	4632      	mov	r2, r6
 800e8ec:	4649      	mov	r1, r9
 800e8ee:	4640      	mov	r0, r8
 800e8f0:	47d0      	blx	sl
 800e8f2:	3001      	adds	r0, #1
 800e8f4:	d0ad      	beq.n	800e852 <_printf_i+0x15a>
 800e8f6:	6823      	ldr	r3, [r4, #0]
 800e8f8:	079b      	lsls	r3, r3, #30
 800e8fa:	d413      	bmi.n	800e924 <_printf_i+0x22c>
 800e8fc:	68e0      	ldr	r0, [r4, #12]
 800e8fe:	9b03      	ldr	r3, [sp, #12]
 800e900:	4298      	cmp	r0, r3
 800e902:	bfb8      	it	lt
 800e904:	4618      	movlt	r0, r3
 800e906:	e7a6      	b.n	800e856 <_printf_i+0x15e>
 800e908:	2301      	movs	r3, #1
 800e90a:	4632      	mov	r2, r6
 800e90c:	4649      	mov	r1, r9
 800e90e:	4640      	mov	r0, r8
 800e910:	47d0      	blx	sl
 800e912:	3001      	adds	r0, #1
 800e914:	d09d      	beq.n	800e852 <_printf_i+0x15a>
 800e916:	3501      	adds	r5, #1
 800e918:	68e3      	ldr	r3, [r4, #12]
 800e91a:	9903      	ldr	r1, [sp, #12]
 800e91c:	1a5b      	subs	r3, r3, r1
 800e91e:	42ab      	cmp	r3, r5
 800e920:	dcf2      	bgt.n	800e908 <_printf_i+0x210>
 800e922:	e7eb      	b.n	800e8fc <_printf_i+0x204>
 800e924:	2500      	movs	r5, #0
 800e926:	f104 0619 	add.w	r6, r4, #25
 800e92a:	e7f5      	b.n	800e918 <_printf_i+0x220>
 800e92c:	0800f459 	.word	0x0800f459
 800e930:	0800f46a 	.word	0x0800f46a

0800e934 <__sflush_r>:
 800e934:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e93c:	0716      	lsls	r6, r2, #28
 800e93e:	4605      	mov	r5, r0
 800e940:	460c      	mov	r4, r1
 800e942:	d454      	bmi.n	800e9ee <__sflush_r+0xba>
 800e944:	684b      	ldr	r3, [r1, #4]
 800e946:	2b00      	cmp	r3, #0
 800e948:	dc02      	bgt.n	800e950 <__sflush_r+0x1c>
 800e94a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	dd48      	ble.n	800e9e2 <__sflush_r+0xae>
 800e950:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e952:	2e00      	cmp	r6, #0
 800e954:	d045      	beq.n	800e9e2 <__sflush_r+0xae>
 800e956:	2300      	movs	r3, #0
 800e958:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e95c:	682f      	ldr	r7, [r5, #0]
 800e95e:	6a21      	ldr	r1, [r4, #32]
 800e960:	602b      	str	r3, [r5, #0]
 800e962:	d030      	beq.n	800e9c6 <__sflush_r+0x92>
 800e964:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e966:	89a3      	ldrh	r3, [r4, #12]
 800e968:	0759      	lsls	r1, r3, #29
 800e96a:	d505      	bpl.n	800e978 <__sflush_r+0x44>
 800e96c:	6863      	ldr	r3, [r4, #4]
 800e96e:	1ad2      	subs	r2, r2, r3
 800e970:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e972:	b10b      	cbz	r3, 800e978 <__sflush_r+0x44>
 800e974:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e976:	1ad2      	subs	r2, r2, r3
 800e978:	2300      	movs	r3, #0
 800e97a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e97c:	6a21      	ldr	r1, [r4, #32]
 800e97e:	4628      	mov	r0, r5
 800e980:	47b0      	blx	r6
 800e982:	1c43      	adds	r3, r0, #1
 800e984:	89a3      	ldrh	r3, [r4, #12]
 800e986:	d106      	bne.n	800e996 <__sflush_r+0x62>
 800e988:	6829      	ldr	r1, [r5, #0]
 800e98a:	291d      	cmp	r1, #29
 800e98c:	d82b      	bhi.n	800e9e6 <__sflush_r+0xb2>
 800e98e:	4a2a      	ldr	r2, [pc, #168]	@ (800ea38 <__sflush_r+0x104>)
 800e990:	40ca      	lsrs	r2, r1
 800e992:	07d6      	lsls	r6, r2, #31
 800e994:	d527      	bpl.n	800e9e6 <__sflush_r+0xb2>
 800e996:	2200      	movs	r2, #0
 800e998:	6062      	str	r2, [r4, #4]
 800e99a:	04d9      	lsls	r1, r3, #19
 800e99c:	6922      	ldr	r2, [r4, #16]
 800e99e:	6022      	str	r2, [r4, #0]
 800e9a0:	d504      	bpl.n	800e9ac <__sflush_r+0x78>
 800e9a2:	1c42      	adds	r2, r0, #1
 800e9a4:	d101      	bne.n	800e9aa <__sflush_r+0x76>
 800e9a6:	682b      	ldr	r3, [r5, #0]
 800e9a8:	b903      	cbnz	r3, 800e9ac <__sflush_r+0x78>
 800e9aa:	6560      	str	r0, [r4, #84]	@ 0x54
 800e9ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e9ae:	602f      	str	r7, [r5, #0]
 800e9b0:	b1b9      	cbz	r1, 800e9e2 <__sflush_r+0xae>
 800e9b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e9b6:	4299      	cmp	r1, r3
 800e9b8:	d002      	beq.n	800e9c0 <__sflush_r+0x8c>
 800e9ba:	4628      	mov	r0, r5
 800e9bc:	f7ff fb4a 	bl	800e054 <_free_r>
 800e9c0:	2300      	movs	r3, #0
 800e9c2:	6363      	str	r3, [r4, #52]	@ 0x34
 800e9c4:	e00d      	b.n	800e9e2 <__sflush_r+0xae>
 800e9c6:	2301      	movs	r3, #1
 800e9c8:	4628      	mov	r0, r5
 800e9ca:	47b0      	blx	r6
 800e9cc:	4602      	mov	r2, r0
 800e9ce:	1c50      	adds	r0, r2, #1
 800e9d0:	d1c9      	bne.n	800e966 <__sflush_r+0x32>
 800e9d2:	682b      	ldr	r3, [r5, #0]
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d0c6      	beq.n	800e966 <__sflush_r+0x32>
 800e9d8:	2b1d      	cmp	r3, #29
 800e9da:	d001      	beq.n	800e9e0 <__sflush_r+0xac>
 800e9dc:	2b16      	cmp	r3, #22
 800e9de:	d11e      	bne.n	800ea1e <__sflush_r+0xea>
 800e9e0:	602f      	str	r7, [r5, #0]
 800e9e2:	2000      	movs	r0, #0
 800e9e4:	e022      	b.n	800ea2c <__sflush_r+0xf8>
 800e9e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e9ea:	b21b      	sxth	r3, r3
 800e9ec:	e01b      	b.n	800ea26 <__sflush_r+0xf2>
 800e9ee:	690f      	ldr	r7, [r1, #16]
 800e9f0:	2f00      	cmp	r7, #0
 800e9f2:	d0f6      	beq.n	800e9e2 <__sflush_r+0xae>
 800e9f4:	0793      	lsls	r3, r2, #30
 800e9f6:	680e      	ldr	r6, [r1, #0]
 800e9f8:	bf08      	it	eq
 800e9fa:	694b      	ldreq	r3, [r1, #20]
 800e9fc:	600f      	str	r7, [r1, #0]
 800e9fe:	bf18      	it	ne
 800ea00:	2300      	movne	r3, #0
 800ea02:	eba6 0807 	sub.w	r8, r6, r7
 800ea06:	608b      	str	r3, [r1, #8]
 800ea08:	f1b8 0f00 	cmp.w	r8, #0
 800ea0c:	dde9      	ble.n	800e9e2 <__sflush_r+0xae>
 800ea0e:	6a21      	ldr	r1, [r4, #32]
 800ea10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ea12:	4643      	mov	r3, r8
 800ea14:	463a      	mov	r2, r7
 800ea16:	4628      	mov	r0, r5
 800ea18:	47b0      	blx	r6
 800ea1a:	2800      	cmp	r0, #0
 800ea1c:	dc08      	bgt.n	800ea30 <__sflush_r+0xfc>
 800ea1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea26:	81a3      	strh	r3, [r4, #12]
 800ea28:	f04f 30ff 	mov.w	r0, #4294967295
 800ea2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea30:	4407      	add	r7, r0
 800ea32:	eba8 0800 	sub.w	r8, r8, r0
 800ea36:	e7e7      	b.n	800ea08 <__sflush_r+0xd4>
 800ea38:	20400001 	.word	0x20400001

0800ea3c <_fflush_r>:
 800ea3c:	b538      	push	{r3, r4, r5, lr}
 800ea3e:	690b      	ldr	r3, [r1, #16]
 800ea40:	4605      	mov	r5, r0
 800ea42:	460c      	mov	r4, r1
 800ea44:	b913      	cbnz	r3, 800ea4c <_fflush_r+0x10>
 800ea46:	2500      	movs	r5, #0
 800ea48:	4628      	mov	r0, r5
 800ea4a:	bd38      	pop	{r3, r4, r5, pc}
 800ea4c:	b118      	cbz	r0, 800ea56 <_fflush_r+0x1a>
 800ea4e:	6a03      	ldr	r3, [r0, #32]
 800ea50:	b90b      	cbnz	r3, 800ea56 <_fflush_r+0x1a>
 800ea52:	f7ff f8e9 	bl	800dc28 <__sinit>
 800ea56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d0f3      	beq.n	800ea46 <_fflush_r+0xa>
 800ea5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ea60:	07d0      	lsls	r0, r2, #31
 800ea62:	d404      	bmi.n	800ea6e <_fflush_r+0x32>
 800ea64:	0599      	lsls	r1, r3, #22
 800ea66:	d402      	bmi.n	800ea6e <_fflush_r+0x32>
 800ea68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea6a:	f7ff fae2 	bl	800e032 <__retarget_lock_acquire_recursive>
 800ea6e:	4628      	mov	r0, r5
 800ea70:	4621      	mov	r1, r4
 800ea72:	f7ff ff5f 	bl	800e934 <__sflush_r>
 800ea76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ea78:	07da      	lsls	r2, r3, #31
 800ea7a:	4605      	mov	r5, r0
 800ea7c:	d4e4      	bmi.n	800ea48 <_fflush_r+0xc>
 800ea7e:	89a3      	ldrh	r3, [r4, #12]
 800ea80:	059b      	lsls	r3, r3, #22
 800ea82:	d4e1      	bmi.n	800ea48 <_fflush_r+0xc>
 800ea84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea86:	f7ff fad5 	bl	800e034 <__retarget_lock_release_recursive>
 800ea8a:	e7dd      	b.n	800ea48 <_fflush_r+0xc>

0800ea8c <__swhatbuf_r>:
 800ea8c:	b570      	push	{r4, r5, r6, lr}
 800ea8e:	460c      	mov	r4, r1
 800ea90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea94:	2900      	cmp	r1, #0
 800ea96:	b096      	sub	sp, #88	@ 0x58
 800ea98:	4615      	mov	r5, r2
 800ea9a:	461e      	mov	r6, r3
 800ea9c:	da0d      	bge.n	800eaba <__swhatbuf_r+0x2e>
 800ea9e:	89a3      	ldrh	r3, [r4, #12]
 800eaa0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800eaa4:	f04f 0100 	mov.w	r1, #0
 800eaa8:	bf14      	ite	ne
 800eaaa:	2340      	movne	r3, #64	@ 0x40
 800eaac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800eab0:	2000      	movs	r0, #0
 800eab2:	6031      	str	r1, [r6, #0]
 800eab4:	602b      	str	r3, [r5, #0]
 800eab6:	b016      	add	sp, #88	@ 0x58
 800eab8:	bd70      	pop	{r4, r5, r6, pc}
 800eaba:	466a      	mov	r2, sp
 800eabc:	f000 f8f6 	bl	800ecac <_fstat_r>
 800eac0:	2800      	cmp	r0, #0
 800eac2:	dbec      	blt.n	800ea9e <__swhatbuf_r+0x12>
 800eac4:	9901      	ldr	r1, [sp, #4]
 800eac6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800eaca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800eace:	4259      	negs	r1, r3
 800ead0:	4159      	adcs	r1, r3
 800ead2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ead6:	e7eb      	b.n	800eab0 <__swhatbuf_r+0x24>

0800ead8 <__smakebuf_r>:
 800ead8:	898b      	ldrh	r3, [r1, #12]
 800eada:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eadc:	079d      	lsls	r5, r3, #30
 800eade:	4606      	mov	r6, r0
 800eae0:	460c      	mov	r4, r1
 800eae2:	d507      	bpl.n	800eaf4 <__smakebuf_r+0x1c>
 800eae4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800eae8:	6023      	str	r3, [r4, #0]
 800eaea:	6123      	str	r3, [r4, #16]
 800eaec:	2301      	movs	r3, #1
 800eaee:	6163      	str	r3, [r4, #20]
 800eaf0:	b003      	add	sp, #12
 800eaf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eaf4:	ab01      	add	r3, sp, #4
 800eaf6:	466a      	mov	r2, sp
 800eaf8:	f7ff ffc8 	bl	800ea8c <__swhatbuf_r>
 800eafc:	9f00      	ldr	r7, [sp, #0]
 800eafe:	4605      	mov	r5, r0
 800eb00:	4639      	mov	r1, r7
 800eb02:	4630      	mov	r0, r6
 800eb04:	f7fe ff78 	bl	800d9f8 <_malloc_r>
 800eb08:	b948      	cbnz	r0, 800eb1e <__smakebuf_r+0x46>
 800eb0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb0e:	059a      	lsls	r2, r3, #22
 800eb10:	d4ee      	bmi.n	800eaf0 <__smakebuf_r+0x18>
 800eb12:	f023 0303 	bic.w	r3, r3, #3
 800eb16:	f043 0302 	orr.w	r3, r3, #2
 800eb1a:	81a3      	strh	r3, [r4, #12]
 800eb1c:	e7e2      	b.n	800eae4 <__smakebuf_r+0xc>
 800eb1e:	89a3      	ldrh	r3, [r4, #12]
 800eb20:	6020      	str	r0, [r4, #0]
 800eb22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb26:	81a3      	strh	r3, [r4, #12]
 800eb28:	9b01      	ldr	r3, [sp, #4]
 800eb2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800eb2e:	b15b      	cbz	r3, 800eb48 <__smakebuf_r+0x70>
 800eb30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb34:	4630      	mov	r0, r6
 800eb36:	f000 f8cb 	bl	800ecd0 <_isatty_r>
 800eb3a:	b128      	cbz	r0, 800eb48 <__smakebuf_r+0x70>
 800eb3c:	89a3      	ldrh	r3, [r4, #12]
 800eb3e:	f023 0303 	bic.w	r3, r3, #3
 800eb42:	f043 0301 	orr.w	r3, r3, #1
 800eb46:	81a3      	strh	r3, [r4, #12]
 800eb48:	89a3      	ldrh	r3, [r4, #12]
 800eb4a:	431d      	orrs	r5, r3
 800eb4c:	81a5      	strh	r5, [r4, #12]
 800eb4e:	e7cf      	b.n	800eaf0 <__smakebuf_r+0x18>

0800eb50 <__swbuf_r>:
 800eb50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb52:	460e      	mov	r6, r1
 800eb54:	4614      	mov	r4, r2
 800eb56:	4605      	mov	r5, r0
 800eb58:	b118      	cbz	r0, 800eb62 <__swbuf_r+0x12>
 800eb5a:	6a03      	ldr	r3, [r0, #32]
 800eb5c:	b90b      	cbnz	r3, 800eb62 <__swbuf_r+0x12>
 800eb5e:	f7ff f863 	bl	800dc28 <__sinit>
 800eb62:	69a3      	ldr	r3, [r4, #24]
 800eb64:	60a3      	str	r3, [r4, #8]
 800eb66:	89a3      	ldrh	r3, [r4, #12]
 800eb68:	071a      	lsls	r2, r3, #28
 800eb6a:	d501      	bpl.n	800eb70 <__swbuf_r+0x20>
 800eb6c:	6923      	ldr	r3, [r4, #16]
 800eb6e:	b943      	cbnz	r3, 800eb82 <__swbuf_r+0x32>
 800eb70:	4621      	mov	r1, r4
 800eb72:	4628      	mov	r0, r5
 800eb74:	f000 f82a 	bl	800ebcc <__swsetup_r>
 800eb78:	b118      	cbz	r0, 800eb82 <__swbuf_r+0x32>
 800eb7a:	f04f 37ff 	mov.w	r7, #4294967295
 800eb7e:	4638      	mov	r0, r7
 800eb80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb82:	6823      	ldr	r3, [r4, #0]
 800eb84:	6922      	ldr	r2, [r4, #16]
 800eb86:	1a98      	subs	r0, r3, r2
 800eb88:	6963      	ldr	r3, [r4, #20]
 800eb8a:	b2f6      	uxtb	r6, r6
 800eb8c:	4283      	cmp	r3, r0
 800eb8e:	4637      	mov	r7, r6
 800eb90:	dc05      	bgt.n	800eb9e <__swbuf_r+0x4e>
 800eb92:	4621      	mov	r1, r4
 800eb94:	4628      	mov	r0, r5
 800eb96:	f7ff ff51 	bl	800ea3c <_fflush_r>
 800eb9a:	2800      	cmp	r0, #0
 800eb9c:	d1ed      	bne.n	800eb7a <__swbuf_r+0x2a>
 800eb9e:	68a3      	ldr	r3, [r4, #8]
 800eba0:	3b01      	subs	r3, #1
 800eba2:	60a3      	str	r3, [r4, #8]
 800eba4:	6823      	ldr	r3, [r4, #0]
 800eba6:	1c5a      	adds	r2, r3, #1
 800eba8:	6022      	str	r2, [r4, #0]
 800ebaa:	701e      	strb	r6, [r3, #0]
 800ebac:	6962      	ldr	r2, [r4, #20]
 800ebae:	1c43      	adds	r3, r0, #1
 800ebb0:	429a      	cmp	r2, r3
 800ebb2:	d004      	beq.n	800ebbe <__swbuf_r+0x6e>
 800ebb4:	89a3      	ldrh	r3, [r4, #12]
 800ebb6:	07db      	lsls	r3, r3, #31
 800ebb8:	d5e1      	bpl.n	800eb7e <__swbuf_r+0x2e>
 800ebba:	2e0a      	cmp	r6, #10
 800ebbc:	d1df      	bne.n	800eb7e <__swbuf_r+0x2e>
 800ebbe:	4621      	mov	r1, r4
 800ebc0:	4628      	mov	r0, r5
 800ebc2:	f7ff ff3b 	bl	800ea3c <_fflush_r>
 800ebc6:	2800      	cmp	r0, #0
 800ebc8:	d0d9      	beq.n	800eb7e <__swbuf_r+0x2e>
 800ebca:	e7d6      	b.n	800eb7a <__swbuf_r+0x2a>

0800ebcc <__swsetup_r>:
 800ebcc:	b538      	push	{r3, r4, r5, lr}
 800ebce:	4b29      	ldr	r3, [pc, #164]	@ (800ec74 <__swsetup_r+0xa8>)
 800ebd0:	4605      	mov	r5, r0
 800ebd2:	6818      	ldr	r0, [r3, #0]
 800ebd4:	460c      	mov	r4, r1
 800ebd6:	b118      	cbz	r0, 800ebe0 <__swsetup_r+0x14>
 800ebd8:	6a03      	ldr	r3, [r0, #32]
 800ebda:	b90b      	cbnz	r3, 800ebe0 <__swsetup_r+0x14>
 800ebdc:	f7ff f824 	bl	800dc28 <__sinit>
 800ebe0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ebe4:	0719      	lsls	r1, r3, #28
 800ebe6:	d422      	bmi.n	800ec2e <__swsetup_r+0x62>
 800ebe8:	06da      	lsls	r2, r3, #27
 800ebea:	d407      	bmi.n	800ebfc <__swsetup_r+0x30>
 800ebec:	2209      	movs	r2, #9
 800ebee:	602a      	str	r2, [r5, #0]
 800ebf0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ebf4:	81a3      	strh	r3, [r4, #12]
 800ebf6:	f04f 30ff 	mov.w	r0, #4294967295
 800ebfa:	e033      	b.n	800ec64 <__swsetup_r+0x98>
 800ebfc:	0758      	lsls	r0, r3, #29
 800ebfe:	d512      	bpl.n	800ec26 <__swsetup_r+0x5a>
 800ec00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ec02:	b141      	cbz	r1, 800ec16 <__swsetup_r+0x4a>
 800ec04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ec08:	4299      	cmp	r1, r3
 800ec0a:	d002      	beq.n	800ec12 <__swsetup_r+0x46>
 800ec0c:	4628      	mov	r0, r5
 800ec0e:	f7ff fa21 	bl	800e054 <_free_r>
 800ec12:	2300      	movs	r3, #0
 800ec14:	6363      	str	r3, [r4, #52]	@ 0x34
 800ec16:	89a3      	ldrh	r3, [r4, #12]
 800ec18:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ec1c:	81a3      	strh	r3, [r4, #12]
 800ec1e:	2300      	movs	r3, #0
 800ec20:	6063      	str	r3, [r4, #4]
 800ec22:	6923      	ldr	r3, [r4, #16]
 800ec24:	6023      	str	r3, [r4, #0]
 800ec26:	89a3      	ldrh	r3, [r4, #12]
 800ec28:	f043 0308 	orr.w	r3, r3, #8
 800ec2c:	81a3      	strh	r3, [r4, #12]
 800ec2e:	6923      	ldr	r3, [r4, #16]
 800ec30:	b94b      	cbnz	r3, 800ec46 <__swsetup_r+0x7a>
 800ec32:	89a3      	ldrh	r3, [r4, #12]
 800ec34:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ec38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ec3c:	d003      	beq.n	800ec46 <__swsetup_r+0x7a>
 800ec3e:	4621      	mov	r1, r4
 800ec40:	4628      	mov	r0, r5
 800ec42:	f7ff ff49 	bl	800ead8 <__smakebuf_r>
 800ec46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec4a:	f013 0201 	ands.w	r2, r3, #1
 800ec4e:	d00a      	beq.n	800ec66 <__swsetup_r+0x9a>
 800ec50:	2200      	movs	r2, #0
 800ec52:	60a2      	str	r2, [r4, #8]
 800ec54:	6962      	ldr	r2, [r4, #20]
 800ec56:	4252      	negs	r2, r2
 800ec58:	61a2      	str	r2, [r4, #24]
 800ec5a:	6922      	ldr	r2, [r4, #16]
 800ec5c:	b942      	cbnz	r2, 800ec70 <__swsetup_r+0xa4>
 800ec5e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ec62:	d1c5      	bne.n	800ebf0 <__swsetup_r+0x24>
 800ec64:	bd38      	pop	{r3, r4, r5, pc}
 800ec66:	0799      	lsls	r1, r3, #30
 800ec68:	bf58      	it	pl
 800ec6a:	6962      	ldrpl	r2, [r4, #20]
 800ec6c:	60a2      	str	r2, [r4, #8]
 800ec6e:	e7f4      	b.n	800ec5a <__swsetup_r+0x8e>
 800ec70:	2000      	movs	r0, #0
 800ec72:	e7f7      	b.n	800ec64 <__swsetup_r+0x98>
 800ec74:	2000002c 	.word	0x2000002c

0800ec78 <memmove>:
 800ec78:	4288      	cmp	r0, r1
 800ec7a:	b510      	push	{r4, lr}
 800ec7c:	eb01 0402 	add.w	r4, r1, r2
 800ec80:	d902      	bls.n	800ec88 <memmove+0x10>
 800ec82:	4284      	cmp	r4, r0
 800ec84:	4623      	mov	r3, r4
 800ec86:	d807      	bhi.n	800ec98 <memmove+0x20>
 800ec88:	1e43      	subs	r3, r0, #1
 800ec8a:	42a1      	cmp	r1, r4
 800ec8c:	d008      	beq.n	800eca0 <memmove+0x28>
 800ec8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ec92:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ec96:	e7f8      	b.n	800ec8a <memmove+0x12>
 800ec98:	4402      	add	r2, r0
 800ec9a:	4601      	mov	r1, r0
 800ec9c:	428a      	cmp	r2, r1
 800ec9e:	d100      	bne.n	800eca2 <memmove+0x2a>
 800eca0:	bd10      	pop	{r4, pc}
 800eca2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eca6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ecaa:	e7f7      	b.n	800ec9c <memmove+0x24>

0800ecac <_fstat_r>:
 800ecac:	b538      	push	{r3, r4, r5, lr}
 800ecae:	4d07      	ldr	r5, [pc, #28]	@ (800eccc <_fstat_r+0x20>)
 800ecb0:	2300      	movs	r3, #0
 800ecb2:	4604      	mov	r4, r0
 800ecb4:	4608      	mov	r0, r1
 800ecb6:	4611      	mov	r1, r2
 800ecb8:	602b      	str	r3, [r5, #0]
 800ecba:	f7f5 ff05 	bl	8004ac8 <_fstat>
 800ecbe:	1c43      	adds	r3, r0, #1
 800ecc0:	d102      	bne.n	800ecc8 <_fstat_r+0x1c>
 800ecc2:	682b      	ldr	r3, [r5, #0]
 800ecc4:	b103      	cbz	r3, 800ecc8 <_fstat_r+0x1c>
 800ecc6:	6023      	str	r3, [r4, #0]
 800ecc8:	bd38      	pop	{r3, r4, r5, pc}
 800ecca:	bf00      	nop
 800eccc:	20001210 	.word	0x20001210

0800ecd0 <_isatty_r>:
 800ecd0:	b538      	push	{r3, r4, r5, lr}
 800ecd2:	4d06      	ldr	r5, [pc, #24]	@ (800ecec <_isatty_r+0x1c>)
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	4604      	mov	r4, r0
 800ecd8:	4608      	mov	r0, r1
 800ecda:	602b      	str	r3, [r5, #0]
 800ecdc:	f7f5 ff04 	bl	8004ae8 <_isatty>
 800ece0:	1c43      	adds	r3, r0, #1
 800ece2:	d102      	bne.n	800ecea <_isatty_r+0x1a>
 800ece4:	682b      	ldr	r3, [r5, #0]
 800ece6:	b103      	cbz	r3, 800ecea <_isatty_r+0x1a>
 800ece8:	6023      	str	r3, [r4, #0]
 800ecea:	bd38      	pop	{r3, r4, r5, pc}
 800ecec:	20001210 	.word	0x20001210

0800ecf0 <_realloc_r>:
 800ecf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ecf4:	4607      	mov	r7, r0
 800ecf6:	4614      	mov	r4, r2
 800ecf8:	460d      	mov	r5, r1
 800ecfa:	b921      	cbnz	r1, 800ed06 <_realloc_r+0x16>
 800ecfc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ed00:	4611      	mov	r1, r2
 800ed02:	f7fe be79 	b.w	800d9f8 <_malloc_r>
 800ed06:	b92a      	cbnz	r2, 800ed14 <_realloc_r+0x24>
 800ed08:	f7ff f9a4 	bl	800e054 <_free_r>
 800ed0c:	4625      	mov	r5, r4
 800ed0e:	4628      	mov	r0, r5
 800ed10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed14:	f000 f81a 	bl	800ed4c <_malloc_usable_size_r>
 800ed18:	4284      	cmp	r4, r0
 800ed1a:	4606      	mov	r6, r0
 800ed1c:	d802      	bhi.n	800ed24 <_realloc_r+0x34>
 800ed1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ed22:	d8f4      	bhi.n	800ed0e <_realloc_r+0x1e>
 800ed24:	4621      	mov	r1, r4
 800ed26:	4638      	mov	r0, r7
 800ed28:	f7fe fe66 	bl	800d9f8 <_malloc_r>
 800ed2c:	4680      	mov	r8, r0
 800ed2e:	b908      	cbnz	r0, 800ed34 <_realloc_r+0x44>
 800ed30:	4645      	mov	r5, r8
 800ed32:	e7ec      	b.n	800ed0e <_realloc_r+0x1e>
 800ed34:	42b4      	cmp	r4, r6
 800ed36:	4622      	mov	r2, r4
 800ed38:	4629      	mov	r1, r5
 800ed3a:	bf28      	it	cs
 800ed3c:	4632      	movcs	r2, r6
 800ed3e:	f7ff f97a 	bl	800e036 <memcpy>
 800ed42:	4629      	mov	r1, r5
 800ed44:	4638      	mov	r0, r7
 800ed46:	f7ff f985 	bl	800e054 <_free_r>
 800ed4a:	e7f1      	b.n	800ed30 <_realloc_r+0x40>

0800ed4c <_malloc_usable_size_r>:
 800ed4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed50:	1f18      	subs	r0, r3, #4
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	bfbc      	itt	lt
 800ed56:	580b      	ldrlt	r3, [r1, r0]
 800ed58:	18c0      	addlt	r0, r0, r3
 800ed5a:	4770      	bx	lr

0800ed5c <_init>:
 800ed5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed5e:	bf00      	nop
 800ed60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed62:	bc08      	pop	{r3}
 800ed64:	469e      	mov	lr, r3
 800ed66:	4770      	bx	lr

0800ed68 <_fini>:
 800ed68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed6a:	bf00      	nop
 800ed6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed6e:	bc08      	pop	{r3}
 800ed70:	469e      	mov	lr, r3
 800ed72:	4770      	bx	lr
