<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="PA4MGL2500_N" family="IGLOO2" package="vf256"/><componentInstances/><component name="TicTacToe::work"/><component name="FCCC_0::work"/><component name="OSC_0::work"/><component name="CoreAPB3_0::work"/><component name="COREAHBTOAPB3_0::work"/><component name="CoreAHBL_0::work"/><component name="CoreGPIO_IN::work"/><component name="CoreGPIO_OUT::work"/><component name="CoreTimer_0::work"/><component name="CoreTimer_1::work"/><component name="CoreUARTapb_0::work"/><component name="CoreJTAGDebug_0::work"/><component name="SRAM_0::work"/><component name="MiV_RV32IMA_L1_AXI_0::work"/><component name="CoreAXITOAHBL_0::work"/><component name="CoreAXITOAHBL_1::work"/><component name="CORESPI_0::work"/><SmartGen version="8.0"/></workspace>