Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Thu Feb 13 20:25:30 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing -max_paths 10 -file ./report/fir_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.362ns (23.920%)  route 1.151ns (76.080%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.028     0.028    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/Q
                         net (fo=24, unplaced)        0.151     0.256    bd_0_i/hls_inst/inst/regslice_both_out_r_U/state__0[1]
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.381 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, unplaced)         0.152     0.533    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.090     0.623 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=15, unplaced)        0.227     0.850    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_done_reg_reg
                         LUT1 (Prop_LUT1_I0_O)        0.070     0.920 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_17_reg_630[16]_i_1/O
                         net (fo=204, unplaced)       0.621     1.541    bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/CEP
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_CEP)
                                                     -0.218     4.790    bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -1.541    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg__0/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.362ns (23.920%)  route 1.151ns (76.080%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.028     0.028    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/Q
                         net (fo=24, unplaced)        0.151     0.256    bd_0_i/hls_inst/inst/regslice_both_out_r_U/state__0[1]
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.381 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, unplaced)         0.152     0.533    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.090     0.623 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=15, unplaced)        0.227     0.850    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_done_reg_reg
                         LUT1 (Prop_LUT1_I0_O)        0.070     0.920 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_17_reg_630[16]_i_1/O
                         net (fo=204, unplaced)       0.621     1.541    bd_0_i/hls_inst/inst/mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg__0/CEP
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg__0/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg__0/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_CEP)
                                                     -0.218     4.790    bd_0_i/hls_inst/inst/mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -1.541    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.362ns (23.920%)  route 1.151ns (76.080%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.028     0.028    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/Q
                         net (fo=24, unplaced)        0.151     0.256    bd_0_i/hls_inst/inst/regslice_both_out_r_U/state__0[1]
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.381 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, unplaced)         0.152     0.533    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.090     0.623 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=15, unplaced)        0.227     0.850    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_done_reg_reg
                         LUT1 (Prop_LUT1_I0_O)        0.070     0.920 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_17_reg_630[16]_i_1/O
                         net (fo=204, unplaced)       0.621     1.541    bd_0_i/hls_inst/inst/mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg/CEP
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_CEP)
                                                     -0.218     4.790    bd_0_i/hls_inst/inst/mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -1.541    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.362ns (23.920%)  route 1.151ns (76.080%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.028     0.028    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/Q
                         net (fo=24, unplaced)        0.151     0.256    bd_0_i/hls_inst/inst/regslice_both_out_r_U/state__0[1]
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.381 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, unplaced)         0.152     0.533    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.090     0.623 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=15, unplaced)        0.227     0.850    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_done_reg_reg
                         LUT1 (Prop_LUT1_I0_O)        0.070     0.920 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_17_reg_630[16]_i_1/O
                         net (fo=204, unplaced)       0.621     1.541    bd_0_i/hls_inst/inst/mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg/CEP
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_CEP)
                                                     -0.218     4.790    bd_0_i/hls_inst/inst/mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -1.541    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.362ns (23.920%)  route 1.151ns (76.080%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.028     0.028    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/Q
                         net (fo=24, unplaced)        0.151     0.256    bd_0_i/hls_inst/inst/regslice_both_out_r_U/state__0[1]
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.381 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, unplaced)         0.152     0.533    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.090     0.623 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=15, unplaced)        0.227     0.850    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_done_reg_reg
                         LUT1 (Prop_LUT1_I0_O)        0.070     0.920 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_17_reg_630[16]_i_1/O
                         net (fo=204, unplaced)       0.621     1.541    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/CEP
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_CEP)
                                                     -0.218     4.790    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -1.541    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.362ns (23.920%)  route 1.151ns (76.080%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.028     0.028    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/Q
                         net (fo=24, unplaced)        0.151     0.256    bd_0_i/hls_inst/inst/regslice_both_out_r_U/state__0[1]
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.381 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, unplaced)         0.152     0.533    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.090     0.623 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=15, unplaced)        0.227     0.850    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_done_reg_reg
                         LUT1 (Prop_LUT1_I0_O)        0.070     0.920 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_17_reg_630[16]_i_1/O
                         net (fo=204, unplaced)       0.621     1.541    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg/CEP
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_CEP)
                                                     -0.218     4.790    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -1.541    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.362ns (23.920%)  route 1.151ns (76.080%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.028     0.028    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/Q
                         net (fo=24, unplaced)        0.151     0.256    bd_0_i/hls_inst/inst/regslice_both_out_r_U/state__0[1]
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.381 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, unplaced)         0.152     0.533    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.090     0.623 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=15, unplaced)        0.227     0.850    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_done_reg_reg
                         LUT1 (Prop_LUT1_I0_O)        0.070     0.920 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_17_reg_630[16]_i_1/O
                         net (fo=204, unplaced)       0.621     1.541    bd_0_i/hls_inst/inst/mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg/CEP
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_CEP)
                                                     -0.218     4.790    bd_0_i/hls_inst/inst/mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -1.541    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.362ns (23.920%)  route 1.151ns (76.080%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.028     0.028    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/Q
                         net (fo=24, unplaced)        0.151     0.256    bd_0_i/hls_inst/inst/regslice_both_out_r_U/state__0[1]
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.381 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, unplaced)         0.152     0.533    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.090     0.623 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=15, unplaced)        0.227     0.850    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_done_reg_reg
                         LUT1 (Prop_LUT1_I0_O)        0.070     0.920 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_17_reg_630[16]_i_1/O
                         net (fo=204, unplaced)       0.621     1.541    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/CEP
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_CEP)
                                                     -0.218     4.790    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -1.541    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.362ns (23.920%)  route 1.151ns (76.080%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.028     0.028    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/Q
                         net (fo=24, unplaced)        0.151     0.256    bd_0_i/hls_inst/inst/regslice_both_out_r_U/state__0[1]
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.381 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, unplaced)         0.152     0.533    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.090     0.623 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=15, unplaced)        0.227     0.850    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_done_reg_reg
                         LUT1 (Prop_LUT1_I0_O)        0.070     0.920 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_17_reg_630[16]_i_1/O
                         net (fo=204, unplaced)       0.621     1.541    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg/CEP
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_CEP)
                                                     -0.218     4.790    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_33s_33_4_1_U6/fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -1.541    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/CEC
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.362ns (23.349%)  route 1.188ns (76.651%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.028     0.028    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/FSM_sequential_state_reg[1]/Q
                         net (fo=24, unplaced)        0.151     0.256    bd_0_i/hls_inst/inst/regslice_both_out_r_U/state__0[1]
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.381 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, unplaced)         0.152     0.533    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.090     0.623 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=15, unplaced)        0.227     0.850    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_done_reg_reg
                         LUT1 (Prop_LUT1_I0_O)        0.070     0.920 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_17_reg_630[16]_i_1/O
                         net (fo=204, unplaced)       0.658     1.578    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/CEC
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/CEC
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
                         DSP_C_DATA (Setup_DSP_C_DATA_CLK_CEC)
                                                     -0.160     4.848    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.848    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                  3.269    




