{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1738774143735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1738774143736 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_Interface 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"VGA_Interface\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1738774143823 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1738774143853 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1738774143853 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_PLL:comb_243\|altpll:altpll_component\|VGA_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"VGA_PLL:comb_243\|altpll:altpll_component\|VGA_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_PLL:comb_243\|altpll:altpll_component\|VGA_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_PLL:comb_243\|altpll:altpll_component\|VGA_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_pll_altpll.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/vga_pll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1738774143914 ""}  } { { "db/vga_pll_altpll.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/vga_pll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1738774143914 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1738774144243 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1738774144250 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738774144508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738774144508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738774144508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738774144508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738774144508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738774144508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738774144508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738774144508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738774144508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738774144508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738774144508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738774144508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738774144508 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1738774144508 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 38749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738774144555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 38751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738774144555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 38753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738774144555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 38755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738774144555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 38757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738774144555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 38759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738774144555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 38761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738774144555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 38763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738774144555 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1738774144555 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1738774144556 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1738774144556 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1738774144556 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1738774144556 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1738774144563 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1738774145651 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "196 " "The Timing Analyzer is analyzing 196 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1738774148748 ""}
{ "Info" "ISTA_SDC_FOUND" "VGA_Interface.SDC " "Reading SDC File: 'VGA_Interface.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1738774148776 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_243\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{comb_243\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{comb_243\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{comb_243\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{comb_243\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{comb_243\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1738774148863 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1738774148863 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1738774148863 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|cycles_consumed\[1\] SW\[0\] " "Register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|cycles_consumed\[1\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738774148938 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1738774148938 "|VGA_Interface|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[9\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[9\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738774148938 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1738774148938 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[2\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[2\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738774148938 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1738774148938 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[9\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[9\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738774148938 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1738774148938 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[0\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[0\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738774148938 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1738774148938 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[1]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1738774149005 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1738774149015 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738774149015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738774149015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738774149015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 comb_243\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 comb_243\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738774149015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738774149015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738774149015 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1738774149015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_PLL:comb_243\|altpll:altpll_component\|VGA_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node VGA_PLL:comb_243\|altpll:altpll_component\|VGA_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738774150612 ""}  } { { "db/vga_pll_altpll.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/vga_pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738774150612 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_divider\[25\] " "Destination node clk_divider\[25\]" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_divider\[24\] " "Destination node clk_divider\[24\]" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_divider\[23\] " "Destination node clk_divider\[23\]" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_divider\[22\] " "Destination node clk_divider\[22\]" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_divider\[21\] " "Destination node clk_divider\[21\]" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_divider\[20\] " "Destination node clk_divider\[20\]" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_divider\[19\] " "Destination node clk_divider\[19\]" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1738774150612 ""}  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 38740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738774150612 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|hlt_logic  " "Automatically promoted node VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|hlt_logic " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] " "Destination node VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[1\] " "Destination node VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[1\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[2\] " "Destination node VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[2\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[3\] " "Destination node VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[3\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[4\] " "Destination node VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[4\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[5\] " "Destination node VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[5\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[6\] " "Destination node VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[6\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[8\] " "Destination node VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[8\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[9\] " "Destination node VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[9\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[10\] " "Destination node VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[10\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738774150612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1738774150612 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1738774150612 ""}  } { { "ssooo_cpu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738774150612 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_controller:VGA_CTRL\|WideNor0  " "Automatically promoted node VGA_controller:VGA_CTRL\|WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738774150613 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 5871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738774150613 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Mux1~0  " "Automatically promoted node VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738774150613 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 31599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738774150613 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Mux1~0  " "Automatically promoted node VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738774150613 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 31747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738774150613 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Mux1~0  " "Automatically promoted node VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738774150613 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 31396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738774150613 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|WideNor0  " "Automatically promoted node VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738774150613 ""}  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 3058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738774150613 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1738774152551 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1738774152563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1738774152564 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1738774152583 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1738774152618 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1738774152645 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1738774152645 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1738774152657 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1738774152986 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1738774153001 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1738774153001 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738774154498 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1738774154527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1738774157315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738774162305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1738774162459 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1738774193696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:31 " "Fitter placement operations ending: elapsed time is 00:00:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738774193696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1738774196827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "46 X45_Y11 X55_Y21 " "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21" {  } { { "loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 1 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21"} { { 12 { 0 ""} 45 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1738774206591 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1738774206591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1738774217670 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1738774217670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738774217679 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.15 " "Total time spent on timing analysis during the Fitter is 4.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1738774218345 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1738774218472 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1738774226743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1738774226756 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1738774233148 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738774236306 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 MAX 10 " "15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1738774238194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1738774238194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1738774238194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1738774238194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1738774238194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1738774238194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1738774238194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1738774238194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1738774238194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1738774238194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1738774238194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1738774238194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1738774238194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1738774238194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1738774238194 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1738774238194 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_Interface.fit.smsg " "Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_Interface.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1738774239090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6121 " "Peak virtual memory: 6121 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738774241926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  5 19:50:41 2025 " "Processing ended: Wed Feb  5 19:50:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738774241926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738774241926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:45 " "Total CPU time (on all processors): 00:04:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738774241926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1738774241926 ""}
