#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Oct 30 14:55:34 2022
# Process ID: 12108
# Current directory: D:/Repo/reborn/cpu/minisys1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10068 D:\Repo\reborn\cpu\minisys1\minisys1.xpr
# Log file: D:/Repo/reborn/cpu/minisys1/vivado.log
# Journal file: D:/Repo/reborn/cpu/minisys1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Repo/reborn/cpu/minisys1/minisys1.xpr
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name cpuclk -dir d:/Repo/reborn/cpu/minisys1/minisys1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {cpuclk} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {23.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40} CONFIG.CLKOUT1_JITTER {342.117} CONFIG.CLKOUT1_PHASE_ERROR {303.235}] [get_ips cpuclk]
generate_target {instantiation_template} [get_files d:/Repo/reborn/cpu/minisys1/minisys1.srcs/sources_1/ip/cpuclk/cpuclk.xci]
generate_target all [get_files  d:/Repo/reborn/cpu/minisys1/minisys1.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files d:/Repo/reborn/cpu/minisys1/minisys1.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Repo/reborn/cpu/minisys1/minisys1.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_runs -jobs 12 cpuclk_synth_1
export_simulation -of_objects [get_files d:/Repo/reborn/cpu/minisys1/minisys1.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/Repo/reborn/cpu/minisys1/minisys1.ip_user_files/sim_scripts -ip_user_files_dir D:/Repo/reborn/cpu/minisys1/minisys1.ip_user_files -ipstatic_source_dir D:/Repo/reborn/cpu/minisys1/minisys1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Repo/reborn/cpu/minisys1/minisys1.cache/compile_simlib/modelsim} {questa=D:/Repo/reborn/cpu/minisys1/minisys1.cache/compile_simlib/questa} {riviera=D:/Repo/reborn/cpu/minisys1/minisys1.cache/compile_simlib/riviera} {activehdl=D:/Repo/reborn/cpu/minisys1/minisys1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/Repo/reborn/cpu/provided/minisys/sim/cpuclk_sim.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cpuclk_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source cpuclk_sim.tcl
run all
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name prgrom -dir d:/Repo/reborn/cpu/minisys1/minisys1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {prgrom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Load_Init_File {false} CONFIG.Port_A_Write_Rate {0}] [get_ips prgrom]
generate_target {instantiation_template} [get_files d:/Repo/reborn/cpu/minisys1/minisys1.srcs/sources_1/ip/prgrom/prgrom.xci]
generate_target all [get_files  d:/Repo/reborn/cpu/minisys1/minisys1.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files d:/Repo/reborn/cpu/minisys1/minisys1.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Repo/reborn/cpu/minisys1/minisys1.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_runs -jobs 12 prgrom_synth_1
export_simulation -of_objects [get_files d:/Repo/reborn/cpu/minisys1/minisys1.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/Repo/reborn/cpu/minisys1/minisys1.ip_user_files/sim_scripts -ip_user_files_dir D:/Repo/reborn/cpu/minisys1/minisys1.ip_user_files -ipstatic_source_dir D:/Repo/reborn/cpu/minisys1/minisys1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Repo/reborn/cpu/minisys1/minisys1.cache/compile_simlib/modelsim} {questa=D:/Repo/reborn/cpu/minisys1/minisys1.cache/compile_simlib/questa} {riviera=D:/Repo/reborn/cpu/minisys1/minisys1.cache/compile_simlib/riviera} {activehdl=D:/Repo/reborn/cpu/minisys1/minisys1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {d:/Repo/reborn/cpu/minisys1/minisys1.srcs/sources_1/ip/prgrom/prgmip32.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips prgrom]
generate_target all [get_files  d:/Repo/reborn/cpu/minisys1/minisys1.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files d:/Repo/reborn/cpu/minisys1/minisys1.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs -jobs 12 prgrom_synth_1
export_simulation -of_objects [get_files d:/Repo/reborn/cpu/minisys1/minisys1.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/Repo/reborn/cpu/minisys1/minisys1.ip_user_files/sim_scripts -ip_user_files_dir D:/Repo/reborn/cpu/minisys1/minisys1.ip_user_files -ipstatic_source_dir D:/Repo/reborn/cpu/minisys1/minisys1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Repo/reborn/cpu/minisys1/minisys1.cache/compile_simlib/modelsim} {questa=D:/Repo/reborn/cpu/minisys1/minisys1.cache/compile_simlib/questa} {riviera=D:/Repo/reborn/cpu/minisys1/minisys1.cache/compile_simlib/riviera} {activehdl=D:/Repo/reborn/cpu/minisys1/minisys1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Ifetc32 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top control32_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/Repo/reborn/cpu/provided/minisys/sim/ifetc32_sim.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ifetc32_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source ifetc32_sim.tcl
restart
run 3 us
current_sim simulation_1
close_sim
close_sim
launch_simulation
source ifetc32_sim.tcl
restart
run 3 us
restart
run 3 us
close_sim
launch_simulation
source ifetc32_sim.tcl
restart
restart
run 3 us
restart
run 3 us
close_sim
launch_simulation
source ifetc32_sim.tcl
restart
run 3 us
close_sim
launch_simulation
source ifetc32_sim.tcl
restart
restart
run 3 us
restart
close_sim
launch_simulation
source ifetc32_sim.tcl
restart
restart
run 3 us
restart
close_sim
launch_simulation
source ifetc32_sim.tcl
close_sim
launch_simulation
source ifetc32_sim.tcl
close_sim
launch_simulation
source ifetc32_sim.tcl
restart
run 3 us
close_sim
launch_simulation
source ifetc32_sim.tcl
restart
run 3 us
restart
run 3 us
close_sim
launch_simulation
source ifetc32_sim.tcl
restart
run 3 us
close_sim
launch_simulation
source ifetc32_sim.tcl
restart
restart
run 3 us
restart
run 3 us
close_sim
launch_simulation
source ifetc32_sim.tcl
run 3 us
restart
restart
run 3 us
close_sim
