// Seed: 2636042246
module module_0 (
    input tri0  id_0
    , id_8,
    input wire  id_1,
    input uwire id_2,
    input tri0  id_3,
    input tri   id_4,
    input wire  id_5,
    input tri   id_6
);
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1
);
  task id_3;
    id_0 <= id_3 * -1;
  endtask
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd39,
    parameter id_2 = 32'd96
) (
    input supply0 id_0,
    input tri _id_1,
    output tri0 _id_2
);
  real [id_1  -  id_1 : id_2] id_4;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
  wire id_5;
endmodule
