# HDLBits

## Structure of Directories
### 1. Verilog_language <br />
  **a) basics** <br />
  - *1_wire.v* <br />
  - *2_wires4.v* <br />
  - *3_notgate.v* <br />
  - *4_andgate.v* <br />
  - *5_norgate.v* <br />
  - *6_xnorgate.v* <br />
  - *7_wire_decl.v* <br />
     
  **b) vectors** <br />
  - *8_chip7458.v* <br />
  - *09_vector0.v* <br />
  - *10_vector1.v* <br />
  - *11_vector2.v* <br />
  - *12_vectorgates.v* <br />
  - *13_gates4.v* <br />
  - *14_vector3.v* <br />
  - *15_vectorr.v* <br />
  - *16_vector4.v* <br />
  - *17_vector5,v* <br />
       
  **c) modules_hierarchy** <br />
  - *18_module.v* <br />
  - *19_module_pos.v*  <br />
  - *20_module_name.v*  <br />
  - *21_module_shift.v*  <br />
  - *22_module_shift8.v*  <br />
  - *23_module_add.v*  <br />
  - *24_module_fadd.v*  <br />
  - *25_module_cseladd.v*  <br />
  - *26_module_addsub.v*  <br />

  **d) procedures** <br />
  - *27_alwaysblock1.v* <br />
  - *28_alwaysblock2.v* <br />
  - *29_always_if.v* <br />
  - *30_always_if2.v* <br />
  - *31_always_case.v* <br />
  - *32_always_case2.v* <br />
  - *33_always_casez.v* <br />
  - *34_Always_nolatches.v* <br />
  
  **e) more_verilog_feachers** <br />
  - *35_Conditional.v* <br />
  - *36_reduction.v* <br />
  - *37_gates100.v* <br />
  - *38_vector100r.v* <br />
  - *39_popcount255.v* <br />
  - *40_adder100i.v* <br />
  - *41_bcdadd100.v* <br />

### 2. Circuits
       a) Combinational Logic
       b) Sequential Logic
       c) Building Larger Circuits
