Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Mar 30 22:52:59 2025
| Host         : LAPTOP-EH5L1GAH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                                                         4           
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-16  Warning           Large setup violation                                                                                  1000        
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint                                       3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (35)
7. checking multiple_clock (17980)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (17980)
----------------------------------
 There are 17980 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.923    -4562.789                   1629               138987        0.024        0.000                      0               138987        3.000        0.000                       0                 17988  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll     {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll      {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll    {0.000 5.000}      10.000          100.000         
sys_clk_pin            {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll_1   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll_1    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                       7.845        0.000                       0                     3  
  cpu_clk_clk_pll           -4.923    -4562.789                   1629               138921        0.111        0.000                      0               138921        8.750        0.000                       0                 17883  
  timer_clk_clk_pll          5.353        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                   101  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  clkfbout_clk_pll_1                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll_1         -4.921    -4559.388                   1620               138921        0.111        0.000                      0               138921        8.750        0.000                       0                 17883  
  timer_clk_clk_pll_1        5.354        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cpu_clk_clk_pll_1    cpu_clk_clk_pll           -4.923    -4562.789                   1629               138921        0.024        0.000                      0               138921  
timer_clk_clk_pll_1  timer_clk_clk_pll          5.353        0.000                      0                   66        0.042        0.000                      0                   66  
cpu_clk_clk_pll      cpu_clk_clk_pll_1         -4.923    -4562.789                   1629               138921        0.024        0.000                      0               138921  
timer_clk_clk_pll    timer_clk_clk_pll_1        5.353        0.000                      0                   66        0.042        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               timer_clk_clk_pll    cpu_clk_clk_pll      
(none)               timer_clk_clk_pll_1  cpu_clk_clk_pll      
(none)               timer_clk_clk_pll    cpu_clk_clk_pll_1    
(none)               timer_clk_clk_pll_1  cpu_clk_clk_pll_1    
(none)               cpu_clk_clk_pll      timer_clk_clk_pll    
(none)               cpu_clk_clk_pll_1    timer_clk_clk_pll    
(none)               cpu_clk_clk_pll      timer_clk_clk_pll_1  
(none)               cpu_clk_clk_pll_1    timer_clk_clk_pll_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clkfbout_clk_pll                        
(none)              clkfbout_clk_pll_1                      
(none)              cpu_clk_clk_pll                         
(none)              cpu_clk_clk_pll_1                       
(none)                                  cpu_clk_clk_pll     
(none)                                  cpu_clk_clk_pll_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :         1629  Failing Endpoints,  Worst Slack       -4.923ns,  Total Violation    -4562.788ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.923ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.304ns  (logic 4.840ns (19.915%)  route 19.464ns (80.085%))
  Logic Levels:           23  (LUT3=2 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.388    17.420    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A2
    SLICE_X50Y25         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.329    17.749 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.749    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/OA
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I1_O)      0.214    17.963 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F7.A/O
                         net (fo=1, routed)           0.000    17.963    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/O1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088    18.051 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           1.244    19.295    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I5_O)        0.319    19.614 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=1, routed)           0.981    20.596    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[13]
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.720 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.264    20.984    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.108 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.922    22.030    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIA1
    SLICE_X46Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.499    17.961    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X46Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.509    17.452    
                         clock uncertainty           -0.087    17.365    
    SLICE_X46Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.107    cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.107    
                         arrival time                         -22.030    
  -------------------------------------------------------------------
                         slack                                 -4.923    

Slack (VIOLATED) :        -4.899ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.381ns  (logic 4.548ns (18.654%)  route 19.833ns (81.346%))
  Logic Levels:           22  (LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 17.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.832    17.865    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/A2
    SLICE_X50Y23         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.989 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.989    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/OD
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    18.230 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F7.B/O
                         net (fo=1, routed)           0.000    18.230    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/O0
    SLICE_X50Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    18.328 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F8/O
                         net (fo=1, routed)           1.516    19.844    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I1_O)        0.319    20.163 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.995    21.158    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[6]
    SLICE_X45Y62         LUT6 (Prop_lut6_I2_O)        0.124    21.282 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.824    22.106    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.502    17.964    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.509    17.455    
                         clock uncertainty           -0.087    17.368    
    SLICE_X46Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.207    cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         17.207    
                         arrival time                         -22.106    
  -------------------------------------------------------------------
                         slack                                 -4.899    

Slack (VIOLATED) :        -4.883ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.263ns  (logic 4.840ns (19.950%)  route 19.422ns (80.050%))
  Logic Levels:           23  (LUT3=2 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.388    17.420    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A2
    SLICE_X50Y25         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.329    17.749 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.749    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/OA
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I1_O)      0.214    17.963 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F7.A/O
                         net (fo=1, routed)           0.000    17.963    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/O1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088    18.051 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           1.244    19.295    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I5_O)        0.319    19.614 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=1, routed)           0.981    20.596    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[13]
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.720 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.264    20.984    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.108 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.880    21.988    cpu/u_regfile/rf_reg_r1_0_31_12_17/DIA1
    SLICE_X50Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.497    17.959    cpu/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.509    17.450    
                         clock uncertainty           -0.087    17.363    
    SLICE_X50Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.105    cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                         -21.988    
  -------------------------------------------------------------------
                         slack                                 -4.883    

Slack (VIOLATED) :        -4.872ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.290ns  (logic 5.004ns (20.601%)  route 19.286ns (79.399%))
  Logic Levels:           21  (CARRY4=2 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 r  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          1.724     8.853    u_confreg/bbstub_spo[31]
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.977 r  u_confreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=56, routed)          0.995     9.972    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X46Y69         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.120 f  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.846    10.965    cpu/u_regfile/rdata20[6]
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.328    11.293 r  cpu/u_regfile/data_ram_i_183/O
                         net (fo=3, routed)           0.752    12.045    cpu/u_alu/data_ram_i_113_1
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    12.169 r  cpu/u_alu/data_ram_i_188/O
                         net (fo=1, routed)           0.000    12.169    cpu/u_regfile/data_ram_i_195_0[2]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.567 r  cpu/u_regfile/data_ram_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.567    cpu/u_regfile/data_ram_i_113_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.789 r  cpu/u_regfile/data_ram_i_154/O[0]
                         net (fo=1, routed)           1.007    13.796    cpu/u_regfile/data_ram_i_154_n_7
    SLICE_X36Y65         LUT6 (Prop_lut6_I4_O)        0.299    14.095 r  cpu/u_regfile/data_ram_i_58_comp/O
                         net (fo=1, routed)           0.850    14.945    cpu/u_regfile/data_ram_i_58_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.069 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=774, routed)         2.760    17.828    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/A6
    SLICE_X34Y12         MUXF7 (Prop_muxf7_S_O)       0.292    18.120 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/F7.A/O
                         net (fo=1, routed)           0.000    18.120    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/O1
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I1_O)      0.088    18.208 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           2.109    20.318    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.319    20.637 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           0.577    21.214    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[21]
    SLICE_X35Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.338 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.677    22.015    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIB1
    SLICE_X34Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.505    17.967    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X34Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.509    17.458    
                         clock uncertainty           -0.087    17.371    
    SLICE_X34Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.143    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -22.015    
  -------------------------------------------------------------------
                         slack                                 -4.872    

Slack (VIOLATED) :        -4.862ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.287ns  (logic 4.672ns (19.237%)  route 19.615ns (80.763%))
  Logic Levels:           23  (LUT3=1 LUT5=1 LUT6=11 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.541    17.573    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/A2
    SLICE_X34Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.697 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.697    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/OD
    SLICE_X34Y22         MUXF7 (Prop_muxf7_I0_O)      0.241    17.938 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    17.938    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/O0
    SLICE_X34Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    18.036 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F8/O
                         net (fo=1, routed)           1.020    19.056    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.319    19.375 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           1.100    20.475    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[3]
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.599 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.451    21.049    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    21.173 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.839    22.012    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.512    17.974    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.509    17.465    
                         clock uncertainty           -0.087    17.378    
    SLICE_X34Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.150    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.150    
                         arrival time                         -22.012    
  -------------------------------------------------------------------
                         slack                                 -4.862    

Slack (VIOLATED) :        -4.855ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.317ns  (logic 4.548ns (18.703%)  route 19.769ns (81.297%))
  Logic Levels:           22  (LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.624    17.656    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/A2
    SLICE_X30Y15         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.780 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.780    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/OD
    SLICE_X30Y15         MUXF7 (Prop_muxf7_I0_O)      0.241    18.021 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/F7.B/O
                         net (fo=1, routed)           0.000    18.021    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/O0
    SLICE_X30Y15         MUXF8 (Prop_muxf8_I0_O)      0.098    18.119 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/F8/O
                         net (fo=1, routed)           2.072    20.191    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.319    20.510 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=1, routed)           0.404    20.914    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[26]
    SLICE_X31Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.038 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           1.004    22.042    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIB0
    SLICE_X38Y71         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.506    17.968    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X38Y71         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.509    17.459    
                         clock uncertainty           -0.087    17.372    
    SLICE_X38Y71         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    17.187    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         17.187    
                         arrival time                         -22.042    
  -------------------------------------------------------------------
                         slack                                 -4.855    

Slack (VIOLATED) :        -4.843ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.234ns  (logic 4.672ns (19.279%)  route 19.562ns (80.721%))
  Logic Levels:           23  (LUT3=2 LUT5=3 LUT6=8 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 r  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.068    11.893    cpu/u_regfile/D[20]
    SLICE_X32Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.017 f  cpu/u_regfile/data_ram_i_179/O
                         net (fo=2, routed)           0.735    12.751    cpu/u_regfile/data_ram_i_179_n_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.875 f  cpu/u_regfile/data_ram_i_108/O
                         net (fo=4, routed)           1.198    14.073    cpu/u_regfile/data_ram_i_108_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.197 f  cpu/u_regfile/data_ram_i_70/O
                         net (fo=3, routed)           1.226    15.423    cpu/u_regfile/data_ram_i_70_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124    15.547 r  cpu/u_regfile/data_ram_i_10/O
                         net (fo=519, routed)         2.001    17.549    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A0
    SLICE_X38Y56         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    17.673 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.673    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X38Y56         MUXF7 (Prop_muxf7_I0_O)      0.241    17.914 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    17.914    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X38Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    18.012 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.858    18.870    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I3_O)        0.319    19.189 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=1, routed)           1.016    20.205    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[7]
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.124    20.329 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.655    20.984    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I1_O)        0.124    21.108 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.851    21.959    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.508    17.970    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.509    17.461    
                         clock uncertainty           -0.087    17.374    
    SLICE_X34Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.116    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.116    
                         arrival time                         -21.959    
  -------------------------------------------------------------------
                         slack                                 -4.843    

Slack (VIOLATED) :        -4.818ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.236ns  (logic 4.672ns (19.277%)  route 19.564ns (80.723%))
  Logic Levels:           23  (LUT3=1 LUT5=1 LUT6=11 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.541    17.573    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/A2
    SLICE_X34Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.697 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.697    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/OD
    SLICE_X34Y22         MUXF7 (Prop_muxf7_I0_O)      0.241    17.938 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    17.938    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/O0
    SLICE_X34Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    18.036 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F8/O
                         net (fo=1, routed)           1.020    19.056    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.319    19.375 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           1.100    20.475    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[3]
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.599 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.451    21.049    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    21.173 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.788    21.961    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.505    17.967    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.509    17.458    
                         clock uncertainty           -0.087    17.371    
    SLICE_X42Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.143    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -21.961    
  -------------------------------------------------------------------
                         slack                                 -4.818    

Slack (VIOLATED) :        -4.789ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.277ns  (logic 4.548ns (18.734%)  route 19.729ns (81.266%))
  Logic Levels:           22  (LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.832    17.865    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/A2
    SLICE_X50Y23         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.989 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.989    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/OD
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    18.230 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F7.B/O
                         net (fo=1, routed)           0.000    18.230    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/O0
    SLICE_X50Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    18.328 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F8/O
                         net (fo=1, routed)           1.516    19.844    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I1_O)        0.319    20.163 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.995    21.158    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[6]
    SLICE_X45Y62         LUT6 (Prop_lut6_I2_O)        0.124    21.282 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.720    22.002    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.508    17.970    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.509    17.461    
                         clock uncertainty           -0.087    17.374    
    SLICE_X34Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.213    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         17.213    
                         arrival time                         -22.002    
  -------------------------------------------------------------------
                         slack                                 -4.789    

Slack (VIOLATED) :        -4.767ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.182ns  (logic 5.004ns (20.693%)  route 19.178ns (79.307%))
  Logic Levels:           21  (CARRY4=2 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 17.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 r  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          1.724     8.853    u_confreg/bbstub_spo[31]
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.977 r  u_confreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=56, routed)          0.995     9.972    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X46Y69         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.120 f  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.846    10.965    cpu/u_regfile/rdata20[6]
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.328    11.293 r  cpu/u_regfile/data_ram_i_183/O
                         net (fo=3, routed)           0.752    12.045    cpu/u_alu/data_ram_i_113_1
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    12.169 r  cpu/u_alu/data_ram_i_188/O
                         net (fo=1, routed)           0.000    12.169    cpu/u_regfile/data_ram_i_195_0[2]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.567 r  cpu/u_regfile/data_ram_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.567    cpu/u_regfile/data_ram_i_113_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.789 r  cpu/u_regfile/data_ram_i_154/O[0]
                         net (fo=1, routed)           1.007    13.796    cpu/u_regfile/data_ram_i_154_n_7
    SLICE_X36Y65         LUT6 (Prop_lut6_I4_O)        0.299    14.095 r  cpu/u_regfile/data_ram_i_58_comp/O
                         net (fo=1, routed)           0.850    14.945    cpu/u_regfile/data_ram_i_58_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.069 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=774, routed)         2.760    17.828    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/A6
    SLICE_X34Y12         MUXF7 (Prop_muxf7_S_O)       0.292    18.120 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/F7.A/O
                         net (fo=1, routed)           0.000    18.120    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/O1
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I1_O)      0.088    18.208 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           2.109    20.318    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.319    20.637 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           0.577    21.214    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[21]
    SLICE_X35Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.338 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.569    21.907    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X34Y75         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.502    17.964    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y75         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.509    17.455    
                         clock uncertainty           -0.087    17.368    
    SLICE_X34Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.140    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.140    
                         arrival time                         -21.907    
  -------------------------------------------------------------------
                         slack                                 -4.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.670    -0.442    cpu/cpu_clk
    SLICE_X7Y170         FDSE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDSE (Prop_fdse_C_Q)         0.141    -0.301 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=4, routed)           0.263    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/A2
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.947    -0.205    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/WCLK
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_A/CLK
                         clock pessimism             -0.198    -0.403    
    SLICE_X2Y169         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.149    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.670    -0.442    cpu/cpu_clk
    SLICE_X7Y170         FDSE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDSE (Prop_fdse_C_Q)         0.141    -0.301 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=4, routed)           0.263    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/A2
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.947    -0.205    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/WCLK
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_B/CLK
                         clock pessimism             -0.198    -0.403    
    SLICE_X2Y169         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.149    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.670    -0.442    cpu/cpu_clk
    SLICE_X7Y170         FDSE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDSE (Prop_fdse_C_Q)         0.141    -0.301 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=4, routed)           0.263    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/A2
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.947    -0.205    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/WCLK
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_C/CLK
                         clock pessimism             -0.198    -0.403    
    SLICE_X2Y169         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.149    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.670    -0.442    cpu/cpu_clk
    SLICE_X7Y170         FDSE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDSE (Prop_fdse_C_Q)         0.141    -0.301 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=4, routed)           0.263    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/A2
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.947    -0.205    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/WCLK
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_D/CLK
                         clock pessimism             -0.198    -0.403    
    SLICE_X2Y169         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.149    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.572    -0.540    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/timer_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/timer_r1[7]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.842    -0.310    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r2_reg[7]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.078    -0.462    u_confreg/timer_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.572    -0.540    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/timer_r1_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/timer_r1[5]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.842    -0.310    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r2_reg[5]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.076    -0.464    u_confreg/timer_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica_17/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.661    -0.451    cpu/cpu_clk
    SLICE_X79Y186        FDSE                                         r  cpu/pc_reg[6]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDSE (Prop_fdse_C_Q)         0.141    -0.310 r  cpu/pc_reg[6]_replica_17/Q
                         net (fo=4, routed)           0.216    -0.093    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/A4
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.935    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/WCLK
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.198    -0.415    
    SLICE_X76Y186        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.215    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica_17/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.661    -0.451    cpu/cpu_clk
    SLICE_X79Y186        FDSE                                         r  cpu/pc_reg[6]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDSE (Prop_fdse_C_Q)         0.141    -0.310 r  cpu/pc_reg[6]_replica_17/Q
                         net (fo=4, routed)           0.216    -0.093    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/A4
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.935    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/WCLK
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_B/CLK
                         clock pessimism             -0.198    -0.415    
    SLICE_X76Y186        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.215    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica_17/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.661    -0.451    cpu/cpu_clk
    SLICE_X79Y186        FDSE                                         r  cpu/pc_reg[6]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDSE (Prop_fdse_C_Q)         0.141    -0.310 r  cpu/pc_reg[6]_replica_17/Q
                         net (fo=4, routed)           0.216    -0.093    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/A4
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.935    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/WCLK
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_C/CLK
                         clock pessimism             -0.198    -0.415    
    SLICE_X76Y186        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.215    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica_17/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.661    -0.451    cpu/cpu_clk
    SLICE_X79Y186        FDSE                                         r  cpu/pc_reg[6]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDSE (Prop_fdse_C_Q)         0.141    -0.310 r  cpu/pc_reg[6]_replica_17/Q
                         net (fo=4, routed)           0.216    -0.093    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/A4
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.935    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/WCLK
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_D/CLK
                         clock pessimism             -0.198    -0.415    
    SLICE_X76Y186        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.215    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X33Y64    cpu_resetn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X41Y69    cpu/pc_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X37Y97    cpu/pc_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X49Y111   cpu/pc_reg[10]_replica/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X37Y101   cpu/pc_reg[10]_replica_1/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X39Y112   cpu/pc_reg[10]_replica_2/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X40Y113   cpu/pc_reg[10]_replica_3/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X45Y113   cpu/pc_reg[10]_replica_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.315ns (30.234%)  route 3.034ns (69.766%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.034     1.251    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.375 r  u_confreg/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.375    u_confreg/timer[24]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.776 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.110 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.110    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518     7.980    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.502     7.478    
                         clock uncertainty           -0.077     7.401    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.062     7.463    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.294ns (29.896%)  route 3.034ns (70.104%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.034     1.251    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.375 r  u_confreg/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.375    u_confreg/timer[24]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.776 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.089 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.089    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518     7.980    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.502     7.478    
                         clock uncertainty           -0.077     7.401    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.062     7.463    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -2.089    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.220ns (28.677%)  route 3.034ns (71.323%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.034     1.251    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.375 r  u_confreg/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.375    u_confreg/timer[24]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.776 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.015 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.015    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518     7.980    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.502     7.478    
                         clock uncertainty           -0.077     7.401    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.062     7.463    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -2.015    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.204ns (28.407%)  route 3.034ns (71.593%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.034     1.251    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.375 r  u_confreg/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.375    u_confreg/timer[24]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.776 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.999 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518     7.980    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.502     7.478    
                         clock uncertainty           -0.077     7.401    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.062     7.463    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -1.999    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.932ns (23.505%)  route 3.033ns (76.495%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.033     1.249    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.373 r  u_confreg/timer[24]_i_3/O
                         net (fo=1, routed)           0.000     1.373    u_confreg/timer[24]_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     1.725 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.725    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.725    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.828ns (21.445%)  route 3.033ns (78.555%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.033     1.249    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.373 r  u_confreg/timer[24]_i_3/O
                         net (fo=1, routed)           0.000     1.373    u_confreg/timer[24]_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.621 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.621    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 2.016ns (52.831%)  route 1.800ns (47.169%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.800     0.016    u_confreg/write_timer_begin_r2
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.140 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.140    u_confreg/timer[0]_i_6_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.900 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.014 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.128 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.242    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.576 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.576    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.905ns (51.418%)  route 1.800ns (48.582%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.800     0.016    u_confreg/write_timer_begin_r2
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.140 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.140    u_confreg/timer[0]_i_6_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.900 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.014 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.128 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.242    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.465 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.465    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.902ns (51.378%)  route 1.800ns (48.622%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.800     0.016    u_confreg/write_timer_begin_r2
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.140 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.140    u_confreg/timer[0]_i_6_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.900 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.014 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.128 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.462 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.462    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.881ns (51.101%)  route 1.800ns (48.899%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.800     0.016    u_confreg/write_timer_begin_r2
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.140 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.140    u_confreg/timer[0]_i_6_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.900 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.014 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.128 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.441 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.441    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  6.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[31]
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.078    -0.460    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.540    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[8]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.078    -0.462    u_confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[29]
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.076    -0.462    u_confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.540    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[7]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.076    -0.464    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.540    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[11]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.075    -0.465    u_confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[15]
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.075    -0.463    u_confreg/conf_wdata_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[17]
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.071    -0.467    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.540    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[3]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.071    -0.469    u_confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.570    -0.542    u_confreg/timer_clk
    SLICE_X29Y60         FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  u_confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.110    -0.291    u_confreg/conf_wdata_r1[30]
    SLICE_X29Y61         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.312    u_confreg/timer_clk
    SLICE_X29Y61         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.214    -0.526    
    SLICE_X29Y61         FDRE (Hold_fdre_C_D)         0.070    -0.456    u_confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.571    -0.541    u_confreg/timer_clk
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.290    u_confreg/conf_wdata_r1[4]
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X29Y59         FDRE (Hold_fdre_C_D)         0.072    -0.469    u_confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X31Y54    u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y59    u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y55    u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y56    u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y58    u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y58    u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X15Y57    u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y59    u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y54    u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y54    u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y59    u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y59    u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y55    u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y55    u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y56    u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y56    u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y58    u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y58    u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y54    u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y54    u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y59    u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y59    u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y55    u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y55    u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y56    u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y56    u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y58    u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y58    u_confreg/conf_wdata_r1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll_1
  To Clock:  clkfbout_clk_pll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll_1

Setup :         1620  Failing Endpoints,  Worst Slack       -4.921ns,  Total Violation    -4559.388ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.921ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.304ns  (logic 4.840ns (19.915%)  route 19.464ns (80.085%))
  Logic Levels:           23  (LUT3=2 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.388    17.420    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A2
    SLICE_X50Y25         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.329    17.749 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.749    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/OA
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I1_O)      0.214    17.963 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F7.A/O
                         net (fo=1, routed)           0.000    17.963    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/O1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088    18.051 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           1.244    19.295    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I5_O)        0.319    19.614 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=1, routed)           0.981    20.596    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[13]
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.720 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.264    20.984    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.108 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.922    22.030    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIA1
    SLICE_X46Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.499    17.961    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X46Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.509    17.452    
                         clock uncertainty           -0.085    17.367    
    SLICE_X46Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.109    cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.109    
                         arrival time                         -22.030    
  -------------------------------------------------------------------
                         slack                                 -4.921    

Slack (VIOLATED) :        -4.897ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.381ns  (logic 4.548ns (18.654%)  route 19.833ns (81.346%))
  Logic Levels:           22  (LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 17.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.832    17.865    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/A2
    SLICE_X50Y23         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.989 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.989    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/OD
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    18.230 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F7.B/O
                         net (fo=1, routed)           0.000    18.230    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/O0
    SLICE_X50Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    18.328 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F8/O
                         net (fo=1, routed)           1.516    19.844    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I1_O)        0.319    20.163 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.995    21.158    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[6]
    SLICE_X45Y62         LUT6 (Prop_lut6_I2_O)        0.124    21.282 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.824    22.106    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.502    17.964    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.509    17.455    
                         clock uncertainty           -0.085    17.370    
    SLICE_X46Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.209    cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         17.209    
                         arrival time                         -22.106    
  -------------------------------------------------------------------
                         slack                                 -4.897    

Slack (VIOLATED) :        -4.881ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.263ns  (logic 4.840ns (19.950%)  route 19.422ns (80.050%))
  Logic Levels:           23  (LUT3=2 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.388    17.420    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A2
    SLICE_X50Y25         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.329    17.749 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.749    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/OA
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I1_O)      0.214    17.963 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F7.A/O
                         net (fo=1, routed)           0.000    17.963    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/O1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088    18.051 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           1.244    19.295    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I5_O)        0.319    19.614 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=1, routed)           0.981    20.596    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[13]
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.720 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.264    20.984    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.108 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.880    21.988    cpu/u_regfile/rf_reg_r1_0_31_12_17/DIA1
    SLICE_X50Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.497    17.959    cpu/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.509    17.450    
                         clock uncertainty           -0.085    17.365    
    SLICE_X50Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.107    cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.107    
                         arrival time                         -21.988    
  -------------------------------------------------------------------
                         slack                                 -4.881    

Slack (VIOLATED) :        -4.870ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.290ns  (logic 5.004ns (20.601%)  route 19.286ns (79.399%))
  Logic Levels:           21  (CARRY4=2 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 r  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          1.724     8.853    u_confreg/bbstub_spo[31]
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.977 r  u_confreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=56, routed)          0.995     9.972    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X46Y69         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.120 f  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.846    10.965    cpu/u_regfile/rdata20[6]
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.328    11.293 r  cpu/u_regfile/data_ram_i_183/O
                         net (fo=3, routed)           0.752    12.045    cpu/u_alu/data_ram_i_113_1
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    12.169 r  cpu/u_alu/data_ram_i_188/O
                         net (fo=1, routed)           0.000    12.169    cpu/u_regfile/data_ram_i_195_0[2]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.567 r  cpu/u_regfile/data_ram_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.567    cpu/u_regfile/data_ram_i_113_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.789 r  cpu/u_regfile/data_ram_i_154/O[0]
                         net (fo=1, routed)           1.007    13.796    cpu/u_regfile/data_ram_i_154_n_7
    SLICE_X36Y65         LUT6 (Prop_lut6_I4_O)        0.299    14.095 r  cpu/u_regfile/data_ram_i_58_comp/O
                         net (fo=1, routed)           0.850    14.945    cpu/u_regfile/data_ram_i_58_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.069 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=774, routed)         2.760    17.828    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/A6
    SLICE_X34Y12         MUXF7 (Prop_muxf7_S_O)       0.292    18.120 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/F7.A/O
                         net (fo=1, routed)           0.000    18.120    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/O1
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I1_O)      0.088    18.208 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           2.109    20.318    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.319    20.637 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           0.577    21.214    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[21]
    SLICE_X35Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.338 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.677    22.015    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIB1
    SLICE_X34Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.505    17.967    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X34Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.509    17.458    
                         clock uncertainty           -0.085    17.373    
    SLICE_X34Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.145    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -22.015    
  -------------------------------------------------------------------
                         slack                                 -4.870    

Slack (VIOLATED) :        -4.860ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.287ns  (logic 4.672ns (19.237%)  route 19.615ns (80.763%))
  Logic Levels:           23  (LUT3=1 LUT5=1 LUT6=11 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.541    17.573    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/A2
    SLICE_X34Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.697 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.697    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/OD
    SLICE_X34Y22         MUXF7 (Prop_muxf7_I0_O)      0.241    17.938 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    17.938    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/O0
    SLICE_X34Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    18.036 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F8/O
                         net (fo=1, routed)           1.020    19.056    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.319    19.375 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           1.100    20.475    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[3]
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.599 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.451    21.049    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    21.173 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.839    22.012    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.512    17.974    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.509    17.465    
                         clock uncertainty           -0.085    17.380    
    SLICE_X34Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.152    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -22.012    
  -------------------------------------------------------------------
                         slack                                 -4.860    

Slack (VIOLATED) :        -4.853ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.317ns  (logic 4.548ns (18.703%)  route 19.769ns (81.297%))
  Logic Levels:           22  (LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.624    17.656    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/A2
    SLICE_X30Y15         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.780 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.780    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/OD
    SLICE_X30Y15         MUXF7 (Prop_muxf7_I0_O)      0.241    18.021 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/F7.B/O
                         net (fo=1, routed)           0.000    18.021    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/O0
    SLICE_X30Y15         MUXF8 (Prop_muxf8_I0_O)      0.098    18.119 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/F8/O
                         net (fo=1, routed)           2.072    20.191    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.319    20.510 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=1, routed)           0.404    20.914    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[26]
    SLICE_X31Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.038 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           1.004    22.042    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIB0
    SLICE_X38Y71         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.506    17.968    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X38Y71         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.509    17.459    
                         clock uncertainty           -0.085    17.374    
    SLICE_X38Y71         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    17.189    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         17.189    
                         arrival time                         -22.042    
  -------------------------------------------------------------------
                         slack                                 -4.853    

Slack (VIOLATED) :        -4.841ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.234ns  (logic 4.672ns (19.279%)  route 19.562ns (80.721%))
  Logic Levels:           23  (LUT3=2 LUT5=3 LUT6=8 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 r  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.068    11.893    cpu/u_regfile/D[20]
    SLICE_X32Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.017 f  cpu/u_regfile/data_ram_i_179/O
                         net (fo=2, routed)           0.735    12.751    cpu/u_regfile/data_ram_i_179_n_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.875 f  cpu/u_regfile/data_ram_i_108/O
                         net (fo=4, routed)           1.198    14.073    cpu/u_regfile/data_ram_i_108_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.197 f  cpu/u_regfile/data_ram_i_70/O
                         net (fo=3, routed)           1.226    15.423    cpu/u_regfile/data_ram_i_70_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124    15.547 r  cpu/u_regfile/data_ram_i_10/O
                         net (fo=519, routed)         2.001    17.549    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A0
    SLICE_X38Y56         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    17.673 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.673    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X38Y56         MUXF7 (Prop_muxf7_I0_O)      0.241    17.914 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    17.914    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X38Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    18.012 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.858    18.870    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I3_O)        0.319    19.189 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=1, routed)           1.016    20.205    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[7]
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.124    20.329 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.655    20.984    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I1_O)        0.124    21.108 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.851    21.959    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.508    17.970    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.509    17.461    
                         clock uncertainty           -0.085    17.376    
    SLICE_X34Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.118    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.118    
                         arrival time                         -21.959    
  -------------------------------------------------------------------
                         slack                                 -4.841    

Slack (VIOLATED) :        -4.816ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.236ns  (logic 4.672ns (19.277%)  route 19.564ns (80.723%))
  Logic Levels:           23  (LUT3=1 LUT5=1 LUT6=11 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.541    17.573    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/A2
    SLICE_X34Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.697 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.697    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/OD
    SLICE_X34Y22         MUXF7 (Prop_muxf7_I0_O)      0.241    17.938 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    17.938    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/O0
    SLICE_X34Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    18.036 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F8/O
                         net (fo=1, routed)           1.020    19.056    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.319    19.375 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           1.100    20.475    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[3]
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.599 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.451    21.049    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    21.173 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.788    21.961    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.505    17.967    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.509    17.458    
                         clock uncertainty           -0.085    17.373    
    SLICE_X42Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.145    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -21.961    
  -------------------------------------------------------------------
                         slack                                 -4.816    

Slack (VIOLATED) :        -4.787ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.277ns  (logic 4.548ns (18.734%)  route 19.729ns (81.266%))
  Logic Levels:           22  (LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.832    17.865    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/A2
    SLICE_X50Y23         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.989 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.989    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/OD
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    18.230 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F7.B/O
                         net (fo=1, routed)           0.000    18.230    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/O0
    SLICE_X50Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    18.328 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F8/O
                         net (fo=1, routed)           1.516    19.844    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I1_O)        0.319    20.163 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.995    21.158    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[6]
    SLICE_X45Y62         LUT6 (Prop_lut6_I2_O)        0.124    21.282 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.720    22.002    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.508    17.970    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.509    17.461    
                         clock uncertainty           -0.085    17.376    
    SLICE_X34Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.215    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         17.215    
                         arrival time                         -22.002    
  -------------------------------------------------------------------
                         slack                                 -4.787    

Slack (VIOLATED) :        -4.765ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.182ns  (logic 5.004ns (20.693%)  route 19.178ns (79.307%))
  Logic Levels:           21  (CARRY4=2 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 17.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 r  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          1.724     8.853    u_confreg/bbstub_spo[31]
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.977 r  u_confreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=56, routed)          0.995     9.972    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X46Y69         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.120 f  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.846    10.965    cpu/u_regfile/rdata20[6]
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.328    11.293 r  cpu/u_regfile/data_ram_i_183/O
                         net (fo=3, routed)           0.752    12.045    cpu/u_alu/data_ram_i_113_1
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    12.169 r  cpu/u_alu/data_ram_i_188/O
                         net (fo=1, routed)           0.000    12.169    cpu/u_regfile/data_ram_i_195_0[2]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.567 r  cpu/u_regfile/data_ram_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.567    cpu/u_regfile/data_ram_i_113_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.789 r  cpu/u_regfile/data_ram_i_154/O[0]
                         net (fo=1, routed)           1.007    13.796    cpu/u_regfile/data_ram_i_154_n_7
    SLICE_X36Y65         LUT6 (Prop_lut6_I4_O)        0.299    14.095 r  cpu/u_regfile/data_ram_i_58_comp/O
                         net (fo=1, routed)           0.850    14.945    cpu/u_regfile/data_ram_i_58_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.069 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=774, routed)         2.760    17.828    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/A6
    SLICE_X34Y12         MUXF7 (Prop_muxf7_S_O)       0.292    18.120 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/F7.A/O
                         net (fo=1, routed)           0.000    18.120    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/O1
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I1_O)      0.088    18.208 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           2.109    20.318    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.319    20.637 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           0.577    21.214    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[21]
    SLICE_X35Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.338 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.569    21.907    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X34Y75         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.502    17.964    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y75         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.509    17.455    
                         clock uncertainty           -0.085    17.370    
    SLICE_X34Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.142    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.142    
                         arrival time                         -21.907    
  -------------------------------------------------------------------
                         slack                                 -4.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.670    -0.442    cpu/cpu_clk
    SLICE_X7Y170         FDSE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDSE (Prop_fdse_C_Q)         0.141    -0.301 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=4, routed)           0.263    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/A2
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.947    -0.205    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/WCLK
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_A/CLK
                         clock pessimism             -0.198    -0.403    
    SLICE_X2Y169         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.149    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.670    -0.442    cpu/cpu_clk
    SLICE_X7Y170         FDSE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDSE (Prop_fdse_C_Q)         0.141    -0.301 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=4, routed)           0.263    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/A2
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.947    -0.205    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/WCLK
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_B/CLK
                         clock pessimism             -0.198    -0.403    
    SLICE_X2Y169         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.149    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.670    -0.442    cpu/cpu_clk
    SLICE_X7Y170         FDSE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDSE (Prop_fdse_C_Q)         0.141    -0.301 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=4, routed)           0.263    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/A2
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.947    -0.205    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/WCLK
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_C/CLK
                         clock pessimism             -0.198    -0.403    
    SLICE_X2Y169         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.149    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.670    -0.442    cpu/cpu_clk
    SLICE_X7Y170         FDSE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDSE (Prop_fdse_C_Q)         0.141    -0.301 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=4, routed)           0.263    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/A2
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.947    -0.205    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/WCLK
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_D/CLK
                         clock pessimism             -0.198    -0.403    
    SLICE_X2Y169         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.149    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.572    -0.540    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/timer_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/timer_r1[7]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.842    -0.310    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r2_reg[7]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.078    -0.462    u_confreg/timer_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.572    -0.540    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/timer_r1_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/timer_r1[5]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.842    -0.310    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r2_reg[5]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.076    -0.464    u_confreg/timer_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica_17/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.661    -0.451    cpu/cpu_clk
    SLICE_X79Y186        FDSE                                         r  cpu/pc_reg[6]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDSE (Prop_fdse_C_Q)         0.141    -0.310 r  cpu/pc_reg[6]_replica_17/Q
                         net (fo=4, routed)           0.216    -0.093    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/A4
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.935    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/WCLK
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.198    -0.415    
    SLICE_X76Y186        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.215    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica_17/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.661    -0.451    cpu/cpu_clk
    SLICE_X79Y186        FDSE                                         r  cpu/pc_reg[6]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDSE (Prop_fdse_C_Q)         0.141    -0.310 r  cpu/pc_reg[6]_replica_17/Q
                         net (fo=4, routed)           0.216    -0.093    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/A4
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.935    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/WCLK
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_B/CLK
                         clock pessimism             -0.198    -0.415    
    SLICE_X76Y186        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.215    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica_17/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.661    -0.451    cpu/cpu_clk
    SLICE_X79Y186        FDSE                                         r  cpu/pc_reg[6]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDSE (Prop_fdse_C_Q)         0.141    -0.310 r  cpu/pc_reg[6]_replica_17/Q
                         net (fo=4, routed)           0.216    -0.093    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/A4
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.935    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/WCLK
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_C/CLK
                         clock pessimism             -0.198    -0.415    
    SLICE_X76Y186        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.215    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica_17/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.661    -0.451    cpu/cpu_clk
    SLICE_X79Y186        FDSE                                         r  cpu/pc_reg[6]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDSE (Prop_fdse_C_Q)         0.141    -0.310 r  cpu/pc_reg[6]_replica_17/Q
                         net (fo=4, routed)           0.216    -0.093    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/A4
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.935    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/WCLK
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_D/CLK
                         clock pessimism             -0.198    -0.415    
    SLICE_X76Y186        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.215    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X33Y64    cpu_resetn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X41Y69    cpu/pc_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X37Y97    cpu/pc_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X49Y111   cpu/pc_reg[10]_replica/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X37Y101   cpu/pc_reg[10]_replica_1/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X39Y112   cpu/pc_reg[10]_replica_2/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X40Y113   cpu/pc_reg[10]_replica_3/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X45Y113   cpu/pc_reg[10]_replica_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y66    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll_1
  To Clock:  timer_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        5.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.315ns (30.234%)  route 3.034ns (69.766%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.034     1.251    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.375 r  u_confreg/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.375    u_confreg/timer[24]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.776 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.110 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.110    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518     7.980    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.502     7.478    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.294ns (29.896%)  route 3.034ns (70.104%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.034     1.251    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.375 r  u_confreg/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.375    u_confreg/timer[24]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.776 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.089 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.089    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518     7.980    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.502     7.478    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -2.089    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.220ns (28.677%)  route 3.034ns (71.323%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.034     1.251    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.375 r  u_confreg/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.375    u_confreg/timer[24]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.776 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.015 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.015    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518     7.980    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.502     7.478    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -2.015    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.204ns (28.407%)  route 3.034ns (71.593%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.034     1.251    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.375 r  u_confreg/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.375    u_confreg/timer[24]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.776 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.999 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518     7.980    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.502     7.478    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.999    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.932ns (23.505%)  route 3.033ns (76.495%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.033     1.249    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.373 r  u_confreg/timer[24]_i_3/O
                         net (fo=1, routed)           0.000     1.373    u_confreg/timer[24]_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     1.725 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.725    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.403    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.062     7.465    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -1.725    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.828ns (21.445%)  route 3.033ns (78.555%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.033     1.249    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.373 r  u_confreg/timer[24]_i_3/O
                         net (fo=1, routed)           0.000     1.373    u_confreg/timer[24]_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.621 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.621    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.403    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.062     7.465    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 2.016ns (52.831%)  route 1.800ns (47.169%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.800     0.016    u_confreg/write_timer_begin_r2
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.140 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.140    u_confreg/timer[0]_i_6_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.900 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.014 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.128 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.242    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.576 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.576    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.403    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.062     7.465    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.905ns (51.418%)  route 1.800ns (48.582%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.800     0.016    u_confreg/write_timer_begin_r2
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.140 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.140    u_confreg/timer[0]_i_6_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.900 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.014 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.128 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.242    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.465 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.465    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.403    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.062     7.465    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.902ns (51.378%)  route 1.800ns (48.622%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.800     0.016    u_confreg/write_timer_begin_r2
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.140 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.140    u_confreg/timer[0]_i_6_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.900 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.014 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.128 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.462 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.462    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.403    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.062     7.465    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.881ns (51.101%)  route 1.800ns (48.899%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.800     0.016    u_confreg/write_timer_begin_r2
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.140 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.140    u_confreg/timer[0]_i_6_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.900 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.014 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.128 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.441 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.441    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.403    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.062     7.465    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  6.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[31]
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.078    -0.460    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.540    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[8]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.078    -0.462    u_confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[29]
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.076    -0.462    u_confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.540    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[7]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.076    -0.464    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.540    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[11]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.075    -0.465    u_confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[15]
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.075    -0.463    u_confreg/conf_wdata_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[17]
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.071    -0.467    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.540    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[3]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.071    -0.469    u_confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.570    -0.542    u_confreg/timer_clk
    SLICE_X29Y60         FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  u_confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.110    -0.291    u_confreg/conf_wdata_r1[30]
    SLICE_X29Y61         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.312    u_confreg/timer_clk
    SLICE_X29Y61         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.214    -0.526    
    SLICE_X29Y61         FDRE (Hold_fdre_C_D)         0.070    -0.456    u_confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.571    -0.541    u_confreg/timer_clk
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.290    u_confreg/conf_wdata_r1[4]
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X29Y59         FDRE (Hold_fdre_C_D)         0.072    -0.469    u_confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X31Y54    u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y59    u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y55    u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y56    u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y58    u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y58    u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X15Y57    u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y59    u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y54    u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y54    u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y59    u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y59    u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y55    u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y55    u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y56    u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y56    u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y58    u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y58    u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y54    u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y54    u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y59    u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y59    u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y55    u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y55    u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y56    u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y56    u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y58    u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y58    u_confreg/conf_wdata_r1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll

Setup :         1629  Failing Endpoints,  Worst Slack       -4.923ns,  Total Violation    -4562.788ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.923ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.304ns  (logic 4.840ns (19.915%)  route 19.464ns (80.085%))
  Logic Levels:           23  (LUT3=2 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.388    17.420    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A2
    SLICE_X50Y25         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.329    17.749 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.749    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/OA
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I1_O)      0.214    17.963 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F7.A/O
                         net (fo=1, routed)           0.000    17.963    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/O1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088    18.051 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           1.244    19.295    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I5_O)        0.319    19.614 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=1, routed)           0.981    20.596    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[13]
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.720 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.264    20.984    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.108 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.922    22.030    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIA1
    SLICE_X46Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.499    17.961    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X46Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.509    17.452    
                         clock uncertainty           -0.087    17.365    
    SLICE_X46Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.107    cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.107    
                         arrival time                         -22.030    
  -------------------------------------------------------------------
                         slack                                 -4.923    

Slack (VIOLATED) :        -4.899ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.381ns  (logic 4.548ns (18.654%)  route 19.833ns (81.346%))
  Logic Levels:           22  (LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 17.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.832    17.865    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/A2
    SLICE_X50Y23         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.989 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.989    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/OD
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    18.230 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F7.B/O
                         net (fo=1, routed)           0.000    18.230    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/O0
    SLICE_X50Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    18.328 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F8/O
                         net (fo=1, routed)           1.516    19.844    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I1_O)        0.319    20.163 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.995    21.158    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[6]
    SLICE_X45Y62         LUT6 (Prop_lut6_I2_O)        0.124    21.282 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.824    22.106    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.502    17.964    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.509    17.455    
                         clock uncertainty           -0.087    17.368    
    SLICE_X46Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.207    cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         17.207    
                         arrival time                         -22.106    
  -------------------------------------------------------------------
                         slack                                 -4.899    

Slack (VIOLATED) :        -4.883ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.263ns  (logic 4.840ns (19.950%)  route 19.422ns (80.050%))
  Logic Levels:           23  (LUT3=2 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.388    17.420    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A2
    SLICE_X50Y25         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.329    17.749 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.749    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/OA
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I1_O)      0.214    17.963 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F7.A/O
                         net (fo=1, routed)           0.000    17.963    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/O1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088    18.051 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           1.244    19.295    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I5_O)        0.319    19.614 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=1, routed)           0.981    20.596    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[13]
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.720 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.264    20.984    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.108 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.880    21.988    cpu/u_regfile/rf_reg_r1_0_31_12_17/DIA1
    SLICE_X50Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.497    17.959    cpu/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.509    17.450    
                         clock uncertainty           -0.087    17.363    
    SLICE_X50Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.105    cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                         -21.988    
  -------------------------------------------------------------------
                         slack                                 -4.883    

Slack (VIOLATED) :        -4.872ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.290ns  (logic 5.004ns (20.601%)  route 19.286ns (79.399%))
  Logic Levels:           21  (CARRY4=2 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 r  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          1.724     8.853    u_confreg/bbstub_spo[31]
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.977 r  u_confreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=56, routed)          0.995     9.972    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X46Y69         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.120 f  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.846    10.965    cpu/u_regfile/rdata20[6]
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.328    11.293 r  cpu/u_regfile/data_ram_i_183/O
                         net (fo=3, routed)           0.752    12.045    cpu/u_alu/data_ram_i_113_1
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    12.169 r  cpu/u_alu/data_ram_i_188/O
                         net (fo=1, routed)           0.000    12.169    cpu/u_regfile/data_ram_i_195_0[2]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.567 r  cpu/u_regfile/data_ram_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.567    cpu/u_regfile/data_ram_i_113_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.789 r  cpu/u_regfile/data_ram_i_154/O[0]
                         net (fo=1, routed)           1.007    13.796    cpu/u_regfile/data_ram_i_154_n_7
    SLICE_X36Y65         LUT6 (Prop_lut6_I4_O)        0.299    14.095 r  cpu/u_regfile/data_ram_i_58_comp/O
                         net (fo=1, routed)           0.850    14.945    cpu/u_regfile/data_ram_i_58_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.069 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=774, routed)         2.760    17.828    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/A6
    SLICE_X34Y12         MUXF7 (Prop_muxf7_S_O)       0.292    18.120 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/F7.A/O
                         net (fo=1, routed)           0.000    18.120    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/O1
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I1_O)      0.088    18.208 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           2.109    20.318    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.319    20.637 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           0.577    21.214    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[21]
    SLICE_X35Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.338 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.677    22.015    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIB1
    SLICE_X34Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.505    17.967    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X34Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.509    17.458    
                         clock uncertainty           -0.087    17.371    
    SLICE_X34Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.143    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -22.015    
  -------------------------------------------------------------------
                         slack                                 -4.872    

Slack (VIOLATED) :        -4.862ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.287ns  (logic 4.672ns (19.237%)  route 19.615ns (80.763%))
  Logic Levels:           23  (LUT3=1 LUT5=1 LUT6=11 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.541    17.573    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/A2
    SLICE_X34Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.697 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.697    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/OD
    SLICE_X34Y22         MUXF7 (Prop_muxf7_I0_O)      0.241    17.938 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    17.938    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/O0
    SLICE_X34Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    18.036 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F8/O
                         net (fo=1, routed)           1.020    19.056    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.319    19.375 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           1.100    20.475    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[3]
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.599 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.451    21.049    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    21.173 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.839    22.012    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.512    17.974    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.509    17.465    
                         clock uncertainty           -0.087    17.378    
    SLICE_X34Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.150    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.150    
                         arrival time                         -22.012    
  -------------------------------------------------------------------
                         slack                                 -4.862    

Slack (VIOLATED) :        -4.855ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.317ns  (logic 4.548ns (18.703%)  route 19.769ns (81.297%))
  Logic Levels:           22  (LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.624    17.656    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/A2
    SLICE_X30Y15         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.780 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.780    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/OD
    SLICE_X30Y15         MUXF7 (Prop_muxf7_I0_O)      0.241    18.021 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/F7.B/O
                         net (fo=1, routed)           0.000    18.021    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/O0
    SLICE_X30Y15         MUXF8 (Prop_muxf8_I0_O)      0.098    18.119 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/F8/O
                         net (fo=1, routed)           2.072    20.191    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.319    20.510 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=1, routed)           0.404    20.914    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[26]
    SLICE_X31Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.038 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           1.004    22.042    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIB0
    SLICE_X38Y71         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.506    17.968    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X38Y71         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.509    17.459    
                         clock uncertainty           -0.087    17.372    
    SLICE_X38Y71         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    17.187    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         17.187    
                         arrival time                         -22.042    
  -------------------------------------------------------------------
                         slack                                 -4.855    

Slack (VIOLATED) :        -4.843ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.234ns  (logic 4.672ns (19.279%)  route 19.562ns (80.721%))
  Logic Levels:           23  (LUT3=2 LUT5=3 LUT6=8 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 r  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.068    11.893    cpu/u_regfile/D[20]
    SLICE_X32Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.017 f  cpu/u_regfile/data_ram_i_179/O
                         net (fo=2, routed)           0.735    12.751    cpu/u_regfile/data_ram_i_179_n_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.875 f  cpu/u_regfile/data_ram_i_108/O
                         net (fo=4, routed)           1.198    14.073    cpu/u_regfile/data_ram_i_108_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.197 f  cpu/u_regfile/data_ram_i_70/O
                         net (fo=3, routed)           1.226    15.423    cpu/u_regfile/data_ram_i_70_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124    15.547 r  cpu/u_regfile/data_ram_i_10/O
                         net (fo=519, routed)         2.001    17.549    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A0
    SLICE_X38Y56         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    17.673 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.673    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X38Y56         MUXF7 (Prop_muxf7_I0_O)      0.241    17.914 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    17.914    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X38Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    18.012 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.858    18.870    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I3_O)        0.319    19.189 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=1, routed)           1.016    20.205    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[7]
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.124    20.329 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.655    20.984    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I1_O)        0.124    21.108 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.851    21.959    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.508    17.970    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.509    17.461    
                         clock uncertainty           -0.087    17.374    
    SLICE_X34Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.116    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.116    
                         arrival time                         -21.959    
  -------------------------------------------------------------------
                         slack                                 -4.843    

Slack (VIOLATED) :        -4.818ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.236ns  (logic 4.672ns (19.277%)  route 19.564ns (80.723%))
  Logic Levels:           23  (LUT3=1 LUT5=1 LUT6=11 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.541    17.573    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/A2
    SLICE_X34Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.697 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.697    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/OD
    SLICE_X34Y22         MUXF7 (Prop_muxf7_I0_O)      0.241    17.938 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    17.938    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/O0
    SLICE_X34Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    18.036 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F8/O
                         net (fo=1, routed)           1.020    19.056    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.319    19.375 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           1.100    20.475    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[3]
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.599 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.451    21.049    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    21.173 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.788    21.961    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.505    17.967    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.509    17.458    
                         clock uncertainty           -0.087    17.371    
    SLICE_X42Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.143    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -21.961    
  -------------------------------------------------------------------
                         slack                                 -4.818    

Slack (VIOLATED) :        -4.789ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.277ns  (logic 4.548ns (18.734%)  route 19.729ns (81.266%))
  Logic Levels:           22  (LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.832    17.865    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/A2
    SLICE_X50Y23         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.989 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.989    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/OD
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    18.230 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F7.B/O
                         net (fo=1, routed)           0.000    18.230    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/O0
    SLICE_X50Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    18.328 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F8/O
                         net (fo=1, routed)           1.516    19.844    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I1_O)        0.319    20.163 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.995    21.158    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[6]
    SLICE_X45Y62         LUT6 (Prop_lut6_I2_O)        0.124    21.282 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.720    22.002    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.508    17.970    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.509    17.461    
                         clock uncertainty           -0.087    17.374    
    SLICE_X34Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.213    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         17.213    
                         arrival time                         -22.002    
  -------------------------------------------------------------------
                         slack                                 -4.789    

Slack (VIOLATED) :        -4.767ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        24.182ns  (logic 5.004ns (20.693%)  route 19.178ns (79.307%))
  Logic Levels:           21  (CARRY4=2 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 17.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 r  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          1.724     8.853    u_confreg/bbstub_spo[31]
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.977 r  u_confreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=56, routed)          0.995     9.972    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X46Y69         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.120 f  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.846    10.965    cpu/u_regfile/rdata20[6]
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.328    11.293 r  cpu/u_regfile/data_ram_i_183/O
                         net (fo=3, routed)           0.752    12.045    cpu/u_alu/data_ram_i_113_1
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    12.169 r  cpu/u_alu/data_ram_i_188/O
                         net (fo=1, routed)           0.000    12.169    cpu/u_regfile/data_ram_i_195_0[2]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.567 r  cpu/u_regfile/data_ram_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.567    cpu/u_regfile/data_ram_i_113_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.789 r  cpu/u_regfile/data_ram_i_154/O[0]
                         net (fo=1, routed)           1.007    13.796    cpu/u_regfile/data_ram_i_154_n_7
    SLICE_X36Y65         LUT6 (Prop_lut6_I4_O)        0.299    14.095 r  cpu/u_regfile/data_ram_i_58_comp/O
                         net (fo=1, routed)           0.850    14.945    cpu/u_regfile/data_ram_i_58_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.069 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=774, routed)         2.760    17.828    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/A6
    SLICE_X34Y12         MUXF7 (Prop_muxf7_S_O)       0.292    18.120 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/F7.A/O
                         net (fo=1, routed)           0.000    18.120    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/O1
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I1_O)      0.088    18.208 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           2.109    20.318    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.319    20.637 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           0.577    21.214    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[21]
    SLICE_X35Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.338 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.569    21.907    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X34Y75         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.502    17.964    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y75         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.509    17.455    
                         clock uncertainty           -0.087    17.368    
    SLICE_X34Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.140    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.140    
                         arrival time                         -21.907    
  -------------------------------------------------------------------
                         slack                                 -4.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.670    -0.442    cpu/cpu_clk
    SLICE_X7Y170         FDSE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDSE (Prop_fdse_C_Q)         0.141    -0.301 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=4, routed)           0.263    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/A2
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.947    -0.205    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/WCLK
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_A/CLK
                         clock pessimism             -0.198    -0.403    
                         clock uncertainty            0.087    -0.316    
    SLICE_X2Y169         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.062    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.670    -0.442    cpu/cpu_clk
    SLICE_X7Y170         FDSE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDSE (Prop_fdse_C_Q)         0.141    -0.301 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=4, routed)           0.263    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/A2
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.947    -0.205    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/WCLK
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_B/CLK
                         clock pessimism             -0.198    -0.403    
                         clock uncertainty            0.087    -0.316    
    SLICE_X2Y169         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.062    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.670    -0.442    cpu/cpu_clk
    SLICE_X7Y170         FDSE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDSE (Prop_fdse_C_Q)         0.141    -0.301 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=4, routed)           0.263    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/A2
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.947    -0.205    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/WCLK
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_C/CLK
                         clock pessimism             -0.198    -0.403    
                         clock uncertainty            0.087    -0.316    
    SLICE_X2Y169         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.062    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.670    -0.442    cpu/cpu_clk
    SLICE_X7Y170         FDSE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDSE (Prop_fdse_C_Q)         0.141    -0.301 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=4, routed)           0.263    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/A2
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.947    -0.205    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/WCLK
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_D/CLK
                         clock pessimism             -0.198    -0.403    
                         clock uncertainty            0.087    -0.316    
    SLICE_X2Y169         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.062    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.572    -0.540    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/timer_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/timer_r1[7]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.842    -0.310    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r2_reg[7]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.087    -0.453    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.078    -0.375    u_confreg/timer_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.572    -0.540    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/timer_r1_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/timer_r1[5]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.842    -0.310    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r2_reg[5]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.087    -0.453    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.076    -0.377    u_confreg/timer_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica_17/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.661    -0.451    cpu/cpu_clk
    SLICE_X79Y186        FDSE                                         r  cpu/pc_reg[6]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDSE (Prop_fdse_C_Q)         0.141    -0.310 r  cpu/pc_reg[6]_replica_17/Q
                         net (fo=4, routed)           0.216    -0.093    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/A4
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.935    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/WCLK
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.198    -0.415    
                         clock uncertainty            0.087    -0.328    
    SLICE_X76Y186        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.128    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica_17/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.661    -0.451    cpu/cpu_clk
    SLICE_X79Y186        FDSE                                         r  cpu/pc_reg[6]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDSE (Prop_fdse_C_Q)         0.141    -0.310 r  cpu/pc_reg[6]_replica_17/Q
                         net (fo=4, routed)           0.216    -0.093    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/A4
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.935    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/WCLK
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_B/CLK
                         clock pessimism             -0.198    -0.415    
                         clock uncertainty            0.087    -0.328    
    SLICE_X76Y186        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.128    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica_17/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.661    -0.451    cpu/cpu_clk
    SLICE_X79Y186        FDSE                                         r  cpu/pc_reg[6]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDSE (Prop_fdse_C_Q)         0.141    -0.310 r  cpu/pc_reg[6]_replica_17/Q
                         net (fo=4, routed)           0.216    -0.093    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/A4
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.935    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/WCLK
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_C/CLK
                         clock pessimism             -0.198    -0.415    
                         clock uncertainty            0.087    -0.328    
    SLICE_X76Y186        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.128    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica_17/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.661    -0.451    cpu/cpu_clk
    SLICE_X79Y186        FDSE                                         r  cpu/pc_reg[6]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDSE (Prop_fdse_C_Q)         0.141    -0.310 r  cpu/pc_reg[6]_replica_17/Q
                         net (fo=4, routed)           0.216    -0.093    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/A4
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.935    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/WCLK
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_D/CLK
                         clock pessimism             -0.198    -0.415    
                         clock uncertainty            0.087    -0.328    
    SLICE_X76Y186        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.128    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll_1
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.315ns (30.234%)  route 3.034ns (69.766%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.034     1.251    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.375 r  u_confreg/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.375    u_confreg/timer[24]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.776 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.110 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.110    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518     7.980    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.502     7.478    
                         clock uncertainty           -0.077     7.401    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.062     7.463    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.294ns (29.896%)  route 3.034ns (70.104%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.034     1.251    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.375 r  u_confreg/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.375    u_confreg/timer[24]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.776 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.089 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.089    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518     7.980    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.502     7.478    
                         clock uncertainty           -0.077     7.401    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.062     7.463    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -2.089    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.220ns (28.677%)  route 3.034ns (71.323%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.034     1.251    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.375 r  u_confreg/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.375    u_confreg/timer[24]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.776 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.015 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.015    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518     7.980    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.502     7.478    
                         clock uncertainty           -0.077     7.401    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.062     7.463    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -2.015    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.204ns (28.407%)  route 3.034ns (71.593%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.034     1.251    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.375 r  u_confreg/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.375    u_confreg/timer[24]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.776 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.999 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518     7.980    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.502     7.478    
                         clock uncertainty           -0.077     7.401    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.062     7.463    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -1.999    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.932ns (23.505%)  route 3.033ns (76.495%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.033     1.249    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.373 r  u_confreg/timer[24]_i_3/O
                         net (fo=1, routed)           0.000     1.373    u_confreg/timer[24]_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     1.725 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.725    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.725    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.828ns (21.445%)  route 3.033ns (78.555%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.033     1.249    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.373 r  u_confreg/timer[24]_i_3/O
                         net (fo=1, routed)           0.000     1.373    u_confreg/timer[24]_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.621 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.621    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 2.016ns (52.831%)  route 1.800ns (47.169%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.800     0.016    u_confreg/write_timer_begin_r2
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.140 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.140    u_confreg/timer[0]_i_6_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.900 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.014 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.128 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.242    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.576 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.576    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.905ns (51.418%)  route 1.800ns (48.582%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.800     0.016    u_confreg/write_timer_begin_r2
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.140 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.140    u_confreg/timer[0]_i_6_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.900 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.014 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.128 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.242    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.465 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.465    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.902ns (51.378%)  route 1.800ns (48.622%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.800     0.016    u_confreg/write_timer_begin_r2
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.140 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.140    u_confreg/timer[0]_i_6_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.900 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.014 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.128 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.462 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.462    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.881ns (51.101%)  route 1.800ns (48.899%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.800     0.016    u_confreg/write_timer_begin_r2
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.140 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.140    u_confreg/timer[0]_i_6_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.900 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.014 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.128 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.441 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.441    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  6.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[31]
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.078    -0.383    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.540    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[8]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.078    -0.385    u_confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[29]
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.076    -0.385    u_confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.540    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[7]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.076    -0.387    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.540    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[11]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.075    -0.388    u_confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[15]
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.075    -0.386    u_confreg/conf_wdata_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[17]
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.071    -0.390    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.540    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[3]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.071    -0.392    u_confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.570    -0.542    u_confreg/timer_clk
    SLICE_X29Y60         FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  u_confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.110    -0.291    u_confreg/conf_wdata_r1[30]
    SLICE_X29Y61         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.312    u_confreg/timer_clk
    SLICE_X29Y61         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.214    -0.526    
                         clock uncertainty            0.077    -0.449    
    SLICE_X29Y61         FDRE (Hold_fdre_C_D)         0.070    -0.379    u_confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.571    -0.541    u_confreg/timer_clk
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.290    u_confreg/conf_wdata_r1[4]
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.230    -0.541    
                         clock uncertainty            0.077    -0.464    
    SLICE_X29Y59         FDRE (Hold_fdre_C_D)         0.072    -0.392    u_confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll_1

Setup :         1629  Failing Endpoints,  Worst Slack       -4.923ns,  Total Violation    -4562.788ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.923ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.304ns  (logic 4.840ns (19.915%)  route 19.464ns (80.085%))
  Logic Levels:           23  (LUT3=2 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.388    17.420    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A2
    SLICE_X50Y25         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.329    17.749 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.749    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/OA
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I1_O)      0.214    17.963 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F7.A/O
                         net (fo=1, routed)           0.000    17.963    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/O1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088    18.051 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           1.244    19.295    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I5_O)        0.319    19.614 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=1, routed)           0.981    20.596    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[13]
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.720 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.264    20.984    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.108 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.922    22.030    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIA1
    SLICE_X46Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.499    17.961    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X46Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.509    17.452    
                         clock uncertainty           -0.087    17.365    
    SLICE_X46Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.107    cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.107    
                         arrival time                         -22.030    
  -------------------------------------------------------------------
                         slack                                 -4.923    

Slack (VIOLATED) :        -4.899ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.381ns  (logic 4.548ns (18.654%)  route 19.833ns (81.346%))
  Logic Levels:           22  (LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 17.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.832    17.865    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/A2
    SLICE_X50Y23         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.989 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.989    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/OD
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    18.230 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F7.B/O
                         net (fo=1, routed)           0.000    18.230    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/O0
    SLICE_X50Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    18.328 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F8/O
                         net (fo=1, routed)           1.516    19.844    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I1_O)        0.319    20.163 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.995    21.158    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[6]
    SLICE_X45Y62         LUT6 (Prop_lut6_I2_O)        0.124    21.282 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.824    22.106    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.502    17.964    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.509    17.455    
                         clock uncertainty           -0.087    17.368    
    SLICE_X46Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.207    cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         17.207    
                         arrival time                         -22.106    
  -------------------------------------------------------------------
                         slack                                 -4.899    

Slack (VIOLATED) :        -4.883ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.263ns  (logic 4.840ns (19.950%)  route 19.422ns (80.050%))
  Logic Levels:           23  (LUT3=2 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.388    17.420    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A2
    SLICE_X50Y25         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.329    17.749 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.749    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/OA
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I1_O)      0.214    17.963 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F7.A/O
                         net (fo=1, routed)           0.000    17.963    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/O1
    SLICE_X50Y25         MUXF8 (Prop_muxf8_I1_O)      0.088    18.051 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           1.244    19.295    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I5_O)        0.319    19.614 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=1, routed)           0.981    20.596    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[13]
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.720 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.264    20.984    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.108 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.880    21.988    cpu/u_regfile/rf_reg_r1_0_31_12_17/DIA1
    SLICE_X50Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.497    17.959    cpu/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.509    17.450    
                         clock uncertainty           -0.087    17.363    
    SLICE_X50Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.105    cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                         -21.988    
  -------------------------------------------------------------------
                         slack                                 -4.883    

Slack (VIOLATED) :        -4.872ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.290ns  (logic 5.004ns (20.601%)  route 19.286ns (79.399%))
  Logic Levels:           21  (CARRY4=2 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 r  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          1.724     8.853    u_confreg/bbstub_spo[31]
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.977 r  u_confreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=56, routed)          0.995     9.972    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X46Y69         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.120 f  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.846    10.965    cpu/u_regfile/rdata20[6]
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.328    11.293 r  cpu/u_regfile/data_ram_i_183/O
                         net (fo=3, routed)           0.752    12.045    cpu/u_alu/data_ram_i_113_1
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    12.169 r  cpu/u_alu/data_ram_i_188/O
                         net (fo=1, routed)           0.000    12.169    cpu/u_regfile/data_ram_i_195_0[2]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.567 r  cpu/u_regfile/data_ram_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.567    cpu/u_regfile/data_ram_i_113_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.789 r  cpu/u_regfile/data_ram_i_154/O[0]
                         net (fo=1, routed)           1.007    13.796    cpu/u_regfile/data_ram_i_154_n_7
    SLICE_X36Y65         LUT6 (Prop_lut6_I4_O)        0.299    14.095 r  cpu/u_regfile/data_ram_i_58_comp/O
                         net (fo=1, routed)           0.850    14.945    cpu/u_regfile/data_ram_i_58_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.069 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=774, routed)         2.760    17.828    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/A6
    SLICE_X34Y12         MUXF7 (Prop_muxf7_S_O)       0.292    18.120 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/F7.A/O
                         net (fo=1, routed)           0.000    18.120    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/O1
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I1_O)      0.088    18.208 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           2.109    20.318    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.319    20.637 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           0.577    21.214    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[21]
    SLICE_X35Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.338 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.677    22.015    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIB1
    SLICE_X34Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.505    17.967    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X34Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.509    17.458    
                         clock uncertainty           -0.087    17.371    
    SLICE_X34Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.143    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -22.015    
  -------------------------------------------------------------------
                         slack                                 -4.872    

Slack (VIOLATED) :        -4.862ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.287ns  (logic 4.672ns (19.237%)  route 19.615ns (80.763%))
  Logic Levels:           23  (LUT3=1 LUT5=1 LUT6=11 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.541    17.573    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/A2
    SLICE_X34Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.697 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.697    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/OD
    SLICE_X34Y22         MUXF7 (Prop_muxf7_I0_O)      0.241    17.938 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    17.938    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/O0
    SLICE_X34Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    18.036 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F8/O
                         net (fo=1, routed)           1.020    19.056    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.319    19.375 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           1.100    20.475    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[3]
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.599 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.451    21.049    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    21.173 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.839    22.012    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.512    17.974    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.509    17.465    
                         clock uncertainty           -0.087    17.378    
    SLICE_X34Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.150    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.150    
                         arrival time                         -22.012    
  -------------------------------------------------------------------
                         slack                                 -4.862    

Slack (VIOLATED) :        -4.855ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.317ns  (logic 4.548ns (18.703%)  route 19.769ns (81.297%))
  Logic Levels:           22  (LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 17.968 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.624    17.656    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/A2
    SLICE_X30Y15         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.780 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.780    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/OD
    SLICE_X30Y15         MUXF7 (Prop_muxf7_I0_O)      0.241    18.021 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/F7.B/O
                         net (fo=1, routed)           0.000    18.021    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/O0
    SLICE_X30Y15         MUXF8 (Prop_muxf8_I0_O)      0.098    18.119 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/F8/O
                         net (fo=1, routed)           2.072    20.191    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.319    20.510 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=1, routed)           0.404    20.914    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[26]
    SLICE_X31Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.038 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           1.004    22.042    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIB0
    SLICE_X38Y71         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.506    17.968    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X38Y71         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.509    17.459    
                         clock uncertainty           -0.087    17.372    
    SLICE_X38Y71         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    17.187    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         17.187    
                         arrival time                         -22.042    
  -------------------------------------------------------------------
                         slack                                 -4.855    

Slack (VIOLATED) :        -4.843ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.234ns  (logic 4.672ns (19.279%)  route 19.562ns (80.721%))
  Logic Levels:           23  (LUT3=2 LUT5=3 LUT6=8 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 r  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.068    11.893    cpu/u_regfile/D[20]
    SLICE_X32Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.017 f  cpu/u_regfile/data_ram_i_179/O
                         net (fo=2, routed)           0.735    12.751    cpu/u_regfile/data_ram_i_179_n_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.875 f  cpu/u_regfile/data_ram_i_108/O
                         net (fo=4, routed)           1.198    14.073    cpu/u_regfile/data_ram_i_108_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.197 f  cpu/u_regfile/data_ram_i_70/O
                         net (fo=3, routed)           1.226    15.423    cpu/u_regfile/data_ram_i_70_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124    15.547 r  cpu/u_regfile/data_ram_i_10/O
                         net (fo=519, routed)         2.001    17.549    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A0
    SLICE_X38Y56         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    17.673 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.673    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X38Y56         MUXF7 (Prop_muxf7_I0_O)      0.241    17.914 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    17.914    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X38Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    18.012 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.858    18.870    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I3_O)        0.319    19.189 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=1, routed)           1.016    20.205    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[7]
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.124    20.329 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.655    20.984    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I1_O)        0.124    21.108 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.851    21.959    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.508    17.970    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.509    17.461    
                         clock uncertainty           -0.087    17.374    
    SLICE_X34Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.116    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.116    
                         arrival time                         -21.959    
  -------------------------------------------------------------------
                         slack                                 -4.843    

Slack (VIOLATED) :        -4.818ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.236ns  (logic 4.672ns (19.277%)  route 19.564ns (80.723%))
  Logic Levels:           23  (LUT3=1 LUT5=1 LUT6=11 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 17.967 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.541    17.573    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/A2
    SLICE_X34Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.697 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.697    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/OD
    SLICE_X34Y22         MUXF7 (Prop_muxf7_I0_O)      0.241    17.938 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    17.938    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/O0
    SLICE_X34Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    18.036 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F8/O
                         net (fo=1, routed)           1.020    19.056    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.319    19.375 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           1.100    20.475    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[3]
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.599 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.451    21.049    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    21.173 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.788    21.961    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.505    17.967    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.509    17.458    
                         clock uncertainty           -0.087    17.371    
    SLICE_X42Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.143    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -21.961    
  -------------------------------------------------------------------
                         slack                                 -4.818    

Slack (VIOLATED) :        -4.789ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.277ns  (logic 4.548ns (18.734%)  route 19.729ns (81.266%))
  Logic Levels:           22  (LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 f  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          0.755     7.884    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1
    SLICE_X45Y83         LUT5 (Prop_lut5_I2_O)        0.124     8.008 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.285     8.293    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_8_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.417 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.425     9.842    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X42Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.995 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=17, routed)          0.499    10.493    cpu/u_regfile/rdata20[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.331    10.824 f  cpu/u_regfile/data_ram_i_38/O
                         net (fo=68, routed)          1.184    12.008    cpu/u_regfile/D[20]
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.132 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97/O
                         net (fo=6, routed)           0.773    12.905    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_97_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.029 f  cpu/u_regfile/data_ram_i_122/O
                         net (fo=4, routed)           0.975    14.004    cpu/u_regfile/data_ram_i_122_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.128 r  cpu/u_regfile/data_ram_i_67/O
                         net (fo=1, routed)           0.780    14.908    cpu/u_regfile/data_ram_i_67_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_8_comp/O
                         net (fo=660, routed)         2.832    17.865    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/A2
    SLICE_X50Y23         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    17.989 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.989    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/OD
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    18.230 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F7.B/O
                         net (fo=1, routed)           0.000    18.230    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/O0
    SLICE_X50Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    18.328 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/F8/O
                         net (fo=1, routed)           1.516    19.844    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I1_O)        0.319    20.163 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.995    21.158    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[6]
    SLICE_X45Y62         LUT6 (Prop_lut6_I2_O)        0.124    21.282 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.720    22.002    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.508    17.970    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.509    17.461    
                         clock uncertainty           -0.087    17.374    
    SLICE_X34Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.213    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         17.213    
                         arrival time                         -22.002    
  -------------------------------------------------------------------
                         slack                                 -4.789    

Slack (VIOLATED) :        -4.767ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.182ns  (logic 5.004ns (20.693%)  route 19.178ns (79.307%))
  Logic Levels:           21  (CARRY4=2 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 17.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.275ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.772    -2.275    cpu/cpu_clk
    SLICE_X55Y174        FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDSE (Prop_fdse_C_Q)         0.456    -1.819 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=1072, routed)        2.593     0.774    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/A0
    SLICE_X74Y158        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     0.898 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.898    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/OD
    SLICE_X74Y158        MUXF7 (Prop_muxf7_I0_O)      0.241     1.139 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F7.B/O
                         net (fo=1, routed)           0.000     1.139    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/O0
    SLICE_X74Y158        MUXF8 (Prop_muxf8_I0_O)      0.098     1.237 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28/F8/O
                         net (fo=1, routed)           1.455     2.693    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_28_28_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.319     3.012 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.012    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_36_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I1_O)      0.245     3.257 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.257    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_15_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     3.361 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5/O
                         net (fo=1, routed)           2.037     5.398    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.316     5.714 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.714    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_1_n_0
    SLICE_X44Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     5.926 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=11, routed)          0.904     6.830    u_confreg/rf_reg_r1_0_31_0_5_i_22[22]
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.299     7.129 r  u_confreg/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=10, routed)          1.724     8.853    u_confreg/bbstub_spo[31]
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.977 r  u_confreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=56, routed)          0.995     9.972    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRA2
    SLICE_X46Y69         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.120 f  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.846    10.965    cpu/u_regfile/rdata20[6]
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.328    11.293 r  cpu/u_regfile/data_ram_i_183/O
                         net (fo=3, routed)           0.752    12.045    cpu/u_alu/data_ram_i_113_1
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    12.169 r  cpu/u_alu/data_ram_i_188/O
                         net (fo=1, routed)           0.000    12.169    cpu/u_regfile/data_ram_i_195_0[2]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.567 r  cpu/u_regfile/data_ram_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.567    cpu/u_regfile/data_ram_i_113_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.789 r  cpu/u_regfile/data_ram_i_154/O[0]
                         net (fo=1, routed)           1.007    13.796    cpu/u_regfile/data_ram_i_154_n_7
    SLICE_X36Y65         LUT6 (Prop_lut6_I4_O)        0.299    14.095 r  cpu/u_regfile/data_ram_i_58_comp/O
                         net (fo=1, routed)           0.850    14.945    cpu/u_regfile/data_ram_i_58_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.069 r  cpu/u_regfile/data_ram_i_4/O
                         net (fo=774, routed)         2.760    17.828    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/A6
    SLICE_X34Y12         MUXF7 (Prop_muxf7_S_O)       0.292    18.120 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/F7.A/O
                         net (fo=1, routed)           0.000    18.120    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/O1
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I1_O)      0.088    18.208 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           2.109    20.318    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.319    20.637 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           0.577    21.214    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_i_1_0[21]
    SLICE_X35Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.338 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.569    21.907    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X34Y75         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.502    17.964    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y75         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.509    17.455    
                         clock uncertainty           -0.087    17.368    
    SLICE_X34Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.140    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.140    
                         arrival time                         -21.907    
  -------------------------------------------------------------------
                         slack                                 -4.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.670    -0.442    cpu/cpu_clk
    SLICE_X7Y170         FDSE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDSE (Prop_fdse_C_Q)         0.141    -0.301 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=4, routed)           0.263    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/A2
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.947    -0.205    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/WCLK
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_A/CLK
                         clock pessimism             -0.198    -0.403    
                         clock uncertainty            0.087    -0.316    
    SLICE_X2Y169         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.062    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.670    -0.442    cpu/cpu_clk
    SLICE_X7Y170         FDSE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDSE (Prop_fdse_C_Q)         0.141    -0.301 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=4, routed)           0.263    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/A2
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.947    -0.205    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/WCLK
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_B/CLK
                         clock pessimism             -0.198    -0.403    
                         clock uncertainty            0.087    -0.316    
    SLICE_X2Y169         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.062    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.670    -0.442    cpu/cpu_clk
    SLICE_X7Y170         FDSE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDSE (Prop_fdse_C_Q)         0.141    -0.301 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=4, routed)           0.263    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/A2
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.947    -0.205    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/WCLK
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_C/CLK
                         clock pessimism             -0.198    -0.403    
                         clock uncertainty            0.087    -0.316    
    SLICE_X2Y169         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.062    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.670    -0.442    cpu/cpu_clk
    SLICE_X7Y170         FDSE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDSE (Prop_fdse_C_Q)         0.141    -0.301 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=4, routed)           0.263    -0.038    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/A2
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.947    -0.205    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/WCLK
    SLICE_X2Y169         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_D/CLK
                         clock pessimism             -0.198    -0.403    
                         clock uncertainty            0.087    -0.316    
    SLICE_X2Y169         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.062    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.572    -0.540    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/timer_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/timer_r1[7]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.842    -0.310    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r2_reg[7]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.087    -0.453    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.078    -0.375    u_confreg/timer_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.572    -0.540    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/timer_r1_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/timer_r1[5]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.842    -0.310    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r2_reg[5]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.087    -0.453    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.076    -0.377    u_confreg/timer_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica_17/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.661    -0.451    cpu/cpu_clk
    SLICE_X79Y186        FDSE                                         r  cpu/pc_reg[6]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDSE (Prop_fdse_C_Q)         0.141    -0.310 r  cpu/pc_reg[6]_replica_17/Q
                         net (fo=4, routed)           0.216    -0.093    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/A4
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.935    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/WCLK
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.198    -0.415    
                         clock uncertainty            0.087    -0.328    
    SLICE_X76Y186        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.128    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica_17/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.661    -0.451    cpu/cpu_clk
    SLICE_X79Y186        FDSE                                         r  cpu/pc_reg[6]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDSE (Prop_fdse_C_Q)         0.141    -0.310 r  cpu/pc_reg[6]_replica_17/Q
                         net (fo=4, routed)           0.216    -0.093    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/A4
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.935    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/WCLK
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_B/CLK
                         clock pessimism             -0.198    -0.415    
                         clock uncertainty            0.087    -0.328    
    SLICE_X76Y186        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.128    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica_17/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.661    -0.451    cpu/cpu_clk
    SLICE_X79Y186        FDSE                                         r  cpu/pc_reg[6]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDSE (Prop_fdse_C_Q)         0.141    -0.310 r  cpu/pc_reg[6]_replica_17/Q
                         net (fo=4, routed)           0.216    -0.093    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/A4
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.935    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/WCLK
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_C/CLK
                         clock pessimism             -0.198    -0.415    
                         clock uncertainty            0.087    -0.328    
    SLICE_X76Y186        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.128    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]_replica_17/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.661    -0.451    cpu/cpu_clk
    SLICE_X79Y186        FDSE                                         r  cpu/pc_reg[6]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDSE (Prop_fdse_C_Q)         0.141    -0.310 r  cpu/pc_reg[6]_replica_17/Q
                         net (fo=4, routed)           0.216    -0.093    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/A4
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.935    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/WCLK
    SLICE_X76Y186        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_D/CLK
                         clock pessimism             -0.198    -0.415    
                         clock uncertainty            0.087    -0.328    
    SLICE_X76Y186        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.128    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        5.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.315ns (30.234%)  route 3.034ns (69.766%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.034     1.251    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.375 r  u_confreg/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.375    u_confreg/timer[24]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.776 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.110 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.110    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518     7.980    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.502     7.478    
                         clock uncertainty           -0.077     7.401    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.062     7.463    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.294ns (29.896%)  route 3.034ns (70.104%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.034     1.251    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.375 r  u_confreg/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.375    u_confreg/timer[24]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.776 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.089 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.089    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518     7.980    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.502     7.478    
                         clock uncertainty           -0.077     7.401    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.062     7.463    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -2.089    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.220ns (28.677%)  route 3.034ns (71.323%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.034     1.251    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.375 r  u_confreg/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.375    u_confreg/timer[24]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.776 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.015 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.015    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518     7.980    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.502     7.478    
                         clock uncertainty           -0.077     7.401    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.062     7.463    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -2.015    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.204ns (28.407%)  route 3.034ns (71.593%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.034     1.251    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.375 r  u_confreg/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.375    u_confreg/timer[24]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.776 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.999 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518     7.980    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.502     7.478    
                         clock uncertainty           -0.077     7.401    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.062     7.463    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -1.999    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.932ns (23.505%)  route 3.033ns (76.495%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.033     1.249    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.373 r  u_confreg/timer[24]_i_3/O
                         net (fo=1, routed)           0.000     1.373    u_confreg/timer[24]_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     1.725 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.725    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.725    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.828ns (21.445%)  route 3.033ns (78.555%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.033     1.249    u_confreg/write_timer_begin_r2
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.373 r  u_confreg/timer[24]_i_3/O
                         net (fo=1, routed)           0.000     1.373    u_confreg/timer[24]_i_3_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.621 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.621    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 2.016ns (52.831%)  route 1.800ns (47.169%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.800     0.016    u_confreg/write_timer_begin_r2
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.140 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.140    u_confreg/timer[0]_i_6_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.900 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.014 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.128 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.242    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.576 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.576    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.905ns (51.418%)  route 1.800ns (48.582%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.800     0.016    u_confreg/write_timer_begin_r2
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.140 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.140    u_confreg/timer[0]_i_6_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.900 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.014 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.128 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.242    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.465 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.465    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.902ns (51.378%)  route 1.800ns (48.622%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.800     0.016    u_confreg/write_timer_begin_r2
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.140 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.140    u_confreg/timer[0]_i_6_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.900 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.014 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.128 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.462 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.462    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.881ns (51.101%)  route 1.800ns (48.899%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 7.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -2.240    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.784 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.800     0.016    u_confreg/write_timer_begin_r2
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.140 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.140    u_confreg/timer[0]_i_6_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.900 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.014 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.128 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.441 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.441    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519     7.981    u_confreg/timer_clk
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.502     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.062     7.464    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  6.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[31]
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.078    -0.383    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.540    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[8]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.078    -0.385    u_confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[29]
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.076    -0.385    u_confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.540    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[7]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.076    -0.387    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.540    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[11]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.075    -0.388    u_confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[15]
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.075    -0.386    u_confreg/conf_wdata_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[17]
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X15Y57         FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.071    -0.390    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.540    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[3]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.071    -0.392    u_confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.570    -0.542    u_confreg/timer_clk
    SLICE_X29Y60         FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  u_confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.110    -0.291    u_confreg/conf_wdata_r1[30]
    SLICE_X29Y61         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.312    u_confreg/timer_clk
    SLICE_X29Y61         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.214    -0.526    
                         clock uncertainty            0.077    -0.449    
    SLICE_X29Y61         FDRE (Hold_fdre_C_D)         0.070    -0.379    u_confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.571    -0.541    u_confreg/timer_clk
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.290    u_confreg/conf_wdata_r1[4]
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.230    -0.541    
                         clock uncertainty            0.077    -0.464    
    SLICE_X29Y59         FDRE (Hold_fdre_C_D)         0.072    -0.392    u_confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.102    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.175ns (30.921%)  route 0.391ns (69.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.312    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.175    -0.137 r  u_confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.391     0.254    u_confreg/timer_reg[30]
    SLICE_X29Y66         FDRE                                         r  u_confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.567    -0.545    u_confreg/cpu_clk
    SLICE_X29Y66         FDRE                                         r  u_confreg/timer_r1_reg[30]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.175ns (31.208%)  route 0.386ns (68.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.312    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.175    -0.137 r  u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.386     0.248    u_confreg/timer_reg[28]
    SLICE_X15Y61         FDRE                                         r  u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.573    -0.539    u_confreg/cpu_clk
    SLICE_X15Y61         FDRE                                         r  u_confreg/timer_r1_reg[28]/C

Slack:                    inf
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.175ns (36.954%)  route 0.299ns (63.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.907    -0.245    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.070 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          0.299     0.228    u_confreg/write_timer_begin_r2
    SLICE_X47Y50         FDRE                                         r  u_confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.567    -0.545    u_confreg/cpu_clk
    SLICE_X47Y50         FDRE                                         r  u_confreg/write_timer_end_r1_reg/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.175ns (33.204%)  route 0.352ns (66.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X28Y57         FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.175    -0.136 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.352     0.216    u_confreg/timer_reg[13]
    SLICE_X33Y61         FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.569    -0.543    u_confreg/cpu_clk
    SLICE_X33Y61         FDRE                                         r  u_confreg/timer_r1_reg[13]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.175ns (35.220%)  route 0.322ns (64.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X28Y57         FDRE                                         r  u_confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.175    -0.136 r  u_confreg/timer_reg[14]/Q
                         net (fo=2, routed)           0.322     0.186    u_confreg/timer_reg[14]
    SLICE_X36Y57         FDRE                                         r  u_confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.569    -0.543    u_confreg/cpu_clk
    SLICE_X36Y57         FDRE                                         r  u_confreg/timer_r1_reg[14]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.175ns (36.313%)  route 0.307ns (63.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X28Y56         FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.307     0.172    u_confreg/timer_reg[10]
    SLICE_X33Y61         FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.569    -0.543    u_confreg/cpu_clk
    SLICE_X33Y61         FDRE                                         r  u_confreg/timer_r1_reg[10]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.175ns (37.803%)  route 0.288ns (62.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[4]/Q
                         net (fo=2, routed)           0.288     0.153    u_confreg/timer_reg[4]
    SLICE_X33Y58         FDRE                                         r  u_confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.570    -0.542    u_confreg/cpu_clk
    SLICE_X33Y58         FDRE                                         r  u_confreg/timer_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.175ns (37.749%)  route 0.289ns (62.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.312    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.175    -0.137 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.289     0.151    u_confreg/timer_reg[29]
    SLICE_X29Y66         FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.567    -0.545    u_confreg/cpu_clk
    SLICE_X29Y66         FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.175ns (39.198%)  route 0.271ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[6]/Q
                         net (fo=2, routed)           0.271     0.136    u_confreg/timer_reg[6]
    SLICE_X31Y55         FDRE                                         r  u_confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.571    -0.541    u_confreg/cpu_clk
    SLICE_X31Y55         FDRE                                         r  u_confreg/timer_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.175ns (39.214%)  route 0.271ns (60.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.271     0.136    u_confreg/timer_reg[7]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.572    -0.540    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.510ns  (logic 0.367ns (71.953%)  route 0.143ns (28.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.367    -1.650 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.143    -1.507    u_confreg/timer_reg[2]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.642    -2.405    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[2]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.629ns  (logic 0.367ns (58.360%)  route 0.262ns (41.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X28Y57         FDRE                                         r  u_confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/timer_reg[12]/Q
                         net (fo=2, routed)           0.262    -1.389    u_confreg/timer_reg[12]
    SLICE_X29Y57         FDRE                                         r  u_confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X29Y57         FDRE                                         r  u_confreg/timer_r1_reg[12]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.658ns  (logic 0.367ns (55.760%)  route 0.291ns (44.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.409ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/timer_reg[25]/Q
                         net (fo=2, routed)           0.291    -1.361    u_confreg/timer_reg[25]
    SLICE_X28Y62         FDRE                                         r  u_confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.638    -2.409    u_confreg/cpu_clk
    SLICE_X28Y62         FDRE                                         r  u_confreg/timer_r1_reg[25]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.658ns  (logic 0.367ns (55.779%)  route 0.291ns (44.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X28Y58         FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.291    -1.360    u_confreg/timer_reg[18]
    SLICE_X29Y57         FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X29Y57         FDRE                                         r  u_confreg/timer_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.367ns (55.633%)  route 0.293ns (44.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.293    -1.359    u_confreg/timer_reg[20]
    SLICE_X29Y58         FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X29Y58         FDRE                                         r  u_confreg/timer_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.367ns (55.286%)  route 0.297ns (44.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X28Y58         FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.297    -1.354    u_confreg/timer_reg[19]
    SLICE_X31Y58         FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.640    -2.407    u_confreg/cpu_clk
    SLICE_X31Y58         FDRE                                         r  u_confreg/timer_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.367ns (55.257%)  route 0.297ns (44.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.367    -1.650 r  u_confreg/timer_reg[1]/Q
                         net (fo=2, routed)           0.297    -1.353    u_confreg/timer_reg[1]
    SLICE_X32Y54         FDRE                                         r  u_confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X32Y54         FDRE                                         r  u_confreg/timer_r1_reg[1]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.680ns  (logic 0.367ns (53.963%)  route 0.313ns (46.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.408ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/timer_reg[22]/Q
                         net (fo=2, routed)           0.313    -1.339    u_confreg/timer_reg[22]
    SLICE_X31Y60         FDRE                                         r  u_confreg/timer_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.639    -2.408    u_confreg/cpu_clk
    SLICE_X31Y60         FDRE                                         r  u_confreg/timer_r1_reg[22]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.745ns  (logic 0.367ns (49.246%)  route 0.378ns (50.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.367    -1.650 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.378    -1.272    u_confreg/timer_reg[5]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.642    -2.405    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.367ns (47.304%)  route 0.409ns (52.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/timer_reg[26]/Q
                         net (fo=2, routed)           0.409    -1.243    u_confreg/timer_reg[26]
    SLICE_X29Y58         FDRE                                         r  u_confreg/timer_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X29Y58         FDRE                                         r  u_confreg/timer_r1_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.175ns (30.921%)  route 0.391ns (69.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.312    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.175    -0.137 r  u_confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.391     0.254    u_confreg/timer_reg[30]
    SLICE_X29Y66         FDRE                                         r  u_confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.567    -0.545    u_confreg/cpu_clk
    SLICE_X29Y66         FDRE                                         r  u_confreg/timer_r1_reg[30]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.175ns (31.208%)  route 0.386ns (68.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.312    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.175    -0.137 r  u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.386     0.248    u_confreg/timer_reg[28]
    SLICE_X15Y61         FDRE                                         r  u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.573    -0.539    u_confreg/cpu_clk
    SLICE_X15Y61         FDRE                                         r  u_confreg/timer_r1_reg[28]/C

Slack:                    inf
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.175ns (36.954%)  route 0.299ns (63.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.907    -0.245    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.070 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          0.299     0.228    u_confreg/write_timer_begin_r2
    SLICE_X47Y50         FDRE                                         r  u_confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.567    -0.545    u_confreg/cpu_clk
    SLICE_X47Y50         FDRE                                         r  u_confreg/write_timer_end_r1_reg/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.175ns (33.204%)  route 0.352ns (66.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X28Y57         FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.175    -0.136 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.352     0.216    u_confreg/timer_reg[13]
    SLICE_X33Y61         FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.569    -0.543    u_confreg/cpu_clk
    SLICE_X33Y61         FDRE                                         r  u_confreg/timer_r1_reg[13]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.175ns (35.220%)  route 0.322ns (64.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X28Y57         FDRE                                         r  u_confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.175    -0.136 r  u_confreg/timer_reg[14]/Q
                         net (fo=2, routed)           0.322     0.186    u_confreg/timer_reg[14]
    SLICE_X36Y57         FDRE                                         r  u_confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.569    -0.543    u_confreg/cpu_clk
    SLICE_X36Y57         FDRE                                         r  u_confreg/timer_r1_reg[14]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.175ns (36.313%)  route 0.307ns (63.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X28Y56         FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.307     0.172    u_confreg/timer_reg[10]
    SLICE_X33Y61         FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.569    -0.543    u_confreg/cpu_clk
    SLICE_X33Y61         FDRE                                         r  u_confreg/timer_r1_reg[10]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.175ns (37.803%)  route 0.288ns (62.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[4]/Q
                         net (fo=2, routed)           0.288     0.153    u_confreg/timer_reg[4]
    SLICE_X33Y58         FDRE                                         r  u_confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.570    -0.542    u_confreg/cpu_clk
    SLICE_X33Y58         FDRE                                         r  u_confreg/timer_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.175ns (37.749%)  route 0.289ns (62.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.312    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.175    -0.137 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.289     0.151    u_confreg/timer_reg[29]
    SLICE_X29Y66         FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.567    -0.545    u_confreg/cpu_clk
    SLICE_X29Y66         FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.175ns (39.198%)  route 0.271ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[6]/Q
                         net (fo=2, routed)           0.271     0.136    u_confreg/timer_reg[6]
    SLICE_X31Y55         FDRE                                         r  u_confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.571    -0.541    u_confreg/cpu_clk
    SLICE_X31Y55         FDRE                                         r  u_confreg/timer_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.175ns (39.214%)  route 0.271ns (60.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.271     0.136    u_confreg/timer_reg[7]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.572    -0.540    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.510ns  (logic 0.367ns (71.953%)  route 0.143ns (28.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.367    -1.650 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.143    -1.507    u_confreg/timer_reg[2]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.642    -2.405    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[2]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.629ns  (logic 0.367ns (58.360%)  route 0.262ns (41.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X28Y57         FDRE                                         r  u_confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/timer_reg[12]/Q
                         net (fo=2, routed)           0.262    -1.389    u_confreg/timer_reg[12]
    SLICE_X29Y57         FDRE                                         r  u_confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X29Y57         FDRE                                         r  u_confreg/timer_r1_reg[12]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.658ns  (logic 0.367ns (55.760%)  route 0.291ns (44.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.409ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/timer_reg[25]/Q
                         net (fo=2, routed)           0.291    -1.361    u_confreg/timer_reg[25]
    SLICE_X28Y62         FDRE                                         r  u_confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.638    -2.409    u_confreg/cpu_clk
    SLICE_X28Y62         FDRE                                         r  u_confreg/timer_r1_reg[25]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.658ns  (logic 0.367ns (55.779%)  route 0.291ns (44.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X28Y58         FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.291    -1.360    u_confreg/timer_reg[18]
    SLICE_X29Y57         FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X29Y57         FDRE                                         r  u_confreg/timer_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.367ns (55.633%)  route 0.293ns (44.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.293    -1.359    u_confreg/timer_reg[20]
    SLICE_X29Y58         FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X29Y58         FDRE                                         r  u_confreg/timer_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.367ns (55.286%)  route 0.297ns (44.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X28Y58         FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.297    -1.354    u_confreg/timer_reg[19]
    SLICE_X31Y58         FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.640    -2.407    u_confreg/cpu_clk
    SLICE_X31Y58         FDRE                                         r  u_confreg/timer_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.367ns (55.257%)  route 0.297ns (44.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.367    -1.650 r  u_confreg/timer_reg[1]/Q
                         net (fo=2, routed)           0.297    -1.353    u_confreg/timer_reg[1]
    SLICE_X32Y54         FDRE                                         r  u_confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X32Y54         FDRE                                         r  u_confreg/timer_r1_reg[1]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.680ns  (logic 0.367ns (53.963%)  route 0.313ns (46.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.408ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/timer_reg[22]/Q
                         net (fo=2, routed)           0.313    -1.339    u_confreg/timer_reg[22]
    SLICE_X31Y60         FDRE                                         r  u_confreg/timer_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.639    -2.408    u_confreg/cpu_clk
    SLICE_X31Y60         FDRE                                         r  u_confreg/timer_r1_reg[22]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.745ns  (logic 0.367ns (49.246%)  route 0.378ns (50.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.367    -1.650 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.378    -1.272    u_confreg/timer_reg[5]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.642    -2.405    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.367ns (47.304%)  route 0.409ns (52.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/timer_reg[26]/Q
                         net (fo=2, routed)           0.409    -1.243    u_confreg/timer_reg[26]
    SLICE_X29Y58         FDRE                                         r  u_confreg/timer_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X29Y58         FDRE                                         r  u_confreg/timer_r1_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.175ns (30.921%)  route 0.391ns (69.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.312    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.175    -0.137 r  u_confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.391     0.254    u_confreg/timer_reg[30]
    SLICE_X29Y66         FDRE                                         r  u_confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.567    -0.545    u_confreg/cpu_clk
    SLICE_X29Y66         FDRE                                         r  u_confreg/timer_r1_reg[30]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.175ns (31.208%)  route 0.386ns (68.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.312    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.175    -0.137 r  u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.386     0.248    u_confreg/timer_reg[28]
    SLICE_X15Y61         FDRE                                         r  u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.573    -0.539    u_confreg/cpu_clk
    SLICE_X15Y61         FDRE                                         r  u_confreg/timer_r1_reg[28]/C

Slack:                    inf
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.175ns (36.954%)  route 0.299ns (63.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.907    -0.245    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.070 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          0.299     0.228    u_confreg/write_timer_begin_r2
    SLICE_X47Y50         FDRE                                         r  u_confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.567    -0.545    u_confreg/cpu_clk
    SLICE_X47Y50         FDRE                                         r  u_confreg/write_timer_end_r1_reg/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.175ns (33.204%)  route 0.352ns (66.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X28Y57         FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.175    -0.136 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.352     0.216    u_confreg/timer_reg[13]
    SLICE_X33Y61         FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.569    -0.543    u_confreg/cpu_clk
    SLICE_X33Y61         FDRE                                         r  u_confreg/timer_r1_reg[13]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.175ns (35.220%)  route 0.322ns (64.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X28Y57         FDRE                                         r  u_confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.175    -0.136 r  u_confreg/timer_reg[14]/Q
                         net (fo=2, routed)           0.322     0.186    u_confreg/timer_reg[14]
    SLICE_X36Y57         FDRE                                         r  u_confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.569    -0.543    u_confreg/cpu_clk
    SLICE_X36Y57         FDRE                                         r  u_confreg/timer_r1_reg[14]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.175ns (36.313%)  route 0.307ns (63.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X28Y56         FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.307     0.172    u_confreg/timer_reg[10]
    SLICE_X33Y61         FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.569    -0.543    u_confreg/cpu_clk
    SLICE_X33Y61         FDRE                                         r  u_confreg/timer_r1_reg[10]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.175ns (37.803%)  route 0.288ns (62.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[4]/Q
                         net (fo=2, routed)           0.288     0.153    u_confreg/timer_reg[4]
    SLICE_X33Y58         FDRE                                         r  u_confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.570    -0.542    u_confreg/cpu_clk
    SLICE_X33Y58         FDRE                                         r  u_confreg/timer_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.175ns (37.749%)  route 0.289ns (62.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.312    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.175    -0.137 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.289     0.151    u_confreg/timer_reg[29]
    SLICE_X29Y66         FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.567    -0.545    u_confreg/cpu_clk
    SLICE_X29Y66         FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.175ns (39.198%)  route 0.271ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[6]/Q
                         net (fo=2, routed)           0.271     0.136    u_confreg/timer_reg[6]
    SLICE_X31Y55         FDRE                                         r  u_confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.571    -0.541    u_confreg/cpu_clk
    SLICE_X31Y55         FDRE                                         r  u_confreg/timer_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.175ns (39.214%)  route 0.271ns (60.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.271     0.136    u_confreg/timer_reg[7]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.572    -0.540    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.510ns  (logic 0.367ns (71.953%)  route 0.143ns (28.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.367    -1.650 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.143    -1.507    u_confreg/timer_reg[2]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.642    -2.405    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[2]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.629ns  (logic 0.367ns (58.360%)  route 0.262ns (41.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X28Y57         FDRE                                         r  u_confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/timer_reg[12]/Q
                         net (fo=2, routed)           0.262    -1.389    u_confreg/timer_reg[12]
    SLICE_X29Y57         FDRE                                         r  u_confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X29Y57         FDRE                                         r  u_confreg/timer_r1_reg[12]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.658ns  (logic 0.367ns (55.760%)  route 0.291ns (44.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.409ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/timer_reg[25]/Q
                         net (fo=2, routed)           0.291    -1.361    u_confreg/timer_reg[25]
    SLICE_X28Y62         FDRE                                         r  u_confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.638    -2.409    u_confreg/cpu_clk
    SLICE_X28Y62         FDRE                                         r  u_confreg/timer_r1_reg[25]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.658ns  (logic 0.367ns (55.779%)  route 0.291ns (44.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X28Y58         FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.291    -1.360    u_confreg/timer_reg[18]
    SLICE_X29Y57         FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X29Y57         FDRE                                         r  u_confreg/timer_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.367ns (55.633%)  route 0.293ns (44.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.293    -1.359    u_confreg/timer_reg[20]
    SLICE_X29Y58         FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X29Y58         FDRE                                         r  u_confreg/timer_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.367ns (55.286%)  route 0.297ns (44.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X28Y58         FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.297    -1.354    u_confreg/timer_reg[19]
    SLICE_X31Y58         FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.640    -2.407    u_confreg/cpu_clk
    SLICE_X31Y58         FDRE                                         r  u_confreg/timer_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.367ns (55.257%)  route 0.297ns (44.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.367    -1.650 r  u_confreg/timer_reg[1]/Q
                         net (fo=2, routed)           0.297    -1.353    u_confreg/timer_reg[1]
    SLICE_X32Y54         FDRE                                         r  u_confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X32Y54         FDRE                                         r  u_confreg/timer_r1_reg[1]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.680ns  (logic 0.367ns (53.963%)  route 0.313ns (46.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.408ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/timer_reg[22]/Q
                         net (fo=2, routed)           0.313    -1.339    u_confreg/timer_reg[22]
    SLICE_X31Y60         FDRE                                         r  u_confreg/timer_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.639    -2.408    u_confreg/cpu_clk
    SLICE_X31Y60         FDRE                                         r  u_confreg/timer_r1_reg[22]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.745ns  (logic 0.367ns (49.246%)  route 0.378ns (50.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.367    -1.650 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.378    -1.272    u_confreg/timer_reg[5]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.642    -2.405    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.367ns (47.304%)  route 0.409ns (52.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/timer_reg[26]/Q
                         net (fo=2, routed)           0.409    -1.243    u_confreg/timer_reg[26]
    SLICE_X29Y58         FDRE                                         r  u_confreg/timer_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X29Y58         FDRE                                         r  u_confreg/timer_r1_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.175ns (30.921%)  route 0.391ns (69.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.312    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.175    -0.137 r  u_confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.391     0.254    u_confreg/timer_reg[30]
    SLICE_X29Y66         FDRE                                         r  u_confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.567    -0.545    u_confreg/cpu_clk
    SLICE_X29Y66         FDRE                                         r  u_confreg/timer_r1_reg[30]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.175ns (31.208%)  route 0.386ns (68.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.312    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.175    -0.137 r  u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.386     0.248    u_confreg/timer_reg[28]
    SLICE_X15Y61         FDRE                                         r  u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.573    -0.539    u_confreg/cpu_clk
    SLICE_X15Y61         FDRE                                         r  u_confreg/timer_r1_reg[28]/C

Slack:                    inf
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.175ns (36.954%)  route 0.299ns (63.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.907    -0.245    u_confreg/timer_clk
    SLICE_X47Y46         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.070 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          0.299     0.228    u_confreg/write_timer_begin_r2
    SLICE_X47Y50         FDRE                                         r  u_confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.567    -0.545    u_confreg/cpu_clk
    SLICE_X47Y50         FDRE                                         r  u_confreg/write_timer_end_r1_reg/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.175ns (33.204%)  route 0.352ns (66.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X28Y57         FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.175    -0.136 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.352     0.216    u_confreg/timer_reg[13]
    SLICE_X33Y61         FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.569    -0.543    u_confreg/cpu_clk
    SLICE_X33Y61         FDRE                                         r  u_confreg/timer_r1_reg[13]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.175ns (35.220%)  route 0.322ns (64.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X28Y57         FDRE                                         r  u_confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.175    -0.136 r  u_confreg/timer_reg[14]/Q
                         net (fo=2, routed)           0.322     0.186    u_confreg/timer_reg[14]
    SLICE_X36Y57         FDRE                                         r  u_confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.569    -0.543    u_confreg/cpu_clk
    SLICE_X36Y57         FDRE                                         r  u_confreg/timer_r1_reg[14]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.175ns (36.313%)  route 0.307ns (63.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X28Y56         FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.307     0.172    u_confreg/timer_reg[10]
    SLICE_X33Y61         FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.569    -0.543    u_confreg/cpu_clk
    SLICE_X33Y61         FDRE                                         r  u_confreg/timer_r1_reg[10]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.175ns (37.803%)  route 0.288ns (62.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[4]/Q
                         net (fo=2, routed)           0.288     0.153    u_confreg/timer_reg[4]
    SLICE_X33Y58         FDRE                                         r  u_confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.570    -0.542    u_confreg/cpu_clk
    SLICE_X33Y58         FDRE                                         r  u_confreg/timer_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.175ns (37.749%)  route 0.289ns (62.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.312    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.175    -0.137 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.289     0.151    u_confreg/timer_reg[29]
    SLICE_X29Y66         FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.567    -0.545    u_confreg/cpu_clk
    SLICE_X29Y66         FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.175ns (39.198%)  route 0.271ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[6]/Q
                         net (fo=2, routed)           0.271     0.136    u_confreg/timer_reg[6]
    SLICE_X31Y55         FDRE                                         r  u_confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.571    -0.541    u_confreg/cpu_clk
    SLICE_X31Y55         FDRE                                         r  u_confreg/timer_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.175ns (39.214%)  route 0.271ns (60.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.175    -0.135 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.271     0.136    u_confreg/timer_reg[7]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.572    -0.540    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.510ns  (logic 0.367ns (71.953%)  route 0.143ns (28.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.367    -1.650 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.143    -1.507    u_confreg/timer_reg[2]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.642    -2.405    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[2]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.629ns  (logic 0.367ns (58.360%)  route 0.262ns (41.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X28Y57         FDRE                                         r  u_confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/timer_reg[12]/Q
                         net (fo=2, routed)           0.262    -1.389    u_confreg/timer_reg[12]
    SLICE_X29Y57         FDRE                                         r  u_confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X29Y57         FDRE                                         r  u_confreg/timer_r1_reg[12]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.658ns  (logic 0.367ns (55.760%)  route 0.291ns (44.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.409ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/timer_reg[25]/Q
                         net (fo=2, routed)           0.291    -1.361    u_confreg/timer_reg[25]
    SLICE_X28Y62         FDRE                                         r  u_confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.638    -2.409    u_confreg/cpu_clk
    SLICE_X28Y62         FDRE                                         r  u_confreg/timer_r1_reg[25]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.658ns  (logic 0.367ns (55.779%)  route 0.291ns (44.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X28Y58         FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.291    -1.360    u_confreg/timer_reg[18]
    SLICE_X29Y57         FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X29Y57         FDRE                                         r  u_confreg/timer_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.367ns (55.633%)  route 0.293ns (44.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.293    -1.359    u_confreg/timer_reg[20]
    SLICE_X29Y58         FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X29Y58         FDRE                                         r  u_confreg/timer_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.367ns (55.286%)  route 0.297ns (44.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X28Y58         FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.297    -1.354    u_confreg/timer_reg[19]
    SLICE_X31Y58         FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.640    -2.407    u_confreg/cpu_clk
    SLICE_X31Y58         FDRE                                         r  u_confreg/timer_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.367ns (55.257%)  route 0.297ns (44.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.367    -1.650 r  u_confreg/timer_reg[1]/Q
                         net (fo=2, routed)           0.297    -1.353    u_confreg/timer_reg[1]
    SLICE_X32Y54         FDRE                                         r  u_confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X32Y54         FDRE                                         r  u_confreg/timer_r1_reg[1]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.680ns  (logic 0.367ns (53.963%)  route 0.313ns (46.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.408ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X28Y59         FDRE                                         r  u_confreg/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/timer_reg[22]/Q
                         net (fo=2, routed)           0.313    -1.339    u_confreg/timer_reg[22]
    SLICE_X31Y60         FDRE                                         r  u_confreg/timer_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.639    -2.408    u_confreg/cpu_clk
    SLICE_X31Y60         FDRE                                         r  u_confreg/timer_r1_reg[22]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.745ns  (logic 0.367ns (49.246%)  route 0.378ns (50.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.367    -1.650 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.378    -1.272    u_confreg/timer_reg[5]
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.642    -2.405    u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  u_confreg/timer_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.367ns (47.304%)  route 0.409ns (52.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X28Y60         FDRE                                         r  u_confreg/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/timer_reg[26]/Q
                         net (fo=2, routed)           0.409    -1.243    u_confreg/timer_reg[26]
    SLICE_X29Y58         FDRE                                         r  u_confreg/timer_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.641    -2.406    u_confreg/cpu_clk
    SLICE_X29Y58         FDRE                                         r  u_confreg/timer_r1_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 0.606ns (10.319%)  route 5.267ns (89.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.501     3.462    u_confreg/SR[0]
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[0]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 0.606ns (10.319%)  route 5.267ns (89.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.501     3.462    u_confreg/SR[0]
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[1]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 0.606ns (10.319%)  route 5.267ns (89.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.501     3.462    u_confreg/SR[0]
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[2]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 0.606ns (10.319%)  route 5.267ns (89.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.501     3.462    u_confreg/SR[0]
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[3]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.606ns (10.406%)  route 5.218ns (89.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.452     3.413    u_confreg/SR[0]
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[4]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.606ns (10.406%)  route 5.218ns (89.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.452     3.413    u_confreg/SR[0]
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[5]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.606ns (10.406%)  route 5.218ns (89.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.452     3.413    u_confreg/SR[0]
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[6]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.606ns (10.406%)  route 5.218ns (89.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.452     3.413    u_confreg/SR[0]
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[7]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.744ns  (logic 0.606ns (10.550%)  route 5.138ns (89.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.373     3.333    u_confreg/SR[0]
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518    -2.020    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.744ns  (logic 0.606ns (10.550%)  route 5.138ns (89.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.373     3.333    u_confreg/SR[0]
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518    -2.020    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.895ns  (logic 0.367ns (40.998%)  route 0.528ns (59.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.517    -2.021    u_confreg/cpu_clk
    SLICE_X40Y58         FDRE                                         r  u_confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.654 r  u_confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.528    -1.126    u_confreg/conf_wdata_r[21]
    SLICE_X29Y56         FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X29Y56         FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.900ns  (logic 0.337ns (37.461%)  route 0.563ns (62.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.514    -2.024    u_confreg/cpu_clk
    SLICE_X43Y58         FDRE                                         r  u_confreg/conf_wdata_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.337    -1.687 r  u_confreg/conf_wdata_r_reg[6]/Q
                         net (fo=1, routed)           0.563    -1.125    u_confreg/conf_wdata_r[6]
    SLICE_X32Y58         FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X32Y58         FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.941ns  (logic 0.367ns (38.992%)  route 0.574ns (61.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.513    -2.025    u_confreg/cpu_clk
    SLICE_X43Y60         FDRE                                         r  u_confreg/conf_wdata_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.658 r  u_confreg/conf_wdata_r_reg[4]/Q
                         net (fo=1, routed)           0.574    -1.084    u_confreg/conf_wdata_r[4]
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.946ns  (logic 0.367ns (38.796%)  route 0.579ns (61.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.513    -2.025    u_confreg/cpu_clk
    SLICE_X43Y59         FDRE                                         r  u_confreg/conf_wdata_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.658 r  u_confreg/conf_wdata_r_reg[30]/Q
                         net (fo=1, routed)           0.579    -1.079    u_confreg/conf_wdata_r[30]
    SLICE_X29Y60         FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X29Y60         FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.960ns  (logic 0.367ns (38.212%)  route 0.593ns (61.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.514    -2.024    u_confreg/cpu_clk
    SLICE_X43Y57         FDRE                                         r  u_confreg/conf_wdata_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.367    -1.657 r  u_confreg/conf_wdata_r_reg[9]/Q
                         net (fo=1, routed)           0.593    -1.064    u_confreg/conf_wdata_r[9]
    SLICE_X31Y54         FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.641    -2.406    u_confreg/timer_clk
    SLICE_X31Y54         FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.009ns  (logic 0.367ns (36.391%)  route 0.642ns (63.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.516    -2.022    u_confreg/cpu_clk
    SLICE_X40Y59         FDRE                                         r  u_confreg/conf_wdata_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.655 r  u_confreg/conf_wdata_r_reg[5]/Q
                         net (fo=1, routed)           0.642    -1.014    u_confreg/conf_wdata_r[5]
    SLICE_X31Y54         FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.641    -2.406    u_confreg/timer_clk
    SLICE_X31Y54         FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.011ns  (logic 0.337ns (33.326%)  route 0.674ns (66.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.517    -2.021    u_confreg/cpu_clk
    SLICE_X40Y58         FDRE                                         r  u_confreg/conf_wdata_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.337    -1.684 r  u_confreg/conf_wdata_r_reg[3]/Q
                         net (fo=1, routed)           0.674    -1.010    u_confreg/conf_wdata_r[3]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.367ns (36.142%)  route 0.648ns (63.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.516    -2.022    u_confreg/cpu_clk
    SLICE_X40Y59         FDRE                                         r  u_confreg/conf_wdata_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.655 r  u_confreg/conf_wdata_r_reg[18]/Q
                         net (fo=1, routed)           0.648    -1.007    u_confreg/conf_wdata_r[18]
    SLICE_X13Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.026ns  (logic 0.367ns (35.785%)  route 0.659ns (64.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.514    -2.024    u_confreg/cpu_clk
    SLICE_X43Y57         FDRE                                         r  u_confreg/conf_wdata_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.367    -1.657 r  u_confreg/conf_wdata_r_reg[7]/Q
                         net (fo=1, routed)           0.659    -0.999    u_confreg/conf_wdata_r[7]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.026ns  (logic 0.367ns (35.783%)  route 0.659ns (64.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.514    -2.024    u_confreg/cpu_clk
    SLICE_X43Y58         FDRE                                         r  u_confreg/conf_wdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.657 r  u_confreg/conf_wdata_r_reg[12]/Q
                         net (fo=1, routed)           0.659    -0.999    u_confreg/conf_wdata_r[12]
    SLICE_X29Y56         FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X29Y56         FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll_1
  To Clock:  timer_clk_clk_pll

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 0.606ns (10.319%)  route 5.267ns (89.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.501     3.462    u_confreg/SR[0]
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[0]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 0.606ns (10.319%)  route 5.267ns (89.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.501     3.462    u_confreg/SR[0]
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[1]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 0.606ns (10.319%)  route 5.267ns (89.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.501     3.462    u_confreg/SR[0]
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[2]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 0.606ns (10.319%)  route 5.267ns (89.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.501     3.462    u_confreg/SR[0]
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[3]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.606ns (10.406%)  route 5.218ns (89.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.452     3.413    u_confreg/SR[0]
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[4]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.606ns (10.406%)  route 5.218ns (89.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.452     3.413    u_confreg/SR[0]
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[5]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.606ns (10.406%)  route 5.218ns (89.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.452     3.413    u_confreg/SR[0]
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[6]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.606ns (10.406%)  route 5.218ns (89.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.452     3.413    u_confreg/SR[0]
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[7]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.744ns  (logic 0.606ns (10.550%)  route 5.138ns (89.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.373     3.333    u_confreg/SR[0]
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518    -2.020    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.744ns  (logic 0.606ns (10.550%)  route 5.138ns (89.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.373     3.333    u_confreg/SR[0]
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518    -2.020    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.895ns  (logic 0.367ns (40.998%)  route 0.528ns (59.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.517    -2.021    u_confreg/cpu_clk
    SLICE_X40Y58         FDRE                                         r  u_confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.654 r  u_confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.528    -1.126    u_confreg/conf_wdata_r[21]
    SLICE_X29Y56         FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X29Y56         FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.900ns  (logic 0.337ns (37.461%)  route 0.563ns (62.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.514    -2.024    u_confreg/cpu_clk
    SLICE_X43Y58         FDRE                                         r  u_confreg/conf_wdata_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.337    -1.687 r  u_confreg/conf_wdata_r_reg[6]/Q
                         net (fo=1, routed)           0.563    -1.125    u_confreg/conf_wdata_r[6]
    SLICE_X32Y58         FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X32Y58         FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.941ns  (logic 0.367ns (38.992%)  route 0.574ns (61.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.513    -2.025    u_confreg/cpu_clk
    SLICE_X43Y60         FDRE                                         r  u_confreg/conf_wdata_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.658 r  u_confreg/conf_wdata_r_reg[4]/Q
                         net (fo=1, routed)           0.574    -1.084    u_confreg/conf_wdata_r[4]
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.946ns  (logic 0.367ns (38.796%)  route 0.579ns (61.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.513    -2.025    u_confreg/cpu_clk
    SLICE_X43Y59         FDRE                                         r  u_confreg/conf_wdata_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.658 r  u_confreg/conf_wdata_r_reg[30]/Q
                         net (fo=1, routed)           0.579    -1.079    u_confreg/conf_wdata_r[30]
    SLICE_X29Y60         FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X29Y60         FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.960ns  (logic 0.367ns (38.212%)  route 0.593ns (61.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.514    -2.024    u_confreg/cpu_clk
    SLICE_X43Y57         FDRE                                         r  u_confreg/conf_wdata_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.367    -1.657 r  u_confreg/conf_wdata_r_reg[9]/Q
                         net (fo=1, routed)           0.593    -1.064    u_confreg/conf_wdata_r[9]
    SLICE_X31Y54         FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.641    -2.406    u_confreg/timer_clk
    SLICE_X31Y54         FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.009ns  (logic 0.367ns (36.391%)  route 0.642ns (63.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.516    -2.022    u_confreg/cpu_clk
    SLICE_X40Y59         FDRE                                         r  u_confreg/conf_wdata_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.655 r  u_confreg/conf_wdata_r_reg[5]/Q
                         net (fo=1, routed)           0.642    -1.014    u_confreg/conf_wdata_r[5]
    SLICE_X31Y54         FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.641    -2.406    u_confreg/timer_clk
    SLICE_X31Y54         FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.011ns  (logic 0.337ns (33.326%)  route 0.674ns (66.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.517    -2.021    u_confreg/cpu_clk
    SLICE_X40Y58         FDRE                                         r  u_confreg/conf_wdata_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.337    -1.684 r  u_confreg/conf_wdata_r_reg[3]/Q
                         net (fo=1, routed)           0.674    -1.010    u_confreg/conf_wdata_r[3]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.367ns (36.142%)  route 0.648ns (63.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.516    -2.022    u_confreg/cpu_clk
    SLICE_X40Y59         FDRE                                         r  u_confreg/conf_wdata_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.655 r  u_confreg/conf_wdata_r_reg[18]/Q
                         net (fo=1, routed)           0.648    -1.007    u_confreg/conf_wdata_r[18]
    SLICE_X13Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.026ns  (logic 0.367ns (35.785%)  route 0.659ns (64.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.514    -2.024    u_confreg/cpu_clk
    SLICE_X43Y57         FDRE                                         r  u_confreg/conf_wdata_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.367    -1.657 r  u_confreg/conf_wdata_r_reg[7]/Q
                         net (fo=1, routed)           0.659    -0.999    u_confreg/conf_wdata_r[7]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.026ns  (logic 0.367ns (35.783%)  route 0.659ns (64.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.514    -2.024    u_confreg/cpu_clk
    SLICE_X43Y58         FDRE                                         r  u_confreg/conf_wdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.657 r  u_confreg/conf_wdata_r_reg[12]/Q
                         net (fo=1, routed)           0.659    -0.999    u_confreg/conf_wdata_r[12]
    SLICE_X29Y56         FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X29Y56         FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll_1

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 0.606ns (10.319%)  route 5.267ns (89.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.501     3.462    u_confreg/SR[0]
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[0]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 0.606ns (10.319%)  route 5.267ns (89.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.501     3.462    u_confreg/SR[0]
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[1]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 0.606ns (10.319%)  route 5.267ns (89.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.501     3.462    u_confreg/SR[0]
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[2]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 0.606ns (10.319%)  route 5.267ns (89.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.501     3.462    u_confreg/SR[0]
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[3]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.606ns (10.406%)  route 5.218ns (89.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.452     3.413    u_confreg/SR[0]
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[4]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.606ns (10.406%)  route 5.218ns (89.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.452     3.413    u_confreg/SR[0]
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[5]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.606ns (10.406%)  route 5.218ns (89.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.452     3.413    u_confreg/SR[0]
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[6]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.606ns (10.406%)  route 5.218ns (89.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.452     3.413    u_confreg/SR[0]
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[7]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.744ns  (logic 0.606ns (10.550%)  route 5.138ns (89.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.373     3.333    u_confreg/SR[0]
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518    -2.020    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.744ns  (logic 0.606ns (10.550%)  route 5.138ns (89.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.373     3.333    u_confreg/SR[0]
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518    -2.020    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.895ns  (logic 0.367ns (40.998%)  route 0.528ns (59.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.517    -2.021    u_confreg/cpu_clk
    SLICE_X40Y58         FDRE                                         r  u_confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.654 r  u_confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.528    -1.126    u_confreg/conf_wdata_r[21]
    SLICE_X29Y56         FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X29Y56         FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.900ns  (logic 0.337ns (37.461%)  route 0.563ns (62.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.514    -2.024    u_confreg/cpu_clk
    SLICE_X43Y58         FDRE                                         r  u_confreg/conf_wdata_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.337    -1.687 r  u_confreg/conf_wdata_r_reg[6]/Q
                         net (fo=1, routed)           0.563    -1.125    u_confreg/conf_wdata_r[6]
    SLICE_X32Y58         FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X32Y58         FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.941ns  (logic 0.367ns (38.992%)  route 0.574ns (61.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.513    -2.025    u_confreg/cpu_clk
    SLICE_X43Y60         FDRE                                         r  u_confreg/conf_wdata_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.658 r  u_confreg/conf_wdata_r_reg[4]/Q
                         net (fo=1, routed)           0.574    -1.084    u_confreg/conf_wdata_r[4]
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.946ns  (logic 0.367ns (38.796%)  route 0.579ns (61.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.513    -2.025    u_confreg/cpu_clk
    SLICE_X43Y59         FDRE                                         r  u_confreg/conf_wdata_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.658 r  u_confreg/conf_wdata_r_reg[30]/Q
                         net (fo=1, routed)           0.579    -1.079    u_confreg/conf_wdata_r[30]
    SLICE_X29Y60         FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X29Y60         FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.960ns  (logic 0.367ns (38.212%)  route 0.593ns (61.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.514    -2.024    u_confreg/cpu_clk
    SLICE_X43Y57         FDRE                                         r  u_confreg/conf_wdata_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.367    -1.657 r  u_confreg/conf_wdata_r_reg[9]/Q
                         net (fo=1, routed)           0.593    -1.064    u_confreg/conf_wdata_r[9]
    SLICE_X31Y54         FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.641    -2.406    u_confreg/timer_clk
    SLICE_X31Y54         FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.009ns  (logic 0.367ns (36.391%)  route 0.642ns (63.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.516    -2.022    u_confreg/cpu_clk
    SLICE_X40Y59         FDRE                                         r  u_confreg/conf_wdata_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.655 r  u_confreg/conf_wdata_r_reg[5]/Q
                         net (fo=1, routed)           0.642    -1.014    u_confreg/conf_wdata_r[5]
    SLICE_X31Y54         FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.641    -2.406    u_confreg/timer_clk
    SLICE_X31Y54         FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.011ns  (logic 0.337ns (33.326%)  route 0.674ns (66.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.517    -2.021    u_confreg/cpu_clk
    SLICE_X40Y58         FDRE                                         r  u_confreg/conf_wdata_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.337    -1.684 r  u_confreg/conf_wdata_r_reg[3]/Q
                         net (fo=1, routed)           0.674    -1.010    u_confreg/conf_wdata_r[3]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.367ns (36.142%)  route 0.648ns (63.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.516    -2.022    u_confreg/cpu_clk
    SLICE_X40Y59         FDRE                                         r  u_confreg/conf_wdata_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.655 r  u_confreg/conf_wdata_r_reg[18]/Q
                         net (fo=1, routed)           0.648    -1.007    u_confreg/conf_wdata_r[18]
    SLICE_X13Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.026ns  (logic 0.367ns (35.785%)  route 0.659ns (64.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.514    -2.024    u_confreg/cpu_clk
    SLICE_X43Y57         FDRE                                         r  u_confreg/conf_wdata_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.367    -1.657 r  u_confreg/conf_wdata_r_reg[7]/Q
                         net (fo=1, routed)           0.659    -0.999    u_confreg/conf_wdata_r[7]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.026ns  (logic 0.367ns (35.783%)  route 0.659ns (64.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.514    -2.024    u_confreg/cpu_clk
    SLICE_X43Y58         FDRE                                         r  u_confreg/conf_wdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.657 r  u_confreg/conf_wdata_r_reg[12]/Q
                         net (fo=1, routed)           0.659    -0.999    u_confreg/conf_wdata_r[12]
    SLICE_X29Y56         FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X29Y56         FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll_1
  To Clock:  timer_clk_clk_pll_1

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 0.606ns (10.319%)  route 5.267ns (89.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.501     3.462    u_confreg/SR[0]
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[0]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 0.606ns (10.319%)  route 5.267ns (89.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.501     3.462    u_confreg/SR[0]
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[1]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 0.606ns (10.319%)  route 5.267ns (89.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.501     3.462    u_confreg/SR[0]
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[2]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 0.606ns (10.319%)  route 5.267ns (89.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.501     3.462    u_confreg/SR[0]
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y54         FDRE                                         r  u_confreg/timer_reg[3]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.606ns (10.406%)  route 5.218ns (89.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.452     3.413    u_confreg/SR[0]
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[4]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.606ns (10.406%)  route 5.218ns (89.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.452     3.413    u_confreg/SR[0]
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[5]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.606ns (10.406%)  route 5.218ns (89.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.452     3.413    u_confreg/SR[0]
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[6]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.606ns (10.406%)  route 5.218ns (89.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.452     3.413    u_confreg/SR[0]
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X28Y55         FDRE                                         r  u_confreg/timer_reg[7]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.744ns  (logic 0.606ns (10.550%)  route 5.138ns (89.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.373     3.333    u_confreg/SR[0]
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518    -2.020    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.744ns  (logic 0.606ns (10.550%)  route 5.138ns (89.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    cpu_clk
    SLICE_X33Y64         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           1.766    -0.189    u_confreg/cpu_resetn
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.150    -0.039 r  u_confreg/reset_i_1/O
                         net (fo=521, routed)         3.373     3.333    u_confreg/SR[0]
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.518    -2.020    u_confreg/timer_clk
    SLICE_X28Y61         FDRE                                         r  u_confreg/timer_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.895ns  (logic 0.367ns (40.998%)  route 0.528ns (59.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.517    -2.021    u_confreg/cpu_clk
    SLICE_X40Y58         FDRE                                         r  u_confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.654 r  u_confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.528    -1.126    u_confreg/conf_wdata_r[21]
    SLICE_X29Y56         FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X29Y56         FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.900ns  (logic 0.337ns (37.461%)  route 0.563ns (62.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.514    -2.024    u_confreg/cpu_clk
    SLICE_X43Y58         FDRE                                         r  u_confreg/conf_wdata_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.337    -1.687 r  u_confreg/conf_wdata_r_reg[6]/Q
                         net (fo=1, routed)           0.563    -1.125    u_confreg/conf_wdata_r[6]
    SLICE_X32Y58         FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X32Y58         FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.941ns  (logic 0.367ns (38.992%)  route 0.574ns (61.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.513    -2.025    u_confreg/cpu_clk
    SLICE_X43Y60         FDRE                                         r  u_confreg/conf_wdata_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.658 r  u_confreg/conf_wdata_r_reg[4]/Q
                         net (fo=1, routed)           0.574    -1.084    u_confreg/conf_wdata_r[4]
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X29Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.946ns  (logic 0.367ns (38.796%)  route 0.579ns (61.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.513    -2.025    u_confreg/cpu_clk
    SLICE_X43Y59         FDRE                                         r  u_confreg/conf_wdata_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.658 r  u_confreg/conf_wdata_r_reg[30]/Q
                         net (fo=1, routed)           0.579    -1.079    u_confreg/conf_wdata_r[30]
    SLICE_X29Y60         FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X29Y60         FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.960ns  (logic 0.367ns (38.212%)  route 0.593ns (61.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.514    -2.024    u_confreg/cpu_clk
    SLICE_X43Y57         FDRE                                         r  u_confreg/conf_wdata_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.367    -1.657 r  u_confreg/conf_wdata_r_reg[9]/Q
                         net (fo=1, routed)           0.593    -1.064    u_confreg/conf_wdata_r[9]
    SLICE_X31Y54         FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.641    -2.406    u_confreg/timer_clk
    SLICE_X31Y54         FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.009ns  (logic 0.367ns (36.391%)  route 0.642ns (63.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.516    -2.022    u_confreg/cpu_clk
    SLICE_X40Y59         FDRE                                         r  u_confreg/conf_wdata_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.655 r  u_confreg/conf_wdata_r_reg[5]/Q
                         net (fo=1, routed)           0.642    -1.014    u_confreg/conf_wdata_r[5]
    SLICE_X31Y54         FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.641    -2.406    u_confreg/timer_clk
    SLICE_X31Y54         FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.011ns  (logic 0.337ns (33.326%)  route 0.674ns (66.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.517    -2.021    u_confreg/cpu_clk
    SLICE_X40Y58         FDRE                                         r  u_confreg/conf_wdata_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.337    -1.684 r  u_confreg/conf_wdata_r_reg[3]/Q
                         net (fo=1, routed)           0.674    -1.010    u_confreg/conf_wdata_r[3]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.367ns (36.142%)  route 0.648ns (63.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.516    -2.022    u_confreg/cpu_clk
    SLICE_X40Y59         FDRE                                         r  u_confreg/conf_wdata_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.655 r  u_confreg/conf_wdata_r_reg[18]/Q
                         net (fo=1, routed)           0.648    -1.007    u_confreg/conf_wdata_r[18]
    SLICE_X13Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y59         FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.026ns  (logic 0.367ns (35.785%)  route 0.659ns (64.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.514    -2.024    u_confreg/cpu_clk
    SLICE_X43Y57         FDRE                                         r  u_confreg/conf_wdata_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.367    -1.657 r  u_confreg/conf_wdata_r_reg[7]/Q
                         net (fo=1, routed)           0.659    -0.999    u_confreg/conf_wdata_r[7]
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X29Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.026ns  (logic 0.367ns (35.783%)  route 0.659ns (64.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.514    -2.024    u_confreg/cpu_clk
    SLICE_X43Y58         FDRE                                         r  u_confreg/conf_wdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.657 r  u_confreg/conf_wdata_r_reg[12]/Q
                         net (fo=1, routed)           0.659    -0.999    u_confreg/conf_wdata_r[12]
    SLICE_X29Y56         FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X29Y56         FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.919    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     3.260 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560     3.819    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.848 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.829     4.677    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.919    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     3.260 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560     3.819    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.848 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.829     4.677    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/num_csn_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.643ns  (logic 3.974ns (45.975%)  route 4.669ns (54.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.634    -2.413    u_confreg/cpu_clk
    SLICE_X47Y53         FDSE                                         r  u_confreg/num_csn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDSE (Prop_fdse_C_Q)         0.456    -1.957 r  u_confreg/num_csn_reg[6]/Q
                         net (fo=1, routed)           4.669     2.713    num_csn_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     6.230 r  num_csn_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.230    num_csn[6]
    K2                                                                r  num_csn[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 4.144ns (48.243%)  route 4.446ns (51.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.630    -2.417    u_confreg/cpu_clk
    SLICE_X47Y62         FDRE                                         r  u_confreg/num_a_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.419    -1.998 r  u_confreg/num_a_g_reg[3]/Q
                         net (fo=1, routed)           4.446     2.449    num_a_g_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.725     6.174 r  num_a_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.174    num_a_g[3]
    K13                                                               r  num_a_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.301ns  (logic 4.144ns (49.925%)  route 4.156ns (50.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.630    -2.417    u_confreg/cpu_clk
    SLICE_X47Y62         FDSE                                         r  u_confreg/num_csn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDSE (Prop_fdse_C_Q)         0.419    -1.998 r  u_confreg/num_csn_reg[3]/Q
                         net (fo=1, routed)           4.156     2.159    num_csn_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.725     5.884 r  num_csn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.884    num_csn[3]
    J14                                                               r  num_csn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.217ns  (logic 4.127ns (50.223%)  route 4.090ns (49.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.630    -2.417    u_confreg/cpu_clk
    SLICE_X47Y62         FDSE                                         r  u_confreg/num_csn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDSE (Prop_fdse_C_Q)         0.419    -1.998 r  u_confreg/num_csn_reg[1]/Q
                         net (fo=1, routed)           4.090     2.092    num_csn_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.708     5.800 r  num_csn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.800    num_csn[1]
    J18                                                               r  num_csn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.107ns  (logic 3.992ns (49.234%)  route 4.116ns (50.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.630    -2.417    u_confreg/cpu_clk
    SLICE_X47Y62         FDSE                                         r  u_confreg/num_csn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDSE (Prop_fdse_C_Q)         0.456    -1.961 r  u_confreg/num_csn_reg[0]/Q
                         net (fo=1, routed)           4.116     2.155    num_csn_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     5.691 r  num_csn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.691    num_csn[0]
    J17                                                               r  num_csn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 3.993ns (49.929%)  route 4.005ns (50.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.632    -2.415    u_confreg/cpu_clk
    SLICE_X51Y54         FDRE                                         r  u_confreg/num_a_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u_confreg/num_a_g_reg[6]/Q
                         net (fo=1, routed)           4.005     2.046    num_a_g_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     5.583 r  num_a_g_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.583    num_a_g[6]
    L18                                                               r  num_a_g[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg1_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.917ns  (logic 3.997ns (50.486%)  route 3.920ns (49.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.631    -2.416    u_confreg/cpu_clk
    SLICE_X43Y62         FDRE                                         r  u_confreg/led_rg1_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  u_confreg/led_rg1_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.920     1.960    lopt_18
    R11                  OBUF (Prop_obuf_I_O)         3.541     5.502 r  led_rg1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.502    led_rg1[0]
    R11                                                               r  led_rg1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.860ns  (logic 4.009ns (50.998%)  route 3.852ns (49.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    u_confreg/cpu_clk
    SLICE_X31Y64         FDRE                                         r  u_confreg/led_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 r  u_confreg/led_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.852     1.897    lopt_8
    J13                  OBUF (Prop_obuf_I_O)         3.553     5.450 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.450    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 3.991ns (51.035%)  route 3.829ns (48.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.635    -2.412    u_confreg/cpu_clk
    SLICE_X37Y64         FDRE                                         r  u_confreg/led_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.956 r  u_confreg/led_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.829     1.874    lopt_7
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.409 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.409    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 4.146ns (53.726%)  route 3.571ns (46.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.632    -2.415    u_confreg/cpu_clk
    SLICE_X45Y61         FDRE                                         r  u_confreg/led_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.419    -1.996 r  u_confreg/led_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.571     1.575    lopt_10
    R18                  OBUF (Prop_obuf_I_O)         3.727     5.302 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.302    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/led_data_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.412ns (65.962%)  route 0.729ns (34.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.565    -0.547    u_confreg/cpu_clk
    SLICE_X39Y62         FDRE                                         r  u_confreg/led_data_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  u_confreg/led_data_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.729     0.322    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.593 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.593    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.393ns (64.879%)  route 0.754ns (35.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.568    -0.544    u_confreg/cpu_clk
    SLICE_X28Y63         FDRE                                         r  u_confreg/led_data_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_confreg/led_data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.754     0.351    lopt_11
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.604 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.604    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.443ns (66.389%)  route 0.731ns (33.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.564    -0.548    u_confreg/cpu_clk
    SLICE_X39Y63         FDRE                                         r  u_confreg/num_a_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.420 r  u_confreg/num_a_g_reg[5]/Q
                         net (fo=1, routed)           0.731     0.310    num_a_g_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.315     1.626 r  num_a_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.626    num_a_g[5]
    T11                                                               r  num_a_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.396ns (63.642%)  route 0.797ns (36.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.570    -0.542    u_confreg/cpu_clk
    SLICE_X31Y57         FDRE                                         r  u_confreg/led_data_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  u_confreg/led_data_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.797     0.396    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.651 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.651    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.394ns (63.100%)  route 0.815ns (36.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.571    -0.541    u_confreg/cpu_clk
    SLICE_X32Y53         FDRE                                         r  u_confreg/led_data_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/led_data_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.815     0.415    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.668 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.668    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.373ns (61.313%)  route 0.866ns (38.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.566    -0.546    u_confreg/cpu_clk
    SLICE_X37Y64         FDRE                                         r  u_confreg/led_data_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  u_confreg/led_data_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.866     0.461    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.693 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.693    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.396ns (62.255%)  route 0.846ns (37.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.568    -0.544    u_confreg/cpu_clk
    SLICE_X28Y64         FDRE                                         r  u_confreg/led_data_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_confreg/led_data_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.846     0.443    lopt_15
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.698 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.698    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.438ns (63.804%)  route 0.816ns (36.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.569    -0.543    u_confreg/cpu_clk
    SLICE_X40Y50         FDRE                                         r  u_confreg/num_a_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  u_confreg/num_a_g_reg[1]/Q
                         net (fo=1, routed)           0.816     0.401    num_a_g_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.310     1.711 r  num_a_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.711    num_a_g[1]
    R10                                                               r  num_a_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.437ns (63.188%)  route 0.837ns (36.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.566    -0.546    u_confreg/cpu_clk
    SLICE_X45Y61         FDRE                                         r  u_confreg/led_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  u_confreg/led_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.837     0.419    lopt_13
    U16                  OBUF (Prop_obuf_I_O)         1.309     1.728 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.728    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.410ns (61.668%)  route 0.877ns (38.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.567    -0.545    u_confreg/cpu_clk
    SLICE_X44Y57         FDRE                                         r  u_confreg/led_data_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  u_confreg/led_data_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.877     0.472    lopt_6
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.742 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.742    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll_1
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/num_csn_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.643ns  (logic 3.974ns (45.975%)  route 4.669ns (54.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.634    -2.413    u_confreg/cpu_clk
    SLICE_X47Y53         FDSE                                         r  u_confreg/num_csn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDSE (Prop_fdse_C_Q)         0.456    -1.957 r  u_confreg/num_csn_reg[6]/Q
                         net (fo=1, routed)           4.669     2.713    num_csn_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     6.230 r  num_csn_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.230    num_csn[6]
    K2                                                                r  num_csn[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 4.144ns (48.243%)  route 4.446ns (51.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.630    -2.417    u_confreg/cpu_clk
    SLICE_X47Y62         FDRE                                         r  u_confreg/num_a_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.419    -1.998 r  u_confreg/num_a_g_reg[3]/Q
                         net (fo=1, routed)           4.446     2.449    num_a_g_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.725     6.174 r  num_a_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.174    num_a_g[3]
    K13                                                               r  num_a_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.301ns  (logic 4.144ns (49.925%)  route 4.156ns (50.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.630    -2.417    u_confreg/cpu_clk
    SLICE_X47Y62         FDSE                                         r  u_confreg/num_csn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDSE (Prop_fdse_C_Q)         0.419    -1.998 r  u_confreg/num_csn_reg[3]/Q
                         net (fo=1, routed)           4.156     2.159    num_csn_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.725     5.884 r  num_csn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.884    num_csn[3]
    J14                                                               r  num_csn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.217ns  (logic 4.127ns (50.223%)  route 4.090ns (49.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.630    -2.417    u_confreg/cpu_clk
    SLICE_X47Y62         FDSE                                         r  u_confreg/num_csn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDSE (Prop_fdse_C_Q)         0.419    -1.998 r  u_confreg/num_csn_reg[1]/Q
                         net (fo=1, routed)           4.090     2.092    num_csn_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.708     5.800 r  num_csn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.800    num_csn[1]
    J18                                                               r  num_csn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.107ns  (logic 3.992ns (49.234%)  route 4.116ns (50.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.630    -2.417    u_confreg/cpu_clk
    SLICE_X47Y62         FDSE                                         r  u_confreg/num_csn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDSE (Prop_fdse_C_Q)         0.456    -1.961 r  u_confreg/num_csn_reg[0]/Q
                         net (fo=1, routed)           4.116     2.155    num_csn_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     5.691 r  num_csn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.691    num_csn[0]
    J17                                                               r  num_csn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 3.993ns (49.929%)  route 4.005ns (50.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.632    -2.415    u_confreg/cpu_clk
    SLICE_X51Y54         FDRE                                         r  u_confreg/num_a_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u_confreg/num_a_g_reg[6]/Q
                         net (fo=1, routed)           4.005     2.046    num_a_g_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     5.583 r  num_a_g_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.583    num_a_g[6]
    L18                                                               r  num_a_g[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg1_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.917ns  (logic 3.997ns (50.486%)  route 3.920ns (49.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.631    -2.416    u_confreg/cpu_clk
    SLICE_X43Y62         FDRE                                         r  u_confreg/led_rg1_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  u_confreg/led_rg1_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.920     1.960    lopt_18
    R11                  OBUF (Prop_obuf_I_O)         3.541     5.502 r  led_rg1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.502    led_rg1[0]
    R11                                                               r  led_rg1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.860ns  (logic 4.009ns (50.998%)  route 3.852ns (49.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.636    -2.411    u_confreg/cpu_clk
    SLICE_X31Y64         FDRE                                         r  u_confreg/led_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.955 r  u_confreg/led_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.852     1.897    lopt_8
    J13                  OBUF (Prop_obuf_I_O)         3.553     5.450 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.450    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 3.991ns (51.035%)  route 3.829ns (48.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.635    -2.412    u_confreg/cpu_clk
    SLICE_X37Y64         FDRE                                         r  u_confreg/led_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.956 r  u_confreg/led_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.829     1.874    lopt_7
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.409 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.409    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 4.146ns (53.726%)  route 3.571ns (46.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.632    -2.415    u_confreg/cpu_clk
    SLICE_X45Y61         FDRE                                         r  u_confreg/led_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.419    -1.996 r  u_confreg/led_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.571     1.575    lopt_10
    R18                  OBUF (Prop_obuf_I_O)         3.727     5.302 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.302    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/led_data_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.412ns (65.962%)  route 0.729ns (34.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.565    -0.547    u_confreg/cpu_clk
    SLICE_X39Y62         FDRE                                         r  u_confreg/led_data_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  u_confreg/led_data_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.729     0.322    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.593 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.593    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.393ns (64.879%)  route 0.754ns (35.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.568    -0.544    u_confreg/cpu_clk
    SLICE_X28Y63         FDRE                                         r  u_confreg/led_data_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_confreg/led_data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.754     0.351    lopt_11
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.604 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.604    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.443ns (66.389%)  route 0.731ns (33.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.564    -0.548    u_confreg/cpu_clk
    SLICE_X39Y63         FDRE                                         r  u_confreg/num_a_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.420 r  u_confreg/num_a_g_reg[5]/Q
                         net (fo=1, routed)           0.731     0.310    num_a_g_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.315     1.626 r  num_a_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.626    num_a_g[5]
    T11                                                               r  num_a_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.396ns (63.642%)  route 0.797ns (36.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.570    -0.542    u_confreg/cpu_clk
    SLICE_X31Y57         FDRE                                         r  u_confreg/led_data_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  u_confreg/led_data_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.797     0.396    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.651 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.651    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.394ns (63.100%)  route 0.815ns (36.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.571    -0.541    u_confreg/cpu_clk
    SLICE_X32Y53         FDRE                                         r  u_confreg/led_data_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/led_data_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.815     0.415    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.668 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.668    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.373ns (61.313%)  route 0.866ns (38.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.566    -0.546    u_confreg/cpu_clk
    SLICE_X37Y64         FDRE                                         r  u_confreg/led_data_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  u_confreg/led_data_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.866     0.461    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.693 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.693    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.396ns (62.255%)  route 0.846ns (37.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.568    -0.544    u_confreg/cpu_clk
    SLICE_X28Y64         FDRE                                         r  u_confreg/led_data_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_confreg/led_data_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.846     0.443    lopt_15
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.698 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.698    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.438ns (63.804%)  route 0.816ns (36.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.569    -0.543    u_confreg/cpu_clk
    SLICE_X40Y50         FDRE                                         r  u_confreg/num_a_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  u_confreg/num_a_g_reg[1]/Q
                         net (fo=1, routed)           0.816     0.401    num_a_g_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.310     1.711 r  num_a_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.711    num_a_g[1]
    R10                                                               r  num_a_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.437ns (63.188%)  route 0.837ns (36.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.566    -0.546    u_confreg/cpu_clk
    SLICE_X45Y61         FDRE                                         r  u_confreg/led_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  u_confreg/led_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.837     0.419    lopt_13
    U16                  OBUF (Prop_obuf_I_O)         1.309     1.728 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.728    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.410ns (61.668%)  route 0.877ns (38.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.567    -0.545    u_confreg/cpu_clk
    SLICE_X44Y57         FDRE                                         r  u_confreg/led_data_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  u_confreg/led_data_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.877     0.472    lopt_6
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.742 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.742    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.483ns  (logic 1.974ns (18.826%)  route 8.510ns (81.174%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -2.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           4.743     6.220    cpu/u_regfile/switch_IBUF[0]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.124     6.344 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.809     7.154    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.278 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_54/O
                         net (fo=1, routed)           1.062     8.340    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.464 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.942     9.406    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.530 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.953    10.483    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.505    -2.033    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.469ns  (logic 1.974ns (18.852%)  route 8.495ns (81.148%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -2.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           4.743     6.220    cpu/u_regfile/switch_IBUF[0]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.124     6.344 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.809     7.154    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.278 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_54/O
                         net (fo=1, routed)           1.062     8.340    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.464 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.942     9.406    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.530 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.939    10.469    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.512    -2.026    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.459ns  (logic 1.976ns (20.886%)  route 7.483ns (79.114%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        -2.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  switch_IBUF[1]_inst/O
                         net (fo=2, routed)           4.085     5.565    cpu/u_regfile/switch_IBUF[1]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.689 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           1.239     6.927    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_83_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.051 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.425     7.476    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.600 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.923     8.523    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124     8.647 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.812     9.459    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.512    -2.026    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.421ns  (logic 1.976ns (20.970%)  route 7.446ns (79.030%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        -2.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  switch_IBUF[1]_inst/O
                         net (fo=2, routed)           4.085     5.565    cpu/u_regfile/switch_IBUF[1]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.689 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           1.239     6.927    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_83_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.051 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.425     7.476    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.600 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.923     8.523    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124     8.647 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.775     9.421    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.505    -2.033    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.002ns  (logic 1.880ns (20.883%)  route 7.122ns (79.117%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  switch_IBUF[7]_inst/O
                         net (fo=2, routed)           4.307     5.815    cpu/u_regfile/switch_IBUF[7]
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.939 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_23/O
                         net (fo=1, routed)           0.981     6.921    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.045 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           0.983     8.027    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.151 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.851     9.002    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.508    -2.030    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.868ns  (logic 1.981ns (22.341%)  route 6.886ns (77.659%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        -2.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch_IBUF[2]_inst/O
                         net (fo=2, routed)           3.300     4.785    cpu/u_regfile/switch_IBUF[2]
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124     4.909 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_118/O
                         net (fo=1, routed)           1.345     6.254    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_118_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.378 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.579     6.957    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_69_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.081 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.795     7.876    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.000 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.867     8.868    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.512    -2.026    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.844ns  (logic 1.880ns (21.257%)  route 6.964ns (78.743%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -2.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  switch_IBUF[7]_inst/O
                         net (fo=2, routed)           4.307     5.815    cpu/u_regfile/switch_IBUF[7]
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.939 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_23/O
                         net (fo=1, routed)           0.981     6.921    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.045 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           0.983     8.027    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.151 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.693     8.844    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.502    -2.036    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.745ns  (logic 1.981ns (22.655%)  route 6.764ns (77.345%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        -2.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch_IBUF[2]_inst/O
                         net (fo=2, routed)           3.300     4.785    cpu/u_regfile/switch_IBUF[2]
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124     4.909 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_118/O
                         net (fo=1, routed)           1.345     6.254    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_118_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.378 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.579     6.957    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_69_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.081 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.795     7.876    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.000 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.744     8.745    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.505    -2.033    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/CLK

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.284ns  (logic 1.973ns (23.819%)  route 6.311ns (76.181%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        -2.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_IBUF[3]_inst/O
                         net (fo=2, routed)           2.881     4.358    cpu/u_regfile/switch_IBUF[3]
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     4.482 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_114/O
                         net (fo=1, routed)           1.007     5.489    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.613 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_62/O
                         net (fo=1, routed)           0.564     6.177    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.301 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           1.020     7.321    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.445 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.839     8.284    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.512    -2.026    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.275ns  (logic 1.990ns (24.049%)  route 6.285ns (75.951%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        -2.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_IBUF[6]_inst/O
                         net (fo=2, routed)           3.037     4.531    cpu/u_regfile/switch_IBUF[6]
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.655 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_46/O
                         net (fo=1, routed)           1.147     5.802    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_46_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_28/O
                         net (fo=1, routed)           0.420     6.345    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_28_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.469 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.858     7.327    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.451 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.824     8.275    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.502    -2.036    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/btn_step1_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.235ns (16.478%)  route 1.193ns (83.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           1.193     1.429    u_confreg/btn_step_IBUF[1]
    SLICE_X51Y62         FDSE                                         r  u_confreg/btn_step1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.831    -0.321    u_confreg/cpu_clk
    SLICE_X51Y62         FDSE                                         r  u_confreg/btn_step1_r_reg/C

Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/btn_step0_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.244ns (16.894%)  route 1.203ns (83.106%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           1.203     1.447    u_confreg/btn_step_IBUF[0]
    SLICE_X51Y64         FDSE                                         r  u_confreg/btn_step0_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.830    -0.322    u_confreg/cpu_clk
    SLICE_X51Y64         FDSE                                         r  u_confreg/btn_step0_r_reg/C

Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/step0_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.289ns (18.329%)  route 1.290ns (81.671%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           1.290     1.534    u_confreg/btn_step_IBUF[0]
    SLICE_X53Y64         LUT5 (Prop_lut5_I2_O)        0.045     1.579 r  u_confreg/step0_flag_i_1/O
                         net (fo=1, routed)           0.000     1.579    u_confreg/step0_flag_i_1_n_0
    SLICE_X53Y64         FDRE                                         r  u_confreg/step0_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.829    -0.323    u_confreg/cpu_clk
    SLICE_X53Y64         FDRE                                         r  u_confreg/step0_flag_reg/C

Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/step1_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.280ns (16.147%)  route 1.456ns (83.853%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           1.456     1.692    u_confreg/btn_step_IBUF[1]
    SLICE_X53Y62         LUT5 (Prop_lut5_I2_O)        0.045     1.737 r  u_confreg/step1_flag_i_1/O
                         net (fo=1, routed)           0.000     1.737    u_confreg/step1_flag_i_1_n_0
    SLICE_X53Y62         FDRE                                         r  u_confreg/step1_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.830    -0.322    u_confreg/cpu_clk
    SLICE_X53Y62         FDRE                                         r  u_confreg/step1_flag_reg/C

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.750ns  (logic 0.307ns (17.534%)  route 1.443ns (82.466%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  switch_IBUF[6]_inst/O
                         net (fo=2, routed)           1.092     1.354    cpu/u_regfile/switch_IBUF[6]
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.399 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.351     1.750    cpu/u_regfile/rf_reg_r1_0_31_12_17/DIA1
    SLICE_X50Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.822    -0.330    cpu/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.763ns  (logic 0.307ns (17.398%)  route 1.457ns (82.602%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  switch_IBUF[6]_inst/O
                         net (fo=2, routed)           1.092     1.354    cpu/u_regfile/switch_IBUF[6]
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.399 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.365     1.763    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIA1
    SLICE_X46Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.824    -0.328    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X46Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.915ns  (logic 0.305ns (15.945%)  route 1.609ns (84.055%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switch_IBUF[4]_inst/O
                         net (fo=2, routed)           1.330     1.590    cpu/u_regfile/switch_IBUF[4]
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.635 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.279     1.915    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIB1
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.827    -0.325    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB_D1/CLK

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.915ns  (logic 0.310ns (16.191%)  route 1.605ns (83.809%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_IBUF[5]_inst/O
                         net (fo=2, routed)           1.349     1.615    cpu/u_regfile/switch_IBUF[5]
    SLICE_X41Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.660 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.255     1.915    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIC1
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.830    -0.322    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1/CLK

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.310ns (15.784%)  route 1.654ns (84.216%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_IBUF[5]_inst/O
                         net (fo=2, routed)           1.349     1.615    cpu/u_regfile/switch_IBUF[5]
    SLICE_X41Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.660 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.305     1.964    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIC1
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.827    -0.325    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC_D1/CLK

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.982ns  (logic 0.305ns (15.404%)  route 1.676ns (84.596%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switch_IBUF[4]_inst/O
                         net (fo=2, routed)           1.330     1.590    cpu/u_regfile/switch_IBUF[4]
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.635 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.347     1.982    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIB1
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.830    -0.322    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB_D1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll_1

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.483ns  (logic 1.974ns (18.826%)  route 8.510ns (81.174%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -2.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           4.743     6.220    cpu/u_regfile/switch_IBUF[0]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.124     6.344 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.809     7.154    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.278 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_54/O
                         net (fo=1, routed)           1.062     8.340    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.464 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.942     9.406    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.530 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.953    10.483    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.505    -2.033    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.469ns  (logic 1.974ns (18.852%)  route 8.495ns (81.148%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -2.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           4.743     6.220    cpu/u_regfile/switch_IBUF[0]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.124     6.344 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.809     7.154    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.278 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_54/O
                         net (fo=1, routed)           1.062     8.340    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.464 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.942     9.406    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.530 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.939    10.469    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.512    -2.026    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.459ns  (logic 1.976ns (20.886%)  route 7.483ns (79.114%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        -2.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  switch_IBUF[1]_inst/O
                         net (fo=2, routed)           4.085     5.565    cpu/u_regfile/switch_IBUF[1]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.689 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           1.239     6.927    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_83_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.051 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.425     7.476    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.600 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.923     8.523    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124     8.647 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.812     9.459    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.512    -2.026    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.421ns  (logic 1.976ns (20.970%)  route 7.446ns (79.030%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        -2.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  switch_IBUF[1]_inst/O
                         net (fo=2, routed)           4.085     5.565    cpu/u_regfile/switch_IBUF[1]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.689 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           1.239     6.927    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_83_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.051 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.425     7.476    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.600 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.923     8.523    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124     8.647 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.775     9.421    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.505    -2.033    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.002ns  (logic 1.880ns (20.883%)  route 7.122ns (79.117%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  switch_IBUF[7]_inst/O
                         net (fo=2, routed)           4.307     5.815    cpu/u_regfile/switch_IBUF[7]
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.939 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_23/O
                         net (fo=1, routed)           0.981     6.921    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.045 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           0.983     8.027    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.151 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.851     9.002    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.508    -2.030    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.868ns  (logic 1.981ns (22.341%)  route 6.886ns (77.659%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        -2.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch_IBUF[2]_inst/O
                         net (fo=2, routed)           3.300     4.785    cpu/u_regfile/switch_IBUF[2]
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124     4.909 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_118/O
                         net (fo=1, routed)           1.345     6.254    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_118_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.378 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.579     6.957    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_69_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.081 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.795     7.876    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.000 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.867     8.868    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.512    -2.026    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.844ns  (logic 1.880ns (21.257%)  route 6.964ns (78.743%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -2.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  switch_IBUF[7]_inst/O
                         net (fo=2, routed)           4.307     5.815    cpu/u_regfile/switch_IBUF[7]
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.939 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_23/O
                         net (fo=1, routed)           0.981     6.921    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.045 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           0.983     8.027    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.151 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.693     8.844    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.502    -2.036    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.745ns  (logic 1.981ns (22.655%)  route 6.764ns (77.345%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        -2.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch_IBUF[2]_inst/O
                         net (fo=2, routed)           3.300     4.785    cpu/u_regfile/switch_IBUF[2]
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124     4.909 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_118/O
                         net (fo=1, routed)           1.345     6.254    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_118_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.378 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.579     6.957    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_69_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.081 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.795     7.876    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.000 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.744     8.745    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.505    -2.033    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y68         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/CLK

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.284ns  (logic 1.973ns (23.819%)  route 6.311ns (76.181%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        -2.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_IBUF[3]_inst/O
                         net (fo=2, routed)           2.881     4.358    cpu/u_regfile/switch_IBUF[3]
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     4.482 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_114/O
                         net (fo=1, routed)           1.007     5.489    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.613 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_62/O
                         net (fo=1, routed)           0.564     6.177    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.301 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           1.020     7.321    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.445 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.839     8.284    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.512    -2.026    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y66         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.275ns  (logic 1.990ns (24.049%)  route 6.285ns (75.951%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        -2.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_IBUF[6]_inst/O
                         net (fo=2, routed)           3.037     4.531    cpu/u_regfile/switch_IBUF[6]
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.655 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_46/O
                         net (fo=1, routed)           1.147     5.802    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_46_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.926 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_28/O
                         net (fo=1, routed)           0.420     6.345    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_28_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.469 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.858     7.327    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.451 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.824     8.275    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       1.502    -2.036    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/btn_step1_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.235ns (16.478%)  route 1.193ns (83.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           1.193     1.429    u_confreg/btn_step_IBUF[1]
    SLICE_X51Y62         FDSE                                         r  u_confreg/btn_step1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.831    -0.321    u_confreg/cpu_clk
    SLICE_X51Y62         FDSE                                         r  u_confreg/btn_step1_r_reg/C

Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/btn_step0_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.244ns (16.894%)  route 1.203ns (83.106%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           1.203     1.447    u_confreg/btn_step_IBUF[0]
    SLICE_X51Y64         FDSE                                         r  u_confreg/btn_step0_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.830    -0.322    u_confreg/cpu_clk
    SLICE_X51Y64         FDSE                                         r  u_confreg/btn_step0_r_reg/C

Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/step0_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.289ns (18.329%)  route 1.290ns (81.671%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           1.290     1.534    u_confreg/btn_step_IBUF[0]
    SLICE_X53Y64         LUT5 (Prop_lut5_I2_O)        0.045     1.579 r  u_confreg/step0_flag_i_1/O
                         net (fo=1, routed)           0.000     1.579    u_confreg/step0_flag_i_1_n_0
    SLICE_X53Y64         FDRE                                         r  u_confreg/step0_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.829    -0.323    u_confreg/cpu_clk
    SLICE_X53Y64         FDRE                                         r  u_confreg/step0_flag_reg/C

Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/step1_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.280ns (16.147%)  route 1.456ns (83.853%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           1.456     1.692    u_confreg/btn_step_IBUF[1]
    SLICE_X53Y62         LUT5 (Prop_lut5_I2_O)        0.045     1.737 r  u_confreg/step1_flag_i_1/O
                         net (fo=1, routed)           0.000     1.737    u_confreg/step1_flag_i_1_n_0
    SLICE_X53Y62         FDRE                                         r  u_confreg/step1_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.830    -0.322    u_confreg/cpu_clk
    SLICE_X53Y62         FDRE                                         r  u_confreg/step1_flag_reg/C

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.750ns  (logic 0.307ns (17.534%)  route 1.443ns (82.466%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  switch_IBUF[6]_inst/O
                         net (fo=2, routed)           1.092     1.354    cpu/u_regfile/switch_IBUF[6]
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.399 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.351     1.750    cpu/u_regfile/rf_reg_r1_0_31_12_17/DIA1
    SLICE_X50Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.822    -0.330    cpu/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.763ns  (logic 0.307ns (17.398%)  route 1.457ns (82.602%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  switch_IBUF[6]_inst/O
                         net (fo=2, routed)           1.092     1.354    cpu/u_regfile/switch_IBUF[6]
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.399 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.365     1.763    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIA1
    SLICE_X46Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.824    -0.328    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X46Y72         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.915ns  (logic 0.305ns (15.945%)  route 1.609ns (84.055%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switch_IBUF[4]_inst/O
                         net (fo=2, routed)           1.330     1.590    cpu/u_regfile/switch_IBUF[4]
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.635 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.279     1.915    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIB1
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.827    -0.325    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMB_D1/CLK

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.915ns  (logic 0.310ns (16.191%)  route 1.605ns (83.809%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_IBUF[5]_inst/O
                         net (fo=2, routed)           1.349     1.615    cpu/u_regfile/switch_IBUF[5]
    SLICE_X41Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.660 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.255     1.915    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIC1
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.830    -0.322    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1/CLK

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.310ns (15.784%)  route 1.654ns (84.216%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_IBUF[5]_inst/O
                         net (fo=2, routed)           1.349     1.615    cpu/u_regfile/switch_IBUF[5]
    SLICE_X41Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.660 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.305     1.964    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIC1
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.827    -0.325    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y69         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC_D1/CLK

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.982ns  (logic 0.305ns (15.404%)  route 1.676ns (84.596%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switch_IBUF[4]_inst/O
                         net (fo=2, routed)           1.330     1.590    cpu/u_regfile/switch_IBUF[4]
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.635 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.347     1.982    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIB1
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17881, routed)       0.830    -0.322    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y70         RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB_D1/CLK





