OpenROAD 4a99e88667b0840531ca0096c4fa0da8f80d6cb1 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/iiitb_counter/runs/RUN_2022.09.06_10.51.26/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openlane/designs/iiitb_counter/runs/RUN_2022.09.06_10.51.26/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/iiitb_counter/runs/RUN_2022.09.06_10.51.26/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/iiitb_counter/runs/RUN_2022.09.06_10.51.26/tmp/routing/19-fill.def
[INFO ODB-0128] Design: iiitb_counter
[INFO ODB-0130]     Created 20 pins.
[INFO ODB-0131]     Created 315 components and 1371 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 1198 connections.
[INFO ODB-0133]     Created 60 nets and 173 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/iiitb_counter/runs/RUN_2022.09.06_10.51.26/tmp/routing/19-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   iiitb_counter
Die area:                 ( 0 0 ) ( 58695 69415 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     315
Number of terminals:      20
Number of snets:          2
Number of nets:           60

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 51.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 2810.
[INFO DRT-0033] mcon shape region query size = 3444.
[INFO DRT-0033] met1 shape region query size = 880.
[INFO DRT-0033] via shape region query size = 360.
[INFO DRT-0033] met2 shape region query size = 226.
[INFO DRT-0033] via2 shape region query size = 288.
[INFO DRT-0033] met3 shape region query size = 224.
[INFO DRT-0033] via3 shape region query size = 288.
[INFO DRT-0033] met4 shape region query size = 120.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 110 pins.
[INFO DRT-0081]   Complete 43 unique inst patterns.
[INFO DRT-0084]   Complete 58 groups.
#scanned instances     = 315
#unique  instances     = 51
#stdCellGenAp          = 842
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 626
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 173
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 100.80 (MB), peak = 100.80 (MB)

Number of guides:     403

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 8 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 10 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 138.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 120.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 70.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 208 vertical wires in 1 frboxes and 128 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 37 vertical wires in 1 frboxes and 26 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 102.00 (MB), peak = 102.00 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 102.08 (MB), peak = 102.08 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 117.08 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 120.95 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 121.20 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 121.20 (MB).
[INFO DRT-0199]   Number of violations = 36.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 456.79 (MB), peak = 468.73 (MB)
Total wire length = 1254 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 619 um.
Total wire length on LAYER met2 = 596 um.
Total wire length on LAYER met3 = 38 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 358.
Up-via summary (total 358):.

----------------------
 FR_MASTERSLICE      0
            li1    165
           met1    185
           met2      8
           met3      0
           met4      0
----------------------
                   358


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 36 violations.
    elapsed time = 00:00:00, memory = 456.79 (MB).
    Completing 20% with 36 violations.
    elapsed time = 00:00:00, memory = 456.79 (MB).
    Completing 30% with 36 violations.
    elapsed time = 00:00:00, memory = 456.79 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:00, memory = 456.79 (MB).
[INFO DRT-0199]   Number of violations = 12.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 456.91 (MB), peak = 468.90 (MB)
Total wire length = 1287 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 634 um.
Total wire length on LAYER met2 = 609 um.
Total wire length on LAYER met3 = 43 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 364.
Up-via summary (total 364):.

----------------------
 FR_MASTERSLICE      0
            li1    165
           met1    191
           met2      8
           met3      0
           met4      0
----------------------
                   364


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 456.91 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 456.91 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 456.91 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 456.91 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 456.91 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 456.91 (MB).
[INFO DRT-0199]   Number of violations = 7.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 456.91 (MB), peak = 468.90 (MB)
Total wire length = 1273 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 610 um.
Total wire length on LAYER met2 = 608 um.
Total wire length on LAYER met3 = 54 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 361.
Up-via summary (total 361):.

----------------------
 FR_MASTERSLICE      0
            li1    165
           met1    184
           met2     12
           met3      0
           met4      0
----------------------
                   361


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:01, memory = 456.91 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:01, memory = 456.91 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 456.91 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 456.91 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 456.91 (MB), peak = 468.90 (MB)
Total wire length = 1278 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 604 um.
Total wire length on LAYER met2 = 612 um.
Total wire length on LAYER met3 = 62 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 365.
Up-via summary (total 365):.

----------------------
 FR_MASTERSLICE      0
            li1    165
           met1    186
           met2     14
           met3      0
           met4      0
----------------------
                   365


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 456.91 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 456.91 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 456.91 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 456.91 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 456.91 (MB), peak = 468.90 (MB)
Total wire length = 1277 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 612 um.
Total wire length on LAYER met2 = 611 um.
Total wire length on LAYER met3 = 54 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 363.
Up-via summary (total 363):.

----------------------
 FR_MASTERSLICE      0
            li1    165
           met1    186
           met2     12
           met3      0
           met4      0
----------------------
                   363


[INFO DRT-0198] Complete detail routing.
Total wire length = 1277 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 612 um.
Total wire length on LAYER met2 = 611 um.
Total wire length on LAYER met3 = 54 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 363.
Up-via summary (total 363):.

----------------------
 FR_MASTERSLICE      0
            li1    165
           met1    186
           met2     12
           met3      0
           met4      0
----------------------
                   363


[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 456.91 (MB), peak = 468.90 (MB)

[INFO DRT-0180] Post processing.
Saving to /openlane/designs/iiitb_counter/runs/RUN_2022.09.06_10.51.26/results/routing/iiitb_counter.def
