
proiect25GYROIT2SPI2DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008680  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  08008810  08008810  00018810  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c3c  08008c3c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008c3c  08008c3c  00018c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c44  08008c44  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c44  08008c44  00018c44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c48  08008c48  00018c48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008c4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d4  200001dc  08008e28  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b0  08008e28  000203b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fda8  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028ab  00000000  00000000  0002ffb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d48  00000000  00000000  00032860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c20  00000000  00000000  000335a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028584  00000000  00000000  000341c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011617  00000000  00000000  0005c74c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ed8b8  00000000  00000000  0006dd63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015b61b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044b8  00000000  00000000  0015b66c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080087f8 	.word	0x080087f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080087f8 	.word	0x080087f8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <ADXL_WriteData>:
static uint8_t TxBuffer[] = { 0, 0, 0, 0, 0, 0, 0 };
static uint8_t RxBuffer[7];

extern DMA_HandleTypeDef hdma_spi1_rx;

bool ADXL_WriteData(uint8_t regAddress, uint8_t registerValue) {
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b086      	sub	sp, #24
 8000eb0:	af02      	add	r7, sp, #8
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	460a      	mov	r2, r1
 8000eb6:	71fb      	strb	r3, [r7, #7]
 8000eb8:	4613      	mov	r3, r2
 8000eba:	71bb      	strb	r3, [r7, #6]
	uint8_t TxBuffer[2];
	uint8_t RxBuffer[2];

	TxBuffer[0] = regAddress;
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = registerValue;
 8000ec0:	79bb      	ldrb	r3, [r7, #6]
 8000ec2:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_RESET);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	2140      	movs	r1, #64	; 0x40
 8000ec8:	4810      	ldr	r0, [pc, #64]	; (8000f0c <ADXL_WriteData+0x60>)
 8000eca:	f001 fdb3 	bl	8002a34 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive(&hspi1, TxBuffer, RxBuffer, 2, 200) != HAL_OK)
 8000ece:	f107 0208 	add.w	r2, r7, #8
 8000ed2:	f107 010c 	add.w	r1, r7, #12
 8000ed6:	23c8      	movs	r3, #200	; 0xc8
 8000ed8:	9300      	str	r3, [sp, #0]
 8000eda:	2302      	movs	r3, #2
 8000edc:	480c      	ldr	r0, [pc, #48]	; (8000f10 <ADXL_WriteData+0x64>)
 8000ede:	f003 fb0c 	bl	80044fa <HAL_SPI_TransmitReceive>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d006      	beq.n	8000ef6 <ADXL_WriteData+0x4a>
	{
		HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	2140      	movs	r1, #64	; 0x40
 8000eec:	4807      	ldr	r0, [pc, #28]	; (8000f0c <ADXL_WriteData+0x60>)
 8000eee:	f001 fda1 	bl	8002a34 <HAL_GPIO_WritePin>

		return false;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	e005      	b.n	8000f02 <ADXL_WriteData+0x56>
	}
	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	2140      	movs	r1, #64	; 0x40
 8000efa:	4804      	ldr	r0, [pc, #16]	; (8000f0c <ADXL_WriteData+0x60>)
 8000efc:	f001 fd9a 	bl	8002a34 <HAL_GPIO_WritePin>

	return true;
 8000f00:	2301      	movs	r3, #1
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3710      	adds	r7, #16
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	48000400 	.word	0x48000400
 8000f10:	20000220 	.word	0x20000220

08000f14 <ADXL_ReadData>:

bool ADXL_ReadData(uint8_t regAddress, uint8_t *registerValue) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af02      	add	r7, sp, #8
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	6039      	str	r1, [r7, #0]
 8000f1e:	71fb      	strb	r3, [r7, #7]
	uint8_t TxBuffer[2];
	uint8_t RxBuffer[2];

	TxBuffer[0] = ADXL_SPI_ReadOp | regAddress;
 8000f20:	79fb      	ldrb	r3, [r7, #7]
 8000f22:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_RESET);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2140      	movs	r1, #64	; 0x40
 8000f32:	4812      	ldr	r0, [pc, #72]	; (8000f7c <ADXL_ReadData+0x68>)
 8000f34:	f001 fd7e 	bl	8002a34 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive(&hspi1, TxBuffer, RxBuffer, 2, 200) != HAL_OK) {
 8000f38:	f107 0208 	add.w	r2, r7, #8
 8000f3c:	f107 010c 	add.w	r1, r7, #12
 8000f40:	23c8      	movs	r3, #200	; 0xc8
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2302      	movs	r3, #2
 8000f46:	480e      	ldr	r0, [pc, #56]	; (8000f80 <ADXL_ReadData+0x6c>)
 8000f48:	f003 fad7 	bl	80044fa <HAL_SPI_TransmitReceive>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d006      	beq.n	8000f60 <ADXL_ReadData+0x4c>
		HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8000f52:	2201      	movs	r2, #1
 8000f54:	2140      	movs	r1, #64	; 0x40
 8000f56:	4809      	ldr	r0, [pc, #36]	; (8000f7c <ADXL_ReadData+0x68>)
 8000f58:	f001 fd6c 	bl	8002a34 <HAL_GPIO_WritePin>
		return false;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	e008      	b.n	8000f72 <ADXL_ReadData+0x5e>

	}
	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8000f60:	2201      	movs	r2, #1
 8000f62:	2140      	movs	r1, #64	; 0x40
 8000f64:	4805      	ldr	r0, [pc, #20]	; (8000f7c <ADXL_ReadData+0x68>)
 8000f66:	f001 fd65 	bl	8002a34 <HAL_GPIO_WritePin>
	*registerValue = RxBuffer[1];
 8000f6a:	7a7a      	ldrb	r2, [r7, #9]
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	701a      	strb	r2, [r3, #0]

	return true;
 8000f70:	2301      	movs	r3, #1
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	48000400 	.word	0x48000400
 8000f80:	20000220 	.word	0x20000220

08000f84 <ADXL_ReadValuesXYZ>:
	//commit
	//ssss

}

void ADXL_ReadValuesXYZ(int16_t *x, int16_t *y, int16_t *z) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08a      	sub	sp, #40	; 0x28
 8000f88:	af02      	add	r7, sp, #8
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
	uint8_t TxBuffer[] = { 0, 0, 0, 0, 0, 0, 0 };
 8000f90:	4a22      	ldr	r2, [pc, #136]	; (800101c <ADXL_ReadValuesXYZ+0x98>)
 8000f92:	f107 0318 	add.w	r3, r7, #24
 8000f96:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f9a:	6018      	str	r0, [r3, #0]
 8000f9c:	3304      	adds	r3, #4
 8000f9e:	8019      	strh	r1, [r3, #0]
 8000fa0:	3302      	adds	r3, #2
 8000fa2:	0c0a      	lsrs	r2, r1, #16
 8000fa4:	701a      	strb	r2, [r3, #0]
	uint8_t RxBuffer[7];

	TxBuffer[0] = ADXL_DATAX0 | ADXL_SPI_MB | ADXL_SPI_ReadOp;
 8000fa6:	23f2      	movs	r3, #242	; 0xf2
 8000fa8:	763b      	strb	r3, [r7, #24]
	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_RESET);
 8000faa:	2200      	movs	r2, #0
 8000fac:	2140      	movs	r1, #64	; 0x40
 8000fae:	481c      	ldr	r0, [pc, #112]	; (8001020 <ADXL_ReadValuesXYZ+0x9c>)
 8000fb0:	f001 fd40 	bl	8002a34 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, TxBuffer, RxBuffer, 7, 200);
 8000fb4:	f107 0210 	add.w	r2, r7, #16
 8000fb8:	f107 0118 	add.w	r1, r7, #24
 8000fbc:	23c8      	movs	r3, #200	; 0xc8
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	2307      	movs	r3, #7
 8000fc2:	4818      	ldr	r0, [pc, #96]	; (8001024 <ADXL_ReadValuesXYZ+0xa0>)
 8000fc4:	f003 fa99 	bl	80044fa <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8000fc8:	2201      	movs	r2, #1
 8000fca:	2140      	movs	r1, #64	; 0x40
 8000fcc:	4814      	ldr	r0, [pc, #80]	; (8001020 <ADXL_ReadValuesXYZ+0x9c>)
 8000fce:	f001 fd31 	bl	8002a34 <HAL_GPIO_WritePin>

	*x = ((int16_t) RxBuffer[2] << 8) + RxBuffer[1];
 8000fd2:	7cbb      	ldrb	r3, [r7, #18]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	021b      	lsls	r3, r3, #8
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	7c7b      	ldrb	r3, [r7, #17]
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	4413      	add	r3, r2
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	b21a      	sxth	r2, r3
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	801a      	strh	r2, [r3, #0]
	*y = ((int16_t) RxBuffer[4] << 8) + RxBuffer[3];
 8000fe8:	7d3b      	ldrb	r3, [r7, #20]
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	021b      	lsls	r3, r3, #8
 8000fee:	b29a      	uxth	r2, r3
 8000ff0:	7cfb      	ldrb	r3, [r7, #19]
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	4413      	add	r3, r2
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	b21a      	sxth	r2, r3
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	801a      	strh	r2, [r3, #0]
	*z = ((int16_t) RxBuffer[6] << 8) + RxBuffer[5];
 8000ffe:	7dbb      	ldrb	r3, [r7, #22]
 8001000:	b29b      	uxth	r3, r3
 8001002:	021b      	lsls	r3, r3, #8
 8001004:	b29a      	uxth	r2, r3
 8001006:	7d7b      	ldrb	r3, [r7, #21]
 8001008:	b29b      	uxth	r3, r3
 800100a:	4413      	add	r3, r2
 800100c:	b29b      	uxth	r3, r3
 800100e:	b21a      	sxth	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	801a      	strh	r2, [r3, #0]
}
 8001014:	bf00      	nop
 8001016:	3720      	adds	r7, #32
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	08008810 	.word	0x08008810
 8001020:	48000400 	.word	0x48000400
 8001024:	20000220 	.word	0x20000220

08001028 <ADXL_IT_GetValuesXYZ>:



void ADXL_IT_GetValuesXYZ(int16_t *x, int16_t *y, int16_t *z)
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	607a      	str	r2, [r7, #4]
	*x = ((int16_t) RxBuffer[2] << 8) + RxBuffer[1];
 8001034:	4b16      	ldr	r3, [pc, #88]	; (8001090 <ADXL_IT_GetValuesXYZ+0x68>)
 8001036:	789b      	ldrb	r3, [r3, #2]
 8001038:	b29b      	uxth	r3, r3
 800103a:	021b      	lsls	r3, r3, #8
 800103c:	b29a      	uxth	r2, r3
 800103e:	4b14      	ldr	r3, [pc, #80]	; (8001090 <ADXL_IT_GetValuesXYZ+0x68>)
 8001040:	785b      	ldrb	r3, [r3, #1]
 8001042:	b29b      	uxth	r3, r3
 8001044:	4413      	add	r3, r2
 8001046:	b29b      	uxth	r3, r3
 8001048:	b21a      	sxth	r2, r3
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	801a      	strh	r2, [r3, #0]
	*y = ((int16_t) RxBuffer[4] << 8) + RxBuffer[3];
 800104e:	4b10      	ldr	r3, [pc, #64]	; (8001090 <ADXL_IT_GetValuesXYZ+0x68>)
 8001050:	791b      	ldrb	r3, [r3, #4]
 8001052:	b29b      	uxth	r3, r3
 8001054:	021b      	lsls	r3, r3, #8
 8001056:	b29a      	uxth	r2, r3
 8001058:	4b0d      	ldr	r3, [pc, #52]	; (8001090 <ADXL_IT_GetValuesXYZ+0x68>)
 800105a:	78db      	ldrb	r3, [r3, #3]
 800105c:	b29b      	uxth	r3, r3
 800105e:	4413      	add	r3, r2
 8001060:	b29b      	uxth	r3, r3
 8001062:	b21a      	sxth	r2, r3
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	801a      	strh	r2, [r3, #0]
	*z = ((int16_t) RxBuffer[6] << 8) + RxBuffer[5];
 8001068:	4b09      	ldr	r3, [pc, #36]	; (8001090 <ADXL_IT_GetValuesXYZ+0x68>)
 800106a:	799b      	ldrb	r3, [r3, #6]
 800106c:	b29b      	uxth	r3, r3
 800106e:	021b      	lsls	r3, r3, #8
 8001070:	b29a      	uxth	r2, r3
 8001072:	4b07      	ldr	r3, [pc, #28]	; (8001090 <ADXL_IT_GetValuesXYZ+0x68>)
 8001074:	795b      	ldrb	r3, [r3, #5]
 8001076:	b29b      	uxth	r3, r3
 8001078:	4413      	add	r3, r2
 800107a:	b29b      	uxth	r3, r3
 800107c:	b21a      	sxth	r2, r3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	801a      	strh	r2, [r3, #0]
}
 8001082:	bf00      	nop
 8001084:	3714      	adds	r7, #20
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	20000204 	.word	0x20000204

08001094 <ADXL_IT_StartSPI>:

void ADXL_IT_StartSPI()
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
	for(int i = 1; i < 7; i++)
 800109a:	2301      	movs	r3, #1
 800109c:	607b      	str	r3, [r7, #4]
 800109e:	e007      	b.n	80010b0 <ADXL_IT_StartSPI+0x1c>
	{
		TxBuffer[i] = 0;
 80010a0:	4a12      	ldr	r2, [pc, #72]	; (80010ec <ADXL_IT_StartSPI+0x58>)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4413      	add	r3, r2
 80010a6:	2200      	movs	r2, #0
 80010a8:	701a      	strb	r2, [r3, #0]
	for(int i = 1; i < 7; i++)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	3301      	adds	r3, #1
 80010ae:	607b      	str	r3, [r7, #4]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2b06      	cmp	r3, #6
 80010b4:	ddf4      	ble.n	80010a0 <ADXL_IT_StartSPI+0xc>
	}

	TxBuffer[0] = ADXL_DATAX0 | ADXL_SPI_MB | ADXL_SPI_ReadOp;
 80010b6:	4b0d      	ldr	r3, [pc, #52]	; (80010ec <ADXL_IT_StartSPI+0x58>)
 80010b8:	22f2      	movs	r2, #242	; 0xf2
 80010ba:	701a      	strb	r2, [r3, #0]

	if(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_READY)
 80010bc:	480c      	ldr	r0, [pc, #48]	; (80010f0 <ADXL_IT_StartSPI+0x5c>)
 80010be:	f003 fee3 	bl	8004e88 <HAL_SPI_GetState>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d10d      	bne.n	80010e4 <ADXL_IT_StartSPI+0x50>
	{
		ACC_EXTI_Interrupt = true;
 80010c8:	4b0a      	ldr	r3, [pc, #40]	; (80010f4 <ADXL_IT_StartSPI+0x60>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_RESET);
 80010ce:	2200      	movs	r2, #0
 80010d0:	2140      	movs	r1, #64	; 0x40
 80010d2:	4809      	ldr	r0, [pc, #36]	; (80010f8 <ADXL_IT_StartSPI+0x64>)
 80010d4:	f001 fcae 	bl	8002a34 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive_DMA(&hspi1, TxBuffer, RxBuffer, 7);
 80010d8:	2307      	movs	r3, #7
 80010da:	4a08      	ldr	r2, [pc, #32]	; (80010fc <ADXL_IT_StartSPI+0x68>)
 80010dc:	4903      	ldr	r1, [pc, #12]	; (80010ec <ADXL_IT_StartSPI+0x58>)
 80010de:	4804      	ldr	r0, [pc, #16]	; (80010f0 <ADXL_IT_StartSPI+0x5c>)
 80010e0:	f003 fc1e 	bl	8004920 <HAL_SPI_TransmitReceive_DMA>
	}
}
 80010e4:	bf00      	nop
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	200001fc 	.word	0x200001fc
 80010f0:	20000220 	.word	0x20000220
 80010f4:	200001f8 	.word	0x200001f8
 80010f8:	48000400 	.word	0x48000400
 80010fc:	20000204 	.word	0x20000204

08001100 <ADXL_Stop_Measurebit>:

}


void ADXL_Stop_Measurebit(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
	ADXL_WriteData(ADXL_POWER_CTL, 0x4);
 8001104:	2104      	movs	r1, #4
 8001106:	202d      	movs	r0, #45	; 0x2d
 8001108:	f7ff fed0 	bl	8000eac <ADXL_WriteData>

}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}

08001110 <ADXL_Set_Measurebit>:

void ADXL_Set_Measurebit(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
	ADXL_WriteData(ADXL_POWER_CTL, 0x0);
 8001114:	2100      	movs	r1, #0
 8001116:	202d      	movs	r0, #45	; 0x2d
 8001118:	f7ff fec8 	bl	8000eac <ADXL_WriteData>
	ADXL_WriteData(ADXL_POWER_CTL, 0x8);
 800111c:	2108      	movs	r1, #8
 800111e:	202d      	movs	r0, #45	; 0x2d
 8001120:	f7ff fec4 	bl	8000eac <ADXL_WriteData>
}
 8001124:	bf00      	nop
 8001126:	bd80      	pop	{r7, pc}

08001128 <ADXL_ConvertXYZValuesG>:

void ADXL_ConvertXYZValuesG(int16_t *xg , int16_t *yg, int16_t *zg)
{
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	60b9      	str	r1, [r7, #8]
 8001132:	607a      	str	r2, [r7, #4]

//	ADXL_Set_Measurebit();
//ADXL_IT_ReadValuesXYZ(&x, &y, &z);
	*xg = (*xg) * ADXL345_SCALE_FACTOR;
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f9b3 3000 	ldrsh.w	r3, [r3]
 800113a:	b29b      	uxth	r3, r3
 800113c:	461a      	mov	r2, r3
 800113e:	0092      	lsls	r2, r2, #2
 8001140:	441a      	add	r2, r3
 8001142:	00d2      	lsls	r2, r2, #3
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	b29b      	uxth	r3, r3
 8001148:	b21a      	sxth	r2, r3
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	801a      	strh	r2, [r3, #0]
	*yg = (*yg) * ADXL345_SCALE_FACTOR;
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001154:	b29b      	uxth	r3, r3
 8001156:	461a      	mov	r2, r3
 8001158:	0092      	lsls	r2, r2, #2
 800115a:	441a      	add	r2, r3
 800115c:	00d2      	lsls	r2, r2, #3
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	b29b      	uxth	r3, r3
 8001162:	b21a      	sxth	r2, r3
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	801a      	strh	r2, [r3, #0]
	*zg = (*zg) * ADXL345_SCALE_FACTOR;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800116e:	b29b      	uxth	r3, r3
 8001170:	461a      	mov	r2, r3
 8001172:	0092      	lsls	r2, r2, #2
 8001174:	441a      	add	r2, r3
 8001176:	00d2      	lsls	r2, r2, #3
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	b29b      	uxth	r3, r3
 800117c:	b21a      	sxth	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	801a      	strh	r2, [r3, #0]
}
 8001182:	bf00      	nop
 8001184:	3714      	adds	r7, #20
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr

0800118e <ADXL_INIT_IT>:

void ADXL_INIT_IT()
{
 800118e:	b580      	push	{r7, lr}
 8001190:	af00      	add	r7, sp, #0
	ADXL_WriteData(ADXL_INT_MAP_REG , 0x80);  //setam bit d7 ca sa activam intreruperea data ready pt int2
 8001192:	2180      	movs	r1, #128	; 0x80
 8001194:	202f      	movs	r0, #47	; 0x2f
 8001196:	f7ff fe89 	bl	8000eac <ADXL_WriteData>
	ADXL_WriteData(ADXL_INT_ENABLE_REG, 0x80);
 800119a:	2180      	movs	r1, #128	; 0x80
 800119c:	202e      	movs	r0, #46	; 0x2e
 800119e:	f7ff fe85 	bl	8000eac <ADXL_WriteData>
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
	...

080011a8 <ADXL_Init>:

int ADXL_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
	uint8_t devId;

	//reset ADXL
	HAL_GPIO_TogglePin(ADXL_RESET_GPIO_Port, ADXL_RESET_Pin);
 80011ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011b2:	4810      	ldr	r0, [pc, #64]	; (80011f4 <ADXL_Init+0x4c>)
 80011b4:	f001 fc56 	bl	8002a64 <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 80011b8:	2064      	movs	r0, #100	; 0x64
 80011ba:	f000 ff0b 	bl	8001fd4 <HAL_Delay>
	HAL_GPIO_TogglePin(ADXL_RESET_GPIO_Port, ADXL_RESET_Pin);
 80011be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011c2:	480c      	ldr	r0, [pc, #48]	; (80011f4 <ADXL_Init+0x4c>)
 80011c4:	f001 fc4e 	bl	8002a64 <HAL_GPIO_TogglePin>

    // Enter low power mode
    ADXL_Stop_Measurebit();
 80011c8:	f7ff ff9a 	bl	8001100 <ADXL_Stop_Measurebit>

	// Check SPI Communication
    ADXL_ReadData(ADXL_DEVICEID, &devId);
 80011cc:	1dfb      	adds	r3, r7, #7
 80011ce:	4619      	mov	r1, r3
 80011d0:	2000      	movs	r0, #0
 80011d2:	f7ff fe9f 	bl	8000f14 <ADXL_ReadData>
    if (devId != 0xE5)
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	2be5      	cmp	r3, #229	; 0xe5
 80011da:	d001      	beq.n	80011e0 <ADXL_Init+0x38>
    {
    	Error_Handler();
 80011dc:	f000 fb59 	bl	8001892 <Error_Handler>
    }
    ADXL_INIT_IT();
 80011e0:	f7ff ffd5 	bl	800118e <ADXL_INIT_IT>

	// Start Measure
    ADXL_Set_Measurebit();
 80011e4:	f7ff ff94 	bl	8001110 <ADXL_Set_Measurebit>

	// Make 1 dummy read to x, y, z, return -EIO if HAL Read fails
  //

    return 0;
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	48000800 	.word	0x48000800

080011f8 <GYRO_WriteData>:
#define GYRO_POWERMODENORMAL 0xF
#define GYRO345_SCALE_FACTOR 9   //0,009 inmultim cu 1000 sa avem integer
#define GYRO_CTRLREG3   0x22

bool GYRO_WriteData(uint8_t regAddress, uint8_t registerValue)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	460a      	mov	r2, r1
 8001202:	71fb      	strb	r3, [r7, #7]
 8001204:	4613      	mov	r3, r2
 8001206:	71bb      	strb	r3, [r7, #6]
	bool rc = true;
 8001208:	2301      	movs	r3, #1
 800120a:	73fb      	strb	r3, [r7, #15]
	uint8_t TxBuffer[2];

	TxBuffer[0] = regAddress;
 800120c:	79fb      	ldrb	r3, [r7, #7]
 800120e:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = registerValue;
 8001210:	79bb      	ldrb	r3, [r7, #6]
 8001212:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_RESET);
 8001214:	2200      	movs	r2, #0
 8001216:	f44f 7100 	mov.w	r1, #512	; 0x200
 800121a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800121e:	f001 fc09 	bl	8002a34 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(&hspi1, TxBuffer, 2, HAL_MAX_DELAY) != HAL_OK)
 8001222:	f107 010c 	add.w	r1, r7, #12
 8001226:	f04f 33ff 	mov.w	r3, #4294967295
 800122a:	2202      	movs	r2, #2
 800122c:	4809      	ldr	r0, [pc, #36]	; (8001254 <GYRO_WriteData+0x5c>)
 800122e:	f002 fff6 	bl	800421e <HAL_SPI_Transmit>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <GYRO_WriteData+0x44>
	{
		rc = false;
 8001238:	2300      	movs	r3, #0
 800123a:	73fb      	strb	r3, [r7, #15]
	}
	HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_SET);
 800123c:	2201      	movs	r2, #1
 800123e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001242:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001246:	f001 fbf5 	bl	8002a34 <HAL_GPIO_WritePin>

	return rc;
 800124a:	7bfb      	ldrb	r3, [r7, #15]
}
 800124c:	4618      	mov	r0, r3
 800124e:	3710      	adds	r7, #16
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20000220 	.word	0x20000220

08001258 <GYRO_ReadData>:

bool GYRO_ReadData(uint8_t regAddress, uint8_t *registerValue) {
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af02      	add	r7, sp, #8
 800125e:	4603      	mov	r3, r0
 8001260:	6039      	str	r1, [r7, #0]
 8001262:	71fb      	strb	r3, [r7, #7]
	uint8_t TxBuffer[2];
	uint8_t RxBuffer[2];

	TxBuffer[0] = GYRO_SPI_ReadOp | regAddress;
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800126a:	b2db      	uxtb	r3, r3
 800126c:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0xFF;
 800126e:	23ff      	movs	r3, #255	; 0xff
 8001270:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_RESET);
 8001272:	2200      	movs	r2, #0
 8001274:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001278:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800127c:	f001 fbda 	bl	8002a34 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive(&hspi1, TxBuffer, RxBuffer, 2, HAL_MAX_DELAY) != HAL_OK) {
 8001280:	f107 0208 	add.w	r2, r7, #8
 8001284:	f107 010c 	add.w	r1, r7, #12
 8001288:	f04f 33ff 	mov.w	r3, #4294967295
 800128c:	9300      	str	r3, [sp, #0]
 800128e:	2302      	movs	r3, #2
 8001290:	480e      	ldr	r0, [pc, #56]	; (80012cc <GYRO_ReadData+0x74>)
 8001292:	f003 f932 	bl	80044fa <HAL_SPI_TransmitReceive>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d008      	beq.n	80012ae <GYRO_ReadData+0x56>
		HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_SET);
 800129c:	2201      	movs	r2, #1
 800129e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012a6:	f001 fbc5 	bl	8002a34 <HAL_GPIO_WritePin>
		return false;
 80012aa:	2300      	movs	r3, #0
 80012ac:	e00a      	b.n	80012c4 <GYRO_ReadData+0x6c>

	}
	HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_SET);
 80012ae:	2201      	movs	r2, #1
 80012b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012b8:	f001 fbbc 	bl	8002a34 <HAL_GPIO_WritePin>
	*registerValue = RxBuffer[1];
 80012bc:	7a7a      	ldrb	r2, [r7, #9]
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	701a      	strb	r2, [r3, #0]

	return true;
 80012c2:	2301      	movs	r3, #1
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20000220 	.word	0x20000220

080012d0 <GYRO_ReadValuesXYZ>:

void GYRO_ReadValuesXYZ(int16_t *x, int16_t *y, int16_t *z)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b08a      	sub	sp, #40	; 0x28
 80012d4:	af02      	add	r7, sp, #8
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
	uint8_t TxBuffer[7] = { 0 };
 80012dc:	2300      	movs	r3, #0
 80012de:	61bb      	str	r3, [r7, #24]
 80012e0:	f107 031c 	add.w	r3, r7, #28
 80012e4:	2100      	movs	r1, #0
 80012e6:	460a      	mov	r2, r1
 80012e8:	801a      	strh	r2, [r3, #0]
 80012ea:	460a      	mov	r2, r1
 80012ec:	709a      	strb	r2, [r3, #2]
	uint8_t RxBuffer[7];

	TxBuffer[0] = GYRO_DATAX0 | GYRO_SPI_MB | GYRO_SPI_ReadOp;
 80012ee:	23e8      	movs	r3, #232	; 0xe8
 80012f0:	763b      	strb	r3, [r7, #24]
	HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_RESET);
 80012f2:	2200      	movs	r2, #0
 80012f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012fc:	f001 fb9a 	bl	8002a34 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, TxBuffer, RxBuffer, 7, HAL_MAX_DELAY);
 8001300:	f107 0210 	add.w	r2, r7, #16
 8001304:	f107 0118 	add.w	r1, r7, #24
 8001308:	f04f 33ff 	mov.w	r3, #4294967295
 800130c:	9300      	str	r3, [sp, #0]
 800130e:	2307      	movs	r3, #7
 8001310:	4814      	ldr	r0, [pc, #80]	; (8001364 <GYRO_ReadValuesXYZ+0x94>)
 8001312:	f003 f8f2 	bl	80044fa <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_SET);
 8001316:	2201      	movs	r2, #1
 8001318:	f44f 7100 	mov.w	r1, #512	; 0x200
 800131c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001320:	f001 fb88 	bl	8002a34 <HAL_GPIO_WritePin>

	*x = (int16_t)(RxBuffer[2] << 8) | RxBuffer[1];
 8001324:	7cbb      	ldrb	r3, [r7, #18]
 8001326:	021b      	lsls	r3, r3, #8
 8001328:	b21a      	sxth	r2, r3
 800132a:	7c7b      	ldrb	r3, [r7, #17]
 800132c:	b21b      	sxth	r3, r3
 800132e:	4313      	orrs	r3, r2
 8001330:	b21a      	sxth	r2, r3
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	801a      	strh	r2, [r3, #0]
	*y = (int16_t)(RxBuffer[4] << 8) | RxBuffer[3];
 8001336:	7d3b      	ldrb	r3, [r7, #20]
 8001338:	021b      	lsls	r3, r3, #8
 800133a:	b21a      	sxth	r2, r3
 800133c:	7cfb      	ldrb	r3, [r7, #19]
 800133e:	b21b      	sxth	r3, r3
 8001340:	4313      	orrs	r3, r2
 8001342:	b21a      	sxth	r2, r3
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	801a      	strh	r2, [r3, #0]
	*z = (int16_t)(RxBuffer[6] << 8) | RxBuffer[5];
 8001348:	7dbb      	ldrb	r3, [r7, #22]
 800134a:	021b      	lsls	r3, r3, #8
 800134c:	b21a      	sxth	r2, r3
 800134e:	7d7b      	ldrb	r3, [r7, #21]
 8001350:	b21b      	sxth	r3, r3
 8001352:	4313      	orrs	r3, r2
 8001354:	b21a      	sxth	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	801a      	strh	r2, [r3, #0]
}
 800135a:	bf00      	nop
 800135c:	3720      	adds	r7, #32
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000220 	.word	0x20000220

08001368 <GYRO_PowerMode>:


void GYRO_PowerMode()
{   uint8_t devId;
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
//	//reset GYRO
	HAL_GPIO_TogglePin(ADXL_RESET_GPIO_Port, ADXL_RESET_Pin);
 800136e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001372:	4815      	ldr	r0, [pc, #84]	; (80013c8 <GYRO_PowerMode+0x60>)
 8001374:	f001 fb76 	bl	8002a64 <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 8001378:	2064      	movs	r0, #100	; 0x64
 800137a:	f000 fe2b 	bl	8001fd4 <HAL_Delay>
    HAL_GPIO_TogglePin(ADXL_RESET_GPIO_Port, ADXL_RESET_Pin);
 800137e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001382:	4811      	ldr	r0, [pc, #68]	; (80013c8 <GYRO_PowerMode+0x60>)
 8001384:	f001 fb6e 	bl	8002a64 <HAL_GPIO_TogglePin>

   //stop GYRO power mode
    GYRO_WriteData(GYRO_CTRL_REG1,0x8);  //set gyro sleep mode test?  stop:0x0
 8001388:	2108      	movs	r1, #8
 800138a:	2020      	movs	r0, #32
 800138c:	f7ff ff34 	bl	80011f8 <GYRO_WriteData>
    HAL_Delay(100);
 8001390:	2064      	movs	r0, #100	; 0x64
 8001392:	f000 fe1f 	bl	8001fd4 <HAL_Delay>
   //Check SPI communication

    GYRO_ReadData(GYRO_DEVID, &devId);
 8001396:	1dfb      	adds	r3, r7, #7
 8001398:	4619      	mov	r1, r3
 800139a:	200f      	movs	r0, #15
 800139c:	f7ff ff5c 	bl	8001258 <GYRO_ReadData>
    if(devId != 0xD3)
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	2bd3      	cmp	r3, #211	; 0xd3
 80013a4:	d001      	beq.n	80013aa <GYRO_PowerMode+0x42>
    {
    	Error_Handler();
 80013a6:	f000 fa74 	bl	8001892 <Error_Handler>
    }
   //enable pin2 DRDY interrupt
    GYRO_WriteData(GYRO_CTRLREG3, 0x8);   //setam bit D3 I2_DRDY pentru a activa intreruprea Data Ready;
 80013aa:	2108      	movs	r1, #8
 80013ac:	2022      	movs	r0, #34	; 0x22
 80013ae:	f7ff ff23 	bl	80011f8 <GYRO_WriteData>

   //start GYRO power mode-normal
	GYRO_WriteData(GYRO_CTRL_REG1,GYRO_POWERMODENORMAL);
 80013b2:	210f      	movs	r1, #15
 80013b4:	2020      	movs	r0, #32
 80013b6:	f7ff ff1f 	bl	80011f8 <GYRO_WriteData>
	HAL_Delay(250);
 80013ba:	20fa      	movs	r0, #250	; 0xfa
 80013bc:	f000 fe0a 	bl	8001fd4 <HAL_Delay>
}
 80013c0:	bf00      	nop
 80013c2:	3708      	adds	r7, #8
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	48000800 	.word	0x48000800

080013cc <GYRO_IT_GetValuesXYZ>:

void GYRO_IT_GetValuesXYZ(int16_t *x, int16_t *y, int16_t *z)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b085      	sub	sp, #20
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
	*x = ((int16_t) RxBuffer[2] << 8) + RxBuffer[1];
 80013d8:	4b16      	ldr	r3, [pc, #88]	; (8001434 <GYRO_IT_GetValuesXYZ+0x68>)
 80013da:	789b      	ldrb	r3, [r3, #2]
 80013dc:	b29b      	uxth	r3, r3
 80013de:	021b      	lsls	r3, r3, #8
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	4b14      	ldr	r3, [pc, #80]	; (8001434 <GYRO_IT_GetValuesXYZ+0x68>)
 80013e4:	785b      	ldrb	r3, [r3, #1]
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	4413      	add	r3, r2
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	b21a      	sxth	r2, r3
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	801a      	strh	r2, [r3, #0]
	*y = ((int16_t) RxBuffer[4] << 8) + RxBuffer[3];
 80013f2:	4b10      	ldr	r3, [pc, #64]	; (8001434 <GYRO_IT_GetValuesXYZ+0x68>)
 80013f4:	791b      	ldrb	r3, [r3, #4]
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	021b      	lsls	r3, r3, #8
 80013fa:	b29a      	uxth	r2, r3
 80013fc:	4b0d      	ldr	r3, [pc, #52]	; (8001434 <GYRO_IT_GetValuesXYZ+0x68>)
 80013fe:	78db      	ldrb	r3, [r3, #3]
 8001400:	b29b      	uxth	r3, r3
 8001402:	4413      	add	r3, r2
 8001404:	b29b      	uxth	r3, r3
 8001406:	b21a      	sxth	r2, r3
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	801a      	strh	r2, [r3, #0]
	*z = ((int16_t) RxBuffer[6] << 8) + RxBuffer[5];
 800140c:	4b09      	ldr	r3, [pc, #36]	; (8001434 <GYRO_IT_GetValuesXYZ+0x68>)
 800140e:	799b      	ldrb	r3, [r3, #6]
 8001410:	b29b      	uxth	r3, r3
 8001412:	021b      	lsls	r3, r3, #8
 8001414:	b29a      	uxth	r2, r3
 8001416:	4b07      	ldr	r3, [pc, #28]	; (8001434 <GYRO_IT_GetValuesXYZ+0x68>)
 8001418:	795b      	ldrb	r3, [r3, #5]
 800141a:	b29b      	uxth	r3, r3
 800141c:	4413      	add	r3, r2
 800141e:	b29b      	uxth	r3, r3
 8001420:	b21a      	sxth	r2, r3
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	801a      	strh	r2, [r3, #0]
}
 8001426:	bf00      	nop
 8001428:	3714      	adds	r7, #20
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	20000214 	.word	0x20000214

08001438 <GYRO_XYZConv>:

void GYRO_XYZConv(int16_t *xg, int16_t *yg, int16_t *zg)
{
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
    *xg = (*xg) * GYRO345_SCALE_FACTOR;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	f9b3 3000 	ldrsh.w	r3, [r3]
 800144a:	b29b      	uxth	r3, r3
 800144c:	461a      	mov	r2, r3
 800144e:	00d2      	lsls	r2, r2, #3
 8001450:	4413      	add	r3, r2
 8001452:	b29b      	uxth	r3, r3
 8001454:	b21a      	sxth	r2, r3
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	801a      	strh	r2, [r3, #0]
	*yg = (*yg) * GYRO345_SCALE_FACTOR;
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001460:	b29b      	uxth	r3, r3
 8001462:	461a      	mov	r2, r3
 8001464:	00d2      	lsls	r2, r2, #3
 8001466:	4413      	add	r3, r2
 8001468:	b29b      	uxth	r3, r3
 800146a:	b21a      	sxth	r2, r3
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	801a      	strh	r2, [r3, #0]
	*zg = (*zg) * GYRO345_SCALE_FACTOR;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001476:	b29b      	uxth	r3, r3
 8001478:	461a      	mov	r2, r3
 800147a:	00d2      	lsls	r2, r2, #3
 800147c:	4413      	add	r3, r2
 800147e:	b29b      	uxth	r3, r3
 8001480:	b21a      	sxth	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	801a      	strh	r2, [r3, #0]
}
 8001486:	bf00      	nop
 8001488:	3714      	adds	r7, #20
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
	...

08001494 <GYRO_SPI_IT_START>:

void GYRO_SPI_IT_START()
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
	//memset(TxBuffer, 0, 7 * sizeof(TxBuffer[0]));
     for(int i = 0; i < 7; i++)
 800149a:	2300      	movs	r3, #0
 800149c:	607b      	str	r3, [r7, #4]
 800149e:	e007      	b.n	80014b0 <GYRO_SPI_IT_START+0x1c>
     {
    	 TxBuffer[i] = 0;
 80014a0:	4a13      	ldr	r2, [pc, #76]	; (80014f0 <GYRO_SPI_IT_START+0x5c>)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4413      	add	r3, r2
 80014a6:	2200      	movs	r2, #0
 80014a8:	701a      	strb	r2, [r3, #0]
     for(int i = 0; i < 7; i++)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	3301      	adds	r3, #1
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2b06      	cmp	r3, #6
 80014b4:	ddf4      	ble.n	80014a0 <GYRO_SPI_IT_START+0xc>
     }

	TxBuffer[0] = GYRO_DATAX0 | GYRO_SPI_MB | GYRO_SPI_ReadOp;
 80014b6:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <GYRO_SPI_IT_START+0x5c>)
 80014b8:	22e8      	movs	r2, #232	; 0xe8
 80014ba:	701a      	strb	r2, [r3, #0]
	if(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_READY)
 80014bc:	480d      	ldr	r0, [pc, #52]	; (80014f4 <GYRO_SPI_IT_START+0x60>)
 80014be:	f003 fce3 	bl	8004e88 <HAL_SPI_GetState>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d10f      	bne.n	80014e8 <GYRO_SPI_IT_START+0x54>
	{
		GYRO_EXTI_Interrupt = true;
 80014c8:	4b0b      	ldr	r3, [pc, #44]	; (80014f8 <GYRO_SPI_IT_START+0x64>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_RESET);
 80014ce:	2200      	movs	r2, #0
 80014d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014d8:	f001 faac 	bl	8002a34 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive_DMA(&hspi1, TxBuffer, RxBuffer, 7);
 80014dc:	2307      	movs	r3, #7
 80014de:	4a07      	ldr	r2, [pc, #28]	; (80014fc <GYRO_SPI_IT_START+0x68>)
 80014e0:	4903      	ldr	r1, [pc, #12]	; (80014f0 <GYRO_SPI_IT_START+0x5c>)
 80014e2:	4804      	ldr	r0, [pc, #16]	; (80014f4 <GYRO_SPI_IT_START+0x60>)
 80014e4:	f003 fa1c 	bl	8004920 <HAL_SPI_TransmitReceive_DMA>
	}
}
 80014e8:	bf00      	nop
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	2000020c 	.word	0x2000020c
 80014f4:	20000220 	.word	0x20000220
 80014f8:	2000021b 	.word	0x2000021b
 80014fc:	20000214 	.word	0x20000214

08001500 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001506:	4b10      	ldr	r3, [pc, #64]	; (8001548 <MX_DMA_Init+0x48>)
 8001508:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800150a:	4a0f      	ldr	r2, [pc, #60]	; (8001548 <MX_DMA_Init+0x48>)
 800150c:	f043 0301 	orr.w	r3, r3, #1
 8001510:	6493      	str	r3, [r2, #72]	; 0x48
 8001512:	4b0d      	ldr	r3, [pc, #52]	; (8001548 <MX_DMA_Init+0x48>)
 8001514:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 2, 0);
 800151e:	2200      	movs	r2, #0
 8001520:	2102      	movs	r1, #2
 8001522:	200c      	movs	r0, #12
 8001524:	f000 fe55 	bl	80021d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001528:	200c      	movs	r0, #12
 800152a:	f000 fe6e 	bl	800220a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 2, 0);
 800152e:	2200      	movs	r2, #0
 8001530:	2102      	movs	r1, #2
 8001532:	200d      	movs	r0, #13
 8001534:	f000 fe4d 	bl	80021d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001538:	200d      	movs	r0, #13
 800153a:	f000 fe66 	bl	800220a <HAL_NVIC_EnableIRQ>

}
 800153e:	bf00      	nop
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40021000 	.word	0x40021000

0800154c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08a      	sub	sp, #40	; 0x28
 8001550:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001552:	f107 0314 	add.w	r3, r7, #20
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
 800155e:	60da      	str	r2, [r3, #12]
 8001560:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001562:	4b62      	ldr	r3, [pc, #392]	; (80016ec <MX_GPIO_Init+0x1a0>)
 8001564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001566:	4a61      	ldr	r2, [pc, #388]	; (80016ec <MX_GPIO_Init+0x1a0>)
 8001568:	f043 0304 	orr.w	r3, r3, #4
 800156c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800156e:	4b5f      	ldr	r3, [pc, #380]	; (80016ec <MX_GPIO_Init+0x1a0>)
 8001570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001572:	f003 0304 	and.w	r3, r3, #4
 8001576:	613b      	str	r3, [r7, #16]
 8001578:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800157a:	4b5c      	ldr	r3, [pc, #368]	; (80016ec <MX_GPIO_Init+0x1a0>)
 800157c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157e:	4a5b      	ldr	r2, [pc, #364]	; (80016ec <MX_GPIO_Init+0x1a0>)
 8001580:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001584:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001586:	4b59      	ldr	r3, [pc, #356]	; (80016ec <MX_GPIO_Init+0x1a0>)
 8001588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800158a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001592:	4b56      	ldr	r3, [pc, #344]	; (80016ec <MX_GPIO_Init+0x1a0>)
 8001594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001596:	4a55      	ldr	r2, [pc, #340]	; (80016ec <MX_GPIO_Init+0x1a0>)
 8001598:	f043 0301 	orr.w	r3, r3, #1
 800159c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800159e:	4b53      	ldr	r3, [pc, #332]	; (80016ec <MX_GPIO_Init+0x1a0>)
 80015a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	60bb      	str	r3, [r7, #8]
 80015a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015aa:	4b50      	ldr	r3, [pc, #320]	; (80016ec <MX_GPIO_Init+0x1a0>)
 80015ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ae:	4a4f      	ldr	r2, [pc, #316]	; (80016ec <MX_GPIO_Init+0x1a0>)
 80015b0:	f043 0302 	orr.w	r3, r3, #2
 80015b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015b6:	4b4d      	ldr	r3, [pc, #308]	; (80016ec <MX_GPIO_Init+0x1a0>)
 80015b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ba:	f003 0302 	and.w	r3, r3, #2
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_SET);
 80015c2:	2201      	movs	r2, #1
 80015c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015cc:	f001 fa32 	bl	8002a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EXTI_INT_TEST_GPIO_Port, EXTI_INT_TEST_Pin, GPIO_PIN_RESET);
 80015d0:	2200      	movs	r2, #0
 80015d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015da:	f001 fa2b 	bl	8002a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADXL_RESET_GPIO_Port, ADXL_RESET_Pin, GPIO_PIN_RESET);
 80015de:	2200      	movs	r2, #0
 80015e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015e4:	4842      	ldr	r0, [pc, #264]	; (80016f0 <MX_GPIO_Init+0x1a4>)
 80015e6:	f001 fa25 	bl	8002a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_IT_TEST_GPIO_Port, SPI_IT_TEST_Pin, GPIO_PIN_RESET);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2120      	movs	r1, #32
 80015ee:	4841      	ldr	r0, [pc, #260]	; (80016f4 <MX_GPIO_Init+0x1a8>)
 80015f0:	f001 fa20 	bl	8002a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 80015f4:	2201      	movs	r2, #1
 80015f6:	2140      	movs	r1, #64	; 0x40
 80015f8:	483e      	ldr	r0, [pc, #248]	; (80016f4 <MX_GPIO_Init+0x1a8>)
 80015fa:	f001 fa1b 	bl	8002a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001602:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001604:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001608:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800160e:	f107 0314 	add.w	r3, r7, #20
 8001612:	4619      	mov	r1, r3
 8001614:	4836      	ldr	r0, [pc, #216]	; (80016f0 <MX_GPIO_Init+0x1a4>)
 8001616:	f001 f84b 	bl	80026b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GPIO_EXTI_ACC_Pin;
 800161a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800161e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001620:	2300      	movs	r3, #0
 8001622:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001624:	2300      	movs	r3, #0
 8001626:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIO_EXTI_ACC_GPIO_Port, &GPIO_InitStruct);
 8001628:	f107 0314 	add.w	r3, r7, #20
 800162c:	4619      	mov	r1, r3
 800162e:	4830      	ldr	r0, [pc, #192]	; (80016f0 <MX_GPIO_Init+0x1a4>)
 8001630:	f001 f83e 	bl	80026b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_GYRO_Pin;
 8001634:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001638:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163a:	2301      	movs	r3, #1
 800163c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163e:	2300      	movs	r3, #0
 8001640:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001642:	2302      	movs	r3, #2
 8001644:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GYRO_GPIO_Port, &GPIO_InitStruct);
 8001646:	f107 0314 	add.w	r3, r7, #20
 800164a:	4619      	mov	r1, r3
 800164c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001650:	f001 f82e 	bl	80026b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EXTI_INT_TEST_Pin;
 8001654:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001658:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165a:	2301      	movs	r3, #1
 800165c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165e:	2300      	movs	r3, #0
 8001660:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001662:	2300      	movs	r3, #0
 8001664:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EXTI_INT_TEST_GPIO_Port, &GPIO_InitStruct);
 8001666:	f107 0314 	add.w	r3, r7, #20
 800166a:	4619      	mov	r1, r3
 800166c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001670:	f001 f81e 	bl	80026b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADXL_RESET_Pin;
 8001674:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001678:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800167a:	2301      	movs	r3, #1
 800167c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167e:	2300      	movs	r3, #0
 8001680:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001682:	2300      	movs	r3, #0
 8001684:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ADXL_RESET_GPIO_Port, &GPIO_InitStruct);
 8001686:	f107 0314 	add.w	r3, r7, #20
 800168a:	4619      	mov	r1, r3
 800168c:	4818      	ldr	r0, [pc, #96]	; (80016f0 <MX_GPIO_Init+0x1a4>)
 800168e:	f001 f80f 	bl	80026b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_IT_TEST_Pin;
 8001692:	2320      	movs	r3, #32
 8001694:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001696:	2301      	movs	r3, #1
 8001698:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	2300      	movs	r3, #0
 80016a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_IT_TEST_GPIO_Port, &GPIO_InitStruct);
 80016a2:	f107 0314 	add.w	r3, r7, #20
 80016a6:	4619      	mov	r1, r3
 80016a8:	4812      	ldr	r0, [pc, #72]	; (80016f4 <MX_GPIO_Init+0x1a8>)
 80016aa:	f001 f801 	bl	80026b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_ACC_Pin;
 80016ae:	2340      	movs	r3, #64	; 0x40
 80016b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b2:	2301      	movs	r3, #1
 80016b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016ba:	2302      	movs	r3, #2
 80016bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_ACC_GPIO_Port, &GPIO_InitStruct);
 80016be:	f107 0314 	add.w	r3, r7, #20
 80016c2:	4619      	mov	r1, r3
 80016c4:	480b      	ldr	r0, [pc, #44]	; (80016f4 <MX_GPIO_Init+0x1a8>)
 80016c6:	f000 fff3 	bl	80026b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GPIO_EXTI_GYRO_Pin;
 80016ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016d0:	2300      	movs	r3, #0
 80016d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIO_EXTI_GYRO_GPIO_Port, &GPIO_InitStruct);
 80016d8:	f107 0314 	add.w	r3, r7, #20
 80016dc:	4619      	mov	r1, r3
 80016de:	4805      	ldr	r0, [pc, #20]	; (80016f4 <MX_GPIO_Init+0x1a8>)
 80016e0:	f000 ffe6 	bl	80026b0 <HAL_GPIO_Init>

}
 80016e4:	bf00      	nop
 80016e6:	3728      	adds	r7, #40	; 0x28
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40021000 	.word	0x40021000
 80016f0:	48000800 	.word	0x48000800
 80016f4:	48000400 	.word	0x48000400

080016f8 <ADXL_IsExtiDataReady>:
#define ADXL_DATAX0 0x32
#define ADXL_POWER_CTL 0x2D
#define ADXL345_SCALE_FACTOR    39  //  if is 2g  , if is 4g *2  8g *4 16g*8

static inline bool ADXL_IsExtiDataReady()
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
	return (HAL_GPIO_ReadPin(GPIO_EXTI_ACC_GPIO_Port, GPIO_EXTI_ACC_Pin) == GPIO_PIN_SET);
 80016fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001700:	4805      	ldr	r0, [pc, #20]	; (8001718 <ADXL_IsExtiDataReady+0x20>)
 8001702:	f001 f97f 	bl	8002a04 <HAL_GPIO_ReadPin>
 8001706:	4603      	mov	r3, r0
 8001708:	2b01      	cmp	r3, #1
 800170a:	bf0c      	ite	eq
 800170c:	2301      	moveq	r3, #1
 800170e:	2300      	movne	r3, #0
 8001710:	b2db      	uxtb	r3, r3
}
 8001712:	4618      	mov	r0, r3
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	48000800 	.word	0x48000800

0800171c <GYRO_IsExtiDataReady>:

#ifndef INC_GYRO_H_
#define INC_GYRO_H_

static inline bool GYRO_IsExtiDataReady()
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
	return (HAL_GPIO_ReadPin(GPIO_EXTI_GYRO_GPIO_Port, GPIO_EXTI_GYRO_Pin) == GPIO_PIN_SET);
 8001720:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001724:	4805      	ldr	r0, [pc, #20]	; (800173c <GYRO_IsExtiDataReady+0x20>)
 8001726:	f001 f96d 	bl	8002a04 <HAL_GPIO_ReadPin>
 800172a:	4603      	mov	r3, r0
 800172c:	2b01      	cmp	r3, #1
 800172e:	bf0c      	ite	eq
 8001730:	2301      	moveq	r3, #1
 8001732:	2300      	movne	r3, #0
 8001734:	b2db      	uxtb	r3, r3
}
 8001736:	4618      	mov	r0, r3
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	48000400 	.word	0x48000400

08001740 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001746:	f000 fbc9 	bl	8001edc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800174a:	f000 f851 	bl	80017f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800174e:	f7ff fefd 	bl	800154c <MX_GPIO_Init>
  MX_DMA_Init();
 8001752:	f7ff fed5 	bl	8001500 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001756:	f000 fb0b 	bl	8001d70 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800175a:	f000 f89f 	bl	800189c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  ADXL_Init();
 800175e:	f7ff fd23 	bl	80011a8 <ADXL_Init>
  GYRO_PowerMode();
 8001762:	f7ff fe01 	bl	8001368 <GYRO_PowerMode>

  int16_t x,y,z;
  ADXL_ReadValuesXYZ(&x, &y, &z);
 8001766:	1cba      	adds	r2, r7, #2
 8001768:	1d39      	adds	r1, r7, #4
 800176a:	1dbb      	adds	r3, r7, #6
 800176c:	4618      	mov	r0, r3
 800176e:	f7ff fc09 	bl	8000f84 <ADXL_ReadValuesXYZ>
  GYRO_ReadValuesXYZ(&x, &y, &z);
 8001772:	1cba      	adds	r2, r7, #2
 8001774:	1d39      	adds	r1, r7, #4
 8001776:	1dbb      	adds	r3, r7, #6
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff fda9 	bl	80012d0 <GYRO_ReadValuesXYZ>
  /* USER CODE BEGIN WHILE */

  while (1)
  {

	if(ADXL_IsExtiDataReady())
 800177e:	f7ff ffbb 	bl	80016f8 <ADXL_IsExtiDataReady>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <main+0x4c>
	{
		ADXL_IT_StartSPI();
 8001788:	f7ff fc84 	bl	8001094 <ADXL_IT_StartSPI>
	}

	if(GYRO_IsExtiDataReady())
 800178c:	f7ff ffc6 	bl	800171c <GYRO_IsExtiDataReady>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <main+0x5a>
	{
		GYRO_SPI_IT_START();
 8001796:	f7ff fe7d 	bl	8001494 <GYRO_SPI_IT_START>
	}

	if(is_new_ACC_datacomplete)
 800179a:	4b13      	ldr	r3, [pc, #76]	; (80017e8 <main+0xa8>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d00e      	beq.n	80017c0 <main+0x80>
	{
		is_new_ACC_datacomplete = false;
 80017a2:	4b11      	ldr	r3, [pc, #68]	; (80017e8 <main+0xa8>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	701a      	strb	r2, [r3, #0]
		ADXL_IT_GetValuesXYZ(&x, &y, &z);
 80017a8:	1cba      	adds	r2, r7, #2
 80017aa:	1d39      	adds	r1, r7, #4
 80017ac:	1dbb      	adds	r3, r7, #6
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7ff fc3a 	bl	8001028 <ADXL_IT_GetValuesXYZ>
		ADXL_ConvertXYZValuesG(&x, &y, &z);
 80017b4:	1cba      	adds	r2, r7, #2
 80017b6:	1d39      	adds	r1, r7, #4
 80017b8:	1dbb      	adds	r3, r7, #6
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fcb4 	bl	8001128 <ADXL_ConvertXYZValuesG>
	//	USART_TransmitACCValues(&x, &y, &z);
 	}

    if(is_new_GYRO_datacomplete)
 80017c0:	4b0a      	ldr	r3, [pc, #40]	; (80017ec <main+0xac>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d0da      	beq.n	800177e <main+0x3e>
    {
	    is_new_GYRO_datacomplete =false;
 80017c8:	4b08      	ldr	r3, [pc, #32]	; (80017ec <main+0xac>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	701a      	strb	r2, [r3, #0]
	    GYRO_IT_GetValuesXYZ(&x, &y, &z);
 80017ce:	1cba      	adds	r2, r7, #2
 80017d0:	1d39      	adds	r1, r7, #4
 80017d2:	1dbb      	adds	r3, r7, #6
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff fdf9 	bl	80013cc <GYRO_IT_GetValuesXYZ>
  	    GYRO_XYZConv(&x, &y, &z);
 80017da:	1cba      	adds	r2, r7, #2
 80017dc:	1d39      	adds	r1, r7, #4
 80017de:	1dbb      	adds	r3, r7, #6
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fe29 	bl	8001438 <GYRO_XYZConv>
	if(ADXL_IsExtiDataReady())
 80017e6:	e7ca      	b.n	800177e <main+0x3e>
 80017e8:	2000021c 	.word	0x2000021c
 80017ec:	2000021d 	.word	0x2000021d

080017f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b096      	sub	sp, #88	; 0x58
 80017f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017f6:	f107 0314 	add.w	r3, r7, #20
 80017fa:	2244      	movs	r2, #68	; 0x44
 80017fc:	2100      	movs	r1, #0
 80017fe:	4618      	mov	r0, r3
 8001800:	f004 fada 	bl	8005db8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001804:	463b      	mov	r3, r7
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]
 8001810:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001812:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001816:	f001 f94d 	bl	8002ab4 <HAL_PWREx_ControlVoltageScaling>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001820:	f000 f837 	bl	8001892 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001824:	2302      	movs	r3, #2
 8001826:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001828:	f44f 7380 	mov.w	r3, #256	; 0x100
 800182c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800182e:	2310      	movs	r3, #16
 8001830:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001832:	2302      	movs	r3, #2
 8001834:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001836:	2302      	movs	r3, #2
 8001838:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800183a:	2301      	movs	r3, #1
 800183c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800183e:	230a      	movs	r3, #10
 8001840:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001842:	2307      	movs	r3, #7
 8001844:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001846:	2302      	movs	r3, #2
 8001848:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800184a:	2302      	movs	r3, #2
 800184c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800184e:	f107 0314 	add.w	r3, r7, #20
 8001852:	4618      	mov	r0, r3
 8001854:	f001 f984 	bl	8002b60 <HAL_RCC_OscConfig>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800185e:	f000 f818 	bl	8001892 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001862:	230f      	movs	r3, #15
 8001864:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001866:	2303      	movs	r3, #3
 8001868:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800186a:	2300      	movs	r3, #0
 800186c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800186e:	2300      	movs	r3, #0
 8001870:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001872:	2300      	movs	r3, #0
 8001874:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001876:	463b      	mov	r3, r7
 8001878:	2104      	movs	r1, #4
 800187a:	4618      	mov	r0, r3
 800187c:	f001 fd4c 	bl	8003318 <HAL_RCC_ClockConfig>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001886:	f000 f804 	bl	8001892 <Error_Handler>
  }
}
 800188a:	bf00      	nop
 800188c:	3758      	adds	r7, #88	; 0x58
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}

08001892 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001892:	b480      	push	{r7}
 8001894:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001896:	b672      	cpsid	i
}
 8001898:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800189a:	e7fe      	b.n	800189a <Error_Handler+0x8>

0800189c <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80018a0:	4b1b      	ldr	r3, [pc, #108]	; (8001910 <MX_SPI1_Init+0x74>)
 80018a2:	4a1c      	ldr	r2, [pc, #112]	; (8001914 <MX_SPI1_Init+0x78>)
 80018a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018a6:	4b1a      	ldr	r3, [pc, #104]	; (8001910 <MX_SPI1_Init+0x74>)
 80018a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018ae:	4b18      	ldr	r3, [pc, #96]	; (8001910 <MX_SPI1_Init+0x74>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018b4:	4b16      	ldr	r3, [pc, #88]	; (8001910 <MX_SPI1_Init+0x74>)
 80018b6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80018ba:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80018bc:	4b14      	ldr	r3, [pc, #80]	; (8001910 <MX_SPI1_Init+0x74>)
 80018be:	2202      	movs	r2, #2
 80018c0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80018c2:	4b13      	ldr	r3, [pc, #76]	; (8001910 <MX_SPI1_Init+0x74>)
 80018c4:	2201      	movs	r2, #1
 80018c6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018c8:	4b11      	ldr	r3, [pc, #68]	; (8001910 <MX_SPI1_Init+0x74>)
 80018ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018ce:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80018d0:	4b0f      	ldr	r3, [pc, #60]	; (8001910 <MX_SPI1_Init+0x74>)
 80018d2:	2238      	movs	r2, #56	; 0x38
 80018d4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018d6:	4b0e      	ldr	r3, [pc, #56]	; (8001910 <MX_SPI1_Init+0x74>)
 80018d8:	2200      	movs	r2, #0
 80018da:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018dc:	4b0c      	ldr	r3, [pc, #48]	; (8001910 <MX_SPI1_Init+0x74>)
 80018de:	2200      	movs	r2, #0
 80018e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018e2:	4b0b      	ldr	r3, [pc, #44]	; (8001910 <MX_SPI1_Init+0x74>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80018e8:	4b09      	ldr	r3, [pc, #36]	; (8001910 <MX_SPI1_Init+0x74>)
 80018ea:	2207      	movs	r2, #7
 80018ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80018ee:	4b08      	ldr	r3, [pc, #32]	; (8001910 <MX_SPI1_Init+0x74>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80018f4:	4b06      	ldr	r3, [pc, #24]	; (8001910 <MX_SPI1_Init+0x74>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018fa:	4805      	ldr	r0, [pc, #20]	; (8001910 <MX_SPI1_Init+0x74>)
 80018fc:	f002 fbec 	bl	80040d8 <HAL_SPI_Init>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001906:	f7ff ffc4 	bl	8001892 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	20000220 	.word	0x20000220
 8001914:	40013000 	.word	0x40013000

08001918 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b08a      	sub	sp, #40	; 0x28
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001920:	f107 0314 	add.w	r3, r7, #20
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	605a      	str	r2, [r3, #4]
 800192a:	609a      	str	r2, [r3, #8]
 800192c:	60da      	str	r2, [r3, #12]
 800192e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a4d      	ldr	r2, [pc, #308]	; (8001a6c <HAL_SPI_MspInit+0x154>)
 8001936:	4293      	cmp	r3, r2
 8001938:	f040 8094 	bne.w	8001a64 <HAL_SPI_MspInit+0x14c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800193c:	4b4c      	ldr	r3, [pc, #304]	; (8001a70 <HAL_SPI_MspInit+0x158>)
 800193e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001940:	4a4b      	ldr	r2, [pc, #300]	; (8001a70 <HAL_SPI_MspInit+0x158>)
 8001942:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001946:	6613      	str	r3, [r2, #96]	; 0x60
 8001948:	4b49      	ldr	r3, [pc, #292]	; (8001a70 <HAL_SPI_MspInit+0x158>)
 800194a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800194c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001950:	613b      	str	r3, [r7, #16]
 8001952:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001954:	4b46      	ldr	r3, [pc, #280]	; (8001a70 <HAL_SPI_MspInit+0x158>)
 8001956:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001958:	4a45      	ldr	r2, [pc, #276]	; (8001a70 <HAL_SPI_MspInit+0x158>)
 800195a:	f043 0301 	orr.w	r3, r3, #1
 800195e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001960:	4b43      	ldr	r3, [pc, #268]	; (8001a70 <HAL_SPI_MspInit+0x158>)
 8001962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001964:	f003 0301 	and.w	r3, r3, #1
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800196c:	2320      	movs	r3, #32
 800196e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001970:	2302      	movs	r3, #2
 8001972:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001978:	2303      	movs	r3, #3
 800197a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800197c:	2305      	movs	r3, #5
 800197e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001980:	f107 0314 	add.w	r3, r7, #20
 8001984:	4619      	mov	r1, r3
 8001986:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800198a:	f000 fe91 	bl	80026b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800198e:	23c0      	movs	r3, #192	; 0xc0
 8001990:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001992:	2302      	movs	r3, #2
 8001994:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001996:	2301      	movs	r3, #1
 8001998:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199a:	2303      	movs	r3, #3
 800199c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800199e:	2305      	movs	r3, #5
 80019a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a2:	f107 0314 	add.w	r3, r7, #20
 80019a6:	4619      	mov	r1, r3
 80019a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019ac:	f000 fe80 	bl	80026b0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80019b0:	4b30      	ldr	r3, [pc, #192]	; (8001a74 <HAL_SPI_MspInit+0x15c>)
 80019b2:	4a31      	ldr	r2, [pc, #196]	; (8001a78 <HAL_SPI_MspInit+0x160>)
 80019b4:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 80019b6:	4b2f      	ldr	r3, [pc, #188]	; (8001a74 <HAL_SPI_MspInit+0x15c>)
 80019b8:	2201      	movs	r2, #1
 80019ba:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019bc:	4b2d      	ldr	r3, [pc, #180]	; (8001a74 <HAL_SPI_MspInit+0x15c>)
 80019be:	2200      	movs	r2, #0
 80019c0:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019c2:	4b2c      	ldr	r3, [pc, #176]	; (8001a74 <HAL_SPI_MspInit+0x15c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019c8:	4b2a      	ldr	r3, [pc, #168]	; (8001a74 <HAL_SPI_MspInit+0x15c>)
 80019ca:	2280      	movs	r2, #128	; 0x80
 80019cc:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019ce:	4b29      	ldr	r3, [pc, #164]	; (8001a74 <HAL_SPI_MspInit+0x15c>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019d4:	4b27      	ldr	r3, [pc, #156]	; (8001a74 <HAL_SPI_MspInit+0x15c>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80019da:	4b26      	ldr	r3, [pc, #152]	; (8001a74 <HAL_SPI_MspInit+0x15c>)
 80019dc:	2200      	movs	r2, #0
 80019de:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80019e0:	4b24      	ldr	r3, [pc, #144]	; (8001a74 <HAL_SPI_MspInit+0x15c>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80019e6:	4823      	ldr	r0, [pc, #140]	; (8001a74 <HAL_SPI_MspInit+0x15c>)
 80019e8:	f000 fc2a 	bl	8002240 <HAL_DMA_Init>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <HAL_SPI_MspInit+0xde>
    {
      Error_Handler();
 80019f2:	f7ff ff4e 	bl	8001892 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a1e      	ldr	r2, [pc, #120]	; (8001a74 <HAL_SPI_MspInit+0x15c>)
 80019fa:	659a      	str	r2, [r3, #88]	; 0x58
 80019fc:	4a1d      	ldr	r2, [pc, #116]	; (8001a74 <HAL_SPI_MspInit+0x15c>)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001a02:	4b1e      	ldr	r3, [pc, #120]	; (8001a7c <HAL_SPI_MspInit+0x164>)
 8001a04:	4a1e      	ldr	r2, [pc, #120]	; (8001a80 <HAL_SPI_MspInit+0x168>)
 8001a06:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8001a08:	4b1c      	ldr	r3, [pc, #112]	; (8001a7c <HAL_SPI_MspInit+0x164>)
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a0e:	4b1b      	ldr	r3, [pc, #108]	; (8001a7c <HAL_SPI_MspInit+0x164>)
 8001a10:	2210      	movs	r2, #16
 8001a12:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a14:	4b19      	ldr	r3, [pc, #100]	; (8001a7c <HAL_SPI_MspInit+0x164>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a1a:	4b18      	ldr	r3, [pc, #96]	; (8001a7c <HAL_SPI_MspInit+0x164>)
 8001a1c:	2280      	movs	r2, #128	; 0x80
 8001a1e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a20:	4b16      	ldr	r3, [pc, #88]	; (8001a7c <HAL_SPI_MspInit+0x164>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a26:	4b15      	ldr	r3, [pc, #84]	; (8001a7c <HAL_SPI_MspInit+0x164>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001a2c:	4b13      	ldr	r3, [pc, #76]	; (8001a7c <HAL_SPI_MspInit+0x164>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a32:	4b12      	ldr	r3, [pc, #72]	; (8001a7c <HAL_SPI_MspInit+0x164>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001a38:	4810      	ldr	r0, [pc, #64]	; (8001a7c <HAL_SPI_MspInit+0x164>)
 8001a3a:	f000 fc01 	bl	8002240 <HAL_DMA_Init>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <HAL_SPI_MspInit+0x130>
    {
      Error_Handler();
 8001a44:	f7ff ff25 	bl	8001892 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4a0c      	ldr	r2, [pc, #48]	; (8001a7c <HAL_SPI_MspInit+0x164>)
 8001a4c:	655a      	str	r2, [r3, #84]	; 0x54
 8001a4e:	4a0b      	ldr	r2, [pc, #44]	; (8001a7c <HAL_SPI_MspInit+0x164>)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 0);
 8001a54:	2200      	movs	r2, #0
 8001a56:	2102      	movs	r1, #2
 8001a58:	2023      	movs	r0, #35	; 0x23
 8001a5a:	f000 fbba 	bl	80021d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001a5e:	2023      	movs	r0, #35	; 0x23
 8001a60:	f000 fbd3 	bl	800220a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001a64:	bf00      	nop
 8001a66:	3728      	adds	r7, #40	; 0x28
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	40013000 	.word	0x40013000
 8001a70:	40021000 	.word	0x40021000
 8001a74:	20000284 	.word	0x20000284
 8001a78:	4002001c 	.word	0x4002001c
 8001a7c:	200002cc 	.word	0x200002cc
 8001a80:	40020030 	.word	0x40020030

08001a84 <HAL_SPI_TxRxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
   if(ACC_EXTI_Interrupt)
 8001a8c:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <HAL_SPI_TxRxCpltCallback+0x50>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d00a      	beq.n	8001aaa <HAL_SPI_TxRxCpltCallback+0x26>
   {
      is_new_ACC_datacomplete = true;
 8001a94:	4b10      	ldr	r3, [pc, #64]	; (8001ad8 <HAL_SPI_TxRxCpltCallback+0x54>)
 8001a96:	2201      	movs	r2, #1
 8001a98:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	2140      	movs	r1, #64	; 0x40
 8001a9e:	480f      	ldr	r0, [pc, #60]	; (8001adc <HAL_SPI_TxRxCpltCallback+0x58>)
 8001aa0:	f000 ffc8 	bl	8002a34 <HAL_GPIO_WritePin>
      ACC_EXTI_Interrupt = false;
 8001aa4:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <HAL_SPI_TxRxCpltCallback+0x50>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	701a      	strb	r2, [r3, #0]
   }

   //Release CS line
//   HAL_GPIO_TogglePin(SPI_IT_TEST_GPIO_Port, SPI_IT_TEST_Pin);

   if(GYRO_EXTI_Interrupt)
 8001aaa:	4b0d      	ldr	r3, [pc, #52]	; (8001ae0 <HAL_SPI_TxRxCpltCallback+0x5c>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d00c      	beq.n	8001acc <HAL_SPI_TxRxCpltCallback+0x48>
   {
     HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_SET);
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ab8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001abc:	f000 ffba 	bl	8002a34 <HAL_GPIO_WritePin>
     is_new_GYRO_datacomplete = true;
 8001ac0:	4b08      	ldr	r3, [pc, #32]	; (8001ae4 <HAL_SPI_TxRxCpltCallback+0x60>)
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	701a      	strb	r2, [r3, #0]
     GYRO_EXTI_Interrupt = false;
 8001ac6:	4b06      	ldr	r3, [pc, #24]	; (8001ae0 <HAL_SPI_TxRxCpltCallback+0x5c>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	701a      	strb	r2, [r3, #0]
   }
}
 8001acc:	bf00      	nop
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	200001f8 	.word	0x200001f8
 8001ad8:	2000021c 	.word	0x2000021c
 8001adc:	48000400 	.word	0x48000400
 8001ae0:	2000021b 	.word	0x2000021b
 8001ae4:	2000021d 	.word	0x2000021d

08001ae8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aee:	4b0f      	ldr	r3, [pc, #60]	; (8001b2c <HAL_MspInit+0x44>)
 8001af0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001af2:	4a0e      	ldr	r2, [pc, #56]	; (8001b2c <HAL_MspInit+0x44>)
 8001af4:	f043 0301 	orr.w	r3, r3, #1
 8001af8:	6613      	str	r3, [r2, #96]	; 0x60
 8001afa:	4b0c      	ldr	r3, [pc, #48]	; (8001b2c <HAL_MspInit+0x44>)
 8001afc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	607b      	str	r3, [r7, #4]
 8001b04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b06:	4b09      	ldr	r3, [pc, #36]	; (8001b2c <HAL_MspInit+0x44>)
 8001b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b0a:	4a08      	ldr	r2, [pc, #32]	; (8001b2c <HAL_MspInit+0x44>)
 8001b0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b10:	6593      	str	r3, [r2, #88]	; 0x58
 8001b12:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <HAL_MspInit+0x44>)
 8001b14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b1a:	603b      	str	r3, [r7, #0]
 8001b1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	370c      	adds	r7, #12
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	40021000 	.word	0x40021000

08001b30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b34:	e7fe      	b.n	8001b34 <NMI_Handler+0x4>

08001b36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b36:	b480      	push	{r7}
 8001b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b3a:	e7fe      	b.n	8001b3a <HardFault_Handler+0x4>

08001b3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b40:	e7fe      	b.n	8001b40 <MemManage_Handler+0x4>

08001b42 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b42:	b480      	push	{r7}
 8001b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b46:	e7fe      	b.n	8001b46 <BusFault_Handler+0x4>

08001b48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b4c:	e7fe      	b.n	8001b4c <UsageFault_Handler+0x4>

08001b4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr

08001b6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b7c:	f000 fa0a 	bl	8001f94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b80:	bf00      	nop
 8001b82:	bd80      	pop	{r7, pc}

08001b84 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001b88:	4802      	ldr	r0, [pc, #8]	; (8001b94 <DMA1_Channel2_IRQHandler+0x10>)
 8001b8a:	f000 fcb2 	bl	80024f2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	20000284 	.word	0x20000284

08001b98 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001b9c:	4802      	ldr	r0, [pc, #8]	; (8001ba8 <DMA1_Channel3_IRQHandler+0x10>)
 8001b9e:	f000 fca8 	bl	80024f2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	200002cc 	.word	0x200002cc

08001bac <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001bb0:	4802      	ldr	r0, [pc, #8]	; (8001bbc <SPI1_IRQHandler+0x10>)
 8001bb2:	f003 f841 	bl	8004c38 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	20000220 	.word	0x20000220

08001bc0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
	return 1;
 8001bc4:	2301      	movs	r3, #1
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <_kill>:

int _kill(int pid, int sig)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001bda:	f004 f8c3 	bl	8005d64 <__errno>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2216      	movs	r2, #22
 8001be2:	601a      	str	r2, [r3, #0]
	return -1;
 8001be4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <_exit>:

void _exit (int status)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001bf8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	f7ff ffe7 	bl	8001bd0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c02:	e7fe      	b.n	8001c02 <_exit+0x12>

08001c04 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c10:	2300      	movs	r3, #0
 8001c12:	617b      	str	r3, [r7, #20]
 8001c14:	e00a      	b.n	8001c2c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c16:	f3af 8000 	nop.w
 8001c1a:	4601      	mov	r1, r0
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	1c5a      	adds	r2, r3, #1
 8001c20:	60ba      	str	r2, [r7, #8]
 8001c22:	b2ca      	uxtb	r2, r1
 8001c24:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	3301      	adds	r3, #1
 8001c2a:	617b      	str	r3, [r7, #20]
 8001c2c:	697a      	ldr	r2, [r7, #20]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	dbf0      	blt.n	8001c16 <_read+0x12>
	}

return len;
 8001c34:	687b      	ldr	r3, [r7, #4]
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3718      	adds	r7, #24
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c3e:	b580      	push	{r7, lr}
 8001c40:	b086      	sub	sp, #24
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	60f8      	str	r0, [r7, #12]
 8001c46:	60b9      	str	r1, [r7, #8]
 8001c48:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	617b      	str	r3, [r7, #20]
 8001c4e:	e009      	b.n	8001c64 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	1c5a      	adds	r2, r3, #1
 8001c54:	60ba      	str	r2, [r7, #8]
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	3301      	adds	r3, #1
 8001c62:	617b      	str	r3, [r7, #20]
 8001c64:	697a      	ldr	r2, [r7, #20]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	dbf1      	blt.n	8001c50 <_write+0x12>
	}
	return len;
 8001c6c:	687b      	ldr	r3, [r7, #4]
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3718      	adds	r7, #24
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <_close>:

int _close(int file)
{
 8001c76:	b480      	push	{r7}
 8001c78:	b083      	sub	sp, #12
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
	return -1;
 8001c7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr

08001c8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c8e:	b480      	push	{r7}
 8001c90:	b083      	sub	sp, #12
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	6078      	str	r0, [r7, #4]
 8001c96:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c9e:	605a      	str	r2, [r3, #4]
	return 0;
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	370c      	adds	r7, #12
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <_isatty>:

int _isatty(int file)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	b083      	sub	sp, #12
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
	return 1;
 8001cb6:	2301      	movs	r3, #1
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b085      	sub	sp, #20
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
	return 0;
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3714      	adds	r7, #20
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
	...

08001ce0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b086      	sub	sp, #24
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ce8:	4a14      	ldr	r2, [pc, #80]	; (8001d3c <_sbrk+0x5c>)
 8001cea:	4b15      	ldr	r3, [pc, #84]	; (8001d40 <_sbrk+0x60>)
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cf4:	4b13      	ldr	r3, [pc, #76]	; (8001d44 <_sbrk+0x64>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d102      	bne.n	8001d02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cfc:	4b11      	ldr	r3, [pc, #68]	; (8001d44 <_sbrk+0x64>)
 8001cfe:	4a12      	ldr	r2, [pc, #72]	; (8001d48 <_sbrk+0x68>)
 8001d00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d02:	4b10      	ldr	r3, [pc, #64]	; (8001d44 <_sbrk+0x64>)
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4413      	add	r3, r2
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d207      	bcs.n	8001d20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d10:	f004 f828 	bl	8005d64 <__errno>
 8001d14:	4603      	mov	r3, r0
 8001d16:	220c      	movs	r2, #12
 8001d18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d1e:	e009      	b.n	8001d34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d20:	4b08      	ldr	r3, [pc, #32]	; (8001d44 <_sbrk+0x64>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d26:	4b07      	ldr	r3, [pc, #28]	; (8001d44 <_sbrk+0x64>)
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	4a05      	ldr	r2, [pc, #20]	; (8001d44 <_sbrk+0x64>)
 8001d30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d32:	68fb      	ldr	r3, [r7, #12]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3718      	adds	r7, #24
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	20018000 	.word	0x20018000
 8001d40:	00000400 	.word	0x00000400
 8001d44:	20000314 	.word	0x20000314
 8001d48:	200003b0 	.word	0x200003b0

08001d4c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d50:	4b06      	ldr	r3, [pc, #24]	; (8001d6c <SystemInit+0x20>)
 8001d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d56:	4a05      	ldr	r2, [pc, #20]	; (8001d6c <SystemInit+0x20>)
 8001d58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001d60:	bf00      	nop
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	e000ed00 	.word	0xe000ed00

08001d70 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d74:	4b14      	ldr	r3, [pc, #80]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001d76:	4a15      	ldr	r2, [pc, #84]	; (8001dcc <MX_USART2_UART_Init+0x5c>)
 8001d78:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d7a:	4b13      	ldr	r3, [pc, #76]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001d7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d80:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d82:	4b11      	ldr	r3, [pc, #68]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d88:	4b0f      	ldr	r3, [pc, #60]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d8e:	4b0e      	ldr	r3, [pc, #56]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d94:	4b0c      	ldr	r3, [pc, #48]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001d96:	220c      	movs	r2, #12
 8001d98:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d9a:	4b0b      	ldr	r3, [pc, #44]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001da0:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001da6:	4b08      	ldr	r3, [pc, #32]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dac:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001db2:	4805      	ldr	r0, [pc, #20]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001db4:	f003 fb20 	bl	80053f8 <HAL_UART_Init>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001dbe:	f7ff fd68 	bl	8001892 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001dc2:	bf00      	nop
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	20000318 	.word	0x20000318
 8001dcc:	40004400 	.word	0x40004400

08001dd0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b0ac      	sub	sp, #176	; 0xb0
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001de8:	f107 0314 	add.w	r3, r7, #20
 8001dec:	2288      	movs	r2, #136	; 0x88
 8001dee:	2100      	movs	r1, #0
 8001df0:	4618      	mov	r0, r3
 8001df2:	f003 ffe1 	bl	8005db8 <memset>
  if(uartHandle->Instance==USART2)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a21      	ldr	r2, [pc, #132]	; (8001e80 <HAL_UART_MspInit+0xb0>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d13b      	bne.n	8001e78 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001e00:	2302      	movs	r3, #2
 8001e02:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e04:	2300      	movs	r3, #0
 8001e06:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f001 fca7 	bl	8003760 <HAL_RCCEx_PeriphCLKConfig>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e18:	f7ff fd3b 	bl	8001892 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e1c:	4b19      	ldr	r3, [pc, #100]	; (8001e84 <HAL_UART_MspInit+0xb4>)
 8001e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e20:	4a18      	ldr	r2, [pc, #96]	; (8001e84 <HAL_UART_MspInit+0xb4>)
 8001e22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e26:	6593      	str	r3, [r2, #88]	; 0x58
 8001e28:	4b16      	ldr	r3, [pc, #88]	; (8001e84 <HAL_UART_MspInit+0xb4>)
 8001e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e30:	613b      	str	r3, [r7, #16]
 8001e32:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e34:	4b13      	ldr	r3, [pc, #76]	; (8001e84 <HAL_UART_MspInit+0xb4>)
 8001e36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e38:	4a12      	ldr	r2, [pc, #72]	; (8001e84 <HAL_UART_MspInit+0xb4>)
 8001e3a:	f043 0301 	orr.w	r3, r3, #1
 8001e3e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e40:	4b10      	ldr	r3, [pc, #64]	; (8001e84 <HAL_UART_MspInit+0xb4>)
 8001e42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e44:	f003 0301 	and.w	r3, r3, #1
 8001e48:	60fb      	str	r3, [r7, #12]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e4c:	230c      	movs	r3, #12
 8001e4e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e52:	2302      	movs	r3, #2
 8001e54:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e64:	2307      	movs	r3, #7
 8001e66:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e6a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001e6e:	4619      	mov	r1, r3
 8001e70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e74:	f000 fc1c 	bl	80026b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e78:	bf00      	nop
 8001e7a:	37b0      	adds	r7, #176	; 0xb0
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	40004400 	.word	0x40004400
 8001e84:	40021000 	.word	0x40021000

08001e88 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ec0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e8c:	f7ff ff5e 	bl	8001d4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e90:	480c      	ldr	r0, [pc, #48]	; (8001ec4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e92:	490d      	ldr	r1, [pc, #52]	; (8001ec8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e94:	4a0d      	ldr	r2, [pc, #52]	; (8001ecc <LoopForever+0xe>)
  movs r3, #0
 8001e96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e98:	e002      	b.n	8001ea0 <LoopCopyDataInit>

08001e9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e9e:	3304      	adds	r3, #4

08001ea0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ea0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ea2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ea4:	d3f9      	bcc.n	8001e9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ea6:	4a0a      	ldr	r2, [pc, #40]	; (8001ed0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ea8:	4c0a      	ldr	r4, [pc, #40]	; (8001ed4 <LoopForever+0x16>)
  movs r3, #0
 8001eaa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eac:	e001      	b.n	8001eb2 <LoopFillZerobss>

08001eae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001eb0:	3204      	adds	r2, #4

08001eb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001eb4:	d3fb      	bcc.n	8001eae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eb6:	f003 ff5b 	bl	8005d70 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001eba:	f7ff fc41 	bl	8001740 <main>

08001ebe <LoopForever>:

LoopForever:
    b LoopForever
 8001ebe:	e7fe      	b.n	8001ebe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ec0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001ec4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ec8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001ecc:	08008c4c 	.word	0x08008c4c
  ldr r2, =_sbss
 8001ed0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001ed4:	200003b0 	.word	0x200003b0

08001ed8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ed8:	e7fe      	b.n	8001ed8 <ADC1_2_IRQHandler>
	...

08001edc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ee6:	4b0c      	ldr	r3, [pc, #48]	; (8001f18 <HAL_Init+0x3c>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a0b      	ldr	r2, [pc, #44]	; (8001f18 <HAL_Init+0x3c>)
 8001eec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ef0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ef2:	2003      	movs	r0, #3
 8001ef4:	f000 f962 	bl	80021bc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ef8:	2000      	movs	r0, #0
 8001efa:	f000 f80f 	bl	8001f1c <HAL_InitTick>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d002      	beq.n	8001f0a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	71fb      	strb	r3, [r7, #7]
 8001f08:	e001      	b.n	8001f0e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f0a:	f7ff fded 	bl	8001ae8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f0e:	79fb      	ldrb	r3, [r7, #7]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40022000 	.word	0x40022000

08001f1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f24:	2300      	movs	r3, #0
 8001f26:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f28:	4b17      	ldr	r3, [pc, #92]	; (8001f88 <HAL_InitTick+0x6c>)
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d023      	beq.n	8001f78 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f30:	4b16      	ldr	r3, [pc, #88]	; (8001f8c <HAL_InitTick+0x70>)
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	4b14      	ldr	r3, [pc, #80]	; (8001f88 <HAL_InitTick+0x6c>)
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	4619      	mov	r1, r3
 8001f3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f46:	4618      	mov	r0, r3
 8001f48:	f000 f96d 	bl	8002226 <HAL_SYSTICK_Config>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d10f      	bne.n	8001f72 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2b0f      	cmp	r3, #15
 8001f56:	d809      	bhi.n	8001f6c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f58:	2200      	movs	r2, #0
 8001f5a:	6879      	ldr	r1, [r7, #4]
 8001f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f60:	f000 f937 	bl	80021d2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f64:	4a0a      	ldr	r2, [pc, #40]	; (8001f90 <HAL_InitTick+0x74>)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6013      	str	r3, [r2, #0]
 8001f6a:	e007      	b.n	8001f7c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	73fb      	strb	r3, [r7, #15]
 8001f70:	e004      	b.n	8001f7c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	73fb      	strb	r3, [r7, #15]
 8001f76:	e001      	b.n	8001f7c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3710      	adds	r7, #16
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	20000008 	.word	0x20000008
 8001f8c:	20000000 	.word	0x20000000
 8001f90:	20000004 	.word	0x20000004

08001f94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f98:	4b06      	ldr	r3, [pc, #24]	; (8001fb4 <HAL_IncTick+0x20>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <HAL_IncTick+0x24>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	4a04      	ldr	r2, [pc, #16]	; (8001fb8 <HAL_IncTick+0x24>)
 8001fa6:	6013      	str	r3, [r2, #0]
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	20000008 	.word	0x20000008
 8001fb8:	2000039c 	.word	0x2000039c

08001fbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  return uwTick;
 8001fc0:	4b03      	ldr	r3, [pc, #12]	; (8001fd0 <HAL_GetTick+0x14>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	2000039c 	.word	0x2000039c

08001fd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fdc:	f7ff ffee 	bl	8001fbc <HAL_GetTick>
 8001fe0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fec:	d005      	beq.n	8001ffa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001fee:	4b0a      	ldr	r3, [pc, #40]	; (8002018 <HAL_Delay+0x44>)
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ffa:	bf00      	nop
 8001ffc:	f7ff ffde 	bl	8001fbc <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	429a      	cmp	r2, r3
 800200a:	d8f7      	bhi.n	8001ffc <HAL_Delay+0x28>
  {
  }
}
 800200c:	bf00      	nop
 800200e:	bf00      	nop
 8002010:	3710      	adds	r7, #16
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	20000008 	.word	0x20000008

0800201c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f003 0307 	and.w	r3, r3, #7
 800202a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800202c:	4b0c      	ldr	r3, [pc, #48]	; (8002060 <__NVIC_SetPriorityGrouping+0x44>)
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002032:	68ba      	ldr	r2, [r7, #8]
 8002034:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002038:	4013      	ands	r3, r2
 800203a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002044:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002048:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800204c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800204e:	4a04      	ldr	r2, [pc, #16]	; (8002060 <__NVIC_SetPriorityGrouping+0x44>)
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	60d3      	str	r3, [r2, #12]
}
 8002054:	bf00      	nop
 8002056:	3714      	adds	r7, #20
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr
 8002060:	e000ed00 	.word	0xe000ed00

08002064 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002068:	4b04      	ldr	r3, [pc, #16]	; (800207c <__NVIC_GetPriorityGrouping+0x18>)
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	0a1b      	lsrs	r3, r3, #8
 800206e:	f003 0307 	and.w	r3, r3, #7
}
 8002072:	4618      	mov	r0, r3
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr
 800207c:	e000ed00 	.word	0xe000ed00

08002080 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	4603      	mov	r3, r0
 8002088:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800208a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208e:	2b00      	cmp	r3, #0
 8002090:	db0b      	blt.n	80020aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002092:	79fb      	ldrb	r3, [r7, #7]
 8002094:	f003 021f 	and.w	r2, r3, #31
 8002098:	4907      	ldr	r1, [pc, #28]	; (80020b8 <__NVIC_EnableIRQ+0x38>)
 800209a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209e:	095b      	lsrs	r3, r3, #5
 80020a0:	2001      	movs	r0, #1
 80020a2:	fa00 f202 	lsl.w	r2, r0, r2
 80020a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020aa:	bf00      	nop
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	e000e100 	.word	0xe000e100

080020bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	4603      	mov	r3, r0
 80020c4:	6039      	str	r1, [r7, #0]
 80020c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	db0a      	blt.n	80020e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	b2da      	uxtb	r2, r3
 80020d4:	490c      	ldr	r1, [pc, #48]	; (8002108 <__NVIC_SetPriority+0x4c>)
 80020d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020da:	0112      	lsls	r2, r2, #4
 80020dc:	b2d2      	uxtb	r2, r2
 80020de:	440b      	add	r3, r1
 80020e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020e4:	e00a      	b.n	80020fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	b2da      	uxtb	r2, r3
 80020ea:	4908      	ldr	r1, [pc, #32]	; (800210c <__NVIC_SetPriority+0x50>)
 80020ec:	79fb      	ldrb	r3, [r7, #7]
 80020ee:	f003 030f 	and.w	r3, r3, #15
 80020f2:	3b04      	subs	r3, #4
 80020f4:	0112      	lsls	r2, r2, #4
 80020f6:	b2d2      	uxtb	r2, r2
 80020f8:	440b      	add	r3, r1
 80020fa:	761a      	strb	r2, [r3, #24]
}
 80020fc:	bf00      	nop
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	e000e100 	.word	0xe000e100
 800210c:	e000ed00 	.word	0xe000ed00

08002110 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002110:	b480      	push	{r7}
 8002112:	b089      	sub	sp, #36	; 0x24
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f003 0307 	and.w	r3, r3, #7
 8002122:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	f1c3 0307 	rsb	r3, r3, #7
 800212a:	2b04      	cmp	r3, #4
 800212c:	bf28      	it	cs
 800212e:	2304      	movcs	r3, #4
 8002130:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	3304      	adds	r3, #4
 8002136:	2b06      	cmp	r3, #6
 8002138:	d902      	bls.n	8002140 <NVIC_EncodePriority+0x30>
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	3b03      	subs	r3, #3
 800213e:	e000      	b.n	8002142 <NVIC_EncodePriority+0x32>
 8002140:	2300      	movs	r3, #0
 8002142:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002144:	f04f 32ff 	mov.w	r2, #4294967295
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	43da      	mvns	r2, r3
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	401a      	ands	r2, r3
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002158:	f04f 31ff 	mov.w	r1, #4294967295
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	fa01 f303 	lsl.w	r3, r1, r3
 8002162:	43d9      	mvns	r1, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002168:	4313      	orrs	r3, r2
         );
}
 800216a:	4618      	mov	r0, r3
 800216c:	3724      	adds	r7, #36	; 0x24
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
	...

08002178 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	3b01      	subs	r3, #1
 8002184:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002188:	d301      	bcc.n	800218e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800218a:	2301      	movs	r3, #1
 800218c:	e00f      	b.n	80021ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800218e:	4a0a      	ldr	r2, [pc, #40]	; (80021b8 <SysTick_Config+0x40>)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3b01      	subs	r3, #1
 8002194:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002196:	210f      	movs	r1, #15
 8002198:	f04f 30ff 	mov.w	r0, #4294967295
 800219c:	f7ff ff8e 	bl	80020bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021a0:	4b05      	ldr	r3, [pc, #20]	; (80021b8 <SysTick_Config+0x40>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021a6:	4b04      	ldr	r3, [pc, #16]	; (80021b8 <SysTick_Config+0x40>)
 80021a8:	2207      	movs	r2, #7
 80021aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	e000e010 	.word	0xe000e010

080021bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f7ff ff29 	bl	800201c <__NVIC_SetPriorityGrouping>
}
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b086      	sub	sp, #24
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	4603      	mov	r3, r0
 80021da:	60b9      	str	r1, [r7, #8]
 80021dc:	607a      	str	r2, [r7, #4]
 80021de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80021e0:	2300      	movs	r3, #0
 80021e2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80021e4:	f7ff ff3e 	bl	8002064 <__NVIC_GetPriorityGrouping>
 80021e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	68b9      	ldr	r1, [r7, #8]
 80021ee:	6978      	ldr	r0, [r7, #20]
 80021f0:	f7ff ff8e 	bl	8002110 <NVIC_EncodePriority>
 80021f4:	4602      	mov	r2, r0
 80021f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021fa:	4611      	mov	r1, r2
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7ff ff5d 	bl	80020bc <__NVIC_SetPriority>
}
 8002202:	bf00      	nop
 8002204:	3718      	adds	r7, #24
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b082      	sub	sp, #8
 800220e:	af00      	add	r7, sp, #0
 8002210:	4603      	mov	r3, r0
 8002212:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002214:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002218:	4618      	mov	r0, r3
 800221a:	f7ff ff31 	bl	8002080 <__NVIC_EnableIRQ>
}
 800221e:	bf00      	nop
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}

08002226 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002226:	b580      	push	{r7, lr}
 8002228:	b082      	sub	sp, #8
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f7ff ffa2 	bl	8002178 <SysTick_Config>
 8002234:	4603      	mov	r3, r0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
	...

08002240 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002240:	b480      	push	{r7}
 8002242:	b085      	sub	sp, #20
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d101      	bne.n	8002252 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	e098      	b.n	8002384 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	461a      	mov	r2, r3
 8002258:	4b4d      	ldr	r3, [pc, #308]	; (8002390 <HAL_DMA_Init+0x150>)
 800225a:	429a      	cmp	r2, r3
 800225c:	d80f      	bhi.n	800227e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	461a      	mov	r2, r3
 8002264:	4b4b      	ldr	r3, [pc, #300]	; (8002394 <HAL_DMA_Init+0x154>)
 8002266:	4413      	add	r3, r2
 8002268:	4a4b      	ldr	r2, [pc, #300]	; (8002398 <HAL_DMA_Init+0x158>)
 800226a:	fba2 2303 	umull	r2, r3, r2, r3
 800226e:	091b      	lsrs	r3, r3, #4
 8002270:	009a      	lsls	r2, r3, #2
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a48      	ldr	r2, [pc, #288]	; (800239c <HAL_DMA_Init+0x15c>)
 800227a:	641a      	str	r2, [r3, #64]	; 0x40
 800227c:	e00e      	b.n	800229c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	461a      	mov	r2, r3
 8002284:	4b46      	ldr	r3, [pc, #280]	; (80023a0 <HAL_DMA_Init+0x160>)
 8002286:	4413      	add	r3, r2
 8002288:	4a43      	ldr	r2, [pc, #268]	; (8002398 <HAL_DMA_Init+0x158>)
 800228a:	fba2 2303 	umull	r2, r3, r2, r3
 800228e:	091b      	lsrs	r3, r3, #4
 8002290:	009a      	lsls	r2, r3, #2
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a42      	ldr	r2, [pc, #264]	; (80023a4 <HAL_DMA_Init+0x164>)
 800229a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2202      	movs	r2, #2
 80022a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80022b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022b6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80022c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	691b      	ldr	r3, [r3, #16]
 80022c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	699b      	ldr	r3, [r3, #24]
 80022d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6a1b      	ldr	r3, [r3, #32]
 80022de:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80022e0:	68fa      	ldr	r2, [r7, #12]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80022f6:	d039      	beq.n	800236c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fc:	4a27      	ldr	r2, [pc, #156]	; (800239c <HAL_DMA_Init+0x15c>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d11a      	bne.n	8002338 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002302:	4b29      	ldr	r3, [pc, #164]	; (80023a8 <HAL_DMA_Init+0x168>)
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800230a:	f003 031c 	and.w	r3, r3, #28
 800230e:	210f      	movs	r1, #15
 8002310:	fa01 f303 	lsl.w	r3, r1, r3
 8002314:	43db      	mvns	r3, r3
 8002316:	4924      	ldr	r1, [pc, #144]	; (80023a8 <HAL_DMA_Init+0x168>)
 8002318:	4013      	ands	r3, r2
 800231a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800231c:	4b22      	ldr	r3, [pc, #136]	; (80023a8 <HAL_DMA_Init+0x168>)
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6859      	ldr	r1, [r3, #4]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002328:	f003 031c 	and.w	r3, r3, #28
 800232c:	fa01 f303 	lsl.w	r3, r1, r3
 8002330:	491d      	ldr	r1, [pc, #116]	; (80023a8 <HAL_DMA_Init+0x168>)
 8002332:	4313      	orrs	r3, r2
 8002334:	600b      	str	r3, [r1, #0]
 8002336:	e019      	b.n	800236c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002338:	4b1c      	ldr	r3, [pc, #112]	; (80023ac <HAL_DMA_Init+0x16c>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002340:	f003 031c 	and.w	r3, r3, #28
 8002344:	210f      	movs	r1, #15
 8002346:	fa01 f303 	lsl.w	r3, r1, r3
 800234a:	43db      	mvns	r3, r3
 800234c:	4917      	ldr	r1, [pc, #92]	; (80023ac <HAL_DMA_Init+0x16c>)
 800234e:	4013      	ands	r3, r2
 8002350:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002352:	4b16      	ldr	r3, [pc, #88]	; (80023ac <HAL_DMA_Init+0x16c>)
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6859      	ldr	r1, [r3, #4]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800235e:	f003 031c 	and.w	r3, r3, #28
 8002362:	fa01 f303 	lsl.w	r3, r1, r3
 8002366:	4911      	ldr	r1, [pc, #68]	; (80023ac <HAL_DMA_Init+0x16c>)
 8002368:	4313      	orrs	r3, r2
 800236a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2201      	movs	r2, #1
 8002376:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2200      	movs	r2, #0
 800237e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002382:	2300      	movs	r3, #0
}
 8002384:	4618      	mov	r0, r3
 8002386:	3714      	adds	r7, #20
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr
 8002390:	40020407 	.word	0x40020407
 8002394:	bffdfff8 	.word	0xbffdfff8
 8002398:	cccccccd 	.word	0xcccccccd
 800239c:	40020000 	.word	0x40020000
 80023a0:	bffdfbf8 	.word	0xbffdfbf8
 80023a4:	40020400 	.word	0x40020400
 80023a8:	400200a8 	.word	0x400200a8
 80023ac:	400204a8 	.word	0x400204a8

080023b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b086      	sub	sp, #24
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	60b9      	str	r1, [r7, #8]
 80023ba:	607a      	str	r2, [r7, #4]
 80023bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023be:	2300      	movs	r3, #0
 80023c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d101      	bne.n	80023d0 <HAL_DMA_Start_IT+0x20>
 80023cc:	2302      	movs	r3, #2
 80023ce:	e04b      	b.n	8002468 <HAL_DMA_Start_IT+0xb8>
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2201      	movs	r2, #1
 80023d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d13a      	bne.n	800245a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2202      	movs	r2, #2
 80023e8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2200      	movs	r2, #0
 80023f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f022 0201 	bic.w	r2, r2, #1
 8002400:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	68b9      	ldr	r1, [r7, #8]
 8002408:	68f8      	ldr	r0, [r7, #12]
 800240a:	f000 f921 	bl	8002650 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	2b00      	cmp	r3, #0
 8002414:	d008      	beq.n	8002428 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f042 020e 	orr.w	r2, r2, #14
 8002424:	601a      	str	r2, [r3, #0]
 8002426:	e00f      	b.n	8002448 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 0204 	bic.w	r2, r2, #4
 8002436:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f042 020a 	orr.w	r2, r2, #10
 8002446:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f042 0201 	orr.w	r2, r2, #1
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	e005      	b.n	8002466 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2200      	movs	r2, #0
 800245e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002462:	2302      	movs	r3, #2
 8002464:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002466:	7dfb      	ldrb	r3, [r7, #23]
}
 8002468:	4618      	mov	r0, r3
 800246a:	3718      	adds	r7, #24
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}

08002470 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002478:	2300      	movs	r3, #0
 800247a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002482:	b2db      	uxtb	r3, r3
 8002484:	2b02      	cmp	r3, #2
 8002486:	d005      	beq.n	8002494 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2204      	movs	r2, #4
 800248c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	73fb      	strb	r3, [r7, #15]
 8002492:	e029      	b.n	80024e8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f022 020e 	bic.w	r2, r2, #14
 80024a2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f022 0201 	bic.w	r2, r2, #1
 80024b2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b8:	f003 021c 	and.w	r2, r3, #28
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c0:	2101      	movs	r1, #1
 80024c2:	fa01 f202 	lsl.w	r2, r1, r2
 80024c6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d003      	beq.n	80024e8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	4798      	blx	r3
    }
  }
  return status;
 80024e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3710      	adds	r7, #16
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b084      	sub	sp, #16
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800250e:	f003 031c 	and.w	r3, r3, #28
 8002512:	2204      	movs	r2, #4
 8002514:	409a      	lsls	r2, r3
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	4013      	ands	r3, r2
 800251a:	2b00      	cmp	r3, #0
 800251c:	d026      	beq.n	800256c <HAL_DMA_IRQHandler+0x7a>
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	f003 0304 	and.w	r3, r3, #4
 8002524:	2b00      	cmp	r3, #0
 8002526:	d021      	beq.n	800256c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0320 	and.w	r3, r3, #32
 8002532:	2b00      	cmp	r3, #0
 8002534:	d107      	bne.n	8002546 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f022 0204 	bic.w	r2, r2, #4
 8002544:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800254a:	f003 021c 	and.w	r2, r3, #28
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	2104      	movs	r1, #4
 8002554:	fa01 f202 	lsl.w	r2, r1, r2
 8002558:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255e:	2b00      	cmp	r3, #0
 8002560:	d071      	beq.n	8002646 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800256a:	e06c      	b.n	8002646 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002570:	f003 031c 	and.w	r3, r3, #28
 8002574:	2202      	movs	r2, #2
 8002576:	409a      	lsls	r2, r3
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	4013      	ands	r3, r2
 800257c:	2b00      	cmp	r3, #0
 800257e:	d02e      	beq.n	80025de <HAL_DMA_IRQHandler+0xec>
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	f003 0302 	and.w	r3, r3, #2
 8002586:	2b00      	cmp	r3, #0
 8002588:	d029      	beq.n	80025de <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 0320 	and.w	r3, r3, #32
 8002594:	2b00      	cmp	r3, #0
 8002596:	d10b      	bne.n	80025b0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f022 020a 	bic.w	r2, r2, #10
 80025a6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2201      	movs	r2, #1
 80025ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025b4:	f003 021c 	and.w	r2, r3, #28
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025bc:	2102      	movs	r1, #2
 80025be:	fa01 f202 	lsl.w	r2, r1, r2
 80025c2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d038      	beq.n	8002646 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80025dc:	e033      	b.n	8002646 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e2:	f003 031c 	and.w	r3, r3, #28
 80025e6:	2208      	movs	r2, #8
 80025e8:	409a      	lsls	r2, r3
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	4013      	ands	r3, r2
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d02a      	beq.n	8002648 <HAL_DMA_IRQHandler+0x156>
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	f003 0308 	and.w	r3, r3, #8
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d025      	beq.n	8002648 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f022 020e 	bic.w	r2, r2, #14
 800260a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002610:	f003 021c 	and.w	r2, r3, #28
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002618:	2101      	movs	r1, #1
 800261a:	fa01 f202 	lsl.w	r2, r1, r2
 800261e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2201      	movs	r2, #1
 800262a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800263a:	2b00      	cmp	r3, #0
 800263c:	d004      	beq.n	8002648 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002646:	bf00      	nop
 8002648:	bf00      	nop
}
 800264a:	3710      	adds	r7, #16
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]
 800265c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002662:	f003 021c 	and.w	r2, r3, #28
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266a:	2101      	movs	r1, #1
 800266c:	fa01 f202 	lsl.w	r2, r1, r2
 8002670:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	683a      	ldr	r2, [r7, #0]
 8002678:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	2b10      	cmp	r3, #16
 8002680:	d108      	bne.n	8002694 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	68ba      	ldr	r2, [r7, #8]
 8002690:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002692:	e007      	b.n	80026a4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	68ba      	ldr	r2, [r7, #8]
 800269a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	60da      	str	r2, [r3, #12]
}
 80026a4:	bf00      	nop
 80026a6:	3714      	adds	r7, #20
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b087      	sub	sp, #28
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026ba:	2300      	movs	r3, #0
 80026bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026be:	e17f      	b.n	80029c0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	2101      	movs	r1, #1
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	fa01 f303 	lsl.w	r3, r1, r3
 80026cc:	4013      	ands	r3, r2
 80026ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	f000 8171 	beq.w	80029ba <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f003 0303 	and.w	r3, r3, #3
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d005      	beq.n	80026f0 <HAL_GPIO_Init+0x40>
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f003 0303 	and.w	r3, r3, #3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d130      	bne.n	8002752 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	2203      	movs	r2, #3
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	43db      	mvns	r3, r3
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	4013      	ands	r3, r2
 8002706:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	68da      	ldr	r2, [r3, #12]
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	4313      	orrs	r3, r2
 8002718:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002726:	2201      	movs	r2, #1
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	fa02 f303 	lsl.w	r3, r2, r3
 800272e:	43db      	mvns	r3, r3
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	4013      	ands	r3, r2
 8002734:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	091b      	lsrs	r3, r3, #4
 800273c:	f003 0201 	and.w	r2, r3, #1
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	4313      	orrs	r3, r2
 800274a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	693a      	ldr	r2, [r7, #16]
 8002750:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f003 0303 	and.w	r3, r3, #3
 800275a:	2b03      	cmp	r3, #3
 800275c:	d118      	bne.n	8002790 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002762:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002764:	2201      	movs	r2, #1
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	43db      	mvns	r3, r3
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	4013      	ands	r3, r2
 8002772:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	08db      	lsrs	r3, r3, #3
 800277a:	f003 0201 	and.w	r2, r3, #1
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	693a      	ldr	r2, [r7, #16]
 8002786:	4313      	orrs	r3, r2
 8002788:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	693a      	ldr	r2, [r7, #16]
 800278e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f003 0303 	and.w	r3, r3, #3
 8002798:	2b03      	cmp	r3, #3
 800279a:	d017      	beq.n	80027cc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	2203      	movs	r2, #3
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	43db      	mvns	r3, r3
 80027ae:	693a      	ldr	r2, [r7, #16]
 80027b0:	4013      	ands	r3, r2
 80027b2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	693a      	ldr	r2, [r7, #16]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	693a      	ldr	r2, [r7, #16]
 80027ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f003 0303 	and.w	r3, r3, #3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d123      	bne.n	8002820 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	08da      	lsrs	r2, r3, #3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	3208      	adds	r2, #8
 80027e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	f003 0307 	and.w	r3, r3, #7
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	220f      	movs	r2, #15
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	43db      	mvns	r3, r3
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	4013      	ands	r3, r2
 80027fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	691a      	ldr	r2, [r3, #16]
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	f003 0307 	and.w	r3, r3, #7
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	fa02 f303 	lsl.w	r3, r2, r3
 800280c:	693a      	ldr	r2, [r7, #16]
 800280e:	4313      	orrs	r3, r2
 8002810:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	08da      	lsrs	r2, r3, #3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	3208      	adds	r2, #8
 800281a:	6939      	ldr	r1, [r7, #16]
 800281c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	2203      	movs	r2, #3
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	43db      	mvns	r3, r3
 8002832:	693a      	ldr	r2, [r7, #16]
 8002834:	4013      	ands	r3, r2
 8002836:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f003 0203 	and.w	r2, r3, #3
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	005b      	lsls	r3, r3, #1
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	693a      	ldr	r2, [r7, #16]
 800284a:	4313      	orrs	r3, r2
 800284c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	693a      	ldr	r2, [r7, #16]
 8002852:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800285c:	2b00      	cmp	r3, #0
 800285e:	f000 80ac 	beq.w	80029ba <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002862:	4b5f      	ldr	r3, [pc, #380]	; (80029e0 <HAL_GPIO_Init+0x330>)
 8002864:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002866:	4a5e      	ldr	r2, [pc, #376]	; (80029e0 <HAL_GPIO_Init+0x330>)
 8002868:	f043 0301 	orr.w	r3, r3, #1
 800286c:	6613      	str	r3, [r2, #96]	; 0x60
 800286e:	4b5c      	ldr	r3, [pc, #368]	; (80029e0 <HAL_GPIO_Init+0x330>)
 8002870:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	60bb      	str	r3, [r7, #8]
 8002878:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800287a:	4a5a      	ldr	r2, [pc, #360]	; (80029e4 <HAL_GPIO_Init+0x334>)
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	089b      	lsrs	r3, r3, #2
 8002880:	3302      	adds	r3, #2
 8002882:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002886:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	f003 0303 	and.w	r3, r3, #3
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	220f      	movs	r2, #15
 8002892:	fa02 f303 	lsl.w	r3, r2, r3
 8002896:	43db      	mvns	r3, r3
 8002898:	693a      	ldr	r2, [r7, #16]
 800289a:	4013      	ands	r3, r2
 800289c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80028a4:	d025      	beq.n	80028f2 <HAL_GPIO_Init+0x242>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a4f      	ldr	r2, [pc, #316]	; (80029e8 <HAL_GPIO_Init+0x338>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d01f      	beq.n	80028ee <HAL_GPIO_Init+0x23e>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a4e      	ldr	r2, [pc, #312]	; (80029ec <HAL_GPIO_Init+0x33c>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d019      	beq.n	80028ea <HAL_GPIO_Init+0x23a>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a4d      	ldr	r2, [pc, #308]	; (80029f0 <HAL_GPIO_Init+0x340>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d013      	beq.n	80028e6 <HAL_GPIO_Init+0x236>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a4c      	ldr	r2, [pc, #304]	; (80029f4 <HAL_GPIO_Init+0x344>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d00d      	beq.n	80028e2 <HAL_GPIO_Init+0x232>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a4b      	ldr	r2, [pc, #300]	; (80029f8 <HAL_GPIO_Init+0x348>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d007      	beq.n	80028de <HAL_GPIO_Init+0x22e>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a4a      	ldr	r2, [pc, #296]	; (80029fc <HAL_GPIO_Init+0x34c>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d101      	bne.n	80028da <HAL_GPIO_Init+0x22a>
 80028d6:	2306      	movs	r3, #6
 80028d8:	e00c      	b.n	80028f4 <HAL_GPIO_Init+0x244>
 80028da:	2307      	movs	r3, #7
 80028dc:	e00a      	b.n	80028f4 <HAL_GPIO_Init+0x244>
 80028de:	2305      	movs	r3, #5
 80028e0:	e008      	b.n	80028f4 <HAL_GPIO_Init+0x244>
 80028e2:	2304      	movs	r3, #4
 80028e4:	e006      	b.n	80028f4 <HAL_GPIO_Init+0x244>
 80028e6:	2303      	movs	r3, #3
 80028e8:	e004      	b.n	80028f4 <HAL_GPIO_Init+0x244>
 80028ea:	2302      	movs	r3, #2
 80028ec:	e002      	b.n	80028f4 <HAL_GPIO_Init+0x244>
 80028ee:	2301      	movs	r3, #1
 80028f0:	e000      	b.n	80028f4 <HAL_GPIO_Init+0x244>
 80028f2:	2300      	movs	r3, #0
 80028f4:	697a      	ldr	r2, [r7, #20]
 80028f6:	f002 0203 	and.w	r2, r2, #3
 80028fa:	0092      	lsls	r2, r2, #2
 80028fc:	4093      	lsls	r3, r2
 80028fe:	693a      	ldr	r2, [r7, #16]
 8002900:	4313      	orrs	r3, r2
 8002902:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002904:	4937      	ldr	r1, [pc, #220]	; (80029e4 <HAL_GPIO_Init+0x334>)
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	089b      	lsrs	r3, r3, #2
 800290a:	3302      	adds	r3, #2
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002912:	4b3b      	ldr	r3, [pc, #236]	; (8002a00 <HAL_GPIO_Init+0x350>)
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	43db      	mvns	r3, r3
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	4013      	ands	r3, r2
 8002920:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d003      	beq.n	8002936 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800292e:	693a      	ldr	r2, [r7, #16]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	4313      	orrs	r3, r2
 8002934:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002936:	4a32      	ldr	r2, [pc, #200]	; (8002a00 <HAL_GPIO_Init+0x350>)
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800293c:	4b30      	ldr	r3, [pc, #192]	; (8002a00 <HAL_GPIO_Init+0x350>)
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	43db      	mvns	r3, r3
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	4013      	ands	r3, r2
 800294a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002958:	693a      	ldr	r2, [r7, #16]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	4313      	orrs	r3, r2
 800295e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002960:	4a27      	ldr	r2, [pc, #156]	; (8002a00 <HAL_GPIO_Init+0x350>)
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002966:	4b26      	ldr	r3, [pc, #152]	; (8002a00 <HAL_GPIO_Init+0x350>)
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	43db      	mvns	r3, r3
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	4013      	ands	r3, r2
 8002974:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d003      	beq.n	800298a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	4313      	orrs	r3, r2
 8002988:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800298a:	4a1d      	ldr	r2, [pc, #116]	; (8002a00 <HAL_GPIO_Init+0x350>)
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002990:	4b1b      	ldr	r3, [pc, #108]	; (8002a00 <HAL_GPIO_Init+0x350>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	43db      	mvns	r3, r3
 800299a:	693a      	ldr	r2, [r7, #16]
 800299c:	4013      	ands	r3, r2
 800299e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d003      	beq.n	80029b4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80029ac:	693a      	ldr	r2, [r7, #16]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80029b4:	4a12      	ldr	r2, [pc, #72]	; (8002a00 <HAL_GPIO_Init+0x350>)
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	3301      	adds	r3, #1
 80029be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	fa22 f303 	lsr.w	r3, r2, r3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f47f ae78 	bne.w	80026c0 <HAL_GPIO_Init+0x10>
  }
}
 80029d0:	bf00      	nop
 80029d2:	bf00      	nop
 80029d4:	371c      	adds	r7, #28
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	40021000 	.word	0x40021000
 80029e4:	40010000 	.word	0x40010000
 80029e8:	48000400 	.word	0x48000400
 80029ec:	48000800 	.word	0x48000800
 80029f0:	48000c00 	.word	0x48000c00
 80029f4:	48001000 	.word	0x48001000
 80029f8:	48001400 	.word	0x48001400
 80029fc:	48001800 	.word	0x48001800
 8002a00:	40010400 	.word	0x40010400

08002a04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	691a      	ldr	r2, [r3, #16]
 8002a14:	887b      	ldrh	r3, [r7, #2]
 8002a16:	4013      	ands	r3, r2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d002      	beq.n	8002a22 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	73fb      	strb	r3, [r7, #15]
 8002a20:	e001      	b.n	8002a26 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a22:	2300      	movs	r3, #0
 8002a24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3714      	adds	r7, #20
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr

08002a34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	807b      	strh	r3, [r7, #2]
 8002a40:	4613      	mov	r3, r2
 8002a42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a44:	787b      	ldrb	r3, [r7, #1]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a4a:	887a      	ldrh	r2, [r7, #2]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a50:	e002      	b.n	8002a58 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a52:	887a      	ldrh	r2, [r7, #2]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	695b      	ldr	r3, [r3, #20]
 8002a74:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a76:	887a      	ldrh	r2, [r7, #2]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	041a      	lsls	r2, r3, #16
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	43d9      	mvns	r1, r3
 8002a82:	887b      	ldrh	r3, [r7, #2]
 8002a84:	400b      	ands	r3, r1
 8002a86:	431a      	orrs	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	619a      	str	r2, [r3, #24]
}
 8002a8c:	bf00      	nop
 8002a8e:	3714      	adds	r7, #20
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002a9c:	4b04      	ldr	r3, [pc, #16]	; (8002ab0 <HAL_PWREx_GetVoltageRange+0x18>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	40007000 	.word	0x40007000

08002ab4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ac2:	d130      	bne.n	8002b26 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ac4:	4b23      	ldr	r3, [pc, #140]	; (8002b54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002acc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ad0:	d038      	beq.n	8002b44 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ad2:	4b20      	ldr	r3, [pc, #128]	; (8002b54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002ada:	4a1e      	ldr	r2, [pc, #120]	; (8002b54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002adc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ae0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002ae2:	4b1d      	ldr	r3, [pc, #116]	; (8002b58 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2232      	movs	r2, #50	; 0x32
 8002ae8:	fb02 f303 	mul.w	r3, r2, r3
 8002aec:	4a1b      	ldr	r2, [pc, #108]	; (8002b5c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002aee:	fba2 2303 	umull	r2, r3, r2, r3
 8002af2:	0c9b      	lsrs	r3, r3, #18
 8002af4:	3301      	adds	r3, #1
 8002af6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002af8:	e002      	b.n	8002b00 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	3b01      	subs	r3, #1
 8002afe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b00:	4b14      	ldr	r3, [pc, #80]	; (8002b54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b02:	695b      	ldr	r3, [r3, #20]
 8002b04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b0c:	d102      	bne.n	8002b14 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d1f2      	bne.n	8002afa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b14:	4b0f      	ldr	r3, [pc, #60]	; (8002b54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b16:	695b      	ldr	r3, [r3, #20]
 8002b18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b20:	d110      	bne.n	8002b44 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e00f      	b.n	8002b46 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b26:	4b0b      	ldr	r3, [pc, #44]	; (8002b54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b32:	d007      	beq.n	8002b44 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b34:	4b07      	ldr	r3, [pc, #28]	; (8002b54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b3c:	4a05      	ldr	r2, [pc, #20]	; (8002b54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b42:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3714      	adds	r7, #20
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	40007000 	.word	0x40007000
 8002b58:	20000000 	.word	0x20000000
 8002b5c:	431bde83 	.word	0x431bde83

08002b60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b088      	sub	sp, #32
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d101      	bne.n	8002b72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e3ca      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b72:	4b97      	ldr	r3, [pc, #604]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f003 030c 	and.w	r3, r3, #12
 8002b7a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b7c:	4b94      	ldr	r3, [pc, #592]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	f003 0303 	and.w	r3, r3, #3
 8002b84:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0310 	and.w	r3, r3, #16
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	f000 80e4 	beq.w	8002d5c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d007      	beq.n	8002baa <HAL_RCC_OscConfig+0x4a>
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	2b0c      	cmp	r3, #12
 8002b9e:	f040 808b 	bne.w	8002cb8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	f040 8087 	bne.w	8002cb8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002baa:	4b89      	ldr	r3, [pc, #548]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d005      	beq.n	8002bc2 <HAL_RCC_OscConfig+0x62>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d101      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e3a2      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a1a      	ldr	r2, [r3, #32]
 8002bc6:	4b82      	ldr	r3, [pc, #520]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0308 	and.w	r3, r3, #8
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d004      	beq.n	8002bdc <HAL_RCC_OscConfig+0x7c>
 8002bd2:	4b7f      	ldr	r3, [pc, #508]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bda:	e005      	b.n	8002be8 <HAL_RCC_OscConfig+0x88>
 8002bdc:	4b7c      	ldr	r3, [pc, #496]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002bde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002be2:	091b      	lsrs	r3, r3, #4
 8002be4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d223      	bcs.n	8002c34 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6a1b      	ldr	r3, [r3, #32]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f000 fd55 	bl	80036a0 <RCC_SetFlashLatencyFromMSIRange>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d001      	beq.n	8002c00 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e383      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c00:	4b73      	ldr	r3, [pc, #460]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a72      	ldr	r2, [pc, #456]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002c06:	f043 0308 	orr.w	r3, r3, #8
 8002c0a:	6013      	str	r3, [r2, #0]
 8002c0c:	4b70      	ldr	r3, [pc, #448]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a1b      	ldr	r3, [r3, #32]
 8002c18:	496d      	ldr	r1, [pc, #436]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c1e:	4b6c      	ldr	r3, [pc, #432]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	69db      	ldr	r3, [r3, #28]
 8002c2a:	021b      	lsls	r3, r3, #8
 8002c2c:	4968      	ldr	r1, [pc, #416]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	604b      	str	r3, [r1, #4]
 8002c32:	e025      	b.n	8002c80 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c34:	4b66      	ldr	r3, [pc, #408]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a65      	ldr	r2, [pc, #404]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002c3a:	f043 0308 	orr.w	r3, r3, #8
 8002c3e:	6013      	str	r3, [r2, #0]
 8002c40:	4b63      	ldr	r3, [pc, #396]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a1b      	ldr	r3, [r3, #32]
 8002c4c:	4960      	ldr	r1, [pc, #384]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c52:	4b5f      	ldr	r3, [pc, #380]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	69db      	ldr	r3, [r3, #28]
 8002c5e:	021b      	lsls	r3, r3, #8
 8002c60:	495b      	ldr	r1, [pc, #364]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d109      	bne.n	8002c80 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a1b      	ldr	r3, [r3, #32]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f000 fd15 	bl	80036a0 <RCC_SetFlashLatencyFromMSIRange>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d001      	beq.n	8002c80 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e343      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c80:	f000 fc4a 	bl	8003518 <HAL_RCC_GetSysClockFreq>
 8002c84:	4602      	mov	r2, r0
 8002c86:	4b52      	ldr	r3, [pc, #328]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	091b      	lsrs	r3, r3, #4
 8002c8c:	f003 030f 	and.w	r3, r3, #15
 8002c90:	4950      	ldr	r1, [pc, #320]	; (8002dd4 <HAL_RCC_OscConfig+0x274>)
 8002c92:	5ccb      	ldrb	r3, [r1, r3]
 8002c94:	f003 031f 	and.w	r3, r3, #31
 8002c98:	fa22 f303 	lsr.w	r3, r2, r3
 8002c9c:	4a4e      	ldr	r2, [pc, #312]	; (8002dd8 <HAL_RCC_OscConfig+0x278>)
 8002c9e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002ca0:	4b4e      	ldr	r3, [pc, #312]	; (8002ddc <HAL_RCC_OscConfig+0x27c>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff f939 	bl	8001f1c <HAL_InitTick>
 8002caa:	4603      	mov	r3, r0
 8002cac:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002cae:	7bfb      	ldrb	r3, [r7, #15]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d052      	beq.n	8002d5a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002cb4:	7bfb      	ldrb	r3, [r7, #15]
 8002cb6:	e327      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d032      	beq.n	8002d26 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002cc0:	4b43      	ldr	r3, [pc, #268]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a42      	ldr	r2, [pc, #264]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002cc6:	f043 0301 	orr.w	r3, r3, #1
 8002cca:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ccc:	f7ff f976 	bl	8001fbc <HAL_GetTick>
 8002cd0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cd2:	e008      	b.n	8002ce6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cd4:	f7ff f972 	bl	8001fbc <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d901      	bls.n	8002ce6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e310      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ce6:	4b3a      	ldr	r3, [pc, #232]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0302 	and.w	r3, r3, #2
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d0f0      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cf2:	4b37      	ldr	r3, [pc, #220]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a36      	ldr	r2, [pc, #216]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002cf8:	f043 0308 	orr.w	r3, r3, #8
 8002cfc:	6013      	str	r3, [r2, #0]
 8002cfe:	4b34      	ldr	r3, [pc, #208]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a1b      	ldr	r3, [r3, #32]
 8002d0a:	4931      	ldr	r1, [pc, #196]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d10:	4b2f      	ldr	r3, [pc, #188]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	69db      	ldr	r3, [r3, #28]
 8002d1c:	021b      	lsls	r3, r3, #8
 8002d1e:	492c      	ldr	r1, [pc, #176]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002d20:	4313      	orrs	r3, r2
 8002d22:	604b      	str	r3, [r1, #4]
 8002d24:	e01a      	b.n	8002d5c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d26:	4b2a      	ldr	r3, [pc, #168]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a29      	ldr	r2, [pc, #164]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002d2c:	f023 0301 	bic.w	r3, r3, #1
 8002d30:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d32:	f7ff f943 	bl	8001fbc <HAL_GetTick>
 8002d36:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d38:	e008      	b.n	8002d4c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d3a:	f7ff f93f 	bl	8001fbc <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d901      	bls.n	8002d4c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e2dd      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d4c:	4b20      	ldr	r3, [pc, #128]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0302 	and.w	r3, r3, #2
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d1f0      	bne.n	8002d3a <HAL_RCC_OscConfig+0x1da>
 8002d58:	e000      	b.n	8002d5c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d5a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d074      	beq.n	8002e52 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	2b08      	cmp	r3, #8
 8002d6c:	d005      	beq.n	8002d7a <HAL_RCC_OscConfig+0x21a>
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	2b0c      	cmp	r3, #12
 8002d72:	d10e      	bne.n	8002d92 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	2b03      	cmp	r3, #3
 8002d78:	d10b      	bne.n	8002d92 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d7a:	4b15      	ldr	r3, [pc, #84]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d064      	beq.n	8002e50 <HAL_RCC_OscConfig+0x2f0>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d160      	bne.n	8002e50 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e2ba      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d9a:	d106      	bne.n	8002daa <HAL_RCC_OscConfig+0x24a>
 8002d9c:	4b0c      	ldr	r3, [pc, #48]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a0b      	ldr	r2, [pc, #44]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002da2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002da6:	6013      	str	r3, [r2, #0]
 8002da8:	e026      	b.n	8002df8 <HAL_RCC_OscConfig+0x298>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002db2:	d115      	bne.n	8002de0 <HAL_RCC_OscConfig+0x280>
 8002db4:	4b06      	ldr	r3, [pc, #24]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a05      	ldr	r2, [pc, #20]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002dba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dbe:	6013      	str	r3, [r2, #0]
 8002dc0:	4b03      	ldr	r3, [pc, #12]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a02      	ldr	r2, [pc, #8]	; (8002dd0 <HAL_RCC_OscConfig+0x270>)
 8002dc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dca:	6013      	str	r3, [r2, #0]
 8002dcc:	e014      	b.n	8002df8 <HAL_RCC_OscConfig+0x298>
 8002dce:	bf00      	nop
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	08008818 	.word	0x08008818
 8002dd8:	20000000 	.word	0x20000000
 8002ddc:	20000004 	.word	0x20000004
 8002de0:	4ba0      	ldr	r3, [pc, #640]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a9f      	ldr	r2, [pc, #636]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002de6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dea:	6013      	str	r3, [r2, #0]
 8002dec:	4b9d      	ldr	r3, [pc, #628]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a9c      	ldr	r2, [pc, #624]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002df2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002df6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d013      	beq.n	8002e28 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e00:	f7ff f8dc 	bl	8001fbc <HAL_GetTick>
 8002e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e06:	e008      	b.n	8002e1a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e08:	f7ff f8d8 	bl	8001fbc <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	2b64      	cmp	r3, #100	; 0x64
 8002e14:	d901      	bls.n	8002e1a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002e16:	2303      	movs	r3, #3
 8002e18:	e276      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e1a:	4b92      	ldr	r3, [pc, #584]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d0f0      	beq.n	8002e08 <HAL_RCC_OscConfig+0x2a8>
 8002e26:	e014      	b.n	8002e52 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e28:	f7ff f8c8 	bl	8001fbc <HAL_GetTick>
 8002e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e2e:	e008      	b.n	8002e42 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e30:	f7ff f8c4 	bl	8001fbc <HAL_GetTick>
 8002e34:	4602      	mov	r2, r0
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	2b64      	cmp	r3, #100	; 0x64
 8002e3c:	d901      	bls.n	8002e42 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e262      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e42:	4b88      	ldr	r3, [pc, #544]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d1f0      	bne.n	8002e30 <HAL_RCC_OscConfig+0x2d0>
 8002e4e:	e000      	b.n	8002e52 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0302 	and.w	r3, r3, #2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d060      	beq.n	8002f20 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	2b04      	cmp	r3, #4
 8002e62:	d005      	beq.n	8002e70 <HAL_RCC_OscConfig+0x310>
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	2b0c      	cmp	r3, #12
 8002e68:	d119      	bne.n	8002e9e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d116      	bne.n	8002e9e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e70:	4b7c      	ldr	r3, [pc, #496]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d005      	beq.n	8002e88 <HAL_RCC_OscConfig+0x328>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d101      	bne.n	8002e88 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e23f      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e88:	4b76      	ldr	r3, [pc, #472]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	061b      	lsls	r3, r3, #24
 8002e96:	4973      	ldr	r1, [pc, #460]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e9c:	e040      	b.n	8002f20 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d023      	beq.n	8002eee <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ea6:	4b6f      	ldr	r3, [pc, #444]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a6e      	ldr	r2, [pc, #440]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002eac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002eb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb2:	f7ff f883 	bl	8001fbc <HAL_GetTick>
 8002eb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002eb8:	e008      	b.n	8002ecc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eba:	f7ff f87f 	bl	8001fbc <HAL_GetTick>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d901      	bls.n	8002ecc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e21d      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ecc:	4b65      	ldr	r3, [pc, #404]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d0f0      	beq.n	8002eba <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ed8:	4b62      	ldr	r3, [pc, #392]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	061b      	lsls	r3, r3, #24
 8002ee6:	495f      	ldr	r1, [pc, #380]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	604b      	str	r3, [r1, #4]
 8002eec:	e018      	b.n	8002f20 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002eee:	4b5d      	ldr	r3, [pc, #372]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a5c      	ldr	r2, [pc, #368]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002ef4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ef8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002efa:	f7ff f85f 	bl	8001fbc <HAL_GetTick>
 8002efe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f00:	e008      	b.n	8002f14 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f02:	f7ff f85b 	bl	8001fbc <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d901      	bls.n	8002f14 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	e1f9      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f14:	4b53      	ldr	r3, [pc, #332]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1f0      	bne.n	8002f02 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0308 	and.w	r3, r3, #8
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d03c      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	695b      	ldr	r3, [r3, #20]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d01c      	beq.n	8002f6e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f34:	4b4b      	ldr	r3, [pc, #300]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002f36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f3a:	4a4a      	ldr	r2, [pc, #296]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002f3c:	f043 0301 	orr.w	r3, r3, #1
 8002f40:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f44:	f7ff f83a 	bl	8001fbc <HAL_GetTick>
 8002f48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f4a:	e008      	b.n	8002f5e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f4c:	f7ff f836 	bl	8001fbc <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e1d4      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f5e:	4b41      	ldr	r3, [pc, #260]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002f60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f64:	f003 0302 	and.w	r3, r3, #2
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d0ef      	beq.n	8002f4c <HAL_RCC_OscConfig+0x3ec>
 8002f6c:	e01b      	b.n	8002fa6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f6e:	4b3d      	ldr	r3, [pc, #244]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002f70:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f74:	4a3b      	ldr	r2, [pc, #236]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002f76:	f023 0301 	bic.w	r3, r3, #1
 8002f7a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f7e:	f7ff f81d 	bl	8001fbc <HAL_GetTick>
 8002f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f84:	e008      	b.n	8002f98 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f86:	f7ff f819 	bl	8001fbc <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e1b7      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f98:	4b32      	ldr	r3, [pc, #200]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002f9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f9e:	f003 0302 	and.w	r3, r3, #2
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d1ef      	bne.n	8002f86 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0304 	and.w	r3, r3, #4
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	f000 80a6 	beq.w	8003100 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002fb8:	4b2a      	ldr	r3, [pc, #168]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002fba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d10d      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fc4:	4b27      	ldr	r3, [pc, #156]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fc8:	4a26      	ldr	r2, [pc, #152]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002fca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fce:	6593      	str	r3, [r2, #88]	; 0x58
 8002fd0:	4b24      	ldr	r3, [pc, #144]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8002fd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fd8:	60bb      	str	r3, [r7, #8]
 8002fda:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fe0:	4b21      	ldr	r3, [pc, #132]	; (8003068 <HAL_RCC_OscConfig+0x508>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d118      	bne.n	800301e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fec:	4b1e      	ldr	r3, [pc, #120]	; (8003068 <HAL_RCC_OscConfig+0x508>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a1d      	ldr	r2, [pc, #116]	; (8003068 <HAL_RCC_OscConfig+0x508>)
 8002ff2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ff6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ff8:	f7fe ffe0 	bl	8001fbc <HAL_GetTick>
 8002ffc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ffe:	e008      	b.n	8003012 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003000:	f7fe ffdc 	bl	8001fbc <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b02      	cmp	r3, #2
 800300c:	d901      	bls.n	8003012 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e17a      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003012:	4b15      	ldr	r3, [pc, #84]	; (8003068 <HAL_RCC_OscConfig+0x508>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800301a:	2b00      	cmp	r3, #0
 800301c:	d0f0      	beq.n	8003000 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	2b01      	cmp	r3, #1
 8003024:	d108      	bne.n	8003038 <HAL_RCC_OscConfig+0x4d8>
 8003026:	4b0f      	ldr	r3, [pc, #60]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8003028:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800302c:	4a0d      	ldr	r2, [pc, #52]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 800302e:	f043 0301 	orr.w	r3, r3, #1
 8003032:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003036:	e029      	b.n	800308c <HAL_RCC_OscConfig+0x52c>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	2b05      	cmp	r3, #5
 800303e:	d115      	bne.n	800306c <HAL_RCC_OscConfig+0x50c>
 8003040:	4b08      	ldr	r3, [pc, #32]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8003042:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003046:	4a07      	ldr	r2, [pc, #28]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8003048:	f043 0304 	orr.w	r3, r3, #4
 800304c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003050:	4b04      	ldr	r3, [pc, #16]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8003052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003056:	4a03      	ldr	r2, [pc, #12]	; (8003064 <HAL_RCC_OscConfig+0x504>)
 8003058:	f043 0301 	orr.w	r3, r3, #1
 800305c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003060:	e014      	b.n	800308c <HAL_RCC_OscConfig+0x52c>
 8003062:	bf00      	nop
 8003064:	40021000 	.word	0x40021000
 8003068:	40007000 	.word	0x40007000
 800306c:	4b9c      	ldr	r3, [pc, #624]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 800306e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003072:	4a9b      	ldr	r2, [pc, #620]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 8003074:	f023 0301 	bic.w	r3, r3, #1
 8003078:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800307c:	4b98      	ldr	r3, [pc, #608]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 800307e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003082:	4a97      	ldr	r2, [pc, #604]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 8003084:	f023 0304 	bic.w	r3, r3, #4
 8003088:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d016      	beq.n	80030c2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003094:	f7fe ff92 	bl	8001fbc <HAL_GetTick>
 8003098:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800309a:	e00a      	b.n	80030b2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800309c:	f7fe ff8e 	bl	8001fbc <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d901      	bls.n	80030b2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e12a      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030b2:	4b8b      	ldr	r3, [pc, #556]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 80030b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d0ed      	beq.n	800309c <HAL_RCC_OscConfig+0x53c>
 80030c0:	e015      	b.n	80030ee <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030c2:	f7fe ff7b 	bl	8001fbc <HAL_GetTick>
 80030c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030c8:	e00a      	b.n	80030e0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ca:	f7fe ff77 	bl	8001fbc <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80030d8:	4293      	cmp	r3, r2
 80030da:	d901      	bls.n	80030e0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80030dc:	2303      	movs	r3, #3
 80030de:	e113      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030e0:	4b7f      	ldr	r3, [pc, #508]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 80030e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d1ed      	bne.n	80030ca <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030ee:	7ffb      	ldrb	r3, [r7, #31]
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d105      	bne.n	8003100 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030f4:	4b7a      	ldr	r3, [pc, #488]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 80030f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030f8:	4a79      	ldr	r2, [pc, #484]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 80030fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030fe:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003104:	2b00      	cmp	r3, #0
 8003106:	f000 80fe 	beq.w	8003306 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800310e:	2b02      	cmp	r3, #2
 8003110:	f040 80d0 	bne.w	80032b4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003114:	4b72      	ldr	r3, [pc, #456]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	f003 0203 	and.w	r2, r3, #3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003124:	429a      	cmp	r2, r3
 8003126:	d130      	bne.n	800318a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003132:	3b01      	subs	r3, #1
 8003134:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003136:	429a      	cmp	r2, r3
 8003138:	d127      	bne.n	800318a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003144:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003146:	429a      	cmp	r2, r3
 8003148:	d11f      	bne.n	800318a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003154:	2a07      	cmp	r2, #7
 8003156:	bf14      	ite	ne
 8003158:	2201      	movne	r2, #1
 800315a:	2200      	moveq	r2, #0
 800315c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800315e:	4293      	cmp	r3, r2
 8003160:	d113      	bne.n	800318a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800316c:	085b      	lsrs	r3, r3, #1
 800316e:	3b01      	subs	r3, #1
 8003170:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003172:	429a      	cmp	r2, r3
 8003174:	d109      	bne.n	800318a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003180:	085b      	lsrs	r3, r3, #1
 8003182:	3b01      	subs	r3, #1
 8003184:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003186:	429a      	cmp	r2, r3
 8003188:	d06e      	beq.n	8003268 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	2b0c      	cmp	r3, #12
 800318e:	d069      	beq.n	8003264 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003190:	4b53      	ldr	r3, [pc, #332]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d105      	bne.n	80031a8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800319c:	4b50      	ldr	r3, [pc, #320]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e0ad      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80031ac:	4b4c      	ldr	r3, [pc, #304]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a4b      	ldr	r2, [pc, #300]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 80031b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031b6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031b8:	f7fe ff00 	bl	8001fbc <HAL_GetTick>
 80031bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031be:	e008      	b.n	80031d2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031c0:	f7fe fefc 	bl	8001fbc <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	d901      	bls.n	80031d2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e09a      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031d2:	4b43      	ldr	r3, [pc, #268]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d1f0      	bne.n	80031c0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031de:	4b40      	ldr	r3, [pc, #256]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 80031e0:	68da      	ldr	r2, [r3, #12]
 80031e2:	4b40      	ldr	r3, [pc, #256]	; (80032e4 <HAL_RCC_OscConfig+0x784>)
 80031e4:	4013      	ands	r3, r2
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80031ee:	3a01      	subs	r2, #1
 80031f0:	0112      	lsls	r2, r2, #4
 80031f2:	4311      	orrs	r1, r2
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80031f8:	0212      	lsls	r2, r2, #8
 80031fa:	4311      	orrs	r1, r2
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003200:	0852      	lsrs	r2, r2, #1
 8003202:	3a01      	subs	r2, #1
 8003204:	0552      	lsls	r2, r2, #21
 8003206:	4311      	orrs	r1, r2
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800320c:	0852      	lsrs	r2, r2, #1
 800320e:	3a01      	subs	r2, #1
 8003210:	0652      	lsls	r2, r2, #25
 8003212:	4311      	orrs	r1, r2
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003218:	0912      	lsrs	r2, r2, #4
 800321a:	0452      	lsls	r2, r2, #17
 800321c:	430a      	orrs	r2, r1
 800321e:	4930      	ldr	r1, [pc, #192]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 8003220:	4313      	orrs	r3, r2
 8003222:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003224:	4b2e      	ldr	r3, [pc, #184]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a2d      	ldr	r2, [pc, #180]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 800322a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800322e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003230:	4b2b      	ldr	r3, [pc, #172]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	4a2a      	ldr	r2, [pc, #168]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 8003236:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800323a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800323c:	f7fe febe 	bl	8001fbc <HAL_GetTick>
 8003240:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003242:	e008      	b.n	8003256 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003244:	f7fe feba 	bl	8001fbc <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b02      	cmp	r3, #2
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e058      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003256:	4b22      	ldr	r3, [pc, #136]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d0f0      	beq.n	8003244 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003262:	e050      	b.n	8003306 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e04f      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003268:	4b1d      	ldr	r3, [pc, #116]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d148      	bne.n	8003306 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003274:	4b1a      	ldr	r3, [pc, #104]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a19      	ldr	r2, [pc, #100]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 800327a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800327e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003280:	4b17      	ldr	r3, [pc, #92]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	4a16      	ldr	r2, [pc, #88]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 8003286:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800328a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800328c:	f7fe fe96 	bl	8001fbc <HAL_GetTick>
 8003290:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003292:	e008      	b.n	80032a6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003294:	f7fe fe92 	bl	8001fbc <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d901      	bls.n	80032a6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e030      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032a6:	4b0e      	ldr	r3, [pc, #56]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d0f0      	beq.n	8003294 <HAL_RCC_OscConfig+0x734>
 80032b2:	e028      	b.n	8003306 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	2b0c      	cmp	r3, #12
 80032b8:	d023      	beq.n	8003302 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032ba:	4b09      	ldr	r3, [pc, #36]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a08      	ldr	r2, [pc, #32]	; (80032e0 <HAL_RCC_OscConfig+0x780>)
 80032c0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c6:	f7fe fe79 	bl	8001fbc <HAL_GetTick>
 80032ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032cc:	e00c      	b.n	80032e8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ce:	f7fe fe75 	bl	8001fbc <HAL_GetTick>
 80032d2:	4602      	mov	r2, r0
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d905      	bls.n	80032e8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e013      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
 80032e0:	40021000 	.word	0x40021000
 80032e4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032e8:	4b09      	ldr	r3, [pc, #36]	; (8003310 <HAL_RCC_OscConfig+0x7b0>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d1ec      	bne.n	80032ce <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80032f4:	4b06      	ldr	r3, [pc, #24]	; (8003310 <HAL_RCC_OscConfig+0x7b0>)
 80032f6:	68da      	ldr	r2, [r3, #12]
 80032f8:	4905      	ldr	r1, [pc, #20]	; (8003310 <HAL_RCC_OscConfig+0x7b0>)
 80032fa:	4b06      	ldr	r3, [pc, #24]	; (8003314 <HAL_RCC_OscConfig+0x7b4>)
 80032fc:	4013      	ands	r3, r2
 80032fe:	60cb      	str	r3, [r1, #12]
 8003300:	e001      	b.n	8003306 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e000      	b.n	8003308 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003306:	2300      	movs	r3, #0
}
 8003308:	4618      	mov	r0, r3
 800330a:	3720      	adds	r7, #32
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	40021000 	.word	0x40021000
 8003314:	feeefffc 	.word	0xfeeefffc

08003318 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d101      	bne.n	800332c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e0e7      	b.n	80034fc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800332c:	4b75      	ldr	r3, [pc, #468]	; (8003504 <HAL_RCC_ClockConfig+0x1ec>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0307 	and.w	r3, r3, #7
 8003334:	683a      	ldr	r2, [r7, #0]
 8003336:	429a      	cmp	r2, r3
 8003338:	d910      	bls.n	800335c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800333a:	4b72      	ldr	r3, [pc, #456]	; (8003504 <HAL_RCC_ClockConfig+0x1ec>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f023 0207 	bic.w	r2, r3, #7
 8003342:	4970      	ldr	r1, [pc, #448]	; (8003504 <HAL_RCC_ClockConfig+0x1ec>)
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	4313      	orrs	r3, r2
 8003348:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800334a:	4b6e      	ldr	r3, [pc, #440]	; (8003504 <HAL_RCC_ClockConfig+0x1ec>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0307 	and.w	r3, r3, #7
 8003352:	683a      	ldr	r2, [r7, #0]
 8003354:	429a      	cmp	r2, r3
 8003356:	d001      	beq.n	800335c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e0cf      	b.n	80034fc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	2b00      	cmp	r3, #0
 8003366:	d010      	beq.n	800338a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	4b66      	ldr	r3, [pc, #408]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003374:	429a      	cmp	r2, r3
 8003376:	d908      	bls.n	800338a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003378:	4b63      	ldr	r3, [pc, #396]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	4960      	ldr	r1, [pc, #384]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 8003386:	4313      	orrs	r3, r2
 8003388:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b00      	cmp	r3, #0
 8003394:	d04c      	beq.n	8003430 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	2b03      	cmp	r3, #3
 800339c:	d107      	bne.n	80033ae <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800339e:	4b5a      	ldr	r3, [pc, #360]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d121      	bne.n	80033ee <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e0a6      	b.n	80034fc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d107      	bne.n	80033c6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033b6:	4b54      	ldr	r3, [pc, #336]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d115      	bne.n	80033ee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e09a      	b.n	80034fc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d107      	bne.n	80033de <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033ce:	4b4e      	ldr	r3, [pc, #312]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d109      	bne.n	80033ee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e08e      	b.n	80034fc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033de:	4b4a      	ldr	r3, [pc, #296]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e086      	b.n	80034fc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80033ee:	4b46      	ldr	r3, [pc, #280]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	f023 0203 	bic.w	r2, r3, #3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	4943      	ldr	r1, [pc, #268]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003400:	f7fe fddc 	bl	8001fbc <HAL_GetTick>
 8003404:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003406:	e00a      	b.n	800341e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003408:	f7fe fdd8 	bl	8001fbc <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	f241 3288 	movw	r2, #5000	; 0x1388
 8003416:	4293      	cmp	r3, r2
 8003418:	d901      	bls.n	800341e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	e06e      	b.n	80034fc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800341e:	4b3a      	ldr	r3, [pc, #232]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	f003 020c 	and.w	r2, r3, #12
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	429a      	cmp	r2, r3
 800342e:	d1eb      	bne.n	8003408 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0302 	and.w	r3, r3, #2
 8003438:	2b00      	cmp	r3, #0
 800343a:	d010      	beq.n	800345e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689a      	ldr	r2, [r3, #8]
 8003440:	4b31      	ldr	r3, [pc, #196]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003448:	429a      	cmp	r2, r3
 800344a:	d208      	bcs.n	800345e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800344c:	4b2e      	ldr	r3, [pc, #184]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	492b      	ldr	r1, [pc, #172]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 800345a:	4313      	orrs	r3, r2
 800345c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800345e:	4b29      	ldr	r3, [pc, #164]	; (8003504 <HAL_RCC_ClockConfig+0x1ec>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0307 	and.w	r3, r3, #7
 8003466:	683a      	ldr	r2, [r7, #0]
 8003468:	429a      	cmp	r2, r3
 800346a:	d210      	bcs.n	800348e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800346c:	4b25      	ldr	r3, [pc, #148]	; (8003504 <HAL_RCC_ClockConfig+0x1ec>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f023 0207 	bic.w	r2, r3, #7
 8003474:	4923      	ldr	r1, [pc, #140]	; (8003504 <HAL_RCC_ClockConfig+0x1ec>)
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	4313      	orrs	r3, r2
 800347a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800347c:	4b21      	ldr	r3, [pc, #132]	; (8003504 <HAL_RCC_ClockConfig+0x1ec>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 0307 	and.w	r3, r3, #7
 8003484:	683a      	ldr	r2, [r7, #0]
 8003486:	429a      	cmp	r2, r3
 8003488:	d001      	beq.n	800348e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e036      	b.n	80034fc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0304 	and.w	r3, r3, #4
 8003496:	2b00      	cmp	r3, #0
 8003498:	d008      	beq.n	80034ac <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800349a:	4b1b      	ldr	r3, [pc, #108]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	4918      	ldr	r1, [pc, #96]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 80034a8:	4313      	orrs	r3, r2
 80034aa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0308 	and.w	r3, r3, #8
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d009      	beq.n	80034cc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034b8:	4b13      	ldr	r3, [pc, #76]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	00db      	lsls	r3, r3, #3
 80034c6:	4910      	ldr	r1, [pc, #64]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80034cc:	f000 f824 	bl	8003518 <HAL_RCC_GetSysClockFreq>
 80034d0:	4602      	mov	r2, r0
 80034d2:	4b0d      	ldr	r3, [pc, #52]	; (8003508 <HAL_RCC_ClockConfig+0x1f0>)
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	091b      	lsrs	r3, r3, #4
 80034d8:	f003 030f 	and.w	r3, r3, #15
 80034dc:	490b      	ldr	r1, [pc, #44]	; (800350c <HAL_RCC_ClockConfig+0x1f4>)
 80034de:	5ccb      	ldrb	r3, [r1, r3]
 80034e0:	f003 031f 	and.w	r3, r3, #31
 80034e4:	fa22 f303 	lsr.w	r3, r2, r3
 80034e8:	4a09      	ldr	r2, [pc, #36]	; (8003510 <HAL_RCC_ClockConfig+0x1f8>)
 80034ea:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80034ec:	4b09      	ldr	r3, [pc, #36]	; (8003514 <HAL_RCC_ClockConfig+0x1fc>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4618      	mov	r0, r3
 80034f2:	f7fe fd13 	bl	8001f1c <HAL_InitTick>
 80034f6:	4603      	mov	r3, r0
 80034f8:	72fb      	strb	r3, [r7, #11]

  return status;
 80034fa:	7afb      	ldrb	r3, [r7, #11]
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3710      	adds	r7, #16
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	40022000 	.word	0x40022000
 8003508:	40021000 	.word	0x40021000
 800350c:	08008818 	.word	0x08008818
 8003510:	20000000 	.word	0x20000000
 8003514:	20000004 	.word	0x20000004

08003518 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003518:	b480      	push	{r7}
 800351a:	b089      	sub	sp, #36	; 0x24
 800351c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800351e:	2300      	movs	r3, #0
 8003520:	61fb      	str	r3, [r7, #28]
 8003522:	2300      	movs	r3, #0
 8003524:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003526:	4b3e      	ldr	r3, [pc, #248]	; (8003620 <HAL_RCC_GetSysClockFreq+0x108>)
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	f003 030c 	and.w	r3, r3, #12
 800352e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003530:	4b3b      	ldr	r3, [pc, #236]	; (8003620 <HAL_RCC_GetSysClockFreq+0x108>)
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	f003 0303 	and.w	r3, r3, #3
 8003538:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d005      	beq.n	800354c <HAL_RCC_GetSysClockFreq+0x34>
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	2b0c      	cmp	r3, #12
 8003544:	d121      	bne.n	800358a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2b01      	cmp	r3, #1
 800354a:	d11e      	bne.n	800358a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800354c:	4b34      	ldr	r3, [pc, #208]	; (8003620 <HAL_RCC_GetSysClockFreq+0x108>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0308 	and.w	r3, r3, #8
 8003554:	2b00      	cmp	r3, #0
 8003556:	d107      	bne.n	8003568 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003558:	4b31      	ldr	r3, [pc, #196]	; (8003620 <HAL_RCC_GetSysClockFreq+0x108>)
 800355a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800355e:	0a1b      	lsrs	r3, r3, #8
 8003560:	f003 030f 	and.w	r3, r3, #15
 8003564:	61fb      	str	r3, [r7, #28]
 8003566:	e005      	b.n	8003574 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003568:	4b2d      	ldr	r3, [pc, #180]	; (8003620 <HAL_RCC_GetSysClockFreq+0x108>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	091b      	lsrs	r3, r3, #4
 800356e:	f003 030f 	and.w	r3, r3, #15
 8003572:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003574:	4a2b      	ldr	r2, [pc, #172]	; (8003624 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800357c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d10d      	bne.n	80035a0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003588:	e00a      	b.n	80035a0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	2b04      	cmp	r3, #4
 800358e:	d102      	bne.n	8003596 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003590:	4b25      	ldr	r3, [pc, #148]	; (8003628 <HAL_RCC_GetSysClockFreq+0x110>)
 8003592:	61bb      	str	r3, [r7, #24]
 8003594:	e004      	b.n	80035a0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	2b08      	cmp	r3, #8
 800359a:	d101      	bne.n	80035a0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800359c:	4b23      	ldr	r3, [pc, #140]	; (800362c <HAL_RCC_GetSysClockFreq+0x114>)
 800359e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	2b0c      	cmp	r3, #12
 80035a4:	d134      	bne.n	8003610 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80035a6:	4b1e      	ldr	r3, [pc, #120]	; (8003620 <HAL_RCC_GetSysClockFreq+0x108>)
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	f003 0303 	and.w	r3, r3, #3
 80035ae:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d003      	beq.n	80035be <HAL_RCC_GetSysClockFreq+0xa6>
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	2b03      	cmp	r3, #3
 80035ba:	d003      	beq.n	80035c4 <HAL_RCC_GetSysClockFreq+0xac>
 80035bc:	e005      	b.n	80035ca <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80035be:	4b1a      	ldr	r3, [pc, #104]	; (8003628 <HAL_RCC_GetSysClockFreq+0x110>)
 80035c0:	617b      	str	r3, [r7, #20]
      break;
 80035c2:	e005      	b.n	80035d0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80035c4:	4b19      	ldr	r3, [pc, #100]	; (800362c <HAL_RCC_GetSysClockFreq+0x114>)
 80035c6:	617b      	str	r3, [r7, #20]
      break;
 80035c8:	e002      	b.n	80035d0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80035ca:	69fb      	ldr	r3, [r7, #28]
 80035cc:	617b      	str	r3, [r7, #20]
      break;
 80035ce:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80035d0:	4b13      	ldr	r3, [pc, #76]	; (8003620 <HAL_RCC_GetSysClockFreq+0x108>)
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	091b      	lsrs	r3, r3, #4
 80035d6:	f003 0307 	and.w	r3, r3, #7
 80035da:	3301      	adds	r3, #1
 80035dc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80035de:	4b10      	ldr	r3, [pc, #64]	; (8003620 <HAL_RCC_GetSysClockFreq+0x108>)
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	0a1b      	lsrs	r3, r3, #8
 80035e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035e8:	697a      	ldr	r2, [r7, #20]
 80035ea:	fb03 f202 	mul.w	r2, r3, r2
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035f4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80035f6:	4b0a      	ldr	r3, [pc, #40]	; (8003620 <HAL_RCC_GetSysClockFreq+0x108>)
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	0e5b      	lsrs	r3, r3, #25
 80035fc:	f003 0303 	and.w	r3, r3, #3
 8003600:	3301      	adds	r3, #1
 8003602:	005b      	lsls	r3, r3, #1
 8003604:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003606:	697a      	ldr	r2, [r7, #20]
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	fbb2 f3f3 	udiv	r3, r2, r3
 800360e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003610:	69bb      	ldr	r3, [r7, #24]
}
 8003612:	4618      	mov	r0, r3
 8003614:	3724      	adds	r7, #36	; 0x24
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop
 8003620:	40021000 	.word	0x40021000
 8003624:	08008830 	.word	0x08008830
 8003628:	00f42400 	.word	0x00f42400
 800362c:	007a1200 	.word	0x007a1200

08003630 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003630:	b480      	push	{r7}
 8003632:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003634:	4b03      	ldr	r3, [pc, #12]	; (8003644 <HAL_RCC_GetHCLKFreq+0x14>)
 8003636:	681b      	ldr	r3, [r3, #0]
}
 8003638:	4618      	mov	r0, r3
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	20000000 	.word	0x20000000

08003648 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800364c:	f7ff fff0 	bl	8003630 <HAL_RCC_GetHCLKFreq>
 8003650:	4602      	mov	r2, r0
 8003652:	4b06      	ldr	r3, [pc, #24]	; (800366c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	0a1b      	lsrs	r3, r3, #8
 8003658:	f003 0307 	and.w	r3, r3, #7
 800365c:	4904      	ldr	r1, [pc, #16]	; (8003670 <HAL_RCC_GetPCLK1Freq+0x28>)
 800365e:	5ccb      	ldrb	r3, [r1, r3]
 8003660:	f003 031f 	and.w	r3, r3, #31
 8003664:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003668:	4618      	mov	r0, r3
 800366a:	bd80      	pop	{r7, pc}
 800366c:	40021000 	.word	0x40021000
 8003670:	08008828 	.word	0x08008828

08003674 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003678:	f7ff ffda 	bl	8003630 <HAL_RCC_GetHCLKFreq>
 800367c:	4602      	mov	r2, r0
 800367e:	4b06      	ldr	r3, [pc, #24]	; (8003698 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	0adb      	lsrs	r3, r3, #11
 8003684:	f003 0307 	and.w	r3, r3, #7
 8003688:	4904      	ldr	r1, [pc, #16]	; (800369c <HAL_RCC_GetPCLK2Freq+0x28>)
 800368a:	5ccb      	ldrb	r3, [r1, r3]
 800368c:	f003 031f 	and.w	r3, r3, #31
 8003690:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003694:	4618      	mov	r0, r3
 8003696:	bd80      	pop	{r7, pc}
 8003698:	40021000 	.word	0x40021000
 800369c:	08008828 	.word	0x08008828

080036a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b086      	sub	sp, #24
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80036a8:	2300      	movs	r3, #0
 80036aa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80036ac:	4b2a      	ldr	r3, [pc, #168]	; (8003758 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d003      	beq.n	80036c0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80036b8:	f7ff f9ee 	bl	8002a98 <HAL_PWREx_GetVoltageRange>
 80036bc:	6178      	str	r0, [r7, #20]
 80036be:	e014      	b.n	80036ea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80036c0:	4b25      	ldr	r3, [pc, #148]	; (8003758 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c4:	4a24      	ldr	r2, [pc, #144]	; (8003758 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036ca:	6593      	str	r3, [r2, #88]	; 0x58
 80036cc:	4b22      	ldr	r3, [pc, #136]	; (8003758 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036d4:	60fb      	str	r3, [r7, #12]
 80036d6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80036d8:	f7ff f9de 	bl	8002a98 <HAL_PWREx_GetVoltageRange>
 80036dc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80036de:	4b1e      	ldr	r3, [pc, #120]	; (8003758 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e2:	4a1d      	ldr	r2, [pc, #116]	; (8003758 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036e8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036f0:	d10b      	bne.n	800370a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2b80      	cmp	r3, #128	; 0x80
 80036f6:	d919      	bls.n	800372c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2ba0      	cmp	r3, #160	; 0xa0
 80036fc:	d902      	bls.n	8003704 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80036fe:	2302      	movs	r3, #2
 8003700:	613b      	str	r3, [r7, #16]
 8003702:	e013      	b.n	800372c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003704:	2301      	movs	r3, #1
 8003706:	613b      	str	r3, [r7, #16]
 8003708:	e010      	b.n	800372c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2b80      	cmp	r3, #128	; 0x80
 800370e:	d902      	bls.n	8003716 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003710:	2303      	movs	r3, #3
 8003712:	613b      	str	r3, [r7, #16]
 8003714:	e00a      	b.n	800372c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b80      	cmp	r3, #128	; 0x80
 800371a:	d102      	bne.n	8003722 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800371c:	2302      	movs	r3, #2
 800371e:	613b      	str	r3, [r7, #16]
 8003720:	e004      	b.n	800372c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2b70      	cmp	r3, #112	; 0x70
 8003726:	d101      	bne.n	800372c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003728:	2301      	movs	r3, #1
 800372a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800372c:	4b0b      	ldr	r3, [pc, #44]	; (800375c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f023 0207 	bic.w	r2, r3, #7
 8003734:	4909      	ldr	r1, [pc, #36]	; (800375c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	4313      	orrs	r3, r2
 800373a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800373c:	4b07      	ldr	r3, [pc, #28]	; (800375c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0307 	and.w	r3, r3, #7
 8003744:	693a      	ldr	r2, [r7, #16]
 8003746:	429a      	cmp	r2, r3
 8003748:	d001      	beq.n	800374e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e000      	b.n	8003750 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800374e:	2300      	movs	r3, #0
}
 8003750:	4618      	mov	r0, r3
 8003752:	3718      	adds	r7, #24
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}
 8003758:	40021000 	.word	0x40021000
 800375c:	40022000 	.word	0x40022000

08003760 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003768:	2300      	movs	r3, #0
 800376a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800376c:	2300      	movs	r3, #0
 800376e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003778:	2b00      	cmp	r3, #0
 800377a:	d041      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003780:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003784:	d02a      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003786:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800378a:	d824      	bhi.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800378c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003790:	d008      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003792:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003796:	d81e      	bhi.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00a      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800379c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037a0:	d010      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80037a2:	e018      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80037a4:	4b86      	ldr	r3, [pc, #536]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	4a85      	ldr	r2, [pc, #532]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037ae:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037b0:	e015      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	3304      	adds	r3, #4
 80037b6:	2100      	movs	r1, #0
 80037b8:	4618      	mov	r0, r3
 80037ba:	f000 fabb 	bl	8003d34 <RCCEx_PLLSAI1_Config>
 80037be:	4603      	mov	r3, r0
 80037c0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037c2:	e00c      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	3320      	adds	r3, #32
 80037c8:	2100      	movs	r1, #0
 80037ca:	4618      	mov	r0, r3
 80037cc:	f000 fba6 	bl	8003f1c <RCCEx_PLLSAI2_Config>
 80037d0:	4603      	mov	r3, r0
 80037d2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037d4:	e003      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	74fb      	strb	r3, [r7, #19]
      break;
 80037da:	e000      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80037dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037de:	7cfb      	ldrb	r3, [r7, #19]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d10b      	bne.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037e4:	4b76      	ldr	r3, [pc, #472]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037f2:	4973      	ldr	r1, [pc, #460]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037f4:	4313      	orrs	r3, r2
 80037f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80037fa:	e001      	b.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037fc:	7cfb      	ldrb	r3, [r7, #19]
 80037fe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d041      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003810:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003814:	d02a      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003816:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800381a:	d824      	bhi.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800381c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003820:	d008      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003822:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003826:	d81e      	bhi.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003828:	2b00      	cmp	r3, #0
 800382a:	d00a      	beq.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800382c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003830:	d010      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003832:	e018      	b.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003834:	4b62      	ldr	r3, [pc, #392]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	4a61      	ldr	r2, [pc, #388]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800383a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800383e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003840:	e015      	b.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	3304      	adds	r3, #4
 8003846:	2100      	movs	r1, #0
 8003848:	4618      	mov	r0, r3
 800384a:	f000 fa73 	bl	8003d34 <RCCEx_PLLSAI1_Config>
 800384e:	4603      	mov	r3, r0
 8003850:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003852:	e00c      	b.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	3320      	adds	r3, #32
 8003858:	2100      	movs	r1, #0
 800385a:	4618      	mov	r0, r3
 800385c:	f000 fb5e 	bl	8003f1c <RCCEx_PLLSAI2_Config>
 8003860:	4603      	mov	r3, r0
 8003862:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003864:	e003      	b.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	74fb      	strb	r3, [r7, #19]
      break;
 800386a:	e000      	b.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800386c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800386e:	7cfb      	ldrb	r3, [r7, #19]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d10b      	bne.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003874:	4b52      	ldr	r3, [pc, #328]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800387a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003882:	494f      	ldr	r1, [pc, #316]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003884:	4313      	orrs	r3, r2
 8003886:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800388a:	e001      	b.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800388c:	7cfb      	ldrb	r3, [r7, #19]
 800388e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003898:	2b00      	cmp	r3, #0
 800389a:	f000 80a0 	beq.w	80039de <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800389e:	2300      	movs	r3, #0
 80038a0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80038a2:	4b47      	ldr	r3, [pc, #284]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d101      	bne.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80038ae:	2301      	movs	r3, #1
 80038b0:	e000      	b.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80038b2:	2300      	movs	r3, #0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d00d      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038b8:	4b41      	ldr	r3, [pc, #260]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038bc:	4a40      	ldr	r2, [pc, #256]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038c2:	6593      	str	r3, [r2, #88]	; 0x58
 80038c4:	4b3e      	ldr	r3, [pc, #248]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038cc:	60bb      	str	r3, [r7, #8]
 80038ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038d0:	2301      	movs	r3, #1
 80038d2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038d4:	4b3b      	ldr	r3, [pc, #236]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a3a      	ldr	r2, [pc, #232]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80038da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038de:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80038e0:	f7fe fb6c 	bl	8001fbc <HAL_GetTick>
 80038e4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80038e6:	e009      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038e8:	f7fe fb68 	bl	8001fbc <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	2b02      	cmp	r3, #2
 80038f4:	d902      	bls.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	74fb      	strb	r3, [r7, #19]
        break;
 80038fa:	e005      	b.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80038fc:	4b31      	ldr	r3, [pc, #196]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003904:	2b00      	cmp	r3, #0
 8003906:	d0ef      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003908:	7cfb      	ldrb	r3, [r7, #19]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d15c      	bne.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800390e:	4b2c      	ldr	r3, [pc, #176]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003910:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003914:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003918:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d01f      	beq.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003926:	697a      	ldr	r2, [r7, #20]
 8003928:	429a      	cmp	r2, r3
 800392a:	d019      	beq.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800392c:	4b24      	ldr	r3, [pc, #144]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800392e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003932:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003936:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003938:	4b21      	ldr	r3, [pc, #132]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800393a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800393e:	4a20      	ldr	r2, [pc, #128]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003940:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003944:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003948:	4b1d      	ldr	r3, [pc, #116]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800394a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800394e:	4a1c      	ldr	r2, [pc, #112]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003950:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003954:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003958:	4a19      	ldr	r2, [pc, #100]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	2b00      	cmp	r3, #0
 8003968:	d016      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800396a:	f7fe fb27 	bl	8001fbc <HAL_GetTick>
 800396e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003970:	e00b      	b.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003972:	f7fe fb23 	bl	8001fbc <HAL_GetTick>
 8003976:	4602      	mov	r2, r0
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	1ad3      	subs	r3, r2, r3
 800397c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003980:	4293      	cmp	r3, r2
 8003982:	d902      	bls.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	74fb      	strb	r3, [r7, #19]
            break;
 8003988:	e006      	b.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800398a:	4b0d      	ldr	r3, [pc, #52]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800398c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003990:	f003 0302 	and.w	r3, r3, #2
 8003994:	2b00      	cmp	r3, #0
 8003996:	d0ec      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003998:	7cfb      	ldrb	r3, [r7, #19]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d10c      	bne.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800399e:	4b08      	ldr	r3, [pc, #32]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039ae:	4904      	ldr	r1, [pc, #16]	; (80039c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039b0:	4313      	orrs	r3, r2
 80039b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80039b6:	e009      	b.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80039b8:	7cfb      	ldrb	r3, [r7, #19]
 80039ba:	74bb      	strb	r3, [r7, #18]
 80039bc:	e006      	b.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80039be:	bf00      	nop
 80039c0:	40021000 	.word	0x40021000
 80039c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039c8:	7cfb      	ldrb	r3, [r7, #19]
 80039ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039cc:	7c7b      	ldrb	r3, [r7, #17]
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d105      	bne.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039d2:	4b9e      	ldr	r3, [pc, #632]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039d6:	4a9d      	ldr	r2, [pc, #628]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039dc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00a      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039ea:	4b98      	ldr	r3, [pc, #608]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039f0:	f023 0203 	bic.w	r2, r3, #3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039f8:	4994      	ldr	r1, [pc, #592]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0302 	and.w	r3, r3, #2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d00a      	beq.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a0c:	4b8f      	ldr	r3, [pc, #572]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a12:	f023 020c 	bic.w	r2, r3, #12
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a1a:	498c      	ldr	r1, [pc, #560]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0304 	and.w	r3, r3, #4
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00a      	beq.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a2e:	4b87      	ldr	r3, [pc, #540]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a34:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3c:	4983      	ldr	r1, [pc, #524]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0308 	and.w	r3, r3, #8
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d00a      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a50:	4b7e      	ldr	r3, [pc, #504]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a56:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5e:	497b      	ldr	r1, [pc, #492]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0310 	and.w	r3, r3, #16
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d00a      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003a72:	4b76      	ldr	r3, [pc, #472]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a78:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a80:	4972      	ldr	r1, [pc, #456]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a82:	4313      	orrs	r3, r2
 8003a84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0320 	and.w	r3, r3, #32
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d00a      	beq.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a94:	4b6d      	ldr	r3, [pc, #436]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a9a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aa2:	496a      	ldr	r1, [pc, #424]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d00a      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ab6:	4b65      	ldr	r3, [pc, #404]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003abc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac4:	4961      	ldr	r1, [pc, #388]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d00a      	beq.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003ad8:	4b5c      	ldr	r3, [pc, #368]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ade:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ae6:	4959      	ldr	r1, [pc, #356]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d00a      	beq.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003afa:	4b54      	ldr	r3, [pc, #336]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b00:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b08:	4950      	ldr	r1, [pc, #320]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d00a      	beq.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b1c:	4b4b      	ldr	r3, [pc, #300]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b22:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b2a:	4948      	ldr	r1, [pc, #288]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d00a      	beq.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b3e:	4b43      	ldr	r3, [pc, #268]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b44:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b4c:	493f      	ldr	r1, [pc, #252]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d028      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b60:	4b3a      	ldr	r3, [pc, #232]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b66:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b6e:	4937      	ldr	r1, [pc, #220]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b70:	4313      	orrs	r3, r2
 8003b72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b7a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b7e:	d106      	bne.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b80:	4b32      	ldr	r3, [pc, #200]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	4a31      	ldr	r2, [pc, #196]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b86:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b8a:	60d3      	str	r3, [r2, #12]
 8003b8c:	e011      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b92:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b96:	d10c      	bne.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	3304      	adds	r3, #4
 8003b9c:	2101      	movs	r1, #1
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f000 f8c8 	bl	8003d34 <RCCEx_PLLSAI1_Config>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003ba8:	7cfb      	ldrb	r3, [r7, #19]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d001      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003bae:	7cfb      	ldrb	r3, [r7, #19]
 8003bb0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d028      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003bbe:	4b23      	ldr	r3, [pc, #140]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bc4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bcc:	491f      	ldr	r1, [pc, #124]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bd8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bdc:	d106      	bne.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bde:	4b1b      	ldr	r3, [pc, #108]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	4a1a      	ldr	r2, [pc, #104]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003be4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003be8:	60d3      	str	r3, [r2, #12]
 8003bea:	e011      	b.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bf0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003bf4:	d10c      	bne.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	3304      	adds	r3, #4
 8003bfa:	2101      	movs	r1, #1
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f000 f899 	bl	8003d34 <RCCEx_PLLSAI1_Config>
 8003c02:	4603      	mov	r3, r0
 8003c04:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c06:	7cfb      	ldrb	r3, [r7, #19]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d001      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003c0c:	7cfb      	ldrb	r3, [r7, #19]
 8003c0e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d02b      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c1c:	4b0b      	ldr	r3, [pc, #44]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c22:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c2a:	4908      	ldr	r1, [pc, #32]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c3a:	d109      	bne.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c3c:	4b03      	ldr	r3, [pc, #12]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	4a02      	ldr	r2, [pc, #8]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c46:	60d3      	str	r3, [r2, #12]
 8003c48:	e014      	b.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003c4a:	bf00      	nop
 8003c4c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c54:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c58:	d10c      	bne.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	3304      	adds	r3, #4
 8003c5e:	2101      	movs	r1, #1
 8003c60:	4618      	mov	r0, r3
 8003c62:	f000 f867 	bl	8003d34 <RCCEx_PLLSAI1_Config>
 8003c66:	4603      	mov	r3, r0
 8003c68:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c6a:	7cfb      	ldrb	r3, [r7, #19]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d001      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003c70:	7cfb      	ldrb	r3, [r7, #19]
 8003c72:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d02f      	beq.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c80:	4b2b      	ldr	r3, [pc, #172]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c86:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c8e:	4928      	ldr	r1, [pc, #160]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c9a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003c9e:	d10d      	bne.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	3304      	adds	r3, #4
 8003ca4:	2102      	movs	r1, #2
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f000 f844 	bl	8003d34 <RCCEx_PLLSAI1_Config>
 8003cac:	4603      	mov	r3, r0
 8003cae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cb0:	7cfb      	ldrb	r3, [r7, #19]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d014      	beq.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003cb6:	7cfb      	ldrb	r3, [r7, #19]
 8003cb8:	74bb      	strb	r3, [r7, #18]
 8003cba:	e011      	b.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cc0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cc4:	d10c      	bne.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	3320      	adds	r3, #32
 8003cca:	2102      	movs	r1, #2
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f000 f925 	bl	8003f1c <RCCEx_PLLSAI2_Config>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cd6:	7cfb      	ldrb	r3, [r7, #19]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d001      	beq.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003cdc:	7cfb      	ldrb	r3, [r7, #19]
 8003cde:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d00a      	beq.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003cec:	4b10      	ldr	r3, [pc, #64]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cf2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003cfa:	490d      	ldr	r1, [pc, #52]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d00b      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d0e:	4b08      	ldr	r3, [pc, #32]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d14:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d1e:	4904      	ldr	r1, [pc, #16]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d20:	4313      	orrs	r3, r2
 8003d22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003d26:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3718      	adds	r7, #24
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	40021000 	.word	0x40021000

08003d34 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b084      	sub	sp, #16
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d42:	4b75      	ldr	r3, [pc, #468]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	f003 0303 	and.w	r3, r3, #3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d018      	beq.n	8003d80 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003d4e:	4b72      	ldr	r3, [pc, #456]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	f003 0203 	and.w	r2, r3, #3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d10d      	bne.n	8003d7a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
       ||
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d009      	beq.n	8003d7a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003d66:	4b6c      	ldr	r3, [pc, #432]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	091b      	lsrs	r3, r3, #4
 8003d6c:	f003 0307 	and.w	r3, r3, #7
 8003d70:	1c5a      	adds	r2, r3, #1
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685b      	ldr	r3, [r3, #4]
       ||
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d047      	beq.n	8003e0a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	73fb      	strb	r3, [r7, #15]
 8003d7e:	e044      	b.n	8003e0a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2b03      	cmp	r3, #3
 8003d86:	d018      	beq.n	8003dba <RCCEx_PLLSAI1_Config+0x86>
 8003d88:	2b03      	cmp	r3, #3
 8003d8a:	d825      	bhi.n	8003dd8 <RCCEx_PLLSAI1_Config+0xa4>
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d002      	beq.n	8003d96 <RCCEx_PLLSAI1_Config+0x62>
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d009      	beq.n	8003da8 <RCCEx_PLLSAI1_Config+0x74>
 8003d94:	e020      	b.n	8003dd8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d96:	4b60      	ldr	r3, [pc, #384]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0302 	and.w	r3, r3, #2
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d11d      	bne.n	8003dde <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003da6:	e01a      	b.n	8003dde <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003da8:	4b5b      	ldr	r3, [pc, #364]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d116      	bne.n	8003de2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003db8:	e013      	b.n	8003de2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003dba:	4b57      	ldr	r3, [pc, #348]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10f      	bne.n	8003de6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003dc6:	4b54      	ldr	r3, [pc, #336]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d109      	bne.n	8003de6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003dd6:	e006      	b.n	8003de6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	73fb      	strb	r3, [r7, #15]
      break;
 8003ddc:	e004      	b.n	8003de8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003dde:	bf00      	nop
 8003de0:	e002      	b.n	8003de8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003de2:	bf00      	nop
 8003de4:	e000      	b.n	8003de8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003de6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003de8:	7bfb      	ldrb	r3, [r7, #15]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10d      	bne.n	8003e0a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003dee:	4b4a      	ldr	r3, [pc, #296]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6819      	ldr	r1, [r3, #0]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	011b      	lsls	r3, r3, #4
 8003e02:	430b      	orrs	r3, r1
 8003e04:	4944      	ldr	r1, [pc, #272]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003e0a:	7bfb      	ldrb	r3, [r7, #15]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d17d      	bne.n	8003f0c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003e10:	4b41      	ldr	r3, [pc, #260]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a40      	ldr	r2, [pc, #256]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e16:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e1c:	f7fe f8ce 	bl	8001fbc <HAL_GetTick>
 8003e20:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e22:	e009      	b.n	8003e38 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e24:	f7fe f8ca 	bl	8001fbc <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d902      	bls.n	8003e38 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	73fb      	strb	r3, [r7, #15]
        break;
 8003e36:	e005      	b.n	8003e44 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e38:	4b37      	ldr	r3, [pc, #220]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d1ef      	bne.n	8003e24 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e44:	7bfb      	ldrb	r3, [r7, #15]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d160      	bne.n	8003f0c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d111      	bne.n	8003e74 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e50:	4b31      	ldr	r3, [pc, #196]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e52:	691b      	ldr	r3, [r3, #16]
 8003e54:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003e58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	6892      	ldr	r2, [r2, #8]
 8003e60:	0211      	lsls	r1, r2, #8
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	68d2      	ldr	r2, [r2, #12]
 8003e66:	0912      	lsrs	r2, r2, #4
 8003e68:	0452      	lsls	r2, r2, #17
 8003e6a:	430a      	orrs	r2, r1
 8003e6c:	492a      	ldr	r1, [pc, #168]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	610b      	str	r3, [r1, #16]
 8003e72:	e027      	b.n	8003ec4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d112      	bne.n	8003ea0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e7a:	4b27      	ldr	r3, [pc, #156]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e7c:	691b      	ldr	r3, [r3, #16]
 8003e7e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003e82:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	6892      	ldr	r2, [r2, #8]
 8003e8a:	0211      	lsls	r1, r2, #8
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	6912      	ldr	r2, [r2, #16]
 8003e90:	0852      	lsrs	r2, r2, #1
 8003e92:	3a01      	subs	r2, #1
 8003e94:	0552      	lsls	r2, r2, #21
 8003e96:	430a      	orrs	r2, r1
 8003e98:	491f      	ldr	r1, [pc, #124]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	610b      	str	r3, [r1, #16]
 8003e9e:	e011      	b.n	8003ec4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ea0:	4b1d      	ldr	r3, [pc, #116]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ea2:	691b      	ldr	r3, [r3, #16]
 8003ea4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003ea8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	6892      	ldr	r2, [r2, #8]
 8003eb0:	0211      	lsls	r1, r2, #8
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	6952      	ldr	r2, [r2, #20]
 8003eb6:	0852      	lsrs	r2, r2, #1
 8003eb8:	3a01      	subs	r2, #1
 8003eba:	0652      	lsls	r2, r2, #25
 8003ebc:	430a      	orrs	r2, r1
 8003ebe:	4916      	ldr	r1, [pc, #88]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003ec4:	4b14      	ldr	r3, [pc, #80]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a13      	ldr	r2, [pc, #76]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003ece:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed0:	f7fe f874 	bl	8001fbc <HAL_GetTick>
 8003ed4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ed6:	e009      	b.n	8003eec <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ed8:	f7fe f870 	bl	8001fbc <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d902      	bls.n	8003eec <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	73fb      	strb	r3, [r7, #15]
          break;
 8003eea:	e005      	b.n	8003ef8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003eec:	4b0a      	ldr	r3, [pc, #40]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d0ef      	beq.n	8003ed8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003ef8:	7bfb      	ldrb	r3, [r7, #15]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d106      	bne.n	8003f0c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003efe:	4b06      	ldr	r3, [pc, #24]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f00:	691a      	ldr	r2, [r3, #16]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	4904      	ldr	r1, [pc, #16]	; (8003f18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3710      	adds	r7, #16
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	40021000 	.word	0x40021000

08003f1c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f26:	2300      	movs	r3, #0
 8003f28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f2a:	4b6a      	ldr	r3, [pc, #424]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f2c:	68db      	ldr	r3, [r3, #12]
 8003f2e:	f003 0303 	and.w	r3, r3, #3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d018      	beq.n	8003f68 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003f36:	4b67      	ldr	r3, [pc, #412]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	f003 0203 	and.w	r2, r3, #3
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d10d      	bne.n	8003f62 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
       ||
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d009      	beq.n	8003f62 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003f4e:	4b61      	ldr	r3, [pc, #388]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	091b      	lsrs	r3, r3, #4
 8003f54:	f003 0307 	and.w	r3, r3, #7
 8003f58:	1c5a      	adds	r2, r3, #1
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
       ||
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	d047      	beq.n	8003ff2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	73fb      	strb	r3, [r7, #15]
 8003f66:	e044      	b.n	8003ff2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2b03      	cmp	r3, #3
 8003f6e:	d018      	beq.n	8003fa2 <RCCEx_PLLSAI2_Config+0x86>
 8003f70:	2b03      	cmp	r3, #3
 8003f72:	d825      	bhi.n	8003fc0 <RCCEx_PLLSAI2_Config+0xa4>
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d002      	beq.n	8003f7e <RCCEx_PLLSAI2_Config+0x62>
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d009      	beq.n	8003f90 <RCCEx_PLLSAI2_Config+0x74>
 8003f7c:	e020      	b.n	8003fc0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003f7e:	4b55      	ldr	r3, [pc, #340]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0302 	and.w	r3, r3, #2
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d11d      	bne.n	8003fc6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f8e:	e01a      	b.n	8003fc6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003f90:	4b50      	ldr	r3, [pc, #320]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d116      	bne.n	8003fca <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fa0:	e013      	b.n	8003fca <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003fa2:	4b4c      	ldr	r3, [pc, #304]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d10f      	bne.n	8003fce <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003fae:	4b49      	ldr	r3, [pc, #292]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d109      	bne.n	8003fce <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003fbe:	e006      	b.n	8003fce <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	73fb      	strb	r3, [r7, #15]
      break;
 8003fc4:	e004      	b.n	8003fd0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003fc6:	bf00      	nop
 8003fc8:	e002      	b.n	8003fd0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003fca:	bf00      	nop
 8003fcc:	e000      	b.n	8003fd0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003fce:	bf00      	nop
    }

    if(status == HAL_OK)
 8003fd0:	7bfb      	ldrb	r3, [r7, #15]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d10d      	bne.n	8003ff2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003fd6:	4b3f      	ldr	r3, [pc, #252]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6819      	ldr	r1, [r3, #0]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	011b      	lsls	r3, r3, #4
 8003fea:	430b      	orrs	r3, r1
 8003fec:	4939      	ldr	r1, [pc, #228]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003ff2:	7bfb      	ldrb	r3, [r7, #15]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d167      	bne.n	80040c8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003ff8:	4b36      	ldr	r3, [pc, #216]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a35      	ldr	r2, [pc, #212]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ffe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004002:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004004:	f7fd ffda 	bl	8001fbc <HAL_GetTick>
 8004008:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800400a:	e009      	b.n	8004020 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800400c:	f7fd ffd6 	bl	8001fbc <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	2b02      	cmp	r3, #2
 8004018:	d902      	bls.n	8004020 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	73fb      	strb	r3, [r7, #15]
        break;
 800401e:	e005      	b.n	800402c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004020:	4b2c      	ldr	r3, [pc, #176]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004028:	2b00      	cmp	r3, #0
 800402a:	d1ef      	bne.n	800400c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800402c:	7bfb      	ldrb	r3, [r7, #15]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d14a      	bne.n	80040c8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d111      	bne.n	800405c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004038:	4b26      	ldr	r3, [pc, #152]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800403a:	695b      	ldr	r3, [r3, #20]
 800403c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004040:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	6892      	ldr	r2, [r2, #8]
 8004048:	0211      	lsls	r1, r2, #8
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	68d2      	ldr	r2, [r2, #12]
 800404e:	0912      	lsrs	r2, r2, #4
 8004050:	0452      	lsls	r2, r2, #17
 8004052:	430a      	orrs	r2, r1
 8004054:	491f      	ldr	r1, [pc, #124]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004056:	4313      	orrs	r3, r2
 8004058:	614b      	str	r3, [r1, #20]
 800405a:	e011      	b.n	8004080 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800405c:	4b1d      	ldr	r3, [pc, #116]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800405e:	695b      	ldr	r3, [r3, #20]
 8004060:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004064:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	6892      	ldr	r2, [r2, #8]
 800406c:	0211      	lsls	r1, r2, #8
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	6912      	ldr	r2, [r2, #16]
 8004072:	0852      	lsrs	r2, r2, #1
 8004074:	3a01      	subs	r2, #1
 8004076:	0652      	lsls	r2, r2, #25
 8004078:	430a      	orrs	r2, r1
 800407a:	4916      	ldr	r1, [pc, #88]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800407c:	4313      	orrs	r3, r2
 800407e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004080:	4b14      	ldr	r3, [pc, #80]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a13      	ldr	r2, [pc, #76]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004086:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800408a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800408c:	f7fd ff96 	bl	8001fbc <HAL_GetTick>
 8004090:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004092:	e009      	b.n	80040a8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004094:	f7fd ff92 	bl	8001fbc <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d902      	bls.n	80040a8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	73fb      	strb	r3, [r7, #15]
          break;
 80040a6:	e005      	b.n	80040b4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80040a8:	4b0a      	ldr	r3, [pc, #40]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d0ef      	beq.n	8004094 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80040b4:	7bfb      	ldrb	r3, [r7, #15]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d106      	bne.n	80040c8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80040ba:	4b06      	ldr	r3, [pc, #24]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040bc:	695a      	ldr	r2, [r3, #20]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	4904      	ldr	r1, [pc, #16]	; (80040d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80040c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3710      	adds	r7, #16
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	40021000 	.word	0x40021000

080040d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d101      	bne.n	80040ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e095      	b.n	8004216 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d108      	bne.n	8004104 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040fa:	d009      	beq.n	8004110 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	61da      	str	r2, [r3, #28]
 8004102:	e005      	b.n	8004110 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800411c:	b2db      	uxtb	r3, r3
 800411e:	2b00      	cmp	r3, #0
 8004120:	d106      	bne.n	8004130 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f7fd fbf4 	bl	8001918 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2202      	movs	r2, #2
 8004134:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681a      	ldr	r2, [r3, #0]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004146:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004150:	d902      	bls.n	8004158 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004152:	2300      	movs	r3, #0
 8004154:	60fb      	str	r3, [r7, #12]
 8004156:	e002      	b.n	800415e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004158:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800415c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004166:	d007      	beq.n	8004178 <HAL_SPI_Init+0xa0>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004170:	d002      	beq.n	8004178 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004188:	431a      	orrs	r2, r3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	431a      	orrs	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	695b      	ldr	r3, [r3, #20]
 8004198:	f003 0301 	and.w	r3, r3, #1
 800419c:	431a      	orrs	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	699b      	ldr	r3, [r3, #24]
 80041a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041a6:	431a      	orrs	r2, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	69db      	ldr	r3, [r3, #28]
 80041ac:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80041b0:	431a      	orrs	r2, r3
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a1b      	ldr	r3, [r3, #32]
 80041b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041ba:	ea42 0103 	orr.w	r1, r2, r3
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	430a      	orrs	r2, r1
 80041cc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	699b      	ldr	r3, [r3, #24]
 80041d2:	0c1b      	lsrs	r3, r3, #16
 80041d4:	f003 0204 	and.w	r2, r3, #4
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041dc:	f003 0310 	and.w	r3, r3, #16
 80041e0:	431a      	orrs	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041e6:	f003 0308 	and.w	r3, r3, #8
 80041ea:	431a      	orrs	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80041f4:	ea42 0103 	orr.w	r1, r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	430a      	orrs	r2, r1
 8004204:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800421e:	b580      	push	{r7, lr}
 8004220:	b088      	sub	sp, #32
 8004222:	af00      	add	r7, sp, #0
 8004224:	60f8      	str	r0, [r7, #12]
 8004226:	60b9      	str	r1, [r7, #8]
 8004228:	603b      	str	r3, [r7, #0]
 800422a:	4613      	mov	r3, r2
 800422c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800422e:	2300      	movs	r3, #0
 8004230:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004238:	2b01      	cmp	r3, #1
 800423a:	d101      	bne.n	8004240 <HAL_SPI_Transmit+0x22>
 800423c:	2302      	movs	r3, #2
 800423e:	e158      	b.n	80044f2 <HAL_SPI_Transmit+0x2d4>
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004248:	f7fd feb8 	bl	8001fbc <HAL_GetTick>
 800424c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800424e:	88fb      	ldrh	r3, [r7, #6]
 8004250:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004258:	b2db      	uxtb	r3, r3
 800425a:	2b01      	cmp	r3, #1
 800425c:	d002      	beq.n	8004264 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800425e:	2302      	movs	r3, #2
 8004260:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004262:	e13d      	b.n	80044e0 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d002      	beq.n	8004270 <HAL_SPI_Transmit+0x52>
 800426a:	88fb      	ldrh	r3, [r7, #6]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d102      	bne.n	8004276 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004274:	e134      	b.n	80044e0 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2203      	movs	r2, #3
 800427a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2200      	movs	r2, #0
 8004282:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	68ba      	ldr	r2, [r7, #8]
 8004288:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	88fa      	ldrh	r2, [r7, #6]
 800428e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	88fa      	ldrh	r2, [r7, #6]
 8004294:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2200      	movs	r2, #0
 800429a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2200      	movs	r2, #0
 80042b0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2200      	movs	r2, #0
 80042b6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042c0:	d10f      	bne.n	80042e2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042d0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80042e0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ec:	2b40      	cmp	r3, #64	; 0x40
 80042ee:	d007      	beq.n	8004300 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004308:	d94b      	bls.n	80043a2 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d002      	beq.n	8004318 <HAL_SPI_Transmit+0xfa>
 8004312:	8afb      	ldrh	r3, [r7, #22]
 8004314:	2b01      	cmp	r3, #1
 8004316:	d13e      	bne.n	8004396 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800431c:	881a      	ldrh	r2, [r3, #0]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004328:	1c9a      	adds	r2, r3, #2
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004332:	b29b      	uxth	r3, r3
 8004334:	3b01      	subs	r3, #1
 8004336:	b29a      	uxth	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800433c:	e02b      	b.n	8004396 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f003 0302 	and.w	r3, r3, #2
 8004348:	2b02      	cmp	r3, #2
 800434a:	d112      	bne.n	8004372 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004350:	881a      	ldrh	r2, [r3, #0]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800435c:	1c9a      	adds	r2, r3, #2
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004366:	b29b      	uxth	r3, r3
 8004368:	3b01      	subs	r3, #1
 800436a:	b29a      	uxth	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004370:	e011      	b.n	8004396 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004372:	f7fd fe23 	bl	8001fbc <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	683a      	ldr	r2, [r7, #0]
 800437e:	429a      	cmp	r2, r3
 8004380:	d803      	bhi.n	800438a <HAL_SPI_Transmit+0x16c>
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004388:	d102      	bne.n	8004390 <HAL_SPI_Transmit+0x172>
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d102      	bne.n	8004396 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004390:	2303      	movs	r3, #3
 8004392:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004394:	e0a4      	b.n	80044e0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800439a:	b29b      	uxth	r3, r3
 800439c:	2b00      	cmp	r3, #0
 800439e:	d1ce      	bne.n	800433e <HAL_SPI_Transmit+0x120>
 80043a0:	e07c      	b.n	800449c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d002      	beq.n	80043b0 <HAL_SPI_Transmit+0x192>
 80043aa:	8afb      	ldrh	r3, [r7, #22]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d170      	bne.n	8004492 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d912      	bls.n	80043e0 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043be:	881a      	ldrh	r2, [r3, #0]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ca:	1c9a      	adds	r2, r3, #2
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	3b02      	subs	r3, #2
 80043d8:	b29a      	uxth	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80043de:	e058      	b.n	8004492 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	330c      	adds	r3, #12
 80043ea:	7812      	ldrb	r2, [r2, #0]
 80043ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f2:	1c5a      	adds	r2, r3, #1
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	3b01      	subs	r3, #1
 8004400:	b29a      	uxth	r2, r3
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004406:	e044      	b.n	8004492 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f003 0302 	and.w	r3, r3, #2
 8004412:	2b02      	cmp	r3, #2
 8004414:	d12b      	bne.n	800446e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800441a:	b29b      	uxth	r3, r3
 800441c:	2b01      	cmp	r3, #1
 800441e:	d912      	bls.n	8004446 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004424:	881a      	ldrh	r2, [r3, #0]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004430:	1c9a      	adds	r2, r3, #2
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800443a:	b29b      	uxth	r3, r3
 800443c:	3b02      	subs	r3, #2
 800443e:	b29a      	uxth	r2, r3
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004444:	e025      	b.n	8004492 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	330c      	adds	r3, #12
 8004450:	7812      	ldrb	r2, [r2, #0]
 8004452:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004458:	1c5a      	adds	r2, r3, #1
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004462:	b29b      	uxth	r3, r3
 8004464:	3b01      	subs	r3, #1
 8004466:	b29a      	uxth	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800446c:	e011      	b.n	8004492 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800446e:	f7fd fda5 	bl	8001fbc <HAL_GetTick>
 8004472:	4602      	mov	r2, r0
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	683a      	ldr	r2, [r7, #0]
 800447a:	429a      	cmp	r2, r3
 800447c:	d803      	bhi.n	8004486 <HAL_SPI_Transmit+0x268>
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004484:	d102      	bne.n	800448c <HAL_SPI_Transmit+0x26e>
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d102      	bne.n	8004492 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004490:	e026      	b.n	80044e0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004496:	b29b      	uxth	r3, r3
 8004498:	2b00      	cmp	r3, #0
 800449a:	d1b5      	bne.n	8004408 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	6839      	ldr	r1, [r7, #0]
 80044a0:	68f8      	ldr	r0, [r7, #12]
 80044a2:	f000 ff63 	bl	800536c <SPI_EndRxTxTransaction>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d002      	beq.n	80044b2 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2220      	movs	r2, #32
 80044b0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d10a      	bne.n	80044d0 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80044ba:	2300      	movs	r3, #0
 80044bc:	613b      	str	r3, [r7, #16]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	613b      	str	r3, [r7, #16]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	613b      	str	r3, [r7, #16]
 80044ce:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d002      	beq.n	80044de <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	77fb      	strb	r3, [r7, #31]
 80044dc:	e000      	b.n	80044e0 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80044de:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80044f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3720      	adds	r7, #32
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}

080044fa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80044fa:	b580      	push	{r7, lr}
 80044fc:	b08a      	sub	sp, #40	; 0x28
 80044fe:	af00      	add	r7, sp, #0
 8004500:	60f8      	str	r0, [r7, #12]
 8004502:	60b9      	str	r1, [r7, #8]
 8004504:	607a      	str	r2, [r7, #4]
 8004506:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004508:	2301      	movs	r3, #1
 800450a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800450c:	2300      	movs	r3, #0
 800450e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004518:	2b01      	cmp	r3, #1
 800451a:	d101      	bne.n	8004520 <HAL_SPI_TransmitReceive+0x26>
 800451c:	2302      	movs	r3, #2
 800451e:	e1fb      	b.n	8004918 <HAL_SPI_TransmitReceive+0x41e>
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004528:	f7fd fd48 	bl	8001fbc <HAL_GetTick>
 800452c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004534:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800453c:	887b      	ldrh	r3, [r7, #2]
 800453e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004540:	887b      	ldrh	r3, [r7, #2]
 8004542:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004544:	7efb      	ldrb	r3, [r7, #27]
 8004546:	2b01      	cmp	r3, #1
 8004548:	d00e      	beq.n	8004568 <HAL_SPI_TransmitReceive+0x6e>
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004550:	d106      	bne.n	8004560 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d102      	bne.n	8004560 <HAL_SPI_TransmitReceive+0x66>
 800455a:	7efb      	ldrb	r3, [r7, #27]
 800455c:	2b04      	cmp	r3, #4
 800455e:	d003      	beq.n	8004568 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004560:	2302      	movs	r3, #2
 8004562:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004566:	e1cd      	b.n	8004904 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d005      	beq.n	800457a <HAL_SPI_TransmitReceive+0x80>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d002      	beq.n	800457a <HAL_SPI_TransmitReceive+0x80>
 8004574:	887b      	ldrh	r3, [r7, #2]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d103      	bne.n	8004582 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004580:	e1c0      	b.n	8004904 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004588:	b2db      	uxtb	r3, r3
 800458a:	2b04      	cmp	r3, #4
 800458c:	d003      	beq.n	8004596 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2205      	movs	r2, #5
 8004592:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2200      	movs	r2, #0
 800459a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	887a      	ldrh	r2, [r7, #2]
 80045a6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	887a      	ldrh	r2, [r7, #2]
 80045ae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	887a      	ldrh	r2, [r7, #2]
 80045bc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	887a      	ldrh	r2, [r7, #2]
 80045c2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2200      	movs	r2, #0
 80045ce:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80045d8:	d802      	bhi.n	80045e0 <HAL_SPI_TransmitReceive+0xe6>
 80045da:	8a3b      	ldrh	r3, [r7, #16]
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d908      	bls.n	80045f2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	685a      	ldr	r2, [r3, #4]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80045ee:	605a      	str	r2, [r3, #4]
 80045f0:	e007      	b.n	8004602 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	685a      	ldr	r2, [r3, #4]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004600:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800460c:	2b40      	cmp	r3, #64	; 0x40
 800460e:	d007      	beq.n	8004620 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800461e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004628:	d97c      	bls.n	8004724 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d002      	beq.n	8004638 <HAL_SPI_TransmitReceive+0x13e>
 8004632:	8a7b      	ldrh	r3, [r7, #18]
 8004634:	2b01      	cmp	r3, #1
 8004636:	d169      	bne.n	800470c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800463c:	881a      	ldrh	r2, [r3, #0]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004648:	1c9a      	adds	r2, r3, #2
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004652:	b29b      	uxth	r3, r3
 8004654:	3b01      	subs	r3, #1
 8004656:	b29a      	uxth	r2, r3
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800465c:	e056      	b.n	800470c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	f003 0302 	and.w	r3, r3, #2
 8004668:	2b02      	cmp	r3, #2
 800466a:	d11b      	bne.n	80046a4 <HAL_SPI_TransmitReceive+0x1aa>
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004670:	b29b      	uxth	r3, r3
 8004672:	2b00      	cmp	r3, #0
 8004674:	d016      	beq.n	80046a4 <HAL_SPI_TransmitReceive+0x1aa>
 8004676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004678:	2b01      	cmp	r3, #1
 800467a:	d113      	bne.n	80046a4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004680:	881a      	ldrh	r2, [r3, #0]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800468c:	1c9a      	adds	r2, r3, #2
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004696:	b29b      	uxth	r3, r3
 8004698:	3b01      	subs	r3, #1
 800469a:	b29a      	uxth	r2, r3
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80046a0:	2300      	movs	r3, #0
 80046a2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d11c      	bne.n	80046ec <HAL_SPI_TransmitReceive+0x1f2>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d016      	beq.n	80046ec <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	68da      	ldr	r2, [r3, #12]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c8:	b292      	uxth	r2, r2
 80046ca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d0:	1c9a      	adds	r2, r3, #2
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80046dc:	b29b      	uxth	r3, r3
 80046de:	3b01      	subs	r3, #1
 80046e0:	b29a      	uxth	r2, r3
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80046e8:	2301      	movs	r3, #1
 80046ea:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80046ec:	f7fd fc66 	bl	8001fbc <HAL_GetTick>
 80046f0:	4602      	mov	r2, r0
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d807      	bhi.n	800470c <HAL_SPI_TransmitReceive+0x212>
 80046fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004702:	d003      	beq.n	800470c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800470a:	e0fb      	b.n	8004904 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004710:	b29b      	uxth	r3, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1a3      	bne.n	800465e <HAL_SPI_TransmitReceive+0x164>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800471c:	b29b      	uxth	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	d19d      	bne.n	800465e <HAL_SPI_TransmitReceive+0x164>
 8004722:	e0df      	b.n	80048e4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d003      	beq.n	8004734 <HAL_SPI_TransmitReceive+0x23a>
 800472c:	8a7b      	ldrh	r3, [r7, #18]
 800472e:	2b01      	cmp	r3, #1
 8004730:	f040 80cb 	bne.w	80048ca <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004738:	b29b      	uxth	r3, r3
 800473a:	2b01      	cmp	r3, #1
 800473c:	d912      	bls.n	8004764 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004742:	881a      	ldrh	r2, [r3, #0]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800474e:	1c9a      	adds	r2, r3, #2
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004758:	b29b      	uxth	r3, r3
 800475a:	3b02      	subs	r3, #2
 800475c:	b29a      	uxth	r2, r3
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004762:	e0b2      	b.n	80048ca <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	330c      	adds	r3, #12
 800476e:	7812      	ldrb	r2, [r2, #0]
 8004770:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004776:	1c5a      	adds	r2, r3, #1
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004780:	b29b      	uxth	r3, r3
 8004782:	3b01      	subs	r3, #1
 8004784:	b29a      	uxth	r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800478a:	e09e      	b.n	80048ca <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	f003 0302 	and.w	r3, r3, #2
 8004796:	2b02      	cmp	r3, #2
 8004798:	d134      	bne.n	8004804 <HAL_SPI_TransmitReceive+0x30a>
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800479e:	b29b      	uxth	r3, r3
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d02f      	beq.n	8004804 <HAL_SPI_TransmitReceive+0x30a>
 80047a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d12c      	bne.n	8004804 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d912      	bls.n	80047da <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b8:	881a      	ldrh	r2, [r3, #0]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c4:	1c9a      	adds	r2, r3, #2
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	3b02      	subs	r3, #2
 80047d2:	b29a      	uxth	r2, r3
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80047d8:	e012      	b.n	8004800 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	330c      	adds	r3, #12
 80047e4:	7812      	ldrb	r2, [r2, #0]
 80047e6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ec:	1c5a      	adds	r2, r3, #1
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047f6:	b29b      	uxth	r3, r3
 80047f8:	3b01      	subs	r3, #1
 80047fa:	b29a      	uxth	r2, r3
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004800:	2300      	movs	r3, #0
 8004802:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	2b01      	cmp	r3, #1
 8004810:	d148      	bne.n	80048a4 <HAL_SPI_TransmitReceive+0x3aa>
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004818:	b29b      	uxth	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	d042      	beq.n	80048a4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004824:	b29b      	uxth	r3, r3
 8004826:	2b01      	cmp	r3, #1
 8004828:	d923      	bls.n	8004872 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	68da      	ldr	r2, [r3, #12]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004834:	b292      	uxth	r2, r2
 8004836:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483c:	1c9a      	adds	r2, r3, #2
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004848:	b29b      	uxth	r3, r3
 800484a:	3b02      	subs	r3, #2
 800484c:	b29a      	uxth	r2, r3
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800485a:	b29b      	uxth	r3, r3
 800485c:	2b01      	cmp	r3, #1
 800485e:	d81f      	bhi.n	80048a0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685a      	ldr	r2, [r3, #4]
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800486e:	605a      	str	r2, [r3, #4]
 8004870:	e016      	b.n	80048a0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f103 020c 	add.w	r2, r3, #12
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487e:	7812      	ldrb	r2, [r2, #0]
 8004880:	b2d2      	uxtb	r2, r2
 8004882:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004888:	1c5a      	adds	r2, r3, #1
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004894:	b29b      	uxth	r3, r3
 8004896:	3b01      	subs	r3, #1
 8004898:	b29a      	uxth	r2, r3
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80048a0:	2301      	movs	r3, #1
 80048a2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80048a4:	f7fd fb8a 	bl	8001fbc <HAL_GetTick>
 80048a8:	4602      	mov	r2, r0
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d803      	bhi.n	80048bc <HAL_SPI_TransmitReceive+0x3c2>
 80048b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048ba:	d102      	bne.n	80048c2 <HAL_SPI_TransmitReceive+0x3c8>
 80048bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d103      	bne.n	80048ca <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80048c8:	e01c      	b.n	8004904 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	f47f af5b 	bne.w	800478c <HAL_SPI_TransmitReceive+0x292>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048dc:	b29b      	uxth	r3, r3
 80048de:	2b00      	cmp	r3, #0
 80048e0:	f47f af54 	bne.w	800478c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048e4:	69fa      	ldr	r2, [r7, #28]
 80048e6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80048e8:	68f8      	ldr	r0, [r7, #12]
 80048ea:	f000 fd3f 	bl	800536c <SPI_EndRxTxTransaction>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d006      	beq.n	8004902 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2220      	movs	r2, #32
 80048fe:	661a      	str	r2, [r3, #96]	; 0x60
 8004900:	e000      	b.n	8004904 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8004902:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2200      	movs	r2, #0
 8004910:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004914:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004918:	4618      	mov	r0, r3
 800491a:	3728      	adds	r7, #40	; 0x28
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}

08004920 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b086      	sub	sp, #24
 8004924:	af00      	add	r7, sp, #0
 8004926:	60f8      	str	r0, [r7, #12]
 8004928:	60b9      	str	r1, [r7, #8]
 800492a:	607a      	str	r2, [r7, #4]
 800492c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800492e:	2300      	movs	r3, #0
 8004930:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004938:	2b01      	cmp	r3, #1
 800493a:	d101      	bne.n	8004940 <HAL_SPI_TransmitReceive_DMA+0x20>
 800493c:	2302      	movs	r3, #2
 800493e:	e16c      	b.n	8004c1a <HAL_SPI_TransmitReceive_DMA+0x2fa>
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800494e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004956:	7dbb      	ldrb	r3, [r7, #22]
 8004958:	2b01      	cmp	r3, #1
 800495a:	d00d      	beq.n	8004978 <HAL_SPI_TransmitReceive_DMA+0x58>
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004962:	d106      	bne.n	8004972 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d102      	bne.n	8004972 <HAL_SPI_TransmitReceive_DMA+0x52>
 800496c:	7dbb      	ldrb	r3, [r7, #22]
 800496e:	2b04      	cmp	r3, #4
 8004970:	d002      	beq.n	8004978 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8004972:	2302      	movs	r3, #2
 8004974:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004976:	e14b      	b.n	8004c10 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d005      	beq.n	800498a <HAL_SPI_TransmitReceive_DMA+0x6a>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d002      	beq.n	800498a <HAL_SPI_TransmitReceive_DMA+0x6a>
 8004984:	887b      	ldrh	r3, [r7, #2]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d102      	bne.n	8004990 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800498e:	e13f      	b.n	8004c10 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b04      	cmp	r3, #4
 800499a:	d003      	beq.n	80049a4 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2205      	movs	r2, #5
 80049a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2200      	movs	r2, #0
 80049a8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	68ba      	ldr	r2, [r7, #8]
 80049ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	887a      	ldrh	r2, [r7, #2]
 80049b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	887a      	ldrh	r2, [r7, #2]
 80049ba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	887a      	ldrh	r2, [r7, #2]
 80049c6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	887a      	ldrh	r2, [r7, #2]
 80049ce:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2200      	movs	r2, #0
 80049d6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2200      	movs	r2, #0
 80049dc:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	685a      	ldr	r2, [r3, #4]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 80049ec:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	68db      	ldr	r3, [r3, #12]
 80049f2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80049f6:	d908      	bls.n	8004a0a <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	685a      	ldr	r2, [r3, #4]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004a06:	605a      	str	r2, [r3, #4]
 8004a08:	e06f      	b.n	8004aea <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	685a      	ldr	r2, [r3, #4]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004a18:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a24:	d126      	bne.n	8004a74 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d10f      	bne.n	8004a52 <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	685a      	ldr	r2, [r3, #4]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004a40:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	085b      	lsrs	r3, r3, #1
 8004a4a:	b29a      	uxth	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004a50:	e010      	b.n	8004a74 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	685a      	ldr	r2, [r3, #4]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a60:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	085b      	lsrs	r3, r3, #1
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a78:	699b      	ldr	r3, [r3, #24]
 8004a7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a7e:	d134      	bne.n	8004aea <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	685a      	ldr	r2, [r3, #4]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004a8e:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	f003 0301 	and.w	r3, r3, #1
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d111      	bne.n	8004ac4 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	685a      	ldr	r2, [r3, #4]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004aae:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	085b      	lsrs	r3, r3, #1
 8004aba:	b29a      	uxth	r2, r3
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004ac2:	e012      	b.n	8004aea <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	685a      	ldr	r2, [r3, #4]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ad2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	085b      	lsrs	r3, r3, #1
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	3301      	adds	r3, #1
 8004ae2:	b29a      	uxth	r2, r3
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	2b04      	cmp	r3, #4
 8004af4:	d108      	bne.n	8004b08 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004afa:	4a4a      	ldr	r2, [pc, #296]	; (8004c24 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8004afc:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b02:	4a49      	ldr	r2, [pc, #292]	; (8004c28 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8004b04:	62da      	str	r2, [r3, #44]	; 0x2c
 8004b06:	e007      	b.n	8004b18 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b0c:	4a47      	ldr	r2, [pc, #284]	; (8004c2c <HAL_SPI_TransmitReceive_DMA+0x30c>)
 8004b0e:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b14:	4a46      	ldr	r2, [pc, #280]	; (8004c30 <HAL_SPI_TransmitReceive_DMA+0x310>)
 8004b16:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b1c:	4a45      	ldr	r2, [pc, #276]	; (8004c34 <HAL_SPI_TransmitReceive_DMA+0x314>)
 8004b1e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b24:	2200      	movs	r2, #0
 8004b26:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	330c      	adds	r3, #12
 8004b32:	4619      	mov	r1, r3
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b38:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004b40:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004b42:	f7fd fc35 	bl	80023b0 <HAL_DMA_Start_IT>
 8004b46:	4603      	mov	r3, r0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d00c      	beq.n	8004b66 <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b50:	f043 0210 	orr.w	r2, r3, #16
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8004b64:	e054      	b.n	8004c10 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	685a      	ldr	r2, [r3, #4]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f042 0201 	orr.w	r2, r2, #1
 8004b74:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b82:	2200      	movs	r2, #0
 8004b84:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b92:	2200      	movs	r2, #0
 8004b94:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	330c      	adds	r3, #12
 8004ba6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bac:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004bae:	f7fd fbff 	bl	80023b0 <HAL_DMA_Start_IT>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d00c      	beq.n	8004bd2 <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bbc:	f043 0210 	orr.w	r2, r3, #16
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8004bd0:	e01e      	b.n	8004c10 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bdc:	2b40      	cmp	r3, #64	; 0x40
 8004bde:	d007      	beq.n	8004bf0 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bee:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	685a      	ldr	r2, [r3, #4]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f042 0220 	orr.w	r2, r2, #32
 8004bfe:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	685a      	ldr	r2, [r3, #4]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f042 0202 	orr.w	r2, r2, #2
 8004c0e:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004c18:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3718      	adds	r7, #24
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	08004fdd 	.word	0x08004fdd
 8004c28:	08004ea5 	.word	0x08004ea5
 8004c2c:	08004ff9 	.word	0x08004ff9
 8004c30:	08004f4d 	.word	0x08004f4d
 8004c34:	08005015 	.word	0x08005015

08004c38 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b088      	sub	sp, #32
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004c50:	69bb      	ldr	r3, [r7, #24]
 8004c52:	099b      	lsrs	r3, r3, #6
 8004c54:	f003 0301 	and.w	r3, r3, #1
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d10f      	bne.n	8004c7c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00a      	beq.n	8004c7c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004c66:	69fb      	ldr	r3, [r7, #28]
 8004c68:	099b      	lsrs	r3, r3, #6
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d004      	beq.n	8004c7c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	4798      	blx	r3
    return;
 8004c7a:	e0d7      	b.n	8004e2c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	085b      	lsrs	r3, r3, #1
 8004c80:	f003 0301 	and.w	r3, r3, #1
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d00a      	beq.n	8004c9e <HAL_SPI_IRQHandler+0x66>
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	09db      	lsrs	r3, r3, #7
 8004c8c:	f003 0301 	and.w	r3, r3, #1
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d004      	beq.n	8004c9e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	4798      	blx	r3
    return;
 8004c9c:	e0c6      	b.n	8004e2c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004c9e:	69bb      	ldr	r3, [r7, #24]
 8004ca0:	095b      	lsrs	r3, r3, #5
 8004ca2:	f003 0301 	and.w	r3, r3, #1
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d10c      	bne.n	8004cc4 <HAL_SPI_IRQHandler+0x8c>
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	099b      	lsrs	r3, r3, #6
 8004cae:	f003 0301 	and.w	r3, r3, #1
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d106      	bne.n	8004cc4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	0a1b      	lsrs	r3, r3, #8
 8004cba:	f003 0301 	and.w	r3, r3, #1
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	f000 80b4 	beq.w	8004e2c <HAL_SPI_IRQHandler+0x1f4>
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	095b      	lsrs	r3, r3, #5
 8004cc8:	f003 0301 	and.w	r3, r3, #1
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f000 80ad 	beq.w	8004e2c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004cd2:	69bb      	ldr	r3, [r7, #24]
 8004cd4:	099b      	lsrs	r3, r3, #6
 8004cd6:	f003 0301 	and.w	r3, r3, #1
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d023      	beq.n	8004d26 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	2b03      	cmp	r3, #3
 8004ce8:	d011      	beq.n	8004d0e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cee:	f043 0204 	orr.w	r2, r3, #4
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	617b      	str	r3, [r7, #20]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	617b      	str	r3, [r7, #20]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	617b      	str	r3, [r7, #20]
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	e00b      	b.n	8004d26 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d0e:	2300      	movs	r3, #0
 8004d10:	613b      	str	r3, [r7, #16]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	613b      	str	r3, [r7, #16]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	613b      	str	r3, [r7, #16]
 8004d22:	693b      	ldr	r3, [r7, #16]
        return;
 8004d24:	e082      	b.n	8004e2c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004d26:	69bb      	ldr	r3, [r7, #24]
 8004d28:	095b      	lsrs	r3, r3, #5
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d014      	beq.n	8004d5c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d36:	f043 0201 	orr.w	r2, r3, #1
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004d3e:	2300      	movs	r3, #0
 8004d40:	60fb      	str	r3, [r7, #12]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	60fb      	str	r3, [r7, #12]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d58:	601a      	str	r2, [r3, #0]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004d5c:	69bb      	ldr	r3, [r7, #24]
 8004d5e:	0a1b      	lsrs	r3, r3, #8
 8004d60:	f003 0301 	and.w	r3, r3, #1
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00c      	beq.n	8004d82 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d6c:	f043 0208 	orr.w	r2, r3, #8
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004d74:	2300      	movs	r3, #0
 8004d76:	60bb      	str	r3, [r7, #8]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	60bb      	str	r3, [r7, #8]
 8004d80:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d04f      	beq.n	8004e2a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	685a      	ldr	r2, [r3, #4]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004d98:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	f003 0302 	and.w	r3, r3, #2
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d104      	bne.n	8004db6 <HAL_SPI_IRQHandler+0x17e>
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	f003 0301 	and.w	r3, r3, #1
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d034      	beq.n	8004e20 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	685a      	ldr	r2, [r3, #4]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f022 0203 	bic.w	r2, r2, #3
 8004dc4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d011      	beq.n	8004df2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dd2:	4a18      	ldr	r2, [pc, #96]	; (8004e34 <HAL_SPI_IRQHandler+0x1fc>)
 8004dd4:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f7fd fb48 	bl	8002470 <HAL_DMA_Abort_IT>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d005      	beq.n	8004df2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d016      	beq.n	8004e28 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dfe:	4a0d      	ldr	r2, [pc, #52]	; (8004e34 <HAL_SPI_IRQHandler+0x1fc>)
 8004e00:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e06:	4618      	mov	r0, r3
 8004e08:	f7fd fb32 	bl	8002470 <HAL_DMA_Abort_IT>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00a      	beq.n	8004e28 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e16:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8004e1e:	e003      	b.n	8004e28 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f000 f827 	bl	8004e74 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004e26:	e000      	b.n	8004e2a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004e28:	bf00      	nop
    return;
 8004e2a:	bf00      	nop
  }
}
 8004e2c:	3720      	adds	r7, #32
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	08005055 	.word	0x08005055

08004e38 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b083      	sub	sp, #12
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004e40:	bf00      	nop
 8004e42:	370c      	adds	r7, #12
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8004e54:	bf00      	nop
 8004e56:	370c      	adds	r7, #12
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004e7c:	bf00      	nop
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004e96:	b2db      	uxtb	r3, r3
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb0:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004eb2:	f7fd f883 	bl	8001fbc <HAL_GetTick>
 8004eb6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0320 	and.w	r3, r3, #32
 8004ec2:	2b20      	cmp	r3, #32
 8004ec4:	d03c      	beq.n	8004f40 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	685a      	ldr	r2, [r3, #4]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f022 0220 	bic.w	r2, r2, #32
 8004ed4:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d10d      	bne.n	8004efa <SPI_DMAReceiveCplt+0x56>
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ee6:	d108      	bne.n	8004efa <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	685a      	ldr	r2, [r3, #4]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f022 0203 	bic.w	r2, r2, #3
 8004ef6:	605a      	str	r2, [r3, #4]
 8004ef8:	e007      	b.n	8004f0a <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	685a      	ldr	r2, [r3, #4]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f022 0201 	bic.w	r2, r2, #1
 8004f08:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004f0a:	68ba      	ldr	r2, [r7, #8]
 8004f0c:	2164      	movs	r1, #100	; 0x64
 8004f0e:	68f8      	ldr	r0, [r7, #12]
 8004f10:	f000 f9d4 	bl	80052bc <SPI_EndRxTransaction>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d002      	beq.n	8004f20 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2220      	movs	r2, #32
 8004f1e:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d003      	beq.n	8004f40 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004f38:	68f8      	ldr	r0, [r7, #12]
 8004f3a:	f7ff ff9b 	bl	8004e74 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004f3e:	e002      	b.n	8004f46 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8004f40:	68f8      	ldr	r0, [r7, #12]
 8004f42:	f7ff ff79 	bl	8004e38 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004f46:	3710      	adds	r7, #16
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f58:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f5a:	f7fd f82f 	bl	8001fbc <HAL_GetTick>
 8004f5e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0320 	and.w	r3, r3, #32
 8004f6a:	2b20      	cmp	r3, #32
 8004f6c:	d030      	beq.n	8004fd0 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	685a      	ldr	r2, [r3, #4]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f022 0220 	bic.w	r2, r2, #32
 8004f7c:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004f7e:	68ba      	ldr	r2, [r7, #8]
 8004f80:	2164      	movs	r1, #100	; 0x64
 8004f82:	68f8      	ldr	r0, [r7, #12]
 8004f84:	f000 f9f2 	bl	800536c <SPI_EndRxTxTransaction>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d005      	beq.n	8004f9a <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f92:	f043 0220 	orr.w	r2, r3, #32
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	685a      	ldr	r2, [r3, #4]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f022 0203 	bic.w	r2, r2, #3
 8004fa8:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2200      	movs	r2, #0
 8004fae:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d003      	beq.n	8004fd0 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004fc8:	68f8      	ldr	r0, [r7, #12]
 8004fca:	f7ff ff53 	bl	8004e74 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004fce:	e002      	b.n	8004fd6 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8004fd0:	68f8      	ldr	r0, [r7, #12]
 8004fd2:	f7fc fd57 	bl	8001a84 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004fd6:	3710      	adds	r7, #16
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}

08004fdc <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fe8:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8004fea:	68f8      	ldr	r0, [r7, #12]
 8004fec:	f7ff ff2e 	bl	8004e4c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ff0:	bf00      	nop
 8004ff2:	3710      	adds	r7, #16
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005004:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005006:	68f8      	ldr	r0, [r7, #12]
 8005008:	f7ff ff2a 	bl	8004e60 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800500c:	bf00      	nop
 800500e:	3710      	adds	r7, #16
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005020:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	685a      	ldr	r2, [r3, #4]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f022 0203 	bic.w	r2, r2, #3
 8005030:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005036:	f043 0210 	orr.w	r2, r3, #16
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2201      	movs	r2, #1
 8005042:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005046:	68f8      	ldr	r0, [r7, #12]
 8005048:	f7ff ff14 	bl	8004e74 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800504c:	bf00      	nop
 800504e:	3710      	adds	r7, #16
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}

08005054 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b084      	sub	sp, #16
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005060:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2200      	movs	r2, #0
 800506e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005070:	68f8      	ldr	r0, [r7, #12]
 8005072:	f7ff feff 	bl	8004e74 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005076:	bf00      	nop
 8005078:	3710      	adds	r7, #16
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
	...

08005080 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b088      	sub	sp, #32
 8005084:	af00      	add	r7, sp, #0
 8005086:	60f8      	str	r0, [r7, #12]
 8005088:	60b9      	str	r1, [r7, #8]
 800508a:	603b      	str	r3, [r7, #0]
 800508c:	4613      	mov	r3, r2
 800508e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005090:	f7fc ff94 	bl	8001fbc <HAL_GetTick>
 8005094:	4602      	mov	r2, r0
 8005096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005098:	1a9b      	subs	r3, r3, r2
 800509a:	683a      	ldr	r2, [r7, #0]
 800509c:	4413      	add	r3, r2
 800509e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80050a0:	f7fc ff8c 	bl	8001fbc <HAL_GetTick>
 80050a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80050a6:	4b39      	ldr	r3, [pc, #228]	; (800518c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	015b      	lsls	r3, r3, #5
 80050ac:	0d1b      	lsrs	r3, r3, #20
 80050ae:	69fa      	ldr	r2, [r7, #28]
 80050b0:	fb02 f303 	mul.w	r3, r2, r3
 80050b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050b6:	e054      	b.n	8005162 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050be:	d050      	beq.n	8005162 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80050c0:	f7fc ff7c 	bl	8001fbc <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	69fa      	ldr	r2, [r7, #28]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d902      	bls.n	80050d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80050d0:	69fb      	ldr	r3, [r7, #28]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d13d      	bne.n	8005152 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	685a      	ldr	r2, [r3, #4]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80050e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050ee:	d111      	bne.n	8005114 <SPI_WaitFlagStateUntilTimeout+0x94>
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050f8:	d004      	beq.n	8005104 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005102:	d107      	bne.n	8005114 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005112:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005118:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800511c:	d10f      	bne.n	800513e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800512c:	601a      	str	r2, [r3, #0]
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800513c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2201      	movs	r2, #1
 8005142:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800514e:	2303      	movs	r3, #3
 8005150:	e017      	b.n	8005182 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d101      	bne.n	800515c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005158:	2300      	movs	r3, #0
 800515a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	3b01      	subs	r3, #1
 8005160:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	689a      	ldr	r2, [r3, #8]
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	4013      	ands	r3, r2
 800516c:	68ba      	ldr	r2, [r7, #8]
 800516e:	429a      	cmp	r2, r3
 8005170:	bf0c      	ite	eq
 8005172:	2301      	moveq	r3, #1
 8005174:	2300      	movne	r3, #0
 8005176:	b2db      	uxtb	r3, r3
 8005178:	461a      	mov	r2, r3
 800517a:	79fb      	ldrb	r3, [r7, #7]
 800517c:	429a      	cmp	r2, r3
 800517e:	d19b      	bne.n	80050b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3720      	adds	r7, #32
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	20000000 	.word	0x20000000

08005190 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b08a      	sub	sp, #40	; 0x28
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	607a      	str	r2, [r7, #4]
 800519c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800519e:	2300      	movs	r3, #0
 80051a0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80051a2:	f7fc ff0b 	bl	8001fbc <HAL_GetTick>
 80051a6:	4602      	mov	r2, r0
 80051a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051aa:	1a9b      	subs	r3, r3, r2
 80051ac:	683a      	ldr	r2, [r7, #0]
 80051ae:	4413      	add	r3, r2
 80051b0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80051b2:	f7fc ff03 	bl	8001fbc <HAL_GetTick>
 80051b6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	330c      	adds	r3, #12
 80051be:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80051c0:	4b3d      	ldr	r3, [pc, #244]	; (80052b8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	4613      	mov	r3, r2
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	4413      	add	r3, r2
 80051ca:	00da      	lsls	r2, r3, #3
 80051cc:	1ad3      	subs	r3, r2, r3
 80051ce:	0d1b      	lsrs	r3, r3, #20
 80051d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051d2:	fb02 f303 	mul.w	r3, r2, r3
 80051d6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80051d8:	e060      	b.n	800529c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80051e0:	d107      	bne.n	80051f2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d104      	bne.n	80051f2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80051f0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f8:	d050      	beq.n	800529c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051fa:	f7fc fedf 	bl	8001fbc <HAL_GetTick>
 80051fe:	4602      	mov	r2, r0
 8005200:	6a3b      	ldr	r3, [r7, #32]
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005206:	429a      	cmp	r2, r3
 8005208:	d902      	bls.n	8005210 <SPI_WaitFifoStateUntilTimeout+0x80>
 800520a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800520c:	2b00      	cmp	r3, #0
 800520e:	d13d      	bne.n	800528c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	685a      	ldr	r2, [r3, #4]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800521e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005228:	d111      	bne.n	800524e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005232:	d004      	beq.n	800523e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800523c:	d107      	bne.n	800524e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800524c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005252:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005256:	d10f      	bne.n	8005278 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005266:	601a      	str	r2, [r3, #0]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005276:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2200      	movs	r2, #0
 8005284:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e010      	b.n	80052ae <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d101      	bne.n	8005296 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005292:	2300      	movs	r3, #0
 8005294:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005296:	69bb      	ldr	r3, [r7, #24]
 8005298:	3b01      	subs	r3, #1
 800529a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	689a      	ldr	r2, [r3, #8]
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	4013      	ands	r3, r2
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d196      	bne.n	80051da <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3728      	adds	r7, #40	; 0x28
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	bf00      	nop
 80052b8:	20000000 	.word	0x20000000

080052bc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b086      	sub	sp, #24
 80052c0:	af02      	add	r7, sp, #8
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052d0:	d111      	bne.n	80052f6 <SPI_EndRxTransaction+0x3a>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052da:	d004      	beq.n	80052e6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052e4:	d107      	bne.n	80052f6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052f4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	9300      	str	r3, [sp, #0]
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	2200      	movs	r2, #0
 80052fe:	2180      	movs	r1, #128	; 0x80
 8005300:	68f8      	ldr	r0, [r7, #12]
 8005302:	f7ff febd 	bl	8005080 <SPI_WaitFlagStateUntilTimeout>
 8005306:	4603      	mov	r3, r0
 8005308:	2b00      	cmp	r3, #0
 800530a:	d007      	beq.n	800531c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005310:	f043 0220 	orr.w	r2, r3, #32
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005318:	2303      	movs	r3, #3
 800531a:	e023      	b.n	8005364 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005324:	d11d      	bne.n	8005362 <SPI_EndRxTransaction+0xa6>
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800532e:	d004      	beq.n	800533a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005338:	d113      	bne.n	8005362 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	9300      	str	r3, [sp, #0]
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	2200      	movs	r2, #0
 8005342:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005346:	68f8      	ldr	r0, [r7, #12]
 8005348:	f7ff ff22 	bl	8005190 <SPI_WaitFifoStateUntilTimeout>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d007      	beq.n	8005362 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005356:	f043 0220 	orr.w	r2, r3, #32
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800535e:	2303      	movs	r3, #3
 8005360:	e000      	b.n	8005364 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b086      	sub	sp, #24
 8005370:	af02      	add	r7, sp, #8
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	9300      	str	r3, [sp, #0]
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	2200      	movs	r2, #0
 8005380:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005384:	68f8      	ldr	r0, [r7, #12]
 8005386:	f7ff ff03 	bl	8005190 <SPI_WaitFifoStateUntilTimeout>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d007      	beq.n	80053a0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005394:	f043 0220 	orr.w	r2, r3, #32
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e027      	b.n	80053f0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	9300      	str	r3, [sp, #0]
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	2200      	movs	r2, #0
 80053a8:	2180      	movs	r1, #128	; 0x80
 80053aa:	68f8      	ldr	r0, [r7, #12]
 80053ac:	f7ff fe68 	bl	8005080 <SPI_WaitFlagStateUntilTimeout>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d007      	beq.n	80053c6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053ba:	f043 0220 	orr.w	r2, r3, #32
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e014      	b.n	80053f0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	9300      	str	r3, [sp, #0]
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80053d2:	68f8      	ldr	r0, [r7, #12]
 80053d4:	f7ff fedc 	bl	8005190 <SPI_WaitFifoStateUntilTimeout>
 80053d8:	4603      	mov	r3, r0
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d007      	beq.n	80053ee <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053e2:	f043 0220 	orr.w	r2, r3, #32
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e000      	b.n	80053f0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80053ee:	2300      	movs	r3, #0
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3710      	adds	r7, #16
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd80      	pop	{r7, pc}

080053f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b082      	sub	sp, #8
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d101      	bne.n	800540a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	e040      	b.n	800548c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800540e:	2b00      	cmp	r3, #0
 8005410:	d106      	bne.n	8005420 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f7fc fcd8 	bl	8001dd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2224      	movs	r2, #36	; 0x24
 8005424:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f022 0201 	bic.w	r2, r2, #1
 8005434:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 f82c 	bl	8005494 <UART_SetConfig>
 800543c:	4603      	mov	r3, r0
 800543e:	2b01      	cmp	r3, #1
 8005440:	d101      	bne.n	8005446 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e022      	b.n	800548c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800544a:	2b00      	cmp	r3, #0
 800544c:	d002      	beq.n	8005454 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f000 fad8 	bl	8005a04 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	685a      	ldr	r2, [r3, #4]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005462:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	689a      	ldr	r2, [r3, #8]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005472:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f042 0201 	orr.w	r2, r2, #1
 8005482:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f000 fb5f 	bl	8005b48 <UART_CheckIdleState>
 800548a:	4603      	mov	r3, r0
}
 800548c:	4618      	mov	r0, r3
 800548e:	3708      	adds	r7, #8
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005494:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005498:	b08a      	sub	sp, #40	; 0x28
 800549a:	af00      	add	r7, sp, #0
 800549c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800549e:	2300      	movs	r3, #0
 80054a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	689a      	ldr	r2, [r3, #8]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	691b      	ldr	r3, [r3, #16]
 80054ac:	431a      	orrs	r2, r3
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	695b      	ldr	r3, [r3, #20]
 80054b2:	431a      	orrs	r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	69db      	ldr	r3, [r3, #28]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	4ba4      	ldr	r3, [pc, #656]	; (8005754 <UART_SetConfig+0x2c0>)
 80054c4:	4013      	ands	r3, r2
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	6812      	ldr	r2, [r2, #0]
 80054ca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80054cc:	430b      	orrs	r3, r1
 80054ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	68da      	ldr	r2, [r3, #12]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	430a      	orrs	r2, r1
 80054e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	699b      	ldr	r3, [r3, #24]
 80054ea:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a99      	ldr	r2, [pc, #612]	; (8005758 <UART_SetConfig+0x2c4>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d004      	beq.n	8005500 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6a1b      	ldr	r3, [r3, #32]
 80054fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054fc:	4313      	orrs	r3, r2
 80054fe:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005510:	430a      	orrs	r2, r1
 8005512:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a90      	ldr	r2, [pc, #576]	; (800575c <UART_SetConfig+0x2c8>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d126      	bne.n	800556c <UART_SetConfig+0xd8>
 800551e:	4b90      	ldr	r3, [pc, #576]	; (8005760 <UART_SetConfig+0x2cc>)
 8005520:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005524:	f003 0303 	and.w	r3, r3, #3
 8005528:	2b03      	cmp	r3, #3
 800552a:	d81b      	bhi.n	8005564 <UART_SetConfig+0xd0>
 800552c:	a201      	add	r2, pc, #4	; (adr r2, 8005534 <UART_SetConfig+0xa0>)
 800552e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005532:	bf00      	nop
 8005534:	08005545 	.word	0x08005545
 8005538:	08005555 	.word	0x08005555
 800553c:	0800554d 	.word	0x0800554d
 8005540:	0800555d 	.word	0x0800555d
 8005544:	2301      	movs	r3, #1
 8005546:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800554a:	e116      	b.n	800577a <UART_SetConfig+0x2e6>
 800554c:	2302      	movs	r3, #2
 800554e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005552:	e112      	b.n	800577a <UART_SetConfig+0x2e6>
 8005554:	2304      	movs	r3, #4
 8005556:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800555a:	e10e      	b.n	800577a <UART_SetConfig+0x2e6>
 800555c:	2308      	movs	r3, #8
 800555e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005562:	e10a      	b.n	800577a <UART_SetConfig+0x2e6>
 8005564:	2310      	movs	r3, #16
 8005566:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800556a:	e106      	b.n	800577a <UART_SetConfig+0x2e6>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a7c      	ldr	r2, [pc, #496]	; (8005764 <UART_SetConfig+0x2d0>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d138      	bne.n	80055e8 <UART_SetConfig+0x154>
 8005576:	4b7a      	ldr	r3, [pc, #488]	; (8005760 <UART_SetConfig+0x2cc>)
 8005578:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800557c:	f003 030c 	and.w	r3, r3, #12
 8005580:	2b0c      	cmp	r3, #12
 8005582:	d82d      	bhi.n	80055e0 <UART_SetConfig+0x14c>
 8005584:	a201      	add	r2, pc, #4	; (adr r2, 800558c <UART_SetConfig+0xf8>)
 8005586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800558a:	bf00      	nop
 800558c:	080055c1 	.word	0x080055c1
 8005590:	080055e1 	.word	0x080055e1
 8005594:	080055e1 	.word	0x080055e1
 8005598:	080055e1 	.word	0x080055e1
 800559c:	080055d1 	.word	0x080055d1
 80055a0:	080055e1 	.word	0x080055e1
 80055a4:	080055e1 	.word	0x080055e1
 80055a8:	080055e1 	.word	0x080055e1
 80055ac:	080055c9 	.word	0x080055c9
 80055b0:	080055e1 	.word	0x080055e1
 80055b4:	080055e1 	.word	0x080055e1
 80055b8:	080055e1 	.word	0x080055e1
 80055bc:	080055d9 	.word	0x080055d9
 80055c0:	2300      	movs	r3, #0
 80055c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055c6:	e0d8      	b.n	800577a <UART_SetConfig+0x2e6>
 80055c8:	2302      	movs	r3, #2
 80055ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055ce:	e0d4      	b.n	800577a <UART_SetConfig+0x2e6>
 80055d0:	2304      	movs	r3, #4
 80055d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055d6:	e0d0      	b.n	800577a <UART_SetConfig+0x2e6>
 80055d8:	2308      	movs	r3, #8
 80055da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055de:	e0cc      	b.n	800577a <UART_SetConfig+0x2e6>
 80055e0:	2310      	movs	r3, #16
 80055e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055e6:	e0c8      	b.n	800577a <UART_SetConfig+0x2e6>
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a5e      	ldr	r2, [pc, #376]	; (8005768 <UART_SetConfig+0x2d4>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d125      	bne.n	800563e <UART_SetConfig+0x1aa>
 80055f2:	4b5b      	ldr	r3, [pc, #364]	; (8005760 <UART_SetConfig+0x2cc>)
 80055f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055f8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80055fc:	2b30      	cmp	r3, #48	; 0x30
 80055fe:	d016      	beq.n	800562e <UART_SetConfig+0x19a>
 8005600:	2b30      	cmp	r3, #48	; 0x30
 8005602:	d818      	bhi.n	8005636 <UART_SetConfig+0x1a2>
 8005604:	2b20      	cmp	r3, #32
 8005606:	d00a      	beq.n	800561e <UART_SetConfig+0x18a>
 8005608:	2b20      	cmp	r3, #32
 800560a:	d814      	bhi.n	8005636 <UART_SetConfig+0x1a2>
 800560c:	2b00      	cmp	r3, #0
 800560e:	d002      	beq.n	8005616 <UART_SetConfig+0x182>
 8005610:	2b10      	cmp	r3, #16
 8005612:	d008      	beq.n	8005626 <UART_SetConfig+0x192>
 8005614:	e00f      	b.n	8005636 <UART_SetConfig+0x1a2>
 8005616:	2300      	movs	r3, #0
 8005618:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800561c:	e0ad      	b.n	800577a <UART_SetConfig+0x2e6>
 800561e:	2302      	movs	r3, #2
 8005620:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005624:	e0a9      	b.n	800577a <UART_SetConfig+0x2e6>
 8005626:	2304      	movs	r3, #4
 8005628:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800562c:	e0a5      	b.n	800577a <UART_SetConfig+0x2e6>
 800562e:	2308      	movs	r3, #8
 8005630:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005634:	e0a1      	b.n	800577a <UART_SetConfig+0x2e6>
 8005636:	2310      	movs	r3, #16
 8005638:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800563c:	e09d      	b.n	800577a <UART_SetConfig+0x2e6>
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a4a      	ldr	r2, [pc, #296]	; (800576c <UART_SetConfig+0x2d8>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d125      	bne.n	8005694 <UART_SetConfig+0x200>
 8005648:	4b45      	ldr	r3, [pc, #276]	; (8005760 <UART_SetConfig+0x2cc>)
 800564a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800564e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005652:	2bc0      	cmp	r3, #192	; 0xc0
 8005654:	d016      	beq.n	8005684 <UART_SetConfig+0x1f0>
 8005656:	2bc0      	cmp	r3, #192	; 0xc0
 8005658:	d818      	bhi.n	800568c <UART_SetConfig+0x1f8>
 800565a:	2b80      	cmp	r3, #128	; 0x80
 800565c:	d00a      	beq.n	8005674 <UART_SetConfig+0x1e0>
 800565e:	2b80      	cmp	r3, #128	; 0x80
 8005660:	d814      	bhi.n	800568c <UART_SetConfig+0x1f8>
 8005662:	2b00      	cmp	r3, #0
 8005664:	d002      	beq.n	800566c <UART_SetConfig+0x1d8>
 8005666:	2b40      	cmp	r3, #64	; 0x40
 8005668:	d008      	beq.n	800567c <UART_SetConfig+0x1e8>
 800566a:	e00f      	b.n	800568c <UART_SetConfig+0x1f8>
 800566c:	2300      	movs	r3, #0
 800566e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005672:	e082      	b.n	800577a <UART_SetConfig+0x2e6>
 8005674:	2302      	movs	r3, #2
 8005676:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800567a:	e07e      	b.n	800577a <UART_SetConfig+0x2e6>
 800567c:	2304      	movs	r3, #4
 800567e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005682:	e07a      	b.n	800577a <UART_SetConfig+0x2e6>
 8005684:	2308      	movs	r3, #8
 8005686:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800568a:	e076      	b.n	800577a <UART_SetConfig+0x2e6>
 800568c:	2310      	movs	r3, #16
 800568e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005692:	e072      	b.n	800577a <UART_SetConfig+0x2e6>
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a35      	ldr	r2, [pc, #212]	; (8005770 <UART_SetConfig+0x2dc>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d12a      	bne.n	80056f4 <UART_SetConfig+0x260>
 800569e:	4b30      	ldr	r3, [pc, #192]	; (8005760 <UART_SetConfig+0x2cc>)
 80056a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80056ac:	d01a      	beq.n	80056e4 <UART_SetConfig+0x250>
 80056ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80056b2:	d81b      	bhi.n	80056ec <UART_SetConfig+0x258>
 80056b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056b8:	d00c      	beq.n	80056d4 <UART_SetConfig+0x240>
 80056ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056be:	d815      	bhi.n	80056ec <UART_SetConfig+0x258>
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d003      	beq.n	80056cc <UART_SetConfig+0x238>
 80056c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056c8:	d008      	beq.n	80056dc <UART_SetConfig+0x248>
 80056ca:	e00f      	b.n	80056ec <UART_SetConfig+0x258>
 80056cc:	2300      	movs	r3, #0
 80056ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056d2:	e052      	b.n	800577a <UART_SetConfig+0x2e6>
 80056d4:	2302      	movs	r3, #2
 80056d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056da:	e04e      	b.n	800577a <UART_SetConfig+0x2e6>
 80056dc:	2304      	movs	r3, #4
 80056de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056e2:	e04a      	b.n	800577a <UART_SetConfig+0x2e6>
 80056e4:	2308      	movs	r3, #8
 80056e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056ea:	e046      	b.n	800577a <UART_SetConfig+0x2e6>
 80056ec:	2310      	movs	r3, #16
 80056ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056f2:	e042      	b.n	800577a <UART_SetConfig+0x2e6>
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a17      	ldr	r2, [pc, #92]	; (8005758 <UART_SetConfig+0x2c4>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d13a      	bne.n	8005774 <UART_SetConfig+0x2e0>
 80056fe:	4b18      	ldr	r3, [pc, #96]	; (8005760 <UART_SetConfig+0x2cc>)
 8005700:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005704:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005708:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800570c:	d01a      	beq.n	8005744 <UART_SetConfig+0x2b0>
 800570e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005712:	d81b      	bhi.n	800574c <UART_SetConfig+0x2b8>
 8005714:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005718:	d00c      	beq.n	8005734 <UART_SetConfig+0x2a0>
 800571a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800571e:	d815      	bhi.n	800574c <UART_SetConfig+0x2b8>
 8005720:	2b00      	cmp	r3, #0
 8005722:	d003      	beq.n	800572c <UART_SetConfig+0x298>
 8005724:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005728:	d008      	beq.n	800573c <UART_SetConfig+0x2a8>
 800572a:	e00f      	b.n	800574c <UART_SetConfig+0x2b8>
 800572c:	2300      	movs	r3, #0
 800572e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005732:	e022      	b.n	800577a <UART_SetConfig+0x2e6>
 8005734:	2302      	movs	r3, #2
 8005736:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800573a:	e01e      	b.n	800577a <UART_SetConfig+0x2e6>
 800573c:	2304      	movs	r3, #4
 800573e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005742:	e01a      	b.n	800577a <UART_SetConfig+0x2e6>
 8005744:	2308      	movs	r3, #8
 8005746:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800574a:	e016      	b.n	800577a <UART_SetConfig+0x2e6>
 800574c:	2310      	movs	r3, #16
 800574e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005752:	e012      	b.n	800577a <UART_SetConfig+0x2e6>
 8005754:	efff69f3 	.word	0xefff69f3
 8005758:	40008000 	.word	0x40008000
 800575c:	40013800 	.word	0x40013800
 8005760:	40021000 	.word	0x40021000
 8005764:	40004400 	.word	0x40004400
 8005768:	40004800 	.word	0x40004800
 800576c:	40004c00 	.word	0x40004c00
 8005770:	40005000 	.word	0x40005000
 8005774:	2310      	movs	r3, #16
 8005776:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a9f      	ldr	r2, [pc, #636]	; (80059fc <UART_SetConfig+0x568>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d17a      	bne.n	800587a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005784:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005788:	2b08      	cmp	r3, #8
 800578a:	d824      	bhi.n	80057d6 <UART_SetConfig+0x342>
 800578c:	a201      	add	r2, pc, #4	; (adr r2, 8005794 <UART_SetConfig+0x300>)
 800578e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005792:	bf00      	nop
 8005794:	080057b9 	.word	0x080057b9
 8005798:	080057d7 	.word	0x080057d7
 800579c:	080057c1 	.word	0x080057c1
 80057a0:	080057d7 	.word	0x080057d7
 80057a4:	080057c7 	.word	0x080057c7
 80057a8:	080057d7 	.word	0x080057d7
 80057ac:	080057d7 	.word	0x080057d7
 80057b0:	080057d7 	.word	0x080057d7
 80057b4:	080057cf 	.word	0x080057cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057b8:	f7fd ff46 	bl	8003648 <HAL_RCC_GetPCLK1Freq>
 80057bc:	61f8      	str	r0, [r7, #28]
        break;
 80057be:	e010      	b.n	80057e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057c0:	4b8f      	ldr	r3, [pc, #572]	; (8005a00 <UART_SetConfig+0x56c>)
 80057c2:	61fb      	str	r3, [r7, #28]
        break;
 80057c4:	e00d      	b.n	80057e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057c6:	f7fd fea7 	bl	8003518 <HAL_RCC_GetSysClockFreq>
 80057ca:	61f8      	str	r0, [r7, #28]
        break;
 80057cc:	e009      	b.n	80057e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057d2:	61fb      	str	r3, [r7, #28]
        break;
 80057d4:	e005      	b.n	80057e2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80057d6:	2300      	movs	r3, #0
 80057d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80057e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80057e2:	69fb      	ldr	r3, [r7, #28]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	f000 80fb 	beq.w	80059e0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	685a      	ldr	r2, [r3, #4]
 80057ee:	4613      	mov	r3, r2
 80057f0:	005b      	lsls	r3, r3, #1
 80057f2:	4413      	add	r3, r2
 80057f4:	69fa      	ldr	r2, [r7, #28]
 80057f6:	429a      	cmp	r2, r3
 80057f8:	d305      	bcc.n	8005806 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005800:	69fa      	ldr	r2, [r7, #28]
 8005802:	429a      	cmp	r2, r3
 8005804:	d903      	bls.n	800580e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800580c:	e0e8      	b.n	80059e0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	2200      	movs	r2, #0
 8005812:	461c      	mov	r4, r3
 8005814:	4615      	mov	r5, r2
 8005816:	f04f 0200 	mov.w	r2, #0
 800581a:	f04f 0300 	mov.w	r3, #0
 800581e:	022b      	lsls	r3, r5, #8
 8005820:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005824:	0222      	lsls	r2, r4, #8
 8005826:	68f9      	ldr	r1, [r7, #12]
 8005828:	6849      	ldr	r1, [r1, #4]
 800582a:	0849      	lsrs	r1, r1, #1
 800582c:	2000      	movs	r0, #0
 800582e:	4688      	mov	r8, r1
 8005830:	4681      	mov	r9, r0
 8005832:	eb12 0a08 	adds.w	sl, r2, r8
 8005836:	eb43 0b09 	adc.w	fp, r3, r9
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	2200      	movs	r2, #0
 8005840:	603b      	str	r3, [r7, #0]
 8005842:	607a      	str	r2, [r7, #4]
 8005844:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005848:	4650      	mov	r0, sl
 800584a:	4659      	mov	r1, fp
 800584c:	f7fb f9ac 	bl	8000ba8 <__aeabi_uldivmod>
 8005850:	4602      	mov	r2, r0
 8005852:	460b      	mov	r3, r1
 8005854:	4613      	mov	r3, r2
 8005856:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800585e:	d308      	bcc.n	8005872 <UART_SetConfig+0x3de>
 8005860:	69bb      	ldr	r3, [r7, #24]
 8005862:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005866:	d204      	bcs.n	8005872 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	69ba      	ldr	r2, [r7, #24]
 800586e:	60da      	str	r2, [r3, #12]
 8005870:	e0b6      	b.n	80059e0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005878:	e0b2      	b.n	80059e0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	69db      	ldr	r3, [r3, #28]
 800587e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005882:	d15e      	bne.n	8005942 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005884:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005888:	2b08      	cmp	r3, #8
 800588a:	d828      	bhi.n	80058de <UART_SetConfig+0x44a>
 800588c:	a201      	add	r2, pc, #4	; (adr r2, 8005894 <UART_SetConfig+0x400>)
 800588e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005892:	bf00      	nop
 8005894:	080058b9 	.word	0x080058b9
 8005898:	080058c1 	.word	0x080058c1
 800589c:	080058c9 	.word	0x080058c9
 80058a0:	080058df 	.word	0x080058df
 80058a4:	080058cf 	.word	0x080058cf
 80058a8:	080058df 	.word	0x080058df
 80058ac:	080058df 	.word	0x080058df
 80058b0:	080058df 	.word	0x080058df
 80058b4:	080058d7 	.word	0x080058d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058b8:	f7fd fec6 	bl	8003648 <HAL_RCC_GetPCLK1Freq>
 80058bc:	61f8      	str	r0, [r7, #28]
        break;
 80058be:	e014      	b.n	80058ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058c0:	f7fd fed8 	bl	8003674 <HAL_RCC_GetPCLK2Freq>
 80058c4:	61f8      	str	r0, [r7, #28]
        break;
 80058c6:	e010      	b.n	80058ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058c8:	4b4d      	ldr	r3, [pc, #308]	; (8005a00 <UART_SetConfig+0x56c>)
 80058ca:	61fb      	str	r3, [r7, #28]
        break;
 80058cc:	e00d      	b.n	80058ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058ce:	f7fd fe23 	bl	8003518 <HAL_RCC_GetSysClockFreq>
 80058d2:	61f8      	str	r0, [r7, #28]
        break;
 80058d4:	e009      	b.n	80058ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058da:	61fb      	str	r3, [r7, #28]
        break;
 80058dc:	e005      	b.n	80058ea <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80058de:	2300      	movs	r3, #0
 80058e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80058e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058ea:	69fb      	ldr	r3, [r7, #28]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d077      	beq.n	80059e0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	005a      	lsls	r2, r3, #1
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	085b      	lsrs	r3, r3, #1
 80058fa:	441a      	add	r2, r3
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	fbb2 f3f3 	udiv	r3, r2, r3
 8005904:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	2b0f      	cmp	r3, #15
 800590a:	d916      	bls.n	800593a <UART_SetConfig+0x4a6>
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005912:	d212      	bcs.n	800593a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005914:	69bb      	ldr	r3, [r7, #24]
 8005916:	b29b      	uxth	r3, r3
 8005918:	f023 030f 	bic.w	r3, r3, #15
 800591c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800591e:	69bb      	ldr	r3, [r7, #24]
 8005920:	085b      	lsrs	r3, r3, #1
 8005922:	b29b      	uxth	r3, r3
 8005924:	f003 0307 	and.w	r3, r3, #7
 8005928:	b29a      	uxth	r2, r3
 800592a:	8afb      	ldrh	r3, [r7, #22]
 800592c:	4313      	orrs	r3, r2
 800592e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	8afa      	ldrh	r2, [r7, #22]
 8005936:	60da      	str	r2, [r3, #12]
 8005938:	e052      	b.n	80059e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005940:	e04e      	b.n	80059e0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005942:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005946:	2b08      	cmp	r3, #8
 8005948:	d827      	bhi.n	800599a <UART_SetConfig+0x506>
 800594a:	a201      	add	r2, pc, #4	; (adr r2, 8005950 <UART_SetConfig+0x4bc>)
 800594c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005950:	08005975 	.word	0x08005975
 8005954:	0800597d 	.word	0x0800597d
 8005958:	08005985 	.word	0x08005985
 800595c:	0800599b 	.word	0x0800599b
 8005960:	0800598b 	.word	0x0800598b
 8005964:	0800599b 	.word	0x0800599b
 8005968:	0800599b 	.word	0x0800599b
 800596c:	0800599b 	.word	0x0800599b
 8005970:	08005993 	.word	0x08005993
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005974:	f7fd fe68 	bl	8003648 <HAL_RCC_GetPCLK1Freq>
 8005978:	61f8      	str	r0, [r7, #28]
        break;
 800597a:	e014      	b.n	80059a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800597c:	f7fd fe7a 	bl	8003674 <HAL_RCC_GetPCLK2Freq>
 8005980:	61f8      	str	r0, [r7, #28]
        break;
 8005982:	e010      	b.n	80059a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005984:	4b1e      	ldr	r3, [pc, #120]	; (8005a00 <UART_SetConfig+0x56c>)
 8005986:	61fb      	str	r3, [r7, #28]
        break;
 8005988:	e00d      	b.n	80059a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800598a:	f7fd fdc5 	bl	8003518 <HAL_RCC_GetSysClockFreq>
 800598e:	61f8      	str	r0, [r7, #28]
        break;
 8005990:	e009      	b.n	80059a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005992:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005996:	61fb      	str	r3, [r7, #28]
        break;
 8005998:	e005      	b.n	80059a6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800599a:	2300      	movs	r3, #0
 800599c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80059a4:	bf00      	nop
    }

    if (pclk != 0U)
 80059a6:	69fb      	ldr	r3, [r7, #28]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d019      	beq.n	80059e0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	085a      	lsrs	r2, r3, #1
 80059b2:	69fb      	ldr	r3, [r7, #28]
 80059b4:	441a      	add	r2, r3
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80059be:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059c0:	69bb      	ldr	r3, [r7, #24]
 80059c2:	2b0f      	cmp	r3, #15
 80059c4:	d909      	bls.n	80059da <UART_SetConfig+0x546>
 80059c6:	69bb      	ldr	r3, [r7, #24]
 80059c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059cc:	d205      	bcs.n	80059da <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059ce:	69bb      	ldr	r3, [r7, #24]
 80059d0:	b29a      	uxth	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	60da      	str	r2, [r3, #12]
 80059d8:	e002      	b.n	80059e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2200      	movs	r2, #0
 80059e4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2200      	movs	r2, #0
 80059ea:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80059ec:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3728      	adds	r7, #40	; 0x28
 80059f4:	46bd      	mov	sp, r7
 80059f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059fa:	bf00      	nop
 80059fc:	40008000 	.word	0x40008000
 8005a00:	00f42400 	.word	0x00f42400

08005a04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a10:	f003 0301 	and.w	r3, r3, #1
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00a      	beq.n	8005a2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	430a      	orrs	r2, r1
 8005a2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a32:	f003 0302 	and.w	r3, r3, #2
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00a      	beq.n	8005a50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	430a      	orrs	r2, r1
 8005a4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a54:	f003 0304 	and.w	r3, r3, #4
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00a      	beq.n	8005a72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	430a      	orrs	r2, r1
 8005a70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a76:	f003 0308 	and.w	r3, r3, #8
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d00a      	beq.n	8005a94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	430a      	orrs	r2, r1
 8005a92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a98:	f003 0310 	and.w	r3, r3, #16
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d00a      	beq.n	8005ab6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aba:	f003 0320 	and.w	r3, r3, #32
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00a      	beq.n	8005ad8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d01a      	beq.n	8005b1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	430a      	orrs	r2, r1
 8005af8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005afe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b02:	d10a      	bne.n	8005b1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	430a      	orrs	r2, r1
 8005b18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d00a      	beq.n	8005b3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	430a      	orrs	r2, r1
 8005b3a:	605a      	str	r2, [r3, #4]
  }
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b086      	sub	sp, #24
 8005b4c:	af02      	add	r7, sp, #8
 8005b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b58:	f7fc fa30 	bl	8001fbc <HAL_GetTick>
 8005b5c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0308 	and.w	r3, r3, #8
 8005b68:	2b08      	cmp	r3, #8
 8005b6a:	d10e      	bne.n	8005b8a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b6c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b70:	9300      	str	r3, [sp, #0]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 f82d 	bl	8005bda <UART_WaitOnFlagUntilTimeout>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d001      	beq.n	8005b8a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e023      	b.n	8005bd2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0304 	and.w	r3, r3, #4
 8005b94:	2b04      	cmp	r3, #4
 8005b96:	d10e      	bne.n	8005bb6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b9c:	9300      	str	r3, [sp, #0]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f000 f817 	bl	8005bda <UART_WaitOnFlagUntilTimeout>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d001      	beq.n	8005bb6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e00d      	b.n	8005bd2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2220      	movs	r2, #32
 8005bba:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2220      	movs	r2, #32
 8005bc0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3710      	adds	r7, #16
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}

08005bda <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005bda:	b580      	push	{r7, lr}
 8005bdc:	b09c      	sub	sp, #112	; 0x70
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	60f8      	str	r0, [r7, #12]
 8005be2:	60b9      	str	r1, [r7, #8]
 8005be4:	603b      	str	r3, [r7, #0]
 8005be6:	4613      	mov	r3, r2
 8005be8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bea:	e0a5      	b.n	8005d38 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf2:	f000 80a1 	beq.w	8005d38 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bf6:	f7fc f9e1 	bl	8001fbc <HAL_GetTick>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	1ad3      	subs	r3, r2, r3
 8005c00:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d302      	bcc.n	8005c0c <UART_WaitOnFlagUntilTimeout+0x32>
 8005c06:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d13e      	bne.n	8005c8a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c14:	e853 3f00 	ldrex	r3, [r3]
 8005c18:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005c1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c1c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005c20:	667b      	str	r3, [r7, #100]	; 0x64
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	461a      	mov	r2, r3
 8005c28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005c2a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c2c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c2e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005c30:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005c32:	e841 2300 	strex	r3, r2, [r1]
 8005c36:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005c38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d1e6      	bne.n	8005c0c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	3308      	adds	r3, #8
 8005c44:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c48:	e853 3f00 	ldrex	r3, [r3]
 8005c4c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c50:	f023 0301 	bic.w	r3, r3, #1
 8005c54:	663b      	str	r3, [r7, #96]	; 0x60
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	3308      	adds	r3, #8
 8005c5c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005c5e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005c60:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c62:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005c64:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c66:	e841 2300 	strex	r3, r2, [r1]
 8005c6a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005c6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d1e5      	bne.n	8005c3e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2220      	movs	r2, #32
 8005c76:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2220      	movs	r2, #32
 8005c7c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005c86:	2303      	movs	r3, #3
 8005c88:	e067      	b.n	8005d5a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f003 0304 	and.w	r3, r3, #4
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d04f      	beq.n	8005d38 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	69db      	ldr	r3, [r3, #28]
 8005c9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ca2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ca6:	d147      	bne.n	8005d38 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005cb0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cba:	e853 3f00 	ldrex	r3, [r3]
 8005cbe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005cc6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	461a      	mov	r2, r3
 8005cce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cd0:	637b      	str	r3, [r7, #52]	; 0x34
 8005cd2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005cd6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005cd8:	e841 2300 	strex	r3, r2, [r1]
 8005cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d1e6      	bne.n	8005cb2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	3308      	adds	r3, #8
 8005cea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	e853 3f00 	ldrex	r3, [r3]
 8005cf2:	613b      	str	r3, [r7, #16]
   return(result);
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	f023 0301 	bic.w	r3, r3, #1
 8005cfa:	66bb      	str	r3, [r7, #104]	; 0x68
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	3308      	adds	r3, #8
 8005d02:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005d04:	623a      	str	r2, [r7, #32]
 8005d06:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d08:	69f9      	ldr	r1, [r7, #28]
 8005d0a:	6a3a      	ldr	r2, [r7, #32]
 8005d0c:	e841 2300 	strex	r3, r2, [r1]
 8005d10:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d12:	69bb      	ldr	r3, [r7, #24]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d1e5      	bne.n	8005ce4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2220      	movs	r2, #32
 8005d1c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2220      	movs	r2, #32
 8005d22:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2220      	movs	r2, #32
 8005d28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005d34:	2303      	movs	r3, #3
 8005d36:	e010      	b.n	8005d5a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	69da      	ldr	r2, [r3, #28]
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	4013      	ands	r3, r2
 8005d42:	68ba      	ldr	r2, [r7, #8]
 8005d44:	429a      	cmp	r2, r3
 8005d46:	bf0c      	ite	eq
 8005d48:	2301      	moveq	r3, #1
 8005d4a:	2300      	movne	r3, #0
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	461a      	mov	r2, r3
 8005d50:	79fb      	ldrb	r3, [r7, #7]
 8005d52:	429a      	cmp	r2, r3
 8005d54:	f43f af4a 	beq.w	8005bec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d58:	2300      	movs	r3, #0
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3770      	adds	r7, #112	; 0x70
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}
	...

08005d64 <__errno>:
 8005d64:	4b01      	ldr	r3, [pc, #4]	; (8005d6c <__errno+0x8>)
 8005d66:	6818      	ldr	r0, [r3, #0]
 8005d68:	4770      	bx	lr
 8005d6a:	bf00      	nop
 8005d6c:	2000000c 	.word	0x2000000c

08005d70 <__libc_init_array>:
 8005d70:	b570      	push	{r4, r5, r6, lr}
 8005d72:	4d0d      	ldr	r5, [pc, #52]	; (8005da8 <__libc_init_array+0x38>)
 8005d74:	4c0d      	ldr	r4, [pc, #52]	; (8005dac <__libc_init_array+0x3c>)
 8005d76:	1b64      	subs	r4, r4, r5
 8005d78:	10a4      	asrs	r4, r4, #2
 8005d7a:	2600      	movs	r6, #0
 8005d7c:	42a6      	cmp	r6, r4
 8005d7e:	d109      	bne.n	8005d94 <__libc_init_array+0x24>
 8005d80:	4d0b      	ldr	r5, [pc, #44]	; (8005db0 <__libc_init_array+0x40>)
 8005d82:	4c0c      	ldr	r4, [pc, #48]	; (8005db4 <__libc_init_array+0x44>)
 8005d84:	f002 fd38 	bl	80087f8 <_init>
 8005d88:	1b64      	subs	r4, r4, r5
 8005d8a:	10a4      	asrs	r4, r4, #2
 8005d8c:	2600      	movs	r6, #0
 8005d8e:	42a6      	cmp	r6, r4
 8005d90:	d105      	bne.n	8005d9e <__libc_init_array+0x2e>
 8005d92:	bd70      	pop	{r4, r5, r6, pc}
 8005d94:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d98:	4798      	blx	r3
 8005d9a:	3601      	adds	r6, #1
 8005d9c:	e7ee      	b.n	8005d7c <__libc_init_array+0xc>
 8005d9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005da2:	4798      	blx	r3
 8005da4:	3601      	adds	r6, #1
 8005da6:	e7f2      	b.n	8005d8e <__libc_init_array+0x1e>
 8005da8:	08008c44 	.word	0x08008c44
 8005dac:	08008c44 	.word	0x08008c44
 8005db0:	08008c44 	.word	0x08008c44
 8005db4:	08008c48 	.word	0x08008c48

08005db8 <memset>:
 8005db8:	4402      	add	r2, r0
 8005dba:	4603      	mov	r3, r0
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d100      	bne.n	8005dc2 <memset+0xa>
 8005dc0:	4770      	bx	lr
 8005dc2:	f803 1b01 	strb.w	r1, [r3], #1
 8005dc6:	e7f9      	b.n	8005dbc <memset+0x4>

08005dc8 <__cvt>:
 8005dc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005dcc:	ec55 4b10 	vmov	r4, r5, d0
 8005dd0:	2d00      	cmp	r5, #0
 8005dd2:	460e      	mov	r6, r1
 8005dd4:	4619      	mov	r1, r3
 8005dd6:	462b      	mov	r3, r5
 8005dd8:	bfbb      	ittet	lt
 8005dda:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005dde:	461d      	movlt	r5, r3
 8005de0:	2300      	movge	r3, #0
 8005de2:	232d      	movlt	r3, #45	; 0x2d
 8005de4:	700b      	strb	r3, [r1, #0]
 8005de6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005de8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005dec:	4691      	mov	r9, r2
 8005dee:	f023 0820 	bic.w	r8, r3, #32
 8005df2:	bfbc      	itt	lt
 8005df4:	4622      	movlt	r2, r4
 8005df6:	4614      	movlt	r4, r2
 8005df8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005dfc:	d005      	beq.n	8005e0a <__cvt+0x42>
 8005dfe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005e02:	d100      	bne.n	8005e06 <__cvt+0x3e>
 8005e04:	3601      	adds	r6, #1
 8005e06:	2102      	movs	r1, #2
 8005e08:	e000      	b.n	8005e0c <__cvt+0x44>
 8005e0a:	2103      	movs	r1, #3
 8005e0c:	ab03      	add	r3, sp, #12
 8005e0e:	9301      	str	r3, [sp, #4]
 8005e10:	ab02      	add	r3, sp, #8
 8005e12:	9300      	str	r3, [sp, #0]
 8005e14:	ec45 4b10 	vmov	d0, r4, r5
 8005e18:	4653      	mov	r3, sl
 8005e1a:	4632      	mov	r2, r6
 8005e1c:	f000 fccc 	bl	80067b8 <_dtoa_r>
 8005e20:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005e24:	4607      	mov	r7, r0
 8005e26:	d102      	bne.n	8005e2e <__cvt+0x66>
 8005e28:	f019 0f01 	tst.w	r9, #1
 8005e2c:	d022      	beq.n	8005e74 <__cvt+0xac>
 8005e2e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e32:	eb07 0906 	add.w	r9, r7, r6
 8005e36:	d110      	bne.n	8005e5a <__cvt+0x92>
 8005e38:	783b      	ldrb	r3, [r7, #0]
 8005e3a:	2b30      	cmp	r3, #48	; 0x30
 8005e3c:	d10a      	bne.n	8005e54 <__cvt+0x8c>
 8005e3e:	2200      	movs	r2, #0
 8005e40:	2300      	movs	r3, #0
 8005e42:	4620      	mov	r0, r4
 8005e44:	4629      	mov	r1, r5
 8005e46:	f7fa fe3f 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e4a:	b918      	cbnz	r0, 8005e54 <__cvt+0x8c>
 8005e4c:	f1c6 0601 	rsb	r6, r6, #1
 8005e50:	f8ca 6000 	str.w	r6, [sl]
 8005e54:	f8da 3000 	ldr.w	r3, [sl]
 8005e58:	4499      	add	r9, r3
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	4620      	mov	r0, r4
 8005e60:	4629      	mov	r1, r5
 8005e62:	f7fa fe31 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e66:	b108      	cbz	r0, 8005e6c <__cvt+0xa4>
 8005e68:	f8cd 900c 	str.w	r9, [sp, #12]
 8005e6c:	2230      	movs	r2, #48	; 0x30
 8005e6e:	9b03      	ldr	r3, [sp, #12]
 8005e70:	454b      	cmp	r3, r9
 8005e72:	d307      	bcc.n	8005e84 <__cvt+0xbc>
 8005e74:	9b03      	ldr	r3, [sp, #12]
 8005e76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e78:	1bdb      	subs	r3, r3, r7
 8005e7a:	4638      	mov	r0, r7
 8005e7c:	6013      	str	r3, [r2, #0]
 8005e7e:	b004      	add	sp, #16
 8005e80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e84:	1c59      	adds	r1, r3, #1
 8005e86:	9103      	str	r1, [sp, #12]
 8005e88:	701a      	strb	r2, [r3, #0]
 8005e8a:	e7f0      	b.n	8005e6e <__cvt+0xa6>

08005e8c <__exponent>:
 8005e8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e8e:	4603      	mov	r3, r0
 8005e90:	2900      	cmp	r1, #0
 8005e92:	bfb8      	it	lt
 8005e94:	4249      	neglt	r1, r1
 8005e96:	f803 2b02 	strb.w	r2, [r3], #2
 8005e9a:	bfb4      	ite	lt
 8005e9c:	222d      	movlt	r2, #45	; 0x2d
 8005e9e:	222b      	movge	r2, #43	; 0x2b
 8005ea0:	2909      	cmp	r1, #9
 8005ea2:	7042      	strb	r2, [r0, #1]
 8005ea4:	dd2a      	ble.n	8005efc <__exponent+0x70>
 8005ea6:	f10d 0407 	add.w	r4, sp, #7
 8005eaa:	46a4      	mov	ip, r4
 8005eac:	270a      	movs	r7, #10
 8005eae:	46a6      	mov	lr, r4
 8005eb0:	460a      	mov	r2, r1
 8005eb2:	fb91 f6f7 	sdiv	r6, r1, r7
 8005eb6:	fb07 1516 	mls	r5, r7, r6, r1
 8005eba:	3530      	adds	r5, #48	; 0x30
 8005ebc:	2a63      	cmp	r2, #99	; 0x63
 8005ebe:	f104 34ff 	add.w	r4, r4, #4294967295
 8005ec2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005ec6:	4631      	mov	r1, r6
 8005ec8:	dcf1      	bgt.n	8005eae <__exponent+0x22>
 8005eca:	3130      	adds	r1, #48	; 0x30
 8005ecc:	f1ae 0502 	sub.w	r5, lr, #2
 8005ed0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005ed4:	1c44      	adds	r4, r0, #1
 8005ed6:	4629      	mov	r1, r5
 8005ed8:	4561      	cmp	r1, ip
 8005eda:	d30a      	bcc.n	8005ef2 <__exponent+0x66>
 8005edc:	f10d 0209 	add.w	r2, sp, #9
 8005ee0:	eba2 020e 	sub.w	r2, r2, lr
 8005ee4:	4565      	cmp	r5, ip
 8005ee6:	bf88      	it	hi
 8005ee8:	2200      	movhi	r2, #0
 8005eea:	4413      	add	r3, r2
 8005eec:	1a18      	subs	r0, r3, r0
 8005eee:	b003      	add	sp, #12
 8005ef0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ef2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ef6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005efa:	e7ed      	b.n	8005ed8 <__exponent+0x4c>
 8005efc:	2330      	movs	r3, #48	; 0x30
 8005efe:	3130      	adds	r1, #48	; 0x30
 8005f00:	7083      	strb	r3, [r0, #2]
 8005f02:	70c1      	strb	r1, [r0, #3]
 8005f04:	1d03      	adds	r3, r0, #4
 8005f06:	e7f1      	b.n	8005eec <__exponent+0x60>

08005f08 <_printf_float>:
 8005f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f0c:	ed2d 8b02 	vpush	{d8}
 8005f10:	b08d      	sub	sp, #52	; 0x34
 8005f12:	460c      	mov	r4, r1
 8005f14:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005f18:	4616      	mov	r6, r2
 8005f1a:	461f      	mov	r7, r3
 8005f1c:	4605      	mov	r5, r0
 8005f1e:	f001 fa39 	bl	8007394 <_localeconv_r>
 8005f22:	f8d0 a000 	ldr.w	sl, [r0]
 8005f26:	4650      	mov	r0, sl
 8005f28:	f7fa f952 	bl	80001d0 <strlen>
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	930a      	str	r3, [sp, #40]	; 0x28
 8005f30:	6823      	ldr	r3, [r4, #0]
 8005f32:	9305      	str	r3, [sp, #20]
 8005f34:	f8d8 3000 	ldr.w	r3, [r8]
 8005f38:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005f3c:	3307      	adds	r3, #7
 8005f3e:	f023 0307 	bic.w	r3, r3, #7
 8005f42:	f103 0208 	add.w	r2, r3, #8
 8005f46:	f8c8 2000 	str.w	r2, [r8]
 8005f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f4e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005f52:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005f56:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005f5a:	9307      	str	r3, [sp, #28]
 8005f5c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f60:	ee08 0a10 	vmov	s16, r0
 8005f64:	4b9f      	ldr	r3, [pc, #636]	; (80061e4 <_printf_float+0x2dc>)
 8005f66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f6a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f6e:	f7fa fddd 	bl	8000b2c <__aeabi_dcmpun>
 8005f72:	bb88      	cbnz	r0, 8005fd8 <_printf_float+0xd0>
 8005f74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f78:	4b9a      	ldr	r3, [pc, #616]	; (80061e4 <_printf_float+0x2dc>)
 8005f7a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f7e:	f7fa fdb7 	bl	8000af0 <__aeabi_dcmple>
 8005f82:	bb48      	cbnz	r0, 8005fd8 <_printf_float+0xd0>
 8005f84:	2200      	movs	r2, #0
 8005f86:	2300      	movs	r3, #0
 8005f88:	4640      	mov	r0, r8
 8005f8a:	4649      	mov	r1, r9
 8005f8c:	f7fa fda6 	bl	8000adc <__aeabi_dcmplt>
 8005f90:	b110      	cbz	r0, 8005f98 <_printf_float+0x90>
 8005f92:	232d      	movs	r3, #45	; 0x2d
 8005f94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f98:	4b93      	ldr	r3, [pc, #588]	; (80061e8 <_printf_float+0x2e0>)
 8005f9a:	4894      	ldr	r0, [pc, #592]	; (80061ec <_printf_float+0x2e4>)
 8005f9c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005fa0:	bf94      	ite	ls
 8005fa2:	4698      	movls	r8, r3
 8005fa4:	4680      	movhi	r8, r0
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	6123      	str	r3, [r4, #16]
 8005faa:	9b05      	ldr	r3, [sp, #20]
 8005fac:	f023 0204 	bic.w	r2, r3, #4
 8005fb0:	6022      	str	r2, [r4, #0]
 8005fb2:	f04f 0900 	mov.w	r9, #0
 8005fb6:	9700      	str	r7, [sp, #0]
 8005fb8:	4633      	mov	r3, r6
 8005fba:	aa0b      	add	r2, sp, #44	; 0x2c
 8005fbc:	4621      	mov	r1, r4
 8005fbe:	4628      	mov	r0, r5
 8005fc0:	f000 f9d8 	bl	8006374 <_printf_common>
 8005fc4:	3001      	adds	r0, #1
 8005fc6:	f040 8090 	bne.w	80060ea <_printf_float+0x1e2>
 8005fca:	f04f 30ff 	mov.w	r0, #4294967295
 8005fce:	b00d      	add	sp, #52	; 0x34
 8005fd0:	ecbd 8b02 	vpop	{d8}
 8005fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fd8:	4642      	mov	r2, r8
 8005fda:	464b      	mov	r3, r9
 8005fdc:	4640      	mov	r0, r8
 8005fde:	4649      	mov	r1, r9
 8005fe0:	f7fa fda4 	bl	8000b2c <__aeabi_dcmpun>
 8005fe4:	b140      	cbz	r0, 8005ff8 <_printf_float+0xf0>
 8005fe6:	464b      	mov	r3, r9
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	bfbc      	itt	lt
 8005fec:	232d      	movlt	r3, #45	; 0x2d
 8005fee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005ff2:	487f      	ldr	r0, [pc, #508]	; (80061f0 <_printf_float+0x2e8>)
 8005ff4:	4b7f      	ldr	r3, [pc, #508]	; (80061f4 <_printf_float+0x2ec>)
 8005ff6:	e7d1      	b.n	8005f9c <_printf_float+0x94>
 8005ff8:	6863      	ldr	r3, [r4, #4]
 8005ffa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005ffe:	9206      	str	r2, [sp, #24]
 8006000:	1c5a      	adds	r2, r3, #1
 8006002:	d13f      	bne.n	8006084 <_printf_float+0x17c>
 8006004:	2306      	movs	r3, #6
 8006006:	6063      	str	r3, [r4, #4]
 8006008:	9b05      	ldr	r3, [sp, #20]
 800600a:	6861      	ldr	r1, [r4, #4]
 800600c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006010:	2300      	movs	r3, #0
 8006012:	9303      	str	r3, [sp, #12]
 8006014:	ab0a      	add	r3, sp, #40	; 0x28
 8006016:	e9cd b301 	strd	fp, r3, [sp, #4]
 800601a:	ab09      	add	r3, sp, #36	; 0x24
 800601c:	ec49 8b10 	vmov	d0, r8, r9
 8006020:	9300      	str	r3, [sp, #0]
 8006022:	6022      	str	r2, [r4, #0]
 8006024:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006028:	4628      	mov	r0, r5
 800602a:	f7ff fecd 	bl	8005dc8 <__cvt>
 800602e:	9b06      	ldr	r3, [sp, #24]
 8006030:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006032:	2b47      	cmp	r3, #71	; 0x47
 8006034:	4680      	mov	r8, r0
 8006036:	d108      	bne.n	800604a <_printf_float+0x142>
 8006038:	1cc8      	adds	r0, r1, #3
 800603a:	db02      	blt.n	8006042 <_printf_float+0x13a>
 800603c:	6863      	ldr	r3, [r4, #4]
 800603e:	4299      	cmp	r1, r3
 8006040:	dd41      	ble.n	80060c6 <_printf_float+0x1be>
 8006042:	f1ab 0b02 	sub.w	fp, fp, #2
 8006046:	fa5f fb8b 	uxtb.w	fp, fp
 800604a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800604e:	d820      	bhi.n	8006092 <_printf_float+0x18a>
 8006050:	3901      	subs	r1, #1
 8006052:	465a      	mov	r2, fp
 8006054:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006058:	9109      	str	r1, [sp, #36]	; 0x24
 800605a:	f7ff ff17 	bl	8005e8c <__exponent>
 800605e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006060:	1813      	adds	r3, r2, r0
 8006062:	2a01      	cmp	r2, #1
 8006064:	4681      	mov	r9, r0
 8006066:	6123      	str	r3, [r4, #16]
 8006068:	dc02      	bgt.n	8006070 <_printf_float+0x168>
 800606a:	6822      	ldr	r2, [r4, #0]
 800606c:	07d2      	lsls	r2, r2, #31
 800606e:	d501      	bpl.n	8006074 <_printf_float+0x16c>
 8006070:	3301      	adds	r3, #1
 8006072:	6123      	str	r3, [r4, #16]
 8006074:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006078:	2b00      	cmp	r3, #0
 800607a:	d09c      	beq.n	8005fb6 <_printf_float+0xae>
 800607c:	232d      	movs	r3, #45	; 0x2d
 800607e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006082:	e798      	b.n	8005fb6 <_printf_float+0xae>
 8006084:	9a06      	ldr	r2, [sp, #24]
 8006086:	2a47      	cmp	r2, #71	; 0x47
 8006088:	d1be      	bne.n	8006008 <_printf_float+0x100>
 800608a:	2b00      	cmp	r3, #0
 800608c:	d1bc      	bne.n	8006008 <_printf_float+0x100>
 800608e:	2301      	movs	r3, #1
 8006090:	e7b9      	b.n	8006006 <_printf_float+0xfe>
 8006092:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006096:	d118      	bne.n	80060ca <_printf_float+0x1c2>
 8006098:	2900      	cmp	r1, #0
 800609a:	6863      	ldr	r3, [r4, #4]
 800609c:	dd0b      	ble.n	80060b6 <_printf_float+0x1ae>
 800609e:	6121      	str	r1, [r4, #16]
 80060a0:	b913      	cbnz	r3, 80060a8 <_printf_float+0x1a0>
 80060a2:	6822      	ldr	r2, [r4, #0]
 80060a4:	07d0      	lsls	r0, r2, #31
 80060a6:	d502      	bpl.n	80060ae <_printf_float+0x1a6>
 80060a8:	3301      	adds	r3, #1
 80060aa:	440b      	add	r3, r1
 80060ac:	6123      	str	r3, [r4, #16]
 80060ae:	65a1      	str	r1, [r4, #88]	; 0x58
 80060b0:	f04f 0900 	mov.w	r9, #0
 80060b4:	e7de      	b.n	8006074 <_printf_float+0x16c>
 80060b6:	b913      	cbnz	r3, 80060be <_printf_float+0x1b6>
 80060b8:	6822      	ldr	r2, [r4, #0]
 80060ba:	07d2      	lsls	r2, r2, #31
 80060bc:	d501      	bpl.n	80060c2 <_printf_float+0x1ba>
 80060be:	3302      	adds	r3, #2
 80060c0:	e7f4      	b.n	80060ac <_printf_float+0x1a4>
 80060c2:	2301      	movs	r3, #1
 80060c4:	e7f2      	b.n	80060ac <_printf_float+0x1a4>
 80060c6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80060ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060cc:	4299      	cmp	r1, r3
 80060ce:	db05      	blt.n	80060dc <_printf_float+0x1d4>
 80060d0:	6823      	ldr	r3, [r4, #0]
 80060d2:	6121      	str	r1, [r4, #16]
 80060d4:	07d8      	lsls	r0, r3, #31
 80060d6:	d5ea      	bpl.n	80060ae <_printf_float+0x1a6>
 80060d8:	1c4b      	adds	r3, r1, #1
 80060da:	e7e7      	b.n	80060ac <_printf_float+0x1a4>
 80060dc:	2900      	cmp	r1, #0
 80060de:	bfd4      	ite	le
 80060e0:	f1c1 0202 	rsble	r2, r1, #2
 80060e4:	2201      	movgt	r2, #1
 80060e6:	4413      	add	r3, r2
 80060e8:	e7e0      	b.n	80060ac <_printf_float+0x1a4>
 80060ea:	6823      	ldr	r3, [r4, #0]
 80060ec:	055a      	lsls	r2, r3, #21
 80060ee:	d407      	bmi.n	8006100 <_printf_float+0x1f8>
 80060f0:	6923      	ldr	r3, [r4, #16]
 80060f2:	4642      	mov	r2, r8
 80060f4:	4631      	mov	r1, r6
 80060f6:	4628      	mov	r0, r5
 80060f8:	47b8      	blx	r7
 80060fa:	3001      	adds	r0, #1
 80060fc:	d12c      	bne.n	8006158 <_printf_float+0x250>
 80060fe:	e764      	b.n	8005fca <_printf_float+0xc2>
 8006100:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006104:	f240 80e0 	bls.w	80062c8 <_printf_float+0x3c0>
 8006108:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800610c:	2200      	movs	r2, #0
 800610e:	2300      	movs	r3, #0
 8006110:	f7fa fcda 	bl	8000ac8 <__aeabi_dcmpeq>
 8006114:	2800      	cmp	r0, #0
 8006116:	d034      	beq.n	8006182 <_printf_float+0x27a>
 8006118:	4a37      	ldr	r2, [pc, #220]	; (80061f8 <_printf_float+0x2f0>)
 800611a:	2301      	movs	r3, #1
 800611c:	4631      	mov	r1, r6
 800611e:	4628      	mov	r0, r5
 8006120:	47b8      	blx	r7
 8006122:	3001      	adds	r0, #1
 8006124:	f43f af51 	beq.w	8005fca <_printf_float+0xc2>
 8006128:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800612c:	429a      	cmp	r2, r3
 800612e:	db02      	blt.n	8006136 <_printf_float+0x22e>
 8006130:	6823      	ldr	r3, [r4, #0]
 8006132:	07d8      	lsls	r0, r3, #31
 8006134:	d510      	bpl.n	8006158 <_printf_float+0x250>
 8006136:	ee18 3a10 	vmov	r3, s16
 800613a:	4652      	mov	r2, sl
 800613c:	4631      	mov	r1, r6
 800613e:	4628      	mov	r0, r5
 8006140:	47b8      	blx	r7
 8006142:	3001      	adds	r0, #1
 8006144:	f43f af41 	beq.w	8005fca <_printf_float+0xc2>
 8006148:	f04f 0800 	mov.w	r8, #0
 800614c:	f104 091a 	add.w	r9, r4, #26
 8006150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006152:	3b01      	subs	r3, #1
 8006154:	4543      	cmp	r3, r8
 8006156:	dc09      	bgt.n	800616c <_printf_float+0x264>
 8006158:	6823      	ldr	r3, [r4, #0]
 800615a:	079b      	lsls	r3, r3, #30
 800615c:	f100 8105 	bmi.w	800636a <_printf_float+0x462>
 8006160:	68e0      	ldr	r0, [r4, #12]
 8006162:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006164:	4298      	cmp	r0, r3
 8006166:	bfb8      	it	lt
 8006168:	4618      	movlt	r0, r3
 800616a:	e730      	b.n	8005fce <_printf_float+0xc6>
 800616c:	2301      	movs	r3, #1
 800616e:	464a      	mov	r2, r9
 8006170:	4631      	mov	r1, r6
 8006172:	4628      	mov	r0, r5
 8006174:	47b8      	blx	r7
 8006176:	3001      	adds	r0, #1
 8006178:	f43f af27 	beq.w	8005fca <_printf_float+0xc2>
 800617c:	f108 0801 	add.w	r8, r8, #1
 8006180:	e7e6      	b.n	8006150 <_printf_float+0x248>
 8006182:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006184:	2b00      	cmp	r3, #0
 8006186:	dc39      	bgt.n	80061fc <_printf_float+0x2f4>
 8006188:	4a1b      	ldr	r2, [pc, #108]	; (80061f8 <_printf_float+0x2f0>)
 800618a:	2301      	movs	r3, #1
 800618c:	4631      	mov	r1, r6
 800618e:	4628      	mov	r0, r5
 8006190:	47b8      	blx	r7
 8006192:	3001      	adds	r0, #1
 8006194:	f43f af19 	beq.w	8005fca <_printf_float+0xc2>
 8006198:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800619c:	4313      	orrs	r3, r2
 800619e:	d102      	bne.n	80061a6 <_printf_float+0x29e>
 80061a0:	6823      	ldr	r3, [r4, #0]
 80061a2:	07d9      	lsls	r1, r3, #31
 80061a4:	d5d8      	bpl.n	8006158 <_printf_float+0x250>
 80061a6:	ee18 3a10 	vmov	r3, s16
 80061aa:	4652      	mov	r2, sl
 80061ac:	4631      	mov	r1, r6
 80061ae:	4628      	mov	r0, r5
 80061b0:	47b8      	blx	r7
 80061b2:	3001      	adds	r0, #1
 80061b4:	f43f af09 	beq.w	8005fca <_printf_float+0xc2>
 80061b8:	f04f 0900 	mov.w	r9, #0
 80061bc:	f104 0a1a 	add.w	sl, r4, #26
 80061c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061c2:	425b      	negs	r3, r3
 80061c4:	454b      	cmp	r3, r9
 80061c6:	dc01      	bgt.n	80061cc <_printf_float+0x2c4>
 80061c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061ca:	e792      	b.n	80060f2 <_printf_float+0x1ea>
 80061cc:	2301      	movs	r3, #1
 80061ce:	4652      	mov	r2, sl
 80061d0:	4631      	mov	r1, r6
 80061d2:	4628      	mov	r0, r5
 80061d4:	47b8      	blx	r7
 80061d6:	3001      	adds	r0, #1
 80061d8:	f43f aef7 	beq.w	8005fca <_printf_float+0xc2>
 80061dc:	f109 0901 	add.w	r9, r9, #1
 80061e0:	e7ee      	b.n	80061c0 <_printf_float+0x2b8>
 80061e2:	bf00      	nop
 80061e4:	7fefffff 	.word	0x7fefffff
 80061e8:	08008864 	.word	0x08008864
 80061ec:	08008868 	.word	0x08008868
 80061f0:	08008870 	.word	0x08008870
 80061f4:	0800886c 	.word	0x0800886c
 80061f8:	08008874 	.word	0x08008874
 80061fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006200:	429a      	cmp	r2, r3
 8006202:	bfa8      	it	ge
 8006204:	461a      	movge	r2, r3
 8006206:	2a00      	cmp	r2, #0
 8006208:	4691      	mov	r9, r2
 800620a:	dc37      	bgt.n	800627c <_printf_float+0x374>
 800620c:	f04f 0b00 	mov.w	fp, #0
 8006210:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006214:	f104 021a 	add.w	r2, r4, #26
 8006218:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800621a:	9305      	str	r3, [sp, #20]
 800621c:	eba3 0309 	sub.w	r3, r3, r9
 8006220:	455b      	cmp	r3, fp
 8006222:	dc33      	bgt.n	800628c <_printf_float+0x384>
 8006224:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006228:	429a      	cmp	r2, r3
 800622a:	db3b      	blt.n	80062a4 <_printf_float+0x39c>
 800622c:	6823      	ldr	r3, [r4, #0]
 800622e:	07da      	lsls	r2, r3, #31
 8006230:	d438      	bmi.n	80062a4 <_printf_float+0x39c>
 8006232:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006234:	9a05      	ldr	r2, [sp, #20]
 8006236:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006238:	1a9a      	subs	r2, r3, r2
 800623a:	eba3 0901 	sub.w	r9, r3, r1
 800623e:	4591      	cmp	r9, r2
 8006240:	bfa8      	it	ge
 8006242:	4691      	movge	r9, r2
 8006244:	f1b9 0f00 	cmp.w	r9, #0
 8006248:	dc35      	bgt.n	80062b6 <_printf_float+0x3ae>
 800624a:	f04f 0800 	mov.w	r8, #0
 800624e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006252:	f104 0a1a 	add.w	sl, r4, #26
 8006256:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800625a:	1a9b      	subs	r3, r3, r2
 800625c:	eba3 0309 	sub.w	r3, r3, r9
 8006260:	4543      	cmp	r3, r8
 8006262:	f77f af79 	ble.w	8006158 <_printf_float+0x250>
 8006266:	2301      	movs	r3, #1
 8006268:	4652      	mov	r2, sl
 800626a:	4631      	mov	r1, r6
 800626c:	4628      	mov	r0, r5
 800626e:	47b8      	blx	r7
 8006270:	3001      	adds	r0, #1
 8006272:	f43f aeaa 	beq.w	8005fca <_printf_float+0xc2>
 8006276:	f108 0801 	add.w	r8, r8, #1
 800627a:	e7ec      	b.n	8006256 <_printf_float+0x34e>
 800627c:	4613      	mov	r3, r2
 800627e:	4631      	mov	r1, r6
 8006280:	4642      	mov	r2, r8
 8006282:	4628      	mov	r0, r5
 8006284:	47b8      	blx	r7
 8006286:	3001      	adds	r0, #1
 8006288:	d1c0      	bne.n	800620c <_printf_float+0x304>
 800628a:	e69e      	b.n	8005fca <_printf_float+0xc2>
 800628c:	2301      	movs	r3, #1
 800628e:	4631      	mov	r1, r6
 8006290:	4628      	mov	r0, r5
 8006292:	9205      	str	r2, [sp, #20]
 8006294:	47b8      	blx	r7
 8006296:	3001      	adds	r0, #1
 8006298:	f43f ae97 	beq.w	8005fca <_printf_float+0xc2>
 800629c:	9a05      	ldr	r2, [sp, #20]
 800629e:	f10b 0b01 	add.w	fp, fp, #1
 80062a2:	e7b9      	b.n	8006218 <_printf_float+0x310>
 80062a4:	ee18 3a10 	vmov	r3, s16
 80062a8:	4652      	mov	r2, sl
 80062aa:	4631      	mov	r1, r6
 80062ac:	4628      	mov	r0, r5
 80062ae:	47b8      	blx	r7
 80062b0:	3001      	adds	r0, #1
 80062b2:	d1be      	bne.n	8006232 <_printf_float+0x32a>
 80062b4:	e689      	b.n	8005fca <_printf_float+0xc2>
 80062b6:	9a05      	ldr	r2, [sp, #20]
 80062b8:	464b      	mov	r3, r9
 80062ba:	4442      	add	r2, r8
 80062bc:	4631      	mov	r1, r6
 80062be:	4628      	mov	r0, r5
 80062c0:	47b8      	blx	r7
 80062c2:	3001      	adds	r0, #1
 80062c4:	d1c1      	bne.n	800624a <_printf_float+0x342>
 80062c6:	e680      	b.n	8005fca <_printf_float+0xc2>
 80062c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062ca:	2a01      	cmp	r2, #1
 80062cc:	dc01      	bgt.n	80062d2 <_printf_float+0x3ca>
 80062ce:	07db      	lsls	r3, r3, #31
 80062d0:	d538      	bpl.n	8006344 <_printf_float+0x43c>
 80062d2:	2301      	movs	r3, #1
 80062d4:	4642      	mov	r2, r8
 80062d6:	4631      	mov	r1, r6
 80062d8:	4628      	mov	r0, r5
 80062da:	47b8      	blx	r7
 80062dc:	3001      	adds	r0, #1
 80062de:	f43f ae74 	beq.w	8005fca <_printf_float+0xc2>
 80062e2:	ee18 3a10 	vmov	r3, s16
 80062e6:	4652      	mov	r2, sl
 80062e8:	4631      	mov	r1, r6
 80062ea:	4628      	mov	r0, r5
 80062ec:	47b8      	blx	r7
 80062ee:	3001      	adds	r0, #1
 80062f0:	f43f ae6b 	beq.w	8005fca <_printf_float+0xc2>
 80062f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80062f8:	2200      	movs	r2, #0
 80062fa:	2300      	movs	r3, #0
 80062fc:	f7fa fbe4 	bl	8000ac8 <__aeabi_dcmpeq>
 8006300:	b9d8      	cbnz	r0, 800633a <_printf_float+0x432>
 8006302:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006304:	f108 0201 	add.w	r2, r8, #1
 8006308:	3b01      	subs	r3, #1
 800630a:	4631      	mov	r1, r6
 800630c:	4628      	mov	r0, r5
 800630e:	47b8      	blx	r7
 8006310:	3001      	adds	r0, #1
 8006312:	d10e      	bne.n	8006332 <_printf_float+0x42a>
 8006314:	e659      	b.n	8005fca <_printf_float+0xc2>
 8006316:	2301      	movs	r3, #1
 8006318:	4652      	mov	r2, sl
 800631a:	4631      	mov	r1, r6
 800631c:	4628      	mov	r0, r5
 800631e:	47b8      	blx	r7
 8006320:	3001      	adds	r0, #1
 8006322:	f43f ae52 	beq.w	8005fca <_printf_float+0xc2>
 8006326:	f108 0801 	add.w	r8, r8, #1
 800632a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800632c:	3b01      	subs	r3, #1
 800632e:	4543      	cmp	r3, r8
 8006330:	dcf1      	bgt.n	8006316 <_printf_float+0x40e>
 8006332:	464b      	mov	r3, r9
 8006334:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006338:	e6dc      	b.n	80060f4 <_printf_float+0x1ec>
 800633a:	f04f 0800 	mov.w	r8, #0
 800633e:	f104 0a1a 	add.w	sl, r4, #26
 8006342:	e7f2      	b.n	800632a <_printf_float+0x422>
 8006344:	2301      	movs	r3, #1
 8006346:	4642      	mov	r2, r8
 8006348:	e7df      	b.n	800630a <_printf_float+0x402>
 800634a:	2301      	movs	r3, #1
 800634c:	464a      	mov	r2, r9
 800634e:	4631      	mov	r1, r6
 8006350:	4628      	mov	r0, r5
 8006352:	47b8      	blx	r7
 8006354:	3001      	adds	r0, #1
 8006356:	f43f ae38 	beq.w	8005fca <_printf_float+0xc2>
 800635a:	f108 0801 	add.w	r8, r8, #1
 800635e:	68e3      	ldr	r3, [r4, #12]
 8006360:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006362:	1a5b      	subs	r3, r3, r1
 8006364:	4543      	cmp	r3, r8
 8006366:	dcf0      	bgt.n	800634a <_printf_float+0x442>
 8006368:	e6fa      	b.n	8006160 <_printf_float+0x258>
 800636a:	f04f 0800 	mov.w	r8, #0
 800636e:	f104 0919 	add.w	r9, r4, #25
 8006372:	e7f4      	b.n	800635e <_printf_float+0x456>

08006374 <_printf_common>:
 8006374:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006378:	4616      	mov	r6, r2
 800637a:	4699      	mov	r9, r3
 800637c:	688a      	ldr	r2, [r1, #8]
 800637e:	690b      	ldr	r3, [r1, #16]
 8006380:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006384:	4293      	cmp	r3, r2
 8006386:	bfb8      	it	lt
 8006388:	4613      	movlt	r3, r2
 800638a:	6033      	str	r3, [r6, #0]
 800638c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006390:	4607      	mov	r7, r0
 8006392:	460c      	mov	r4, r1
 8006394:	b10a      	cbz	r2, 800639a <_printf_common+0x26>
 8006396:	3301      	adds	r3, #1
 8006398:	6033      	str	r3, [r6, #0]
 800639a:	6823      	ldr	r3, [r4, #0]
 800639c:	0699      	lsls	r1, r3, #26
 800639e:	bf42      	ittt	mi
 80063a0:	6833      	ldrmi	r3, [r6, #0]
 80063a2:	3302      	addmi	r3, #2
 80063a4:	6033      	strmi	r3, [r6, #0]
 80063a6:	6825      	ldr	r5, [r4, #0]
 80063a8:	f015 0506 	ands.w	r5, r5, #6
 80063ac:	d106      	bne.n	80063bc <_printf_common+0x48>
 80063ae:	f104 0a19 	add.w	sl, r4, #25
 80063b2:	68e3      	ldr	r3, [r4, #12]
 80063b4:	6832      	ldr	r2, [r6, #0]
 80063b6:	1a9b      	subs	r3, r3, r2
 80063b8:	42ab      	cmp	r3, r5
 80063ba:	dc26      	bgt.n	800640a <_printf_common+0x96>
 80063bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80063c0:	1e13      	subs	r3, r2, #0
 80063c2:	6822      	ldr	r2, [r4, #0]
 80063c4:	bf18      	it	ne
 80063c6:	2301      	movne	r3, #1
 80063c8:	0692      	lsls	r2, r2, #26
 80063ca:	d42b      	bmi.n	8006424 <_printf_common+0xb0>
 80063cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80063d0:	4649      	mov	r1, r9
 80063d2:	4638      	mov	r0, r7
 80063d4:	47c0      	blx	r8
 80063d6:	3001      	adds	r0, #1
 80063d8:	d01e      	beq.n	8006418 <_printf_common+0xa4>
 80063da:	6823      	ldr	r3, [r4, #0]
 80063dc:	68e5      	ldr	r5, [r4, #12]
 80063de:	6832      	ldr	r2, [r6, #0]
 80063e0:	f003 0306 	and.w	r3, r3, #6
 80063e4:	2b04      	cmp	r3, #4
 80063e6:	bf08      	it	eq
 80063e8:	1aad      	subeq	r5, r5, r2
 80063ea:	68a3      	ldr	r3, [r4, #8]
 80063ec:	6922      	ldr	r2, [r4, #16]
 80063ee:	bf0c      	ite	eq
 80063f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063f4:	2500      	movne	r5, #0
 80063f6:	4293      	cmp	r3, r2
 80063f8:	bfc4      	itt	gt
 80063fa:	1a9b      	subgt	r3, r3, r2
 80063fc:	18ed      	addgt	r5, r5, r3
 80063fe:	2600      	movs	r6, #0
 8006400:	341a      	adds	r4, #26
 8006402:	42b5      	cmp	r5, r6
 8006404:	d11a      	bne.n	800643c <_printf_common+0xc8>
 8006406:	2000      	movs	r0, #0
 8006408:	e008      	b.n	800641c <_printf_common+0xa8>
 800640a:	2301      	movs	r3, #1
 800640c:	4652      	mov	r2, sl
 800640e:	4649      	mov	r1, r9
 8006410:	4638      	mov	r0, r7
 8006412:	47c0      	blx	r8
 8006414:	3001      	adds	r0, #1
 8006416:	d103      	bne.n	8006420 <_printf_common+0xac>
 8006418:	f04f 30ff 	mov.w	r0, #4294967295
 800641c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006420:	3501      	adds	r5, #1
 8006422:	e7c6      	b.n	80063b2 <_printf_common+0x3e>
 8006424:	18e1      	adds	r1, r4, r3
 8006426:	1c5a      	adds	r2, r3, #1
 8006428:	2030      	movs	r0, #48	; 0x30
 800642a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800642e:	4422      	add	r2, r4
 8006430:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006434:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006438:	3302      	adds	r3, #2
 800643a:	e7c7      	b.n	80063cc <_printf_common+0x58>
 800643c:	2301      	movs	r3, #1
 800643e:	4622      	mov	r2, r4
 8006440:	4649      	mov	r1, r9
 8006442:	4638      	mov	r0, r7
 8006444:	47c0      	blx	r8
 8006446:	3001      	adds	r0, #1
 8006448:	d0e6      	beq.n	8006418 <_printf_common+0xa4>
 800644a:	3601      	adds	r6, #1
 800644c:	e7d9      	b.n	8006402 <_printf_common+0x8e>
	...

08006450 <_printf_i>:
 8006450:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006454:	7e0f      	ldrb	r7, [r1, #24]
 8006456:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006458:	2f78      	cmp	r7, #120	; 0x78
 800645a:	4691      	mov	r9, r2
 800645c:	4680      	mov	r8, r0
 800645e:	460c      	mov	r4, r1
 8006460:	469a      	mov	sl, r3
 8006462:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006466:	d807      	bhi.n	8006478 <_printf_i+0x28>
 8006468:	2f62      	cmp	r7, #98	; 0x62
 800646a:	d80a      	bhi.n	8006482 <_printf_i+0x32>
 800646c:	2f00      	cmp	r7, #0
 800646e:	f000 80d8 	beq.w	8006622 <_printf_i+0x1d2>
 8006472:	2f58      	cmp	r7, #88	; 0x58
 8006474:	f000 80a3 	beq.w	80065be <_printf_i+0x16e>
 8006478:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800647c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006480:	e03a      	b.n	80064f8 <_printf_i+0xa8>
 8006482:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006486:	2b15      	cmp	r3, #21
 8006488:	d8f6      	bhi.n	8006478 <_printf_i+0x28>
 800648a:	a101      	add	r1, pc, #4	; (adr r1, 8006490 <_printf_i+0x40>)
 800648c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006490:	080064e9 	.word	0x080064e9
 8006494:	080064fd 	.word	0x080064fd
 8006498:	08006479 	.word	0x08006479
 800649c:	08006479 	.word	0x08006479
 80064a0:	08006479 	.word	0x08006479
 80064a4:	08006479 	.word	0x08006479
 80064a8:	080064fd 	.word	0x080064fd
 80064ac:	08006479 	.word	0x08006479
 80064b0:	08006479 	.word	0x08006479
 80064b4:	08006479 	.word	0x08006479
 80064b8:	08006479 	.word	0x08006479
 80064bc:	08006609 	.word	0x08006609
 80064c0:	0800652d 	.word	0x0800652d
 80064c4:	080065eb 	.word	0x080065eb
 80064c8:	08006479 	.word	0x08006479
 80064cc:	08006479 	.word	0x08006479
 80064d0:	0800662b 	.word	0x0800662b
 80064d4:	08006479 	.word	0x08006479
 80064d8:	0800652d 	.word	0x0800652d
 80064dc:	08006479 	.word	0x08006479
 80064e0:	08006479 	.word	0x08006479
 80064e4:	080065f3 	.word	0x080065f3
 80064e8:	682b      	ldr	r3, [r5, #0]
 80064ea:	1d1a      	adds	r2, r3, #4
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	602a      	str	r2, [r5, #0]
 80064f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80064f8:	2301      	movs	r3, #1
 80064fa:	e0a3      	b.n	8006644 <_printf_i+0x1f4>
 80064fc:	6820      	ldr	r0, [r4, #0]
 80064fe:	6829      	ldr	r1, [r5, #0]
 8006500:	0606      	lsls	r6, r0, #24
 8006502:	f101 0304 	add.w	r3, r1, #4
 8006506:	d50a      	bpl.n	800651e <_printf_i+0xce>
 8006508:	680e      	ldr	r6, [r1, #0]
 800650a:	602b      	str	r3, [r5, #0]
 800650c:	2e00      	cmp	r6, #0
 800650e:	da03      	bge.n	8006518 <_printf_i+0xc8>
 8006510:	232d      	movs	r3, #45	; 0x2d
 8006512:	4276      	negs	r6, r6
 8006514:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006518:	485e      	ldr	r0, [pc, #376]	; (8006694 <_printf_i+0x244>)
 800651a:	230a      	movs	r3, #10
 800651c:	e019      	b.n	8006552 <_printf_i+0x102>
 800651e:	680e      	ldr	r6, [r1, #0]
 8006520:	602b      	str	r3, [r5, #0]
 8006522:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006526:	bf18      	it	ne
 8006528:	b236      	sxthne	r6, r6
 800652a:	e7ef      	b.n	800650c <_printf_i+0xbc>
 800652c:	682b      	ldr	r3, [r5, #0]
 800652e:	6820      	ldr	r0, [r4, #0]
 8006530:	1d19      	adds	r1, r3, #4
 8006532:	6029      	str	r1, [r5, #0]
 8006534:	0601      	lsls	r1, r0, #24
 8006536:	d501      	bpl.n	800653c <_printf_i+0xec>
 8006538:	681e      	ldr	r6, [r3, #0]
 800653a:	e002      	b.n	8006542 <_printf_i+0xf2>
 800653c:	0646      	lsls	r6, r0, #25
 800653e:	d5fb      	bpl.n	8006538 <_printf_i+0xe8>
 8006540:	881e      	ldrh	r6, [r3, #0]
 8006542:	4854      	ldr	r0, [pc, #336]	; (8006694 <_printf_i+0x244>)
 8006544:	2f6f      	cmp	r7, #111	; 0x6f
 8006546:	bf0c      	ite	eq
 8006548:	2308      	moveq	r3, #8
 800654a:	230a      	movne	r3, #10
 800654c:	2100      	movs	r1, #0
 800654e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006552:	6865      	ldr	r5, [r4, #4]
 8006554:	60a5      	str	r5, [r4, #8]
 8006556:	2d00      	cmp	r5, #0
 8006558:	bfa2      	ittt	ge
 800655a:	6821      	ldrge	r1, [r4, #0]
 800655c:	f021 0104 	bicge.w	r1, r1, #4
 8006560:	6021      	strge	r1, [r4, #0]
 8006562:	b90e      	cbnz	r6, 8006568 <_printf_i+0x118>
 8006564:	2d00      	cmp	r5, #0
 8006566:	d04d      	beq.n	8006604 <_printf_i+0x1b4>
 8006568:	4615      	mov	r5, r2
 800656a:	fbb6 f1f3 	udiv	r1, r6, r3
 800656e:	fb03 6711 	mls	r7, r3, r1, r6
 8006572:	5dc7      	ldrb	r7, [r0, r7]
 8006574:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006578:	4637      	mov	r7, r6
 800657a:	42bb      	cmp	r3, r7
 800657c:	460e      	mov	r6, r1
 800657e:	d9f4      	bls.n	800656a <_printf_i+0x11a>
 8006580:	2b08      	cmp	r3, #8
 8006582:	d10b      	bne.n	800659c <_printf_i+0x14c>
 8006584:	6823      	ldr	r3, [r4, #0]
 8006586:	07de      	lsls	r6, r3, #31
 8006588:	d508      	bpl.n	800659c <_printf_i+0x14c>
 800658a:	6923      	ldr	r3, [r4, #16]
 800658c:	6861      	ldr	r1, [r4, #4]
 800658e:	4299      	cmp	r1, r3
 8006590:	bfde      	ittt	le
 8006592:	2330      	movle	r3, #48	; 0x30
 8006594:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006598:	f105 35ff 	addle.w	r5, r5, #4294967295
 800659c:	1b52      	subs	r2, r2, r5
 800659e:	6122      	str	r2, [r4, #16]
 80065a0:	f8cd a000 	str.w	sl, [sp]
 80065a4:	464b      	mov	r3, r9
 80065a6:	aa03      	add	r2, sp, #12
 80065a8:	4621      	mov	r1, r4
 80065aa:	4640      	mov	r0, r8
 80065ac:	f7ff fee2 	bl	8006374 <_printf_common>
 80065b0:	3001      	adds	r0, #1
 80065b2:	d14c      	bne.n	800664e <_printf_i+0x1fe>
 80065b4:	f04f 30ff 	mov.w	r0, #4294967295
 80065b8:	b004      	add	sp, #16
 80065ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065be:	4835      	ldr	r0, [pc, #212]	; (8006694 <_printf_i+0x244>)
 80065c0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80065c4:	6829      	ldr	r1, [r5, #0]
 80065c6:	6823      	ldr	r3, [r4, #0]
 80065c8:	f851 6b04 	ldr.w	r6, [r1], #4
 80065cc:	6029      	str	r1, [r5, #0]
 80065ce:	061d      	lsls	r5, r3, #24
 80065d0:	d514      	bpl.n	80065fc <_printf_i+0x1ac>
 80065d2:	07df      	lsls	r7, r3, #31
 80065d4:	bf44      	itt	mi
 80065d6:	f043 0320 	orrmi.w	r3, r3, #32
 80065da:	6023      	strmi	r3, [r4, #0]
 80065dc:	b91e      	cbnz	r6, 80065e6 <_printf_i+0x196>
 80065de:	6823      	ldr	r3, [r4, #0]
 80065e0:	f023 0320 	bic.w	r3, r3, #32
 80065e4:	6023      	str	r3, [r4, #0]
 80065e6:	2310      	movs	r3, #16
 80065e8:	e7b0      	b.n	800654c <_printf_i+0xfc>
 80065ea:	6823      	ldr	r3, [r4, #0]
 80065ec:	f043 0320 	orr.w	r3, r3, #32
 80065f0:	6023      	str	r3, [r4, #0]
 80065f2:	2378      	movs	r3, #120	; 0x78
 80065f4:	4828      	ldr	r0, [pc, #160]	; (8006698 <_printf_i+0x248>)
 80065f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80065fa:	e7e3      	b.n	80065c4 <_printf_i+0x174>
 80065fc:	0659      	lsls	r1, r3, #25
 80065fe:	bf48      	it	mi
 8006600:	b2b6      	uxthmi	r6, r6
 8006602:	e7e6      	b.n	80065d2 <_printf_i+0x182>
 8006604:	4615      	mov	r5, r2
 8006606:	e7bb      	b.n	8006580 <_printf_i+0x130>
 8006608:	682b      	ldr	r3, [r5, #0]
 800660a:	6826      	ldr	r6, [r4, #0]
 800660c:	6961      	ldr	r1, [r4, #20]
 800660e:	1d18      	adds	r0, r3, #4
 8006610:	6028      	str	r0, [r5, #0]
 8006612:	0635      	lsls	r5, r6, #24
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	d501      	bpl.n	800661c <_printf_i+0x1cc>
 8006618:	6019      	str	r1, [r3, #0]
 800661a:	e002      	b.n	8006622 <_printf_i+0x1d2>
 800661c:	0670      	lsls	r0, r6, #25
 800661e:	d5fb      	bpl.n	8006618 <_printf_i+0x1c8>
 8006620:	8019      	strh	r1, [r3, #0]
 8006622:	2300      	movs	r3, #0
 8006624:	6123      	str	r3, [r4, #16]
 8006626:	4615      	mov	r5, r2
 8006628:	e7ba      	b.n	80065a0 <_printf_i+0x150>
 800662a:	682b      	ldr	r3, [r5, #0]
 800662c:	1d1a      	adds	r2, r3, #4
 800662e:	602a      	str	r2, [r5, #0]
 8006630:	681d      	ldr	r5, [r3, #0]
 8006632:	6862      	ldr	r2, [r4, #4]
 8006634:	2100      	movs	r1, #0
 8006636:	4628      	mov	r0, r5
 8006638:	f7f9 fdd2 	bl	80001e0 <memchr>
 800663c:	b108      	cbz	r0, 8006642 <_printf_i+0x1f2>
 800663e:	1b40      	subs	r0, r0, r5
 8006640:	6060      	str	r0, [r4, #4]
 8006642:	6863      	ldr	r3, [r4, #4]
 8006644:	6123      	str	r3, [r4, #16]
 8006646:	2300      	movs	r3, #0
 8006648:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800664c:	e7a8      	b.n	80065a0 <_printf_i+0x150>
 800664e:	6923      	ldr	r3, [r4, #16]
 8006650:	462a      	mov	r2, r5
 8006652:	4649      	mov	r1, r9
 8006654:	4640      	mov	r0, r8
 8006656:	47d0      	blx	sl
 8006658:	3001      	adds	r0, #1
 800665a:	d0ab      	beq.n	80065b4 <_printf_i+0x164>
 800665c:	6823      	ldr	r3, [r4, #0]
 800665e:	079b      	lsls	r3, r3, #30
 8006660:	d413      	bmi.n	800668a <_printf_i+0x23a>
 8006662:	68e0      	ldr	r0, [r4, #12]
 8006664:	9b03      	ldr	r3, [sp, #12]
 8006666:	4298      	cmp	r0, r3
 8006668:	bfb8      	it	lt
 800666a:	4618      	movlt	r0, r3
 800666c:	e7a4      	b.n	80065b8 <_printf_i+0x168>
 800666e:	2301      	movs	r3, #1
 8006670:	4632      	mov	r2, r6
 8006672:	4649      	mov	r1, r9
 8006674:	4640      	mov	r0, r8
 8006676:	47d0      	blx	sl
 8006678:	3001      	adds	r0, #1
 800667a:	d09b      	beq.n	80065b4 <_printf_i+0x164>
 800667c:	3501      	adds	r5, #1
 800667e:	68e3      	ldr	r3, [r4, #12]
 8006680:	9903      	ldr	r1, [sp, #12]
 8006682:	1a5b      	subs	r3, r3, r1
 8006684:	42ab      	cmp	r3, r5
 8006686:	dcf2      	bgt.n	800666e <_printf_i+0x21e>
 8006688:	e7eb      	b.n	8006662 <_printf_i+0x212>
 800668a:	2500      	movs	r5, #0
 800668c:	f104 0619 	add.w	r6, r4, #25
 8006690:	e7f5      	b.n	800667e <_printf_i+0x22e>
 8006692:	bf00      	nop
 8006694:	08008876 	.word	0x08008876
 8006698:	08008887 	.word	0x08008887

0800669c <quorem>:
 800669c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066a0:	6903      	ldr	r3, [r0, #16]
 80066a2:	690c      	ldr	r4, [r1, #16]
 80066a4:	42a3      	cmp	r3, r4
 80066a6:	4607      	mov	r7, r0
 80066a8:	f2c0 8081 	blt.w	80067ae <quorem+0x112>
 80066ac:	3c01      	subs	r4, #1
 80066ae:	f101 0814 	add.w	r8, r1, #20
 80066b2:	f100 0514 	add.w	r5, r0, #20
 80066b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80066ba:	9301      	str	r3, [sp, #4]
 80066bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80066c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80066c4:	3301      	adds	r3, #1
 80066c6:	429a      	cmp	r2, r3
 80066c8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80066cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80066d0:	fbb2 f6f3 	udiv	r6, r2, r3
 80066d4:	d331      	bcc.n	800673a <quorem+0x9e>
 80066d6:	f04f 0e00 	mov.w	lr, #0
 80066da:	4640      	mov	r0, r8
 80066dc:	46ac      	mov	ip, r5
 80066de:	46f2      	mov	sl, lr
 80066e0:	f850 2b04 	ldr.w	r2, [r0], #4
 80066e4:	b293      	uxth	r3, r2
 80066e6:	fb06 e303 	mla	r3, r6, r3, lr
 80066ea:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	ebaa 0303 	sub.w	r3, sl, r3
 80066f4:	f8dc a000 	ldr.w	sl, [ip]
 80066f8:	0c12      	lsrs	r2, r2, #16
 80066fa:	fa13 f38a 	uxtah	r3, r3, sl
 80066fe:	fb06 e202 	mla	r2, r6, r2, lr
 8006702:	9300      	str	r3, [sp, #0]
 8006704:	9b00      	ldr	r3, [sp, #0]
 8006706:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800670a:	b292      	uxth	r2, r2
 800670c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006710:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006714:	f8bd 3000 	ldrh.w	r3, [sp]
 8006718:	4581      	cmp	r9, r0
 800671a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800671e:	f84c 3b04 	str.w	r3, [ip], #4
 8006722:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006726:	d2db      	bcs.n	80066e0 <quorem+0x44>
 8006728:	f855 300b 	ldr.w	r3, [r5, fp]
 800672c:	b92b      	cbnz	r3, 800673a <quorem+0x9e>
 800672e:	9b01      	ldr	r3, [sp, #4]
 8006730:	3b04      	subs	r3, #4
 8006732:	429d      	cmp	r5, r3
 8006734:	461a      	mov	r2, r3
 8006736:	d32e      	bcc.n	8006796 <quorem+0xfa>
 8006738:	613c      	str	r4, [r7, #16]
 800673a:	4638      	mov	r0, r7
 800673c:	f001 f8c6 	bl	80078cc <__mcmp>
 8006740:	2800      	cmp	r0, #0
 8006742:	db24      	blt.n	800678e <quorem+0xf2>
 8006744:	3601      	adds	r6, #1
 8006746:	4628      	mov	r0, r5
 8006748:	f04f 0c00 	mov.w	ip, #0
 800674c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006750:	f8d0 e000 	ldr.w	lr, [r0]
 8006754:	b293      	uxth	r3, r2
 8006756:	ebac 0303 	sub.w	r3, ip, r3
 800675a:	0c12      	lsrs	r2, r2, #16
 800675c:	fa13 f38e 	uxtah	r3, r3, lr
 8006760:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006764:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006768:	b29b      	uxth	r3, r3
 800676a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800676e:	45c1      	cmp	r9, r8
 8006770:	f840 3b04 	str.w	r3, [r0], #4
 8006774:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006778:	d2e8      	bcs.n	800674c <quorem+0xb0>
 800677a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800677e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006782:	b922      	cbnz	r2, 800678e <quorem+0xf2>
 8006784:	3b04      	subs	r3, #4
 8006786:	429d      	cmp	r5, r3
 8006788:	461a      	mov	r2, r3
 800678a:	d30a      	bcc.n	80067a2 <quorem+0x106>
 800678c:	613c      	str	r4, [r7, #16]
 800678e:	4630      	mov	r0, r6
 8006790:	b003      	add	sp, #12
 8006792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006796:	6812      	ldr	r2, [r2, #0]
 8006798:	3b04      	subs	r3, #4
 800679a:	2a00      	cmp	r2, #0
 800679c:	d1cc      	bne.n	8006738 <quorem+0x9c>
 800679e:	3c01      	subs	r4, #1
 80067a0:	e7c7      	b.n	8006732 <quorem+0x96>
 80067a2:	6812      	ldr	r2, [r2, #0]
 80067a4:	3b04      	subs	r3, #4
 80067a6:	2a00      	cmp	r2, #0
 80067a8:	d1f0      	bne.n	800678c <quorem+0xf0>
 80067aa:	3c01      	subs	r4, #1
 80067ac:	e7eb      	b.n	8006786 <quorem+0xea>
 80067ae:	2000      	movs	r0, #0
 80067b0:	e7ee      	b.n	8006790 <quorem+0xf4>
 80067b2:	0000      	movs	r0, r0
 80067b4:	0000      	movs	r0, r0
	...

080067b8 <_dtoa_r>:
 80067b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067bc:	ed2d 8b04 	vpush	{d8-d9}
 80067c0:	ec57 6b10 	vmov	r6, r7, d0
 80067c4:	b093      	sub	sp, #76	; 0x4c
 80067c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80067c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80067cc:	9106      	str	r1, [sp, #24]
 80067ce:	ee10 aa10 	vmov	sl, s0
 80067d2:	4604      	mov	r4, r0
 80067d4:	9209      	str	r2, [sp, #36]	; 0x24
 80067d6:	930c      	str	r3, [sp, #48]	; 0x30
 80067d8:	46bb      	mov	fp, r7
 80067da:	b975      	cbnz	r5, 80067fa <_dtoa_r+0x42>
 80067dc:	2010      	movs	r0, #16
 80067de:	f000 fddd 	bl	800739c <malloc>
 80067e2:	4602      	mov	r2, r0
 80067e4:	6260      	str	r0, [r4, #36]	; 0x24
 80067e6:	b920      	cbnz	r0, 80067f2 <_dtoa_r+0x3a>
 80067e8:	4ba7      	ldr	r3, [pc, #668]	; (8006a88 <_dtoa_r+0x2d0>)
 80067ea:	21ea      	movs	r1, #234	; 0xea
 80067ec:	48a7      	ldr	r0, [pc, #668]	; (8006a8c <_dtoa_r+0x2d4>)
 80067ee:	f001 fa75 	bl	8007cdc <__assert_func>
 80067f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80067f6:	6005      	str	r5, [r0, #0]
 80067f8:	60c5      	str	r5, [r0, #12]
 80067fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80067fc:	6819      	ldr	r1, [r3, #0]
 80067fe:	b151      	cbz	r1, 8006816 <_dtoa_r+0x5e>
 8006800:	685a      	ldr	r2, [r3, #4]
 8006802:	604a      	str	r2, [r1, #4]
 8006804:	2301      	movs	r3, #1
 8006806:	4093      	lsls	r3, r2
 8006808:	608b      	str	r3, [r1, #8]
 800680a:	4620      	mov	r0, r4
 800680c:	f000 fe1c 	bl	8007448 <_Bfree>
 8006810:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006812:	2200      	movs	r2, #0
 8006814:	601a      	str	r2, [r3, #0]
 8006816:	1e3b      	subs	r3, r7, #0
 8006818:	bfaa      	itet	ge
 800681a:	2300      	movge	r3, #0
 800681c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006820:	f8c8 3000 	strge.w	r3, [r8]
 8006824:	4b9a      	ldr	r3, [pc, #616]	; (8006a90 <_dtoa_r+0x2d8>)
 8006826:	bfbc      	itt	lt
 8006828:	2201      	movlt	r2, #1
 800682a:	f8c8 2000 	strlt.w	r2, [r8]
 800682e:	ea33 030b 	bics.w	r3, r3, fp
 8006832:	d11b      	bne.n	800686c <_dtoa_r+0xb4>
 8006834:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006836:	f242 730f 	movw	r3, #9999	; 0x270f
 800683a:	6013      	str	r3, [r2, #0]
 800683c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006840:	4333      	orrs	r3, r6
 8006842:	f000 8592 	beq.w	800736a <_dtoa_r+0xbb2>
 8006846:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006848:	b963      	cbnz	r3, 8006864 <_dtoa_r+0xac>
 800684a:	4b92      	ldr	r3, [pc, #584]	; (8006a94 <_dtoa_r+0x2dc>)
 800684c:	e022      	b.n	8006894 <_dtoa_r+0xdc>
 800684e:	4b92      	ldr	r3, [pc, #584]	; (8006a98 <_dtoa_r+0x2e0>)
 8006850:	9301      	str	r3, [sp, #4]
 8006852:	3308      	adds	r3, #8
 8006854:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006856:	6013      	str	r3, [r2, #0]
 8006858:	9801      	ldr	r0, [sp, #4]
 800685a:	b013      	add	sp, #76	; 0x4c
 800685c:	ecbd 8b04 	vpop	{d8-d9}
 8006860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006864:	4b8b      	ldr	r3, [pc, #556]	; (8006a94 <_dtoa_r+0x2dc>)
 8006866:	9301      	str	r3, [sp, #4]
 8006868:	3303      	adds	r3, #3
 800686a:	e7f3      	b.n	8006854 <_dtoa_r+0x9c>
 800686c:	2200      	movs	r2, #0
 800686e:	2300      	movs	r3, #0
 8006870:	4650      	mov	r0, sl
 8006872:	4659      	mov	r1, fp
 8006874:	f7fa f928 	bl	8000ac8 <__aeabi_dcmpeq>
 8006878:	ec4b ab19 	vmov	d9, sl, fp
 800687c:	4680      	mov	r8, r0
 800687e:	b158      	cbz	r0, 8006898 <_dtoa_r+0xe0>
 8006880:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006882:	2301      	movs	r3, #1
 8006884:	6013      	str	r3, [r2, #0]
 8006886:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006888:	2b00      	cmp	r3, #0
 800688a:	f000 856b 	beq.w	8007364 <_dtoa_r+0xbac>
 800688e:	4883      	ldr	r0, [pc, #524]	; (8006a9c <_dtoa_r+0x2e4>)
 8006890:	6018      	str	r0, [r3, #0]
 8006892:	1e43      	subs	r3, r0, #1
 8006894:	9301      	str	r3, [sp, #4]
 8006896:	e7df      	b.n	8006858 <_dtoa_r+0xa0>
 8006898:	ec4b ab10 	vmov	d0, sl, fp
 800689c:	aa10      	add	r2, sp, #64	; 0x40
 800689e:	a911      	add	r1, sp, #68	; 0x44
 80068a0:	4620      	mov	r0, r4
 80068a2:	f001 f8b9 	bl	8007a18 <__d2b>
 80068a6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80068aa:	ee08 0a10 	vmov	s16, r0
 80068ae:	2d00      	cmp	r5, #0
 80068b0:	f000 8084 	beq.w	80069bc <_dtoa_r+0x204>
 80068b4:	ee19 3a90 	vmov	r3, s19
 80068b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80068bc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80068c0:	4656      	mov	r6, sl
 80068c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80068c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80068ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80068ce:	4b74      	ldr	r3, [pc, #464]	; (8006aa0 <_dtoa_r+0x2e8>)
 80068d0:	2200      	movs	r2, #0
 80068d2:	4630      	mov	r0, r6
 80068d4:	4639      	mov	r1, r7
 80068d6:	f7f9 fcd7 	bl	8000288 <__aeabi_dsub>
 80068da:	a365      	add	r3, pc, #404	; (adr r3, 8006a70 <_dtoa_r+0x2b8>)
 80068dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068e0:	f7f9 fe8a 	bl	80005f8 <__aeabi_dmul>
 80068e4:	a364      	add	r3, pc, #400	; (adr r3, 8006a78 <_dtoa_r+0x2c0>)
 80068e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ea:	f7f9 fccf 	bl	800028c <__adddf3>
 80068ee:	4606      	mov	r6, r0
 80068f0:	4628      	mov	r0, r5
 80068f2:	460f      	mov	r7, r1
 80068f4:	f7f9 fe16 	bl	8000524 <__aeabi_i2d>
 80068f8:	a361      	add	r3, pc, #388	; (adr r3, 8006a80 <_dtoa_r+0x2c8>)
 80068fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068fe:	f7f9 fe7b 	bl	80005f8 <__aeabi_dmul>
 8006902:	4602      	mov	r2, r0
 8006904:	460b      	mov	r3, r1
 8006906:	4630      	mov	r0, r6
 8006908:	4639      	mov	r1, r7
 800690a:	f7f9 fcbf 	bl	800028c <__adddf3>
 800690e:	4606      	mov	r6, r0
 8006910:	460f      	mov	r7, r1
 8006912:	f7fa f921 	bl	8000b58 <__aeabi_d2iz>
 8006916:	2200      	movs	r2, #0
 8006918:	9000      	str	r0, [sp, #0]
 800691a:	2300      	movs	r3, #0
 800691c:	4630      	mov	r0, r6
 800691e:	4639      	mov	r1, r7
 8006920:	f7fa f8dc 	bl	8000adc <__aeabi_dcmplt>
 8006924:	b150      	cbz	r0, 800693c <_dtoa_r+0x184>
 8006926:	9800      	ldr	r0, [sp, #0]
 8006928:	f7f9 fdfc 	bl	8000524 <__aeabi_i2d>
 800692c:	4632      	mov	r2, r6
 800692e:	463b      	mov	r3, r7
 8006930:	f7fa f8ca 	bl	8000ac8 <__aeabi_dcmpeq>
 8006934:	b910      	cbnz	r0, 800693c <_dtoa_r+0x184>
 8006936:	9b00      	ldr	r3, [sp, #0]
 8006938:	3b01      	subs	r3, #1
 800693a:	9300      	str	r3, [sp, #0]
 800693c:	9b00      	ldr	r3, [sp, #0]
 800693e:	2b16      	cmp	r3, #22
 8006940:	d85a      	bhi.n	80069f8 <_dtoa_r+0x240>
 8006942:	9a00      	ldr	r2, [sp, #0]
 8006944:	4b57      	ldr	r3, [pc, #348]	; (8006aa4 <_dtoa_r+0x2ec>)
 8006946:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800694a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800694e:	ec51 0b19 	vmov	r0, r1, d9
 8006952:	f7fa f8c3 	bl	8000adc <__aeabi_dcmplt>
 8006956:	2800      	cmp	r0, #0
 8006958:	d050      	beq.n	80069fc <_dtoa_r+0x244>
 800695a:	9b00      	ldr	r3, [sp, #0]
 800695c:	3b01      	subs	r3, #1
 800695e:	9300      	str	r3, [sp, #0]
 8006960:	2300      	movs	r3, #0
 8006962:	930b      	str	r3, [sp, #44]	; 0x2c
 8006964:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006966:	1b5d      	subs	r5, r3, r5
 8006968:	1e6b      	subs	r3, r5, #1
 800696a:	9305      	str	r3, [sp, #20]
 800696c:	bf45      	ittet	mi
 800696e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006972:	9304      	strmi	r3, [sp, #16]
 8006974:	2300      	movpl	r3, #0
 8006976:	2300      	movmi	r3, #0
 8006978:	bf4c      	ite	mi
 800697a:	9305      	strmi	r3, [sp, #20]
 800697c:	9304      	strpl	r3, [sp, #16]
 800697e:	9b00      	ldr	r3, [sp, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	db3d      	blt.n	8006a00 <_dtoa_r+0x248>
 8006984:	9b05      	ldr	r3, [sp, #20]
 8006986:	9a00      	ldr	r2, [sp, #0]
 8006988:	920a      	str	r2, [sp, #40]	; 0x28
 800698a:	4413      	add	r3, r2
 800698c:	9305      	str	r3, [sp, #20]
 800698e:	2300      	movs	r3, #0
 8006990:	9307      	str	r3, [sp, #28]
 8006992:	9b06      	ldr	r3, [sp, #24]
 8006994:	2b09      	cmp	r3, #9
 8006996:	f200 8089 	bhi.w	8006aac <_dtoa_r+0x2f4>
 800699a:	2b05      	cmp	r3, #5
 800699c:	bfc4      	itt	gt
 800699e:	3b04      	subgt	r3, #4
 80069a0:	9306      	strgt	r3, [sp, #24]
 80069a2:	9b06      	ldr	r3, [sp, #24]
 80069a4:	f1a3 0302 	sub.w	r3, r3, #2
 80069a8:	bfcc      	ite	gt
 80069aa:	2500      	movgt	r5, #0
 80069ac:	2501      	movle	r5, #1
 80069ae:	2b03      	cmp	r3, #3
 80069b0:	f200 8087 	bhi.w	8006ac2 <_dtoa_r+0x30a>
 80069b4:	e8df f003 	tbb	[pc, r3]
 80069b8:	59383a2d 	.word	0x59383a2d
 80069bc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80069c0:	441d      	add	r5, r3
 80069c2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80069c6:	2b20      	cmp	r3, #32
 80069c8:	bfc1      	itttt	gt
 80069ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80069ce:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80069d2:	fa0b f303 	lslgt.w	r3, fp, r3
 80069d6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80069da:	bfda      	itte	le
 80069dc:	f1c3 0320 	rsble	r3, r3, #32
 80069e0:	fa06 f003 	lslle.w	r0, r6, r3
 80069e4:	4318      	orrgt	r0, r3
 80069e6:	f7f9 fd8d 	bl	8000504 <__aeabi_ui2d>
 80069ea:	2301      	movs	r3, #1
 80069ec:	4606      	mov	r6, r0
 80069ee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80069f2:	3d01      	subs	r5, #1
 80069f4:	930e      	str	r3, [sp, #56]	; 0x38
 80069f6:	e76a      	b.n	80068ce <_dtoa_r+0x116>
 80069f8:	2301      	movs	r3, #1
 80069fa:	e7b2      	b.n	8006962 <_dtoa_r+0x1aa>
 80069fc:	900b      	str	r0, [sp, #44]	; 0x2c
 80069fe:	e7b1      	b.n	8006964 <_dtoa_r+0x1ac>
 8006a00:	9b04      	ldr	r3, [sp, #16]
 8006a02:	9a00      	ldr	r2, [sp, #0]
 8006a04:	1a9b      	subs	r3, r3, r2
 8006a06:	9304      	str	r3, [sp, #16]
 8006a08:	4253      	negs	r3, r2
 8006a0a:	9307      	str	r3, [sp, #28]
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	930a      	str	r3, [sp, #40]	; 0x28
 8006a10:	e7bf      	b.n	8006992 <_dtoa_r+0x1da>
 8006a12:	2300      	movs	r3, #0
 8006a14:	9308      	str	r3, [sp, #32]
 8006a16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	dc55      	bgt.n	8006ac8 <_dtoa_r+0x310>
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006a22:	461a      	mov	r2, r3
 8006a24:	9209      	str	r2, [sp, #36]	; 0x24
 8006a26:	e00c      	b.n	8006a42 <_dtoa_r+0x28a>
 8006a28:	2301      	movs	r3, #1
 8006a2a:	e7f3      	b.n	8006a14 <_dtoa_r+0x25c>
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a30:	9308      	str	r3, [sp, #32]
 8006a32:	9b00      	ldr	r3, [sp, #0]
 8006a34:	4413      	add	r3, r2
 8006a36:	9302      	str	r3, [sp, #8]
 8006a38:	3301      	adds	r3, #1
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	9303      	str	r3, [sp, #12]
 8006a3e:	bfb8      	it	lt
 8006a40:	2301      	movlt	r3, #1
 8006a42:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006a44:	2200      	movs	r2, #0
 8006a46:	6042      	str	r2, [r0, #4]
 8006a48:	2204      	movs	r2, #4
 8006a4a:	f102 0614 	add.w	r6, r2, #20
 8006a4e:	429e      	cmp	r6, r3
 8006a50:	6841      	ldr	r1, [r0, #4]
 8006a52:	d93d      	bls.n	8006ad0 <_dtoa_r+0x318>
 8006a54:	4620      	mov	r0, r4
 8006a56:	f000 fcb7 	bl	80073c8 <_Balloc>
 8006a5a:	9001      	str	r0, [sp, #4]
 8006a5c:	2800      	cmp	r0, #0
 8006a5e:	d13b      	bne.n	8006ad8 <_dtoa_r+0x320>
 8006a60:	4b11      	ldr	r3, [pc, #68]	; (8006aa8 <_dtoa_r+0x2f0>)
 8006a62:	4602      	mov	r2, r0
 8006a64:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006a68:	e6c0      	b.n	80067ec <_dtoa_r+0x34>
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e7df      	b.n	8006a2e <_dtoa_r+0x276>
 8006a6e:	bf00      	nop
 8006a70:	636f4361 	.word	0x636f4361
 8006a74:	3fd287a7 	.word	0x3fd287a7
 8006a78:	8b60c8b3 	.word	0x8b60c8b3
 8006a7c:	3fc68a28 	.word	0x3fc68a28
 8006a80:	509f79fb 	.word	0x509f79fb
 8006a84:	3fd34413 	.word	0x3fd34413
 8006a88:	080088a5 	.word	0x080088a5
 8006a8c:	080088bc 	.word	0x080088bc
 8006a90:	7ff00000 	.word	0x7ff00000
 8006a94:	080088a1 	.word	0x080088a1
 8006a98:	08008898 	.word	0x08008898
 8006a9c:	08008875 	.word	0x08008875
 8006aa0:	3ff80000 	.word	0x3ff80000
 8006aa4:	080089b0 	.word	0x080089b0
 8006aa8:	08008917 	.word	0x08008917
 8006aac:	2501      	movs	r5, #1
 8006aae:	2300      	movs	r3, #0
 8006ab0:	9306      	str	r3, [sp, #24]
 8006ab2:	9508      	str	r5, [sp, #32]
 8006ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8006ab8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006abc:	2200      	movs	r2, #0
 8006abe:	2312      	movs	r3, #18
 8006ac0:	e7b0      	b.n	8006a24 <_dtoa_r+0x26c>
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	9308      	str	r3, [sp, #32]
 8006ac6:	e7f5      	b.n	8006ab4 <_dtoa_r+0x2fc>
 8006ac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006aca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006ace:	e7b8      	b.n	8006a42 <_dtoa_r+0x28a>
 8006ad0:	3101      	adds	r1, #1
 8006ad2:	6041      	str	r1, [r0, #4]
 8006ad4:	0052      	lsls	r2, r2, #1
 8006ad6:	e7b8      	b.n	8006a4a <_dtoa_r+0x292>
 8006ad8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ada:	9a01      	ldr	r2, [sp, #4]
 8006adc:	601a      	str	r2, [r3, #0]
 8006ade:	9b03      	ldr	r3, [sp, #12]
 8006ae0:	2b0e      	cmp	r3, #14
 8006ae2:	f200 809d 	bhi.w	8006c20 <_dtoa_r+0x468>
 8006ae6:	2d00      	cmp	r5, #0
 8006ae8:	f000 809a 	beq.w	8006c20 <_dtoa_r+0x468>
 8006aec:	9b00      	ldr	r3, [sp, #0]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	dd32      	ble.n	8006b58 <_dtoa_r+0x3a0>
 8006af2:	4ab7      	ldr	r2, [pc, #732]	; (8006dd0 <_dtoa_r+0x618>)
 8006af4:	f003 030f 	and.w	r3, r3, #15
 8006af8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006afc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006b00:	9b00      	ldr	r3, [sp, #0]
 8006b02:	05d8      	lsls	r0, r3, #23
 8006b04:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006b08:	d516      	bpl.n	8006b38 <_dtoa_r+0x380>
 8006b0a:	4bb2      	ldr	r3, [pc, #712]	; (8006dd4 <_dtoa_r+0x61c>)
 8006b0c:	ec51 0b19 	vmov	r0, r1, d9
 8006b10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006b14:	f7f9 fe9a 	bl	800084c <__aeabi_ddiv>
 8006b18:	f007 070f 	and.w	r7, r7, #15
 8006b1c:	4682      	mov	sl, r0
 8006b1e:	468b      	mov	fp, r1
 8006b20:	2503      	movs	r5, #3
 8006b22:	4eac      	ldr	r6, [pc, #688]	; (8006dd4 <_dtoa_r+0x61c>)
 8006b24:	b957      	cbnz	r7, 8006b3c <_dtoa_r+0x384>
 8006b26:	4642      	mov	r2, r8
 8006b28:	464b      	mov	r3, r9
 8006b2a:	4650      	mov	r0, sl
 8006b2c:	4659      	mov	r1, fp
 8006b2e:	f7f9 fe8d 	bl	800084c <__aeabi_ddiv>
 8006b32:	4682      	mov	sl, r0
 8006b34:	468b      	mov	fp, r1
 8006b36:	e028      	b.n	8006b8a <_dtoa_r+0x3d2>
 8006b38:	2502      	movs	r5, #2
 8006b3a:	e7f2      	b.n	8006b22 <_dtoa_r+0x36a>
 8006b3c:	07f9      	lsls	r1, r7, #31
 8006b3e:	d508      	bpl.n	8006b52 <_dtoa_r+0x39a>
 8006b40:	4640      	mov	r0, r8
 8006b42:	4649      	mov	r1, r9
 8006b44:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006b48:	f7f9 fd56 	bl	80005f8 <__aeabi_dmul>
 8006b4c:	3501      	adds	r5, #1
 8006b4e:	4680      	mov	r8, r0
 8006b50:	4689      	mov	r9, r1
 8006b52:	107f      	asrs	r7, r7, #1
 8006b54:	3608      	adds	r6, #8
 8006b56:	e7e5      	b.n	8006b24 <_dtoa_r+0x36c>
 8006b58:	f000 809b 	beq.w	8006c92 <_dtoa_r+0x4da>
 8006b5c:	9b00      	ldr	r3, [sp, #0]
 8006b5e:	4f9d      	ldr	r7, [pc, #628]	; (8006dd4 <_dtoa_r+0x61c>)
 8006b60:	425e      	negs	r6, r3
 8006b62:	4b9b      	ldr	r3, [pc, #620]	; (8006dd0 <_dtoa_r+0x618>)
 8006b64:	f006 020f 	and.w	r2, r6, #15
 8006b68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b70:	ec51 0b19 	vmov	r0, r1, d9
 8006b74:	f7f9 fd40 	bl	80005f8 <__aeabi_dmul>
 8006b78:	1136      	asrs	r6, r6, #4
 8006b7a:	4682      	mov	sl, r0
 8006b7c:	468b      	mov	fp, r1
 8006b7e:	2300      	movs	r3, #0
 8006b80:	2502      	movs	r5, #2
 8006b82:	2e00      	cmp	r6, #0
 8006b84:	d17a      	bne.n	8006c7c <_dtoa_r+0x4c4>
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d1d3      	bne.n	8006b32 <_dtoa_r+0x37a>
 8006b8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	f000 8082 	beq.w	8006c96 <_dtoa_r+0x4de>
 8006b92:	4b91      	ldr	r3, [pc, #580]	; (8006dd8 <_dtoa_r+0x620>)
 8006b94:	2200      	movs	r2, #0
 8006b96:	4650      	mov	r0, sl
 8006b98:	4659      	mov	r1, fp
 8006b9a:	f7f9 ff9f 	bl	8000adc <__aeabi_dcmplt>
 8006b9e:	2800      	cmp	r0, #0
 8006ba0:	d079      	beq.n	8006c96 <_dtoa_r+0x4de>
 8006ba2:	9b03      	ldr	r3, [sp, #12]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d076      	beq.n	8006c96 <_dtoa_r+0x4de>
 8006ba8:	9b02      	ldr	r3, [sp, #8]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	dd36      	ble.n	8006c1c <_dtoa_r+0x464>
 8006bae:	9b00      	ldr	r3, [sp, #0]
 8006bb0:	4650      	mov	r0, sl
 8006bb2:	4659      	mov	r1, fp
 8006bb4:	1e5f      	subs	r7, r3, #1
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	4b88      	ldr	r3, [pc, #544]	; (8006ddc <_dtoa_r+0x624>)
 8006bba:	f7f9 fd1d 	bl	80005f8 <__aeabi_dmul>
 8006bbe:	9e02      	ldr	r6, [sp, #8]
 8006bc0:	4682      	mov	sl, r0
 8006bc2:	468b      	mov	fp, r1
 8006bc4:	3501      	adds	r5, #1
 8006bc6:	4628      	mov	r0, r5
 8006bc8:	f7f9 fcac 	bl	8000524 <__aeabi_i2d>
 8006bcc:	4652      	mov	r2, sl
 8006bce:	465b      	mov	r3, fp
 8006bd0:	f7f9 fd12 	bl	80005f8 <__aeabi_dmul>
 8006bd4:	4b82      	ldr	r3, [pc, #520]	; (8006de0 <_dtoa_r+0x628>)
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f7f9 fb58 	bl	800028c <__adddf3>
 8006bdc:	46d0      	mov	r8, sl
 8006bde:	46d9      	mov	r9, fp
 8006be0:	4682      	mov	sl, r0
 8006be2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006be6:	2e00      	cmp	r6, #0
 8006be8:	d158      	bne.n	8006c9c <_dtoa_r+0x4e4>
 8006bea:	4b7e      	ldr	r3, [pc, #504]	; (8006de4 <_dtoa_r+0x62c>)
 8006bec:	2200      	movs	r2, #0
 8006bee:	4640      	mov	r0, r8
 8006bf0:	4649      	mov	r1, r9
 8006bf2:	f7f9 fb49 	bl	8000288 <__aeabi_dsub>
 8006bf6:	4652      	mov	r2, sl
 8006bf8:	465b      	mov	r3, fp
 8006bfa:	4680      	mov	r8, r0
 8006bfc:	4689      	mov	r9, r1
 8006bfe:	f7f9 ff8b 	bl	8000b18 <__aeabi_dcmpgt>
 8006c02:	2800      	cmp	r0, #0
 8006c04:	f040 8295 	bne.w	8007132 <_dtoa_r+0x97a>
 8006c08:	4652      	mov	r2, sl
 8006c0a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006c0e:	4640      	mov	r0, r8
 8006c10:	4649      	mov	r1, r9
 8006c12:	f7f9 ff63 	bl	8000adc <__aeabi_dcmplt>
 8006c16:	2800      	cmp	r0, #0
 8006c18:	f040 8289 	bne.w	800712e <_dtoa_r+0x976>
 8006c1c:	ec5b ab19 	vmov	sl, fp, d9
 8006c20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	f2c0 8148 	blt.w	8006eb8 <_dtoa_r+0x700>
 8006c28:	9a00      	ldr	r2, [sp, #0]
 8006c2a:	2a0e      	cmp	r2, #14
 8006c2c:	f300 8144 	bgt.w	8006eb8 <_dtoa_r+0x700>
 8006c30:	4b67      	ldr	r3, [pc, #412]	; (8006dd0 <_dtoa_r+0x618>)
 8006c32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c36:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006c3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	f280 80d5 	bge.w	8006dec <_dtoa_r+0x634>
 8006c42:	9b03      	ldr	r3, [sp, #12]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	f300 80d1 	bgt.w	8006dec <_dtoa_r+0x634>
 8006c4a:	f040 826f 	bne.w	800712c <_dtoa_r+0x974>
 8006c4e:	4b65      	ldr	r3, [pc, #404]	; (8006de4 <_dtoa_r+0x62c>)
 8006c50:	2200      	movs	r2, #0
 8006c52:	4640      	mov	r0, r8
 8006c54:	4649      	mov	r1, r9
 8006c56:	f7f9 fccf 	bl	80005f8 <__aeabi_dmul>
 8006c5a:	4652      	mov	r2, sl
 8006c5c:	465b      	mov	r3, fp
 8006c5e:	f7f9 ff51 	bl	8000b04 <__aeabi_dcmpge>
 8006c62:	9e03      	ldr	r6, [sp, #12]
 8006c64:	4637      	mov	r7, r6
 8006c66:	2800      	cmp	r0, #0
 8006c68:	f040 8245 	bne.w	80070f6 <_dtoa_r+0x93e>
 8006c6c:	9d01      	ldr	r5, [sp, #4]
 8006c6e:	2331      	movs	r3, #49	; 0x31
 8006c70:	f805 3b01 	strb.w	r3, [r5], #1
 8006c74:	9b00      	ldr	r3, [sp, #0]
 8006c76:	3301      	adds	r3, #1
 8006c78:	9300      	str	r3, [sp, #0]
 8006c7a:	e240      	b.n	80070fe <_dtoa_r+0x946>
 8006c7c:	07f2      	lsls	r2, r6, #31
 8006c7e:	d505      	bpl.n	8006c8c <_dtoa_r+0x4d4>
 8006c80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c84:	f7f9 fcb8 	bl	80005f8 <__aeabi_dmul>
 8006c88:	3501      	adds	r5, #1
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	1076      	asrs	r6, r6, #1
 8006c8e:	3708      	adds	r7, #8
 8006c90:	e777      	b.n	8006b82 <_dtoa_r+0x3ca>
 8006c92:	2502      	movs	r5, #2
 8006c94:	e779      	b.n	8006b8a <_dtoa_r+0x3d2>
 8006c96:	9f00      	ldr	r7, [sp, #0]
 8006c98:	9e03      	ldr	r6, [sp, #12]
 8006c9a:	e794      	b.n	8006bc6 <_dtoa_r+0x40e>
 8006c9c:	9901      	ldr	r1, [sp, #4]
 8006c9e:	4b4c      	ldr	r3, [pc, #304]	; (8006dd0 <_dtoa_r+0x618>)
 8006ca0:	4431      	add	r1, r6
 8006ca2:	910d      	str	r1, [sp, #52]	; 0x34
 8006ca4:	9908      	ldr	r1, [sp, #32]
 8006ca6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006caa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006cae:	2900      	cmp	r1, #0
 8006cb0:	d043      	beq.n	8006d3a <_dtoa_r+0x582>
 8006cb2:	494d      	ldr	r1, [pc, #308]	; (8006de8 <_dtoa_r+0x630>)
 8006cb4:	2000      	movs	r0, #0
 8006cb6:	f7f9 fdc9 	bl	800084c <__aeabi_ddiv>
 8006cba:	4652      	mov	r2, sl
 8006cbc:	465b      	mov	r3, fp
 8006cbe:	f7f9 fae3 	bl	8000288 <__aeabi_dsub>
 8006cc2:	9d01      	ldr	r5, [sp, #4]
 8006cc4:	4682      	mov	sl, r0
 8006cc6:	468b      	mov	fp, r1
 8006cc8:	4649      	mov	r1, r9
 8006cca:	4640      	mov	r0, r8
 8006ccc:	f7f9 ff44 	bl	8000b58 <__aeabi_d2iz>
 8006cd0:	4606      	mov	r6, r0
 8006cd2:	f7f9 fc27 	bl	8000524 <__aeabi_i2d>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	460b      	mov	r3, r1
 8006cda:	4640      	mov	r0, r8
 8006cdc:	4649      	mov	r1, r9
 8006cde:	f7f9 fad3 	bl	8000288 <__aeabi_dsub>
 8006ce2:	3630      	adds	r6, #48	; 0x30
 8006ce4:	f805 6b01 	strb.w	r6, [r5], #1
 8006ce8:	4652      	mov	r2, sl
 8006cea:	465b      	mov	r3, fp
 8006cec:	4680      	mov	r8, r0
 8006cee:	4689      	mov	r9, r1
 8006cf0:	f7f9 fef4 	bl	8000adc <__aeabi_dcmplt>
 8006cf4:	2800      	cmp	r0, #0
 8006cf6:	d163      	bne.n	8006dc0 <_dtoa_r+0x608>
 8006cf8:	4642      	mov	r2, r8
 8006cfa:	464b      	mov	r3, r9
 8006cfc:	4936      	ldr	r1, [pc, #216]	; (8006dd8 <_dtoa_r+0x620>)
 8006cfe:	2000      	movs	r0, #0
 8006d00:	f7f9 fac2 	bl	8000288 <__aeabi_dsub>
 8006d04:	4652      	mov	r2, sl
 8006d06:	465b      	mov	r3, fp
 8006d08:	f7f9 fee8 	bl	8000adc <__aeabi_dcmplt>
 8006d0c:	2800      	cmp	r0, #0
 8006d0e:	f040 80b5 	bne.w	8006e7c <_dtoa_r+0x6c4>
 8006d12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d14:	429d      	cmp	r5, r3
 8006d16:	d081      	beq.n	8006c1c <_dtoa_r+0x464>
 8006d18:	4b30      	ldr	r3, [pc, #192]	; (8006ddc <_dtoa_r+0x624>)
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	4650      	mov	r0, sl
 8006d1e:	4659      	mov	r1, fp
 8006d20:	f7f9 fc6a 	bl	80005f8 <__aeabi_dmul>
 8006d24:	4b2d      	ldr	r3, [pc, #180]	; (8006ddc <_dtoa_r+0x624>)
 8006d26:	4682      	mov	sl, r0
 8006d28:	468b      	mov	fp, r1
 8006d2a:	4640      	mov	r0, r8
 8006d2c:	4649      	mov	r1, r9
 8006d2e:	2200      	movs	r2, #0
 8006d30:	f7f9 fc62 	bl	80005f8 <__aeabi_dmul>
 8006d34:	4680      	mov	r8, r0
 8006d36:	4689      	mov	r9, r1
 8006d38:	e7c6      	b.n	8006cc8 <_dtoa_r+0x510>
 8006d3a:	4650      	mov	r0, sl
 8006d3c:	4659      	mov	r1, fp
 8006d3e:	f7f9 fc5b 	bl	80005f8 <__aeabi_dmul>
 8006d42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d44:	9d01      	ldr	r5, [sp, #4]
 8006d46:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d48:	4682      	mov	sl, r0
 8006d4a:	468b      	mov	fp, r1
 8006d4c:	4649      	mov	r1, r9
 8006d4e:	4640      	mov	r0, r8
 8006d50:	f7f9 ff02 	bl	8000b58 <__aeabi_d2iz>
 8006d54:	4606      	mov	r6, r0
 8006d56:	f7f9 fbe5 	bl	8000524 <__aeabi_i2d>
 8006d5a:	3630      	adds	r6, #48	; 0x30
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	460b      	mov	r3, r1
 8006d60:	4640      	mov	r0, r8
 8006d62:	4649      	mov	r1, r9
 8006d64:	f7f9 fa90 	bl	8000288 <__aeabi_dsub>
 8006d68:	f805 6b01 	strb.w	r6, [r5], #1
 8006d6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d6e:	429d      	cmp	r5, r3
 8006d70:	4680      	mov	r8, r0
 8006d72:	4689      	mov	r9, r1
 8006d74:	f04f 0200 	mov.w	r2, #0
 8006d78:	d124      	bne.n	8006dc4 <_dtoa_r+0x60c>
 8006d7a:	4b1b      	ldr	r3, [pc, #108]	; (8006de8 <_dtoa_r+0x630>)
 8006d7c:	4650      	mov	r0, sl
 8006d7e:	4659      	mov	r1, fp
 8006d80:	f7f9 fa84 	bl	800028c <__adddf3>
 8006d84:	4602      	mov	r2, r0
 8006d86:	460b      	mov	r3, r1
 8006d88:	4640      	mov	r0, r8
 8006d8a:	4649      	mov	r1, r9
 8006d8c:	f7f9 fec4 	bl	8000b18 <__aeabi_dcmpgt>
 8006d90:	2800      	cmp	r0, #0
 8006d92:	d173      	bne.n	8006e7c <_dtoa_r+0x6c4>
 8006d94:	4652      	mov	r2, sl
 8006d96:	465b      	mov	r3, fp
 8006d98:	4913      	ldr	r1, [pc, #76]	; (8006de8 <_dtoa_r+0x630>)
 8006d9a:	2000      	movs	r0, #0
 8006d9c:	f7f9 fa74 	bl	8000288 <__aeabi_dsub>
 8006da0:	4602      	mov	r2, r0
 8006da2:	460b      	mov	r3, r1
 8006da4:	4640      	mov	r0, r8
 8006da6:	4649      	mov	r1, r9
 8006da8:	f7f9 fe98 	bl	8000adc <__aeabi_dcmplt>
 8006dac:	2800      	cmp	r0, #0
 8006dae:	f43f af35 	beq.w	8006c1c <_dtoa_r+0x464>
 8006db2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006db4:	1e6b      	subs	r3, r5, #1
 8006db6:	930f      	str	r3, [sp, #60]	; 0x3c
 8006db8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006dbc:	2b30      	cmp	r3, #48	; 0x30
 8006dbe:	d0f8      	beq.n	8006db2 <_dtoa_r+0x5fa>
 8006dc0:	9700      	str	r7, [sp, #0]
 8006dc2:	e049      	b.n	8006e58 <_dtoa_r+0x6a0>
 8006dc4:	4b05      	ldr	r3, [pc, #20]	; (8006ddc <_dtoa_r+0x624>)
 8006dc6:	f7f9 fc17 	bl	80005f8 <__aeabi_dmul>
 8006dca:	4680      	mov	r8, r0
 8006dcc:	4689      	mov	r9, r1
 8006dce:	e7bd      	b.n	8006d4c <_dtoa_r+0x594>
 8006dd0:	080089b0 	.word	0x080089b0
 8006dd4:	08008988 	.word	0x08008988
 8006dd8:	3ff00000 	.word	0x3ff00000
 8006ddc:	40240000 	.word	0x40240000
 8006de0:	401c0000 	.word	0x401c0000
 8006de4:	40140000 	.word	0x40140000
 8006de8:	3fe00000 	.word	0x3fe00000
 8006dec:	9d01      	ldr	r5, [sp, #4]
 8006dee:	4656      	mov	r6, sl
 8006df0:	465f      	mov	r7, fp
 8006df2:	4642      	mov	r2, r8
 8006df4:	464b      	mov	r3, r9
 8006df6:	4630      	mov	r0, r6
 8006df8:	4639      	mov	r1, r7
 8006dfa:	f7f9 fd27 	bl	800084c <__aeabi_ddiv>
 8006dfe:	f7f9 feab 	bl	8000b58 <__aeabi_d2iz>
 8006e02:	4682      	mov	sl, r0
 8006e04:	f7f9 fb8e 	bl	8000524 <__aeabi_i2d>
 8006e08:	4642      	mov	r2, r8
 8006e0a:	464b      	mov	r3, r9
 8006e0c:	f7f9 fbf4 	bl	80005f8 <__aeabi_dmul>
 8006e10:	4602      	mov	r2, r0
 8006e12:	460b      	mov	r3, r1
 8006e14:	4630      	mov	r0, r6
 8006e16:	4639      	mov	r1, r7
 8006e18:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006e1c:	f7f9 fa34 	bl	8000288 <__aeabi_dsub>
 8006e20:	f805 6b01 	strb.w	r6, [r5], #1
 8006e24:	9e01      	ldr	r6, [sp, #4]
 8006e26:	9f03      	ldr	r7, [sp, #12]
 8006e28:	1bae      	subs	r6, r5, r6
 8006e2a:	42b7      	cmp	r7, r6
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	460b      	mov	r3, r1
 8006e30:	d135      	bne.n	8006e9e <_dtoa_r+0x6e6>
 8006e32:	f7f9 fa2b 	bl	800028c <__adddf3>
 8006e36:	4642      	mov	r2, r8
 8006e38:	464b      	mov	r3, r9
 8006e3a:	4606      	mov	r6, r0
 8006e3c:	460f      	mov	r7, r1
 8006e3e:	f7f9 fe6b 	bl	8000b18 <__aeabi_dcmpgt>
 8006e42:	b9d0      	cbnz	r0, 8006e7a <_dtoa_r+0x6c2>
 8006e44:	4642      	mov	r2, r8
 8006e46:	464b      	mov	r3, r9
 8006e48:	4630      	mov	r0, r6
 8006e4a:	4639      	mov	r1, r7
 8006e4c:	f7f9 fe3c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e50:	b110      	cbz	r0, 8006e58 <_dtoa_r+0x6a0>
 8006e52:	f01a 0f01 	tst.w	sl, #1
 8006e56:	d110      	bne.n	8006e7a <_dtoa_r+0x6c2>
 8006e58:	4620      	mov	r0, r4
 8006e5a:	ee18 1a10 	vmov	r1, s16
 8006e5e:	f000 faf3 	bl	8007448 <_Bfree>
 8006e62:	2300      	movs	r3, #0
 8006e64:	9800      	ldr	r0, [sp, #0]
 8006e66:	702b      	strb	r3, [r5, #0]
 8006e68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e6a:	3001      	adds	r0, #1
 8006e6c:	6018      	str	r0, [r3, #0]
 8006e6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	f43f acf1 	beq.w	8006858 <_dtoa_r+0xa0>
 8006e76:	601d      	str	r5, [r3, #0]
 8006e78:	e4ee      	b.n	8006858 <_dtoa_r+0xa0>
 8006e7a:	9f00      	ldr	r7, [sp, #0]
 8006e7c:	462b      	mov	r3, r5
 8006e7e:	461d      	mov	r5, r3
 8006e80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e84:	2a39      	cmp	r2, #57	; 0x39
 8006e86:	d106      	bne.n	8006e96 <_dtoa_r+0x6de>
 8006e88:	9a01      	ldr	r2, [sp, #4]
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	d1f7      	bne.n	8006e7e <_dtoa_r+0x6c6>
 8006e8e:	9901      	ldr	r1, [sp, #4]
 8006e90:	2230      	movs	r2, #48	; 0x30
 8006e92:	3701      	adds	r7, #1
 8006e94:	700a      	strb	r2, [r1, #0]
 8006e96:	781a      	ldrb	r2, [r3, #0]
 8006e98:	3201      	adds	r2, #1
 8006e9a:	701a      	strb	r2, [r3, #0]
 8006e9c:	e790      	b.n	8006dc0 <_dtoa_r+0x608>
 8006e9e:	4ba6      	ldr	r3, [pc, #664]	; (8007138 <_dtoa_r+0x980>)
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	f7f9 fba9 	bl	80005f8 <__aeabi_dmul>
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	4606      	mov	r6, r0
 8006eac:	460f      	mov	r7, r1
 8006eae:	f7f9 fe0b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006eb2:	2800      	cmp	r0, #0
 8006eb4:	d09d      	beq.n	8006df2 <_dtoa_r+0x63a>
 8006eb6:	e7cf      	b.n	8006e58 <_dtoa_r+0x6a0>
 8006eb8:	9a08      	ldr	r2, [sp, #32]
 8006eba:	2a00      	cmp	r2, #0
 8006ebc:	f000 80d7 	beq.w	800706e <_dtoa_r+0x8b6>
 8006ec0:	9a06      	ldr	r2, [sp, #24]
 8006ec2:	2a01      	cmp	r2, #1
 8006ec4:	f300 80ba 	bgt.w	800703c <_dtoa_r+0x884>
 8006ec8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006eca:	2a00      	cmp	r2, #0
 8006ecc:	f000 80b2 	beq.w	8007034 <_dtoa_r+0x87c>
 8006ed0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006ed4:	9e07      	ldr	r6, [sp, #28]
 8006ed6:	9d04      	ldr	r5, [sp, #16]
 8006ed8:	9a04      	ldr	r2, [sp, #16]
 8006eda:	441a      	add	r2, r3
 8006edc:	9204      	str	r2, [sp, #16]
 8006ede:	9a05      	ldr	r2, [sp, #20]
 8006ee0:	2101      	movs	r1, #1
 8006ee2:	441a      	add	r2, r3
 8006ee4:	4620      	mov	r0, r4
 8006ee6:	9205      	str	r2, [sp, #20]
 8006ee8:	f000 fb66 	bl	80075b8 <__i2b>
 8006eec:	4607      	mov	r7, r0
 8006eee:	2d00      	cmp	r5, #0
 8006ef0:	dd0c      	ble.n	8006f0c <_dtoa_r+0x754>
 8006ef2:	9b05      	ldr	r3, [sp, #20]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	dd09      	ble.n	8006f0c <_dtoa_r+0x754>
 8006ef8:	42ab      	cmp	r3, r5
 8006efa:	9a04      	ldr	r2, [sp, #16]
 8006efc:	bfa8      	it	ge
 8006efe:	462b      	movge	r3, r5
 8006f00:	1ad2      	subs	r2, r2, r3
 8006f02:	9204      	str	r2, [sp, #16]
 8006f04:	9a05      	ldr	r2, [sp, #20]
 8006f06:	1aed      	subs	r5, r5, r3
 8006f08:	1ad3      	subs	r3, r2, r3
 8006f0a:	9305      	str	r3, [sp, #20]
 8006f0c:	9b07      	ldr	r3, [sp, #28]
 8006f0e:	b31b      	cbz	r3, 8006f58 <_dtoa_r+0x7a0>
 8006f10:	9b08      	ldr	r3, [sp, #32]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	f000 80af 	beq.w	8007076 <_dtoa_r+0x8be>
 8006f18:	2e00      	cmp	r6, #0
 8006f1a:	dd13      	ble.n	8006f44 <_dtoa_r+0x78c>
 8006f1c:	4639      	mov	r1, r7
 8006f1e:	4632      	mov	r2, r6
 8006f20:	4620      	mov	r0, r4
 8006f22:	f000 fc09 	bl	8007738 <__pow5mult>
 8006f26:	ee18 2a10 	vmov	r2, s16
 8006f2a:	4601      	mov	r1, r0
 8006f2c:	4607      	mov	r7, r0
 8006f2e:	4620      	mov	r0, r4
 8006f30:	f000 fb58 	bl	80075e4 <__multiply>
 8006f34:	ee18 1a10 	vmov	r1, s16
 8006f38:	4680      	mov	r8, r0
 8006f3a:	4620      	mov	r0, r4
 8006f3c:	f000 fa84 	bl	8007448 <_Bfree>
 8006f40:	ee08 8a10 	vmov	s16, r8
 8006f44:	9b07      	ldr	r3, [sp, #28]
 8006f46:	1b9a      	subs	r2, r3, r6
 8006f48:	d006      	beq.n	8006f58 <_dtoa_r+0x7a0>
 8006f4a:	ee18 1a10 	vmov	r1, s16
 8006f4e:	4620      	mov	r0, r4
 8006f50:	f000 fbf2 	bl	8007738 <__pow5mult>
 8006f54:	ee08 0a10 	vmov	s16, r0
 8006f58:	2101      	movs	r1, #1
 8006f5a:	4620      	mov	r0, r4
 8006f5c:	f000 fb2c 	bl	80075b8 <__i2b>
 8006f60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	4606      	mov	r6, r0
 8006f66:	f340 8088 	ble.w	800707a <_dtoa_r+0x8c2>
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	4601      	mov	r1, r0
 8006f6e:	4620      	mov	r0, r4
 8006f70:	f000 fbe2 	bl	8007738 <__pow5mult>
 8006f74:	9b06      	ldr	r3, [sp, #24]
 8006f76:	2b01      	cmp	r3, #1
 8006f78:	4606      	mov	r6, r0
 8006f7a:	f340 8081 	ble.w	8007080 <_dtoa_r+0x8c8>
 8006f7e:	f04f 0800 	mov.w	r8, #0
 8006f82:	6933      	ldr	r3, [r6, #16]
 8006f84:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006f88:	6918      	ldr	r0, [r3, #16]
 8006f8a:	f000 fac5 	bl	8007518 <__hi0bits>
 8006f8e:	f1c0 0020 	rsb	r0, r0, #32
 8006f92:	9b05      	ldr	r3, [sp, #20]
 8006f94:	4418      	add	r0, r3
 8006f96:	f010 001f 	ands.w	r0, r0, #31
 8006f9a:	f000 8092 	beq.w	80070c2 <_dtoa_r+0x90a>
 8006f9e:	f1c0 0320 	rsb	r3, r0, #32
 8006fa2:	2b04      	cmp	r3, #4
 8006fa4:	f340 808a 	ble.w	80070bc <_dtoa_r+0x904>
 8006fa8:	f1c0 001c 	rsb	r0, r0, #28
 8006fac:	9b04      	ldr	r3, [sp, #16]
 8006fae:	4403      	add	r3, r0
 8006fb0:	9304      	str	r3, [sp, #16]
 8006fb2:	9b05      	ldr	r3, [sp, #20]
 8006fb4:	4403      	add	r3, r0
 8006fb6:	4405      	add	r5, r0
 8006fb8:	9305      	str	r3, [sp, #20]
 8006fba:	9b04      	ldr	r3, [sp, #16]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	dd07      	ble.n	8006fd0 <_dtoa_r+0x818>
 8006fc0:	ee18 1a10 	vmov	r1, s16
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	4620      	mov	r0, r4
 8006fc8:	f000 fc10 	bl	80077ec <__lshift>
 8006fcc:	ee08 0a10 	vmov	s16, r0
 8006fd0:	9b05      	ldr	r3, [sp, #20]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	dd05      	ble.n	8006fe2 <_dtoa_r+0x82a>
 8006fd6:	4631      	mov	r1, r6
 8006fd8:	461a      	mov	r2, r3
 8006fda:	4620      	mov	r0, r4
 8006fdc:	f000 fc06 	bl	80077ec <__lshift>
 8006fe0:	4606      	mov	r6, r0
 8006fe2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d06e      	beq.n	80070c6 <_dtoa_r+0x90e>
 8006fe8:	ee18 0a10 	vmov	r0, s16
 8006fec:	4631      	mov	r1, r6
 8006fee:	f000 fc6d 	bl	80078cc <__mcmp>
 8006ff2:	2800      	cmp	r0, #0
 8006ff4:	da67      	bge.n	80070c6 <_dtoa_r+0x90e>
 8006ff6:	9b00      	ldr	r3, [sp, #0]
 8006ff8:	3b01      	subs	r3, #1
 8006ffa:	ee18 1a10 	vmov	r1, s16
 8006ffe:	9300      	str	r3, [sp, #0]
 8007000:	220a      	movs	r2, #10
 8007002:	2300      	movs	r3, #0
 8007004:	4620      	mov	r0, r4
 8007006:	f000 fa41 	bl	800748c <__multadd>
 800700a:	9b08      	ldr	r3, [sp, #32]
 800700c:	ee08 0a10 	vmov	s16, r0
 8007010:	2b00      	cmp	r3, #0
 8007012:	f000 81b1 	beq.w	8007378 <_dtoa_r+0xbc0>
 8007016:	2300      	movs	r3, #0
 8007018:	4639      	mov	r1, r7
 800701a:	220a      	movs	r2, #10
 800701c:	4620      	mov	r0, r4
 800701e:	f000 fa35 	bl	800748c <__multadd>
 8007022:	9b02      	ldr	r3, [sp, #8]
 8007024:	2b00      	cmp	r3, #0
 8007026:	4607      	mov	r7, r0
 8007028:	f300 808e 	bgt.w	8007148 <_dtoa_r+0x990>
 800702c:	9b06      	ldr	r3, [sp, #24]
 800702e:	2b02      	cmp	r3, #2
 8007030:	dc51      	bgt.n	80070d6 <_dtoa_r+0x91e>
 8007032:	e089      	b.n	8007148 <_dtoa_r+0x990>
 8007034:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007036:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800703a:	e74b      	b.n	8006ed4 <_dtoa_r+0x71c>
 800703c:	9b03      	ldr	r3, [sp, #12]
 800703e:	1e5e      	subs	r6, r3, #1
 8007040:	9b07      	ldr	r3, [sp, #28]
 8007042:	42b3      	cmp	r3, r6
 8007044:	bfbf      	itttt	lt
 8007046:	9b07      	ldrlt	r3, [sp, #28]
 8007048:	9607      	strlt	r6, [sp, #28]
 800704a:	1af2      	sublt	r2, r6, r3
 800704c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800704e:	bfb6      	itet	lt
 8007050:	189b      	addlt	r3, r3, r2
 8007052:	1b9e      	subge	r6, r3, r6
 8007054:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007056:	9b03      	ldr	r3, [sp, #12]
 8007058:	bfb8      	it	lt
 800705a:	2600      	movlt	r6, #0
 800705c:	2b00      	cmp	r3, #0
 800705e:	bfb7      	itett	lt
 8007060:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007064:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007068:	1a9d      	sublt	r5, r3, r2
 800706a:	2300      	movlt	r3, #0
 800706c:	e734      	b.n	8006ed8 <_dtoa_r+0x720>
 800706e:	9e07      	ldr	r6, [sp, #28]
 8007070:	9d04      	ldr	r5, [sp, #16]
 8007072:	9f08      	ldr	r7, [sp, #32]
 8007074:	e73b      	b.n	8006eee <_dtoa_r+0x736>
 8007076:	9a07      	ldr	r2, [sp, #28]
 8007078:	e767      	b.n	8006f4a <_dtoa_r+0x792>
 800707a:	9b06      	ldr	r3, [sp, #24]
 800707c:	2b01      	cmp	r3, #1
 800707e:	dc18      	bgt.n	80070b2 <_dtoa_r+0x8fa>
 8007080:	f1ba 0f00 	cmp.w	sl, #0
 8007084:	d115      	bne.n	80070b2 <_dtoa_r+0x8fa>
 8007086:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800708a:	b993      	cbnz	r3, 80070b2 <_dtoa_r+0x8fa>
 800708c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007090:	0d1b      	lsrs	r3, r3, #20
 8007092:	051b      	lsls	r3, r3, #20
 8007094:	b183      	cbz	r3, 80070b8 <_dtoa_r+0x900>
 8007096:	9b04      	ldr	r3, [sp, #16]
 8007098:	3301      	adds	r3, #1
 800709a:	9304      	str	r3, [sp, #16]
 800709c:	9b05      	ldr	r3, [sp, #20]
 800709e:	3301      	adds	r3, #1
 80070a0:	9305      	str	r3, [sp, #20]
 80070a2:	f04f 0801 	mov.w	r8, #1
 80070a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	f47f af6a 	bne.w	8006f82 <_dtoa_r+0x7ca>
 80070ae:	2001      	movs	r0, #1
 80070b0:	e76f      	b.n	8006f92 <_dtoa_r+0x7da>
 80070b2:	f04f 0800 	mov.w	r8, #0
 80070b6:	e7f6      	b.n	80070a6 <_dtoa_r+0x8ee>
 80070b8:	4698      	mov	r8, r3
 80070ba:	e7f4      	b.n	80070a6 <_dtoa_r+0x8ee>
 80070bc:	f43f af7d 	beq.w	8006fba <_dtoa_r+0x802>
 80070c0:	4618      	mov	r0, r3
 80070c2:	301c      	adds	r0, #28
 80070c4:	e772      	b.n	8006fac <_dtoa_r+0x7f4>
 80070c6:	9b03      	ldr	r3, [sp, #12]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	dc37      	bgt.n	800713c <_dtoa_r+0x984>
 80070cc:	9b06      	ldr	r3, [sp, #24]
 80070ce:	2b02      	cmp	r3, #2
 80070d0:	dd34      	ble.n	800713c <_dtoa_r+0x984>
 80070d2:	9b03      	ldr	r3, [sp, #12]
 80070d4:	9302      	str	r3, [sp, #8]
 80070d6:	9b02      	ldr	r3, [sp, #8]
 80070d8:	b96b      	cbnz	r3, 80070f6 <_dtoa_r+0x93e>
 80070da:	4631      	mov	r1, r6
 80070dc:	2205      	movs	r2, #5
 80070de:	4620      	mov	r0, r4
 80070e0:	f000 f9d4 	bl	800748c <__multadd>
 80070e4:	4601      	mov	r1, r0
 80070e6:	4606      	mov	r6, r0
 80070e8:	ee18 0a10 	vmov	r0, s16
 80070ec:	f000 fbee 	bl	80078cc <__mcmp>
 80070f0:	2800      	cmp	r0, #0
 80070f2:	f73f adbb 	bgt.w	8006c6c <_dtoa_r+0x4b4>
 80070f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070f8:	9d01      	ldr	r5, [sp, #4]
 80070fa:	43db      	mvns	r3, r3
 80070fc:	9300      	str	r3, [sp, #0]
 80070fe:	f04f 0800 	mov.w	r8, #0
 8007102:	4631      	mov	r1, r6
 8007104:	4620      	mov	r0, r4
 8007106:	f000 f99f 	bl	8007448 <_Bfree>
 800710a:	2f00      	cmp	r7, #0
 800710c:	f43f aea4 	beq.w	8006e58 <_dtoa_r+0x6a0>
 8007110:	f1b8 0f00 	cmp.w	r8, #0
 8007114:	d005      	beq.n	8007122 <_dtoa_r+0x96a>
 8007116:	45b8      	cmp	r8, r7
 8007118:	d003      	beq.n	8007122 <_dtoa_r+0x96a>
 800711a:	4641      	mov	r1, r8
 800711c:	4620      	mov	r0, r4
 800711e:	f000 f993 	bl	8007448 <_Bfree>
 8007122:	4639      	mov	r1, r7
 8007124:	4620      	mov	r0, r4
 8007126:	f000 f98f 	bl	8007448 <_Bfree>
 800712a:	e695      	b.n	8006e58 <_dtoa_r+0x6a0>
 800712c:	2600      	movs	r6, #0
 800712e:	4637      	mov	r7, r6
 8007130:	e7e1      	b.n	80070f6 <_dtoa_r+0x93e>
 8007132:	9700      	str	r7, [sp, #0]
 8007134:	4637      	mov	r7, r6
 8007136:	e599      	b.n	8006c6c <_dtoa_r+0x4b4>
 8007138:	40240000 	.word	0x40240000
 800713c:	9b08      	ldr	r3, [sp, #32]
 800713e:	2b00      	cmp	r3, #0
 8007140:	f000 80ca 	beq.w	80072d8 <_dtoa_r+0xb20>
 8007144:	9b03      	ldr	r3, [sp, #12]
 8007146:	9302      	str	r3, [sp, #8]
 8007148:	2d00      	cmp	r5, #0
 800714a:	dd05      	ble.n	8007158 <_dtoa_r+0x9a0>
 800714c:	4639      	mov	r1, r7
 800714e:	462a      	mov	r2, r5
 8007150:	4620      	mov	r0, r4
 8007152:	f000 fb4b 	bl	80077ec <__lshift>
 8007156:	4607      	mov	r7, r0
 8007158:	f1b8 0f00 	cmp.w	r8, #0
 800715c:	d05b      	beq.n	8007216 <_dtoa_r+0xa5e>
 800715e:	6879      	ldr	r1, [r7, #4]
 8007160:	4620      	mov	r0, r4
 8007162:	f000 f931 	bl	80073c8 <_Balloc>
 8007166:	4605      	mov	r5, r0
 8007168:	b928      	cbnz	r0, 8007176 <_dtoa_r+0x9be>
 800716a:	4b87      	ldr	r3, [pc, #540]	; (8007388 <_dtoa_r+0xbd0>)
 800716c:	4602      	mov	r2, r0
 800716e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007172:	f7ff bb3b 	b.w	80067ec <_dtoa_r+0x34>
 8007176:	693a      	ldr	r2, [r7, #16]
 8007178:	3202      	adds	r2, #2
 800717a:	0092      	lsls	r2, r2, #2
 800717c:	f107 010c 	add.w	r1, r7, #12
 8007180:	300c      	adds	r0, #12
 8007182:	f000 f913 	bl	80073ac <memcpy>
 8007186:	2201      	movs	r2, #1
 8007188:	4629      	mov	r1, r5
 800718a:	4620      	mov	r0, r4
 800718c:	f000 fb2e 	bl	80077ec <__lshift>
 8007190:	9b01      	ldr	r3, [sp, #4]
 8007192:	f103 0901 	add.w	r9, r3, #1
 8007196:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800719a:	4413      	add	r3, r2
 800719c:	9305      	str	r3, [sp, #20]
 800719e:	f00a 0301 	and.w	r3, sl, #1
 80071a2:	46b8      	mov	r8, r7
 80071a4:	9304      	str	r3, [sp, #16]
 80071a6:	4607      	mov	r7, r0
 80071a8:	4631      	mov	r1, r6
 80071aa:	ee18 0a10 	vmov	r0, s16
 80071ae:	f7ff fa75 	bl	800669c <quorem>
 80071b2:	4641      	mov	r1, r8
 80071b4:	9002      	str	r0, [sp, #8]
 80071b6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80071ba:	ee18 0a10 	vmov	r0, s16
 80071be:	f000 fb85 	bl	80078cc <__mcmp>
 80071c2:	463a      	mov	r2, r7
 80071c4:	9003      	str	r0, [sp, #12]
 80071c6:	4631      	mov	r1, r6
 80071c8:	4620      	mov	r0, r4
 80071ca:	f000 fb9b 	bl	8007904 <__mdiff>
 80071ce:	68c2      	ldr	r2, [r0, #12]
 80071d0:	f109 3bff 	add.w	fp, r9, #4294967295
 80071d4:	4605      	mov	r5, r0
 80071d6:	bb02      	cbnz	r2, 800721a <_dtoa_r+0xa62>
 80071d8:	4601      	mov	r1, r0
 80071da:	ee18 0a10 	vmov	r0, s16
 80071de:	f000 fb75 	bl	80078cc <__mcmp>
 80071e2:	4602      	mov	r2, r0
 80071e4:	4629      	mov	r1, r5
 80071e6:	4620      	mov	r0, r4
 80071e8:	9207      	str	r2, [sp, #28]
 80071ea:	f000 f92d 	bl	8007448 <_Bfree>
 80071ee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80071f2:	ea43 0102 	orr.w	r1, r3, r2
 80071f6:	9b04      	ldr	r3, [sp, #16]
 80071f8:	430b      	orrs	r3, r1
 80071fa:	464d      	mov	r5, r9
 80071fc:	d10f      	bne.n	800721e <_dtoa_r+0xa66>
 80071fe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007202:	d02a      	beq.n	800725a <_dtoa_r+0xaa2>
 8007204:	9b03      	ldr	r3, [sp, #12]
 8007206:	2b00      	cmp	r3, #0
 8007208:	dd02      	ble.n	8007210 <_dtoa_r+0xa58>
 800720a:	9b02      	ldr	r3, [sp, #8]
 800720c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007210:	f88b a000 	strb.w	sl, [fp]
 8007214:	e775      	b.n	8007102 <_dtoa_r+0x94a>
 8007216:	4638      	mov	r0, r7
 8007218:	e7ba      	b.n	8007190 <_dtoa_r+0x9d8>
 800721a:	2201      	movs	r2, #1
 800721c:	e7e2      	b.n	80071e4 <_dtoa_r+0xa2c>
 800721e:	9b03      	ldr	r3, [sp, #12]
 8007220:	2b00      	cmp	r3, #0
 8007222:	db04      	blt.n	800722e <_dtoa_r+0xa76>
 8007224:	9906      	ldr	r1, [sp, #24]
 8007226:	430b      	orrs	r3, r1
 8007228:	9904      	ldr	r1, [sp, #16]
 800722a:	430b      	orrs	r3, r1
 800722c:	d122      	bne.n	8007274 <_dtoa_r+0xabc>
 800722e:	2a00      	cmp	r2, #0
 8007230:	ddee      	ble.n	8007210 <_dtoa_r+0xa58>
 8007232:	ee18 1a10 	vmov	r1, s16
 8007236:	2201      	movs	r2, #1
 8007238:	4620      	mov	r0, r4
 800723a:	f000 fad7 	bl	80077ec <__lshift>
 800723e:	4631      	mov	r1, r6
 8007240:	ee08 0a10 	vmov	s16, r0
 8007244:	f000 fb42 	bl	80078cc <__mcmp>
 8007248:	2800      	cmp	r0, #0
 800724a:	dc03      	bgt.n	8007254 <_dtoa_r+0xa9c>
 800724c:	d1e0      	bne.n	8007210 <_dtoa_r+0xa58>
 800724e:	f01a 0f01 	tst.w	sl, #1
 8007252:	d0dd      	beq.n	8007210 <_dtoa_r+0xa58>
 8007254:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007258:	d1d7      	bne.n	800720a <_dtoa_r+0xa52>
 800725a:	2339      	movs	r3, #57	; 0x39
 800725c:	f88b 3000 	strb.w	r3, [fp]
 8007260:	462b      	mov	r3, r5
 8007262:	461d      	mov	r5, r3
 8007264:	3b01      	subs	r3, #1
 8007266:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800726a:	2a39      	cmp	r2, #57	; 0x39
 800726c:	d071      	beq.n	8007352 <_dtoa_r+0xb9a>
 800726e:	3201      	adds	r2, #1
 8007270:	701a      	strb	r2, [r3, #0]
 8007272:	e746      	b.n	8007102 <_dtoa_r+0x94a>
 8007274:	2a00      	cmp	r2, #0
 8007276:	dd07      	ble.n	8007288 <_dtoa_r+0xad0>
 8007278:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800727c:	d0ed      	beq.n	800725a <_dtoa_r+0xaa2>
 800727e:	f10a 0301 	add.w	r3, sl, #1
 8007282:	f88b 3000 	strb.w	r3, [fp]
 8007286:	e73c      	b.n	8007102 <_dtoa_r+0x94a>
 8007288:	9b05      	ldr	r3, [sp, #20]
 800728a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800728e:	4599      	cmp	r9, r3
 8007290:	d047      	beq.n	8007322 <_dtoa_r+0xb6a>
 8007292:	ee18 1a10 	vmov	r1, s16
 8007296:	2300      	movs	r3, #0
 8007298:	220a      	movs	r2, #10
 800729a:	4620      	mov	r0, r4
 800729c:	f000 f8f6 	bl	800748c <__multadd>
 80072a0:	45b8      	cmp	r8, r7
 80072a2:	ee08 0a10 	vmov	s16, r0
 80072a6:	f04f 0300 	mov.w	r3, #0
 80072aa:	f04f 020a 	mov.w	r2, #10
 80072ae:	4641      	mov	r1, r8
 80072b0:	4620      	mov	r0, r4
 80072b2:	d106      	bne.n	80072c2 <_dtoa_r+0xb0a>
 80072b4:	f000 f8ea 	bl	800748c <__multadd>
 80072b8:	4680      	mov	r8, r0
 80072ba:	4607      	mov	r7, r0
 80072bc:	f109 0901 	add.w	r9, r9, #1
 80072c0:	e772      	b.n	80071a8 <_dtoa_r+0x9f0>
 80072c2:	f000 f8e3 	bl	800748c <__multadd>
 80072c6:	4639      	mov	r1, r7
 80072c8:	4680      	mov	r8, r0
 80072ca:	2300      	movs	r3, #0
 80072cc:	220a      	movs	r2, #10
 80072ce:	4620      	mov	r0, r4
 80072d0:	f000 f8dc 	bl	800748c <__multadd>
 80072d4:	4607      	mov	r7, r0
 80072d6:	e7f1      	b.n	80072bc <_dtoa_r+0xb04>
 80072d8:	9b03      	ldr	r3, [sp, #12]
 80072da:	9302      	str	r3, [sp, #8]
 80072dc:	9d01      	ldr	r5, [sp, #4]
 80072de:	ee18 0a10 	vmov	r0, s16
 80072e2:	4631      	mov	r1, r6
 80072e4:	f7ff f9da 	bl	800669c <quorem>
 80072e8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80072ec:	9b01      	ldr	r3, [sp, #4]
 80072ee:	f805 ab01 	strb.w	sl, [r5], #1
 80072f2:	1aea      	subs	r2, r5, r3
 80072f4:	9b02      	ldr	r3, [sp, #8]
 80072f6:	4293      	cmp	r3, r2
 80072f8:	dd09      	ble.n	800730e <_dtoa_r+0xb56>
 80072fa:	ee18 1a10 	vmov	r1, s16
 80072fe:	2300      	movs	r3, #0
 8007300:	220a      	movs	r2, #10
 8007302:	4620      	mov	r0, r4
 8007304:	f000 f8c2 	bl	800748c <__multadd>
 8007308:	ee08 0a10 	vmov	s16, r0
 800730c:	e7e7      	b.n	80072de <_dtoa_r+0xb26>
 800730e:	9b02      	ldr	r3, [sp, #8]
 8007310:	2b00      	cmp	r3, #0
 8007312:	bfc8      	it	gt
 8007314:	461d      	movgt	r5, r3
 8007316:	9b01      	ldr	r3, [sp, #4]
 8007318:	bfd8      	it	le
 800731a:	2501      	movle	r5, #1
 800731c:	441d      	add	r5, r3
 800731e:	f04f 0800 	mov.w	r8, #0
 8007322:	ee18 1a10 	vmov	r1, s16
 8007326:	2201      	movs	r2, #1
 8007328:	4620      	mov	r0, r4
 800732a:	f000 fa5f 	bl	80077ec <__lshift>
 800732e:	4631      	mov	r1, r6
 8007330:	ee08 0a10 	vmov	s16, r0
 8007334:	f000 faca 	bl	80078cc <__mcmp>
 8007338:	2800      	cmp	r0, #0
 800733a:	dc91      	bgt.n	8007260 <_dtoa_r+0xaa8>
 800733c:	d102      	bne.n	8007344 <_dtoa_r+0xb8c>
 800733e:	f01a 0f01 	tst.w	sl, #1
 8007342:	d18d      	bne.n	8007260 <_dtoa_r+0xaa8>
 8007344:	462b      	mov	r3, r5
 8007346:	461d      	mov	r5, r3
 8007348:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800734c:	2a30      	cmp	r2, #48	; 0x30
 800734e:	d0fa      	beq.n	8007346 <_dtoa_r+0xb8e>
 8007350:	e6d7      	b.n	8007102 <_dtoa_r+0x94a>
 8007352:	9a01      	ldr	r2, [sp, #4]
 8007354:	429a      	cmp	r2, r3
 8007356:	d184      	bne.n	8007262 <_dtoa_r+0xaaa>
 8007358:	9b00      	ldr	r3, [sp, #0]
 800735a:	3301      	adds	r3, #1
 800735c:	9300      	str	r3, [sp, #0]
 800735e:	2331      	movs	r3, #49	; 0x31
 8007360:	7013      	strb	r3, [r2, #0]
 8007362:	e6ce      	b.n	8007102 <_dtoa_r+0x94a>
 8007364:	4b09      	ldr	r3, [pc, #36]	; (800738c <_dtoa_r+0xbd4>)
 8007366:	f7ff ba95 	b.w	8006894 <_dtoa_r+0xdc>
 800736a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800736c:	2b00      	cmp	r3, #0
 800736e:	f47f aa6e 	bne.w	800684e <_dtoa_r+0x96>
 8007372:	4b07      	ldr	r3, [pc, #28]	; (8007390 <_dtoa_r+0xbd8>)
 8007374:	f7ff ba8e 	b.w	8006894 <_dtoa_r+0xdc>
 8007378:	9b02      	ldr	r3, [sp, #8]
 800737a:	2b00      	cmp	r3, #0
 800737c:	dcae      	bgt.n	80072dc <_dtoa_r+0xb24>
 800737e:	9b06      	ldr	r3, [sp, #24]
 8007380:	2b02      	cmp	r3, #2
 8007382:	f73f aea8 	bgt.w	80070d6 <_dtoa_r+0x91e>
 8007386:	e7a9      	b.n	80072dc <_dtoa_r+0xb24>
 8007388:	08008917 	.word	0x08008917
 800738c:	08008874 	.word	0x08008874
 8007390:	08008898 	.word	0x08008898

08007394 <_localeconv_r>:
 8007394:	4800      	ldr	r0, [pc, #0]	; (8007398 <_localeconv_r+0x4>)
 8007396:	4770      	bx	lr
 8007398:	20000160 	.word	0x20000160

0800739c <malloc>:
 800739c:	4b02      	ldr	r3, [pc, #8]	; (80073a8 <malloc+0xc>)
 800739e:	4601      	mov	r1, r0
 80073a0:	6818      	ldr	r0, [r3, #0]
 80073a2:	f000 bc17 	b.w	8007bd4 <_malloc_r>
 80073a6:	bf00      	nop
 80073a8:	2000000c 	.word	0x2000000c

080073ac <memcpy>:
 80073ac:	440a      	add	r2, r1
 80073ae:	4291      	cmp	r1, r2
 80073b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80073b4:	d100      	bne.n	80073b8 <memcpy+0xc>
 80073b6:	4770      	bx	lr
 80073b8:	b510      	push	{r4, lr}
 80073ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80073c2:	4291      	cmp	r1, r2
 80073c4:	d1f9      	bne.n	80073ba <memcpy+0xe>
 80073c6:	bd10      	pop	{r4, pc}

080073c8 <_Balloc>:
 80073c8:	b570      	push	{r4, r5, r6, lr}
 80073ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80073cc:	4604      	mov	r4, r0
 80073ce:	460d      	mov	r5, r1
 80073d0:	b976      	cbnz	r6, 80073f0 <_Balloc+0x28>
 80073d2:	2010      	movs	r0, #16
 80073d4:	f7ff ffe2 	bl	800739c <malloc>
 80073d8:	4602      	mov	r2, r0
 80073da:	6260      	str	r0, [r4, #36]	; 0x24
 80073dc:	b920      	cbnz	r0, 80073e8 <_Balloc+0x20>
 80073de:	4b18      	ldr	r3, [pc, #96]	; (8007440 <_Balloc+0x78>)
 80073e0:	4818      	ldr	r0, [pc, #96]	; (8007444 <_Balloc+0x7c>)
 80073e2:	2166      	movs	r1, #102	; 0x66
 80073e4:	f000 fc7a 	bl	8007cdc <__assert_func>
 80073e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073ec:	6006      	str	r6, [r0, #0]
 80073ee:	60c6      	str	r6, [r0, #12]
 80073f0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80073f2:	68f3      	ldr	r3, [r6, #12]
 80073f4:	b183      	cbz	r3, 8007418 <_Balloc+0x50>
 80073f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80073fe:	b9b8      	cbnz	r0, 8007430 <_Balloc+0x68>
 8007400:	2101      	movs	r1, #1
 8007402:	fa01 f605 	lsl.w	r6, r1, r5
 8007406:	1d72      	adds	r2, r6, #5
 8007408:	0092      	lsls	r2, r2, #2
 800740a:	4620      	mov	r0, r4
 800740c:	f000 fb60 	bl	8007ad0 <_calloc_r>
 8007410:	b160      	cbz	r0, 800742c <_Balloc+0x64>
 8007412:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007416:	e00e      	b.n	8007436 <_Balloc+0x6e>
 8007418:	2221      	movs	r2, #33	; 0x21
 800741a:	2104      	movs	r1, #4
 800741c:	4620      	mov	r0, r4
 800741e:	f000 fb57 	bl	8007ad0 <_calloc_r>
 8007422:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007424:	60f0      	str	r0, [r6, #12]
 8007426:	68db      	ldr	r3, [r3, #12]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d1e4      	bne.n	80073f6 <_Balloc+0x2e>
 800742c:	2000      	movs	r0, #0
 800742e:	bd70      	pop	{r4, r5, r6, pc}
 8007430:	6802      	ldr	r2, [r0, #0]
 8007432:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007436:	2300      	movs	r3, #0
 8007438:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800743c:	e7f7      	b.n	800742e <_Balloc+0x66>
 800743e:	bf00      	nop
 8007440:	080088a5 	.word	0x080088a5
 8007444:	08008928 	.word	0x08008928

08007448 <_Bfree>:
 8007448:	b570      	push	{r4, r5, r6, lr}
 800744a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800744c:	4605      	mov	r5, r0
 800744e:	460c      	mov	r4, r1
 8007450:	b976      	cbnz	r6, 8007470 <_Bfree+0x28>
 8007452:	2010      	movs	r0, #16
 8007454:	f7ff ffa2 	bl	800739c <malloc>
 8007458:	4602      	mov	r2, r0
 800745a:	6268      	str	r0, [r5, #36]	; 0x24
 800745c:	b920      	cbnz	r0, 8007468 <_Bfree+0x20>
 800745e:	4b09      	ldr	r3, [pc, #36]	; (8007484 <_Bfree+0x3c>)
 8007460:	4809      	ldr	r0, [pc, #36]	; (8007488 <_Bfree+0x40>)
 8007462:	218a      	movs	r1, #138	; 0x8a
 8007464:	f000 fc3a 	bl	8007cdc <__assert_func>
 8007468:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800746c:	6006      	str	r6, [r0, #0]
 800746e:	60c6      	str	r6, [r0, #12]
 8007470:	b13c      	cbz	r4, 8007482 <_Bfree+0x3a>
 8007472:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007474:	6862      	ldr	r2, [r4, #4]
 8007476:	68db      	ldr	r3, [r3, #12]
 8007478:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800747c:	6021      	str	r1, [r4, #0]
 800747e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007482:	bd70      	pop	{r4, r5, r6, pc}
 8007484:	080088a5 	.word	0x080088a5
 8007488:	08008928 	.word	0x08008928

0800748c <__multadd>:
 800748c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007490:	690d      	ldr	r5, [r1, #16]
 8007492:	4607      	mov	r7, r0
 8007494:	460c      	mov	r4, r1
 8007496:	461e      	mov	r6, r3
 8007498:	f101 0c14 	add.w	ip, r1, #20
 800749c:	2000      	movs	r0, #0
 800749e:	f8dc 3000 	ldr.w	r3, [ip]
 80074a2:	b299      	uxth	r1, r3
 80074a4:	fb02 6101 	mla	r1, r2, r1, r6
 80074a8:	0c1e      	lsrs	r6, r3, #16
 80074aa:	0c0b      	lsrs	r3, r1, #16
 80074ac:	fb02 3306 	mla	r3, r2, r6, r3
 80074b0:	b289      	uxth	r1, r1
 80074b2:	3001      	adds	r0, #1
 80074b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80074b8:	4285      	cmp	r5, r0
 80074ba:	f84c 1b04 	str.w	r1, [ip], #4
 80074be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80074c2:	dcec      	bgt.n	800749e <__multadd+0x12>
 80074c4:	b30e      	cbz	r6, 800750a <__multadd+0x7e>
 80074c6:	68a3      	ldr	r3, [r4, #8]
 80074c8:	42ab      	cmp	r3, r5
 80074ca:	dc19      	bgt.n	8007500 <__multadd+0x74>
 80074cc:	6861      	ldr	r1, [r4, #4]
 80074ce:	4638      	mov	r0, r7
 80074d0:	3101      	adds	r1, #1
 80074d2:	f7ff ff79 	bl	80073c8 <_Balloc>
 80074d6:	4680      	mov	r8, r0
 80074d8:	b928      	cbnz	r0, 80074e6 <__multadd+0x5a>
 80074da:	4602      	mov	r2, r0
 80074dc:	4b0c      	ldr	r3, [pc, #48]	; (8007510 <__multadd+0x84>)
 80074de:	480d      	ldr	r0, [pc, #52]	; (8007514 <__multadd+0x88>)
 80074e0:	21b5      	movs	r1, #181	; 0xb5
 80074e2:	f000 fbfb 	bl	8007cdc <__assert_func>
 80074e6:	6922      	ldr	r2, [r4, #16]
 80074e8:	3202      	adds	r2, #2
 80074ea:	f104 010c 	add.w	r1, r4, #12
 80074ee:	0092      	lsls	r2, r2, #2
 80074f0:	300c      	adds	r0, #12
 80074f2:	f7ff ff5b 	bl	80073ac <memcpy>
 80074f6:	4621      	mov	r1, r4
 80074f8:	4638      	mov	r0, r7
 80074fa:	f7ff ffa5 	bl	8007448 <_Bfree>
 80074fe:	4644      	mov	r4, r8
 8007500:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007504:	3501      	adds	r5, #1
 8007506:	615e      	str	r6, [r3, #20]
 8007508:	6125      	str	r5, [r4, #16]
 800750a:	4620      	mov	r0, r4
 800750c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007510:	08008917 	.word	0x08008917
 8007514:	08008928 	.word	0x08008928

08007518 <__hi0bits>:
 8007518:	0c03      	lsrs	r3, r0, #16
 800751a:	041b      	lsls	r3, r3, #16
 800751c:	b9d3      	cbnz	r3, 8007554 <__hi0bits+0x3c>
 800751e:	0400      	lsls	r0, r0, #16
 8007520:	2310      	movs	r3, #16
 8007522:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007526:	bf04      	itt	eq
 8007528:	0200      	lsleq	r0, r0, #8
 800752a:	3308      	addeq	r3, #8
 800752c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007530:	bf04      	itt	eq
 8007532:	0100      	lsleq	r0, r0, #4
 8007534:	3304      	addeq	r3, #4
 8007536:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800753a:	bf04      	itt	eq
 800753c:	0080      	lsleq	r0, r0, #2
 800753e:	3302      	addeq	r3, #2
 8007540:	2800      	cmp	r0, #0
 8007542:	db05      	blt.n	8007550 <__hi0bits+0x38>
 8007544:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007548:	f103 0301 	add.w	r3, r3, #1
 800754c:	bf08      	it	eq
 800754e:	2320      	moveq	r3, #32
 8007550:	4618      	mov	r0, r3
 8007552:	4770      	bx	lr
 8007554:	2300      	movs	r3, #0
 8007556:	e7e4      	b.n	8007522 <__hi0bits+0xa>

08007558 <__lo0bits>:
 8007558:	6803      	ldr	r3, [r0, #0]
 800755a:	f013 0207 	ands.w	r2, r3, #7
 800755e:	4601      	mov	r1, r0
 8007560:	d00b      	beq.n	800757a <__lo0bits+0x22>
 8007562:	07da      	lsls	r2, r3, #31
 8007564:	d423      	bmi.n	80075ae <__lo0bits+0x56>
 8007566:	0798      	lsls	r0, r3, #30
 8007568:	bf49      	itett	mi
 800756a:	085b      	lsrmi	r3, r3, #1
 800756c:	089b      	lsrpl	r3, r3, #2
 800756e:	2001      	movmi	r0, #1
 8007570:	600b      	strmi	r3, [r1, #0]
 8007572:	bf5c      	itt	pl
 8007574:	600b      	strpl	r3, [r1, #0]
 8007576:	2002      	movpl	r0, #2
 8007578:	4770      	bx	lr
 800757a:	b298      	uxth	r0, r3
 800757c:	b9a8      	cbnz	r0, 80075aa <__lo0bits+0x52>
 800757e:	0c1b      	lsrs	r3, r3, #16
 8007580:	2010      	movs	r0, #16
 8007582:	b2da      	uxtb	r2, r3
 8007584:	b90a      	cbnz	r2, 800758a <__lo0bits+0x32>
 8007586:	3008      	adds	r0, #8
 8007588:	0a1b      	lsrs	r3, r3, #8
 800758a:	071a      	lsls	r2, r3, #28
 800758c:	bf04      	itt	eq
 800758e:	091b      	lsreq	r3, r3, #4
 8007590:	3004      	addeq	r0, #4
 8007592:	079a      	lsls	r2, r3, #30
 8007594:	bf04      	itt	eq
 8007596:	089b      	lsreq	r3, r3, #2
 8007598:	3002      	addeq	r0, #2
 800759a:	07da      	lsls	r2, r3, #31
 800759c:	d403      	bmi.n	80075a6 <__lo0bits+0x4e>
 800759e:	085b      	lsrs	r3, r3, #1
 80075a0:	f100 0001 	add.w	r0, r0, #1
 80075a4:	d005      	beq.n	80075b2 <__lo0bits+0x5a>
 80075a6:	600b      	str	r3, [r1, #0]
 80075a8:	4770      	bx	lr
 80075aa:	4610      	mov	r0, r2
 80075ac:	e7e9      	b.n	8007582 <__lo0bits+0x2a>
 80075ae:	2000      	movs	r0, #0
 80075b0:	4770      	bx	lr
 80075b2:	2020      	movs	r0, #32
 80075b4:	4770      	bx	lr
	...

080075b8 <__i2b>:
 80075b8:	b510      	push	{r4, lr}
 80075ba:	460c      	mov	r4, r1
 80075bc:	2101      	movs	r1, #1
 80075be:	f7ff ff03 	bl	80073c8 <_Balloc>
 80075c2:	4602      	mov	r2, r0
 80075c4:	b928      	cbnz	r0, 80075d2 <__i2b+0x1a>
 80075c6:	4b05      	ldr	r3, [pc, #20]	; (80075dc <__i2b+0x24>)
 80075c8:	4805      	ldr	r0, [pc, #20]	; (80075e0 <__i2b+0x28>)
 80075ca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80075ce:	f000 fb85 	bl	8007cdc <__assert_func>
 80075d2:	2301      	movs	r3, #1
 80075d4:	6144      	str	r4, [r0, #20]
 80075d6:	6103      	str	r3, [r0, #16]
 80075d8:	bd10      	pop	{r4, pc}
 80075da:	bf00      	nop
 80075dc:	08008917 	.word	0x08008917
 80075e0:	08008928 	.word	0x08008928

080075e4 <__multiply>:
 80075e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075e8:	4691      	mov	r9, r2
 80075ea:	690a      	ldr	r2, [r1, #16]
 80075ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80075f0:	429a      	cmp	r2, r3
 80075f2:	bfb8      	it	lt
 80075f4:	460b      	movlt	r3, r1
 80075f6:	460c      	mov	r4, r1
 80075f8:	bfbc      	itt	lt
 80075fa:	464c      	movlt	r4, r9
 80075fc:	4699      	movlt	r9, r3
 80075fe:	6927      	ldr	r7, [r4, #16]
 8007600:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007604:	68a3      	ldr	r3, [r4, #8]
 8007606:	6861      	ldr	r1, [r4, #4]
 8007608:	eb07 060a 	add.w	r6, r7, sl
 800760c:	42b3      	cmp	r3, r6
 800760e:	b085      	sub	sp, #20
 8007610:	bfb8      	it	lt
 8007612:	3101      	addlt	r1, #1
 8007614:	f7ff fed8 	bl	80073c8 <_Balloc>
 8007618:	b930      	cbnz	r0, 8007628 <__multiply+0x44>
 800761a:	4602      	mov	r2, r0
 800761c:	4b44      	ldr	r3, [pc, #272]	; (8007730 <__multiply+0x14c>)
 800761e:	4845      	ldr	r0, [pc, #276]	; (8007734 <__multiply+0x150>)
 8007620:	f240 115d 	movw	r1, #349	; 0x15d
 8007624:	f000 fb5a 	bl	8007cdc <__assert_func>
 8007628:	f100 0514 	add.w	r5, r0, #20
 800762c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007630:	462b      	mov	r3, r5
 8007632:	2200      	movs	r2, #0
 8007634:	4543      	cmp	r3, r8
 8007636:	d321      	bcc.n	800767c <__multiply+0x98>
 8007638:	f104 0314 	add.w	r3, r4, #20
 800763c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007640:	f109 0314 	add.w	r3, r9, #20
 8007644:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007648:	9202      	str	r2, [sp, #8]
 800764a:	1b3a      	subs	r2, r7, r4
 800764c:	3a15      	subs	r2, #21
 800764e:	f022 0203 	bic.w	r2, r2, #3
 8007652:	3204      	adds	r2, #4
 8007654:	f104 0115 	add.w	r1, r4, #21
 8007658:	428f      	cmp	r7, r1
 800765a:	bf38      	it	cc
 800765c:	2204      	movcc	r2, #4
 800765e:	9201      	str	r2, [sp, #4]
 8007660:	9a02      	ldr	r2, [sp, #8]
 8007662:	9303      	str	r3, [sp, #12]
 8007664:	429a      	cmp	r2, r3
 8007666:	d80c      	bhi.n	8007682 <__multiply+0x9e>
 8007668:	2e00      	cmp	r6, #0
 800766a:	dd03      	ble.n	8007674 <__multiply+0x90>
 800766c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007670:	2b00      	cmp	r3, #0
 8007672:	d05a      	beq.n	800772a <__multiply+0x146>
 8007674:	6106      	str	r6, [r0, #16]
 8007676:	b005      	add	sp, #20
 8007678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800767c:	f843 2b04 	str.w	r2, [r3], #4
 8007680:	e7d8      	b.n	8007634 <__multiply+0x50>
 8007682:	f8b3 a000 	ldrh.w	sl, [r3]
 8007686:	f1ba 0f00 	cmp.w	sl, #0
 800768a:	d024      	beq.n	80076d6 <__multiply+0xf2>
 800768c:	f104 0e14 	add.w	lr, r4, #20
 8007690:	46a9      	mov	r9, r5
 8007692:	f04f 0c00 	mov.w	ip, #0
 8007696:	f85e 2b04 	ldr.w	r2, [lr], #4
 800769a:	f8d9 1000 	ldr.w	r1, [r9]
 800769e:	fa1f fb82 	uxth.w	fp, r2
 80076a2:	b289      	uxth	r1, r1
 80076a4:	fb0a 110b 	mla	r1, sl, fp, r1
 80076a8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80076ac:	f8d9 2000 	ldr.w	r2, [r9]
 80076b0:	4461      	add	r1, ip
 80076b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80076b6:	fb0a c20b 	mla	r2, sl, fp, ip
 80076ba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80076be:	b289      	uxth	r1, r1
 80076c0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80076c4:	4577      	cmp	r7, lr
 80076c6:	f849 1b04 	str.w	r1, [r9], #4
 80076ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80076ce:	d8e2      	bhi.n	8007696 <__multiply+0xb2>
 80076d0:	9a01      	ldr	r2, [sp, #4]
 80076d2:	f845 c002 	str.w	ip, [r5, r2]
 80076d6:	9a03      	ldr	r2, [sp, #12]
 80076d8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80076dc:	3304      	adds	r3, #4
 80076de:	f1b9 0f00 	cmp.w	r9, #0
 80076e2:	d020      	beq.n	8007726 <__multiply+0x142>
 80076e4:	6829      	ldr	r1, [r5, #0]
 80076e6:	f104 0c14 	add.w	ip, r4, #20
 80076ea:	46ae      	mov	lr, r5
 80076ec:	f04f 0a00 	mov.w	sl, #0
 80076f0:	f8bc b000 	ldrh.w	fp, [ip]
 80076f4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80076f8:	fb09 220b 	mla	r2, r9, fp, r2
 80076fc:	4492      	add	sl, r2
 80076fe:	b289      	uxth	r1, r1
 8007700:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007704:	f84e 1b04 	str.w	r1, [lr], #4
 8007708:	f85c 2b04 	ldr.w	r2, [ip], #4
 800770c:	f8be 1000 	ldrh.w	r1, [lr]
 8007710:	0c12      	lsrs	r2, r2, #16
 8007712:	fb09 1102 	mla	r1, r9, r2, r1
 8007716:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800771a:	4567      	cmp	r7, ip
 800771c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007720:	d8e6      	bhi.n	80076f0 <__multiply+0x10c>
 8007722:	9a01      	ldr	r2, [sp, #4]
 8007724:	50a9      	str	r1, [r5, r2]
 8007726:	3504      	adds	r5, #4
 8007728:	e79a      	b.n	8007660 <__multiply+0x7c>
 800772a:	3e01      	subs	r6, #1
 800772c:	e79c      	b.n	8007668 <__multiply+0x84>
 800772e:	bf00      	nop
 8007730:	08008917 	.word	0x08008917
 8007734:	08008928 	.word	0x08008928

08007738 <__pow5mult>:
 8007738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800773c:	4615      	mov	r5, r2
 800773e:	f012 0203 	ands.w	r2, r2, #3
 8007742:	4606      	mov	r6, r0
 8007744:	460f      	mov	r7, r1
 8007746:	d007      	beq.n	8007758 <__pow5mult+0x20>
 8007748:	4c25      	ldr	r4, [pc, #148]	; (80077e0 <__pow5mult+0xa8>)
 800774a:	3a01      	subs	r2, #1
 800774c:	2300      	movs	r3, #0
 800774e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007752:	f7ff fe9b 	bl	800748c <__multadd>
 8007756:	4607      	mov	r7, r0
 8007758:	10ad      	asrs	r5, r5, #2
 800775a:	d03d      	beq.n	80077d8 <__pow5mult+0xa0>
 800775c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800775e:	b97c      	cbnz	r4, 8007780 <__pow5mult+0x48>
 8007760:	2010      	movs	r0, #16
 8007762:	f7ff fe1b 	bl	800739c <malloc>
 8007766:	4602      	mov	r2, r0
 8007768:	6270      	str	r0, [r6, #36]	; 0x24
 800776a:	b928      	cbnz	r0, 8007778 <__pow5mult+0x40>
 800776c:	4b1d      	ldr	r3, [pc, #116]	; (80077e4 <__pow5mult+0xac>)
 800776e:	481e      	ldr	r0, [pc, #120]	; (80077e8 <__pow5mult+0xb0>)
 8007770:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007774:	f000 fab2 	bl	8007cdc <__assert_func>
 8007778:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800777c:	6004      	str	r4, [r0, #0]
 800777e:	60c4      	str	r4, [r0, #12]
 8007780:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007784:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007788:	b94c      	cbnz	r4, 800779e <__pow5mult+0x66>
 800778a:	f240 2171 	movw	r1, #625	; 0x271
 800778e:	4630      	mov	r0, r6
 8007790:	f7ff ff12 	bl	80075b8 <__i2b>
 8007794:	2300      	movs	r3, #0
 8007796:	f8c8 0008 	str.w	r0, [r8, #8]
 800779a:	4604      	mov	r4, r0
 800779c:	6003      	str	r3, [r0, #0]
 800779e:	f04f 0900 	mov.w	r9, #0
 80077a2:	07eb      	lsls	r3, r5, #31
 80077a4:	d50a      	bpl.n	80077bc <__pow5mult+0x84>
 80077a6:	4639      	mov	r1, r7
 80077a8:	4622      	mov	r2, r4
 80077aa:	4630      	mov	r0, r6
 80077ac:	f7ff ff1a 	bl	80075e4 <__multiply>
 80077b0:	4639      	mov	r1, r7
 80077b2:	4680      	mov	r8, r0
 80077b4:	4630      	mov	r0, r6
 80077b6:	f7ff fe47 	bl	8007448 <_Bfree>
 80077ba:	4647      	mov	r7, r8
 80077bc:	106d      	asrs	r5, r5, #1
 80077be:	d00b      	beq.n	80077d8 <__pow5mult+0xa0>
 80077c0:	6820      	ldr	r0, [r4, #0]
 80077c2:	b938      	cbnz	r0, 80077d4 <__pow5mult+0x9c>
 80077c4:	4622      	mov	r2, r4
 80077c6:	4621      	mov	r1, r4
 80077c8:	4630      	mov	r0, r6
 80077ca:	f7ff ff0b 	bl	80075e4 <__multiply>
 80077ce:	6020      	str	r0, [r4, #0]
 80077d0:	f8c0 9000 	str.w	r9, [r0]
 80077d4:	4604      	mov	r4, r0
 80077d6:	e7e4      	b.n	80077a2 <__pow5mult+0x6a>
 80077d8:	4638      	mov	r0, r7
 80077da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077de:	bf00      	nop
 80077e0:	08008a78 	.word	0x08008a78
 80077e4:	080088a5 	.word	0x080088a5
 80077e8:	08008928 	.word	0x08008928

080077ec <__lshift>:
 80077ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077f0:	460c      	mov	r4, r1
 80077f2:	6849      	ldr	r1, [r1, #4]
 80077f4:	6923      	ldr	r3, [r4, #16]
 80077f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80077fa:	68a3      	ldr	r3, [r4, #8]
 80077fc:	4607      	mov	r7, r0
 80077fe:	4691      	mov	r9, r2
 8007800:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007804:	f108 0601 	add.w	r6, r8, #1
 8007808:	42b3      	cmp	r3, r6
 800780a:	db0b      	blt.n	8007824 <__lshift+0x38>
 800780c:	4638      	mov	r0, r7
 800780e:	f7ff fddb 	bl	80073c8 <_Balloc>
 8007812:	4605      	mov	r5, r0
 8007814:	b948      	cbnz	r0, 800782a <__lshift+0x3e>
 8007816:	4602      	mov	r2, r0
 8007818:	4b2a      	ldr	r3, [pc, #168]	; (80078c4 <__lshift+0xd8>)
 800781a:	482b      	ldr	r0, [pc, #172]	; (80078c8 <__lshift+0xdc>)
 800781c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007820:	f000 fa5c 	bl	8007cdc <__assert_func>
 8007824:	3101      	adds	r1, #1
 8007826:	005b      	lsls	r3, r3, #1
 8007828:	e7ee      	b.n	8007808 <__lshift+0x1c>
 800782a:	2300      	movs	r3, #0
 800782c:	f100 0114 	add.w	r1, r0, #20
 8007830:	f100 0210 	add.w	r2, r0, #16
 8007834:	4618      	mov	r0, r3
 8007836:	4553      	cmp	r3, sl
 8007838:	db37      	blt.n	80078aa <__lshift+0xbe>
 800783a:	6920      	ldr	r0, [r4, #16]
 800783c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007840:	f104 0314 	add.w	r3, r4, #20
 8007844:	f019 091f 	ands.w	r9, r9, #31
 8007848:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800784c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007850:	d02f      	beq.n	80078b2 <__lshift+0xc6>
 8007852:	f1c9 0e20 	rsb	lr, r9, #32
 8007856:	468a      	mov	sl, r1
 8007858:	f04f 0c00 	mov.w	ip, #0
 800785c:	681a      	ldr	r2, [r3, #0]
 800785e:	fa02 f209 	lsl.w	r2, r2, r9
 8007862:	ea42 020c 	orr.w	r2, r2, ip
 8007866:	f84a 2b04 	str.w	r2, [sl], #4
 800786a:	f853 2b04 	ldr.w	r2, [r3], #4
 800786e:	4298      	cmp	r0, r3
 8007870:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007874:	d8f2      	bhi.n	800785c <__lshift+0x70>
 8007876:	1b03      	subs	r3, r0, r4
 8007878:	3b15      	subs	r3, #21
 800787a:	f023 0303 	bic.w	r3, r3, #3
 800787e:	3304      	adds	r3, #4
 8007880:	f104 0215 	add.w	r2, r4, #21
 8007884:	4290      	cmp	r0, r2
 8007886:	bf38      	it	cc
 8007888:	2304      	movcc	r3, #4
 800788a:	f841 c003 	str.w	ip, [r1, r3]
 800788e:	f1bc 0f00 	cmp.w	ip, #0
 8007892:	d001      	beq.n	8007898 <__lshift+0xac>
 8007894:	f108 0602 	add.w	r6, r8, #2
 8007898:	3e01      	subs	r6, #1
 800789a:	4638      	mov	r0, r7
 800789c:	612e      	str	r6, [r5, #16]
 800789e:	4621      	mov	r1, r4
 80078a0:	f7ff fdd2 	bl	8007448 <_Bfree>
 80078a4:	4628      	mov	r0, r5
 80078a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80078ae:	3301      	adds	r3, #1
 80078b0:	e7c1      	b.n	8007836 <__lshift+0x4a>
 80078b2:	3904      	subs	r1, #4
 80078b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80078b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80078bc:	4298      	cmp	r0, r3
 80078be:	d8f9      	bhi.n	80078b4 <__lshift+0xc8>
 80078c0:	e7ea      	b.n	8007898 <__lshift+0xac>
 80078c2:	bf00      	nop
 80078c4:	08008917 	.word	0x08008917
 80078c8:	08008928 	.word	0x08008928

080078cc <__mcmp>:
 80078cc:	b530      	push	{r4, r5, lr}
 80078ce:	6902      	ldr	r2, [r0, #16]
 80078d0:	690c      	ldr	r4, [r1, #16]
 80078d2:	1b12      	subs	r2, r2, r4
 80078d4:	d10e      	bne.n	80078f4 <__mcmp+0x28>
 80078d6:	f100 0314 	add.w	r3, r0, #20
 80078da:	3114      	adds	r1, #20
 80078dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80078e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80078e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80078e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80078ec:	42a5      	cmp	r5, r4
 80078ee:	d003      	beq.n	80078f8 <__mcmp+0x2c>
 80078f0:	d305      	bcc.n	80078fe <__mcmp+0x32>
 80078f2:	2201      	movs	r2, #1
 80078f4:	4610      	mov	r0, r2
 80078f6:	bd30      	pop	{r4, r5, pc}
 80078f8:	4283      	cmp	r3, r0
 80078fa:	d3f3      	bcc.n	80078e4 <__mcmp+0x18>
 80078fc:	e7fa      	b.n	80078f4 <__mcmp+0x28>
 80078fe:	f04f 32ff 	mov.w	r2, #4294967295
 8007902:	e7f7      	b.n	80078f4 <__mcmp+0x28>

08007904 <__mdiff>:
 8007904:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007908:	460c      	mov	r4, r1
 800790a:	4606      	mov	r6, r0
 800790c:	4611      	mov	r1, r2
 800790e:	4620      	mov	r0, r4
 8007910:	4690      	mov	r8, r2
 8007912:	f7ff ffdb 	bl	80078cc <__mcmp>
 8007916:	1e05      	subs	r5, r0, #0
 8007918:	d110      	bne.n	800793c <__mdiff+0x38>
 800791a:	4629      	mov	r1, r5
 800791c:	4630      	mov	r0, r6
 800791e:	f7ff fd53 	bl	80073c8 <_Balloc>
 8007922:	b930      	cbnz	r0, 8007932 <__mdiff+0x2e>
 8007924:	4b3a      	ldr	r3, [pc, #232]	; (8007a10 <__mdiff+0x10c>)
 8007926:	4602      	mov	r2, r0
 8007928:	f240 2132 	movw	r1, #562	; 0x232
 800792c:	4839      	ldr	r0, [pc, #228]	; (8007a14 <__mdiff+0x110>)
 800792e:	f000 f9d5 	bl	8007cdc <__assert_func>
 8007932:	2301      	movs	r3, #1
 8007934:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007938:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800793c:	bfa4      	itt	ge
 800793e:	4643      	movge	r3, r8
 8007940:	46a0      	movge	r8, r4
 8007942:	4630      	mov	r0, r6
 8007944:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007948:	bfa6      	itte	ge
 800794a:	461c      	movge	r4, r3
 800794c:	2500      	movge	r5, #0
 800794e:	2501      	movlt	r5, #1
 8007950:	f7ff fd3a 	bl	80073c8 <_Balloc>
 8007954:	b920      	cbnz	r0, 8007960 <__mdiff+0x5c>
 8007956:	4b2e      	ldr	r3, [pc, #184]	; (8007a10 <__mdiff+0x10c>)
 8007958:	4602      	mov	r2, r0
 800795a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800795e:	e7e5      	b.n	800792c <__mdiff+0x28>
 8007960:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007964:	6926      	ldr	r6, [r4, #16]
 8007966:	60c5      	str	r5, [r0, #12]
 8007968:	f104 0914 	add.w	r9, r4, #20
 800796c:	f108 0514 	add.w	r5, r8, #20
 8007970:	f100 0e14 	add.w	lr, r0, #20
 8007974:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007978:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800797c:	f108 0210 	add.w	r2, r8, #16
 8007980:	46f2      	mov	sl, lr
 8007982:	2100      	movs	r1, #0
 8007984:	f859 3b04 	ldr.w	r3, [r9], #4
 8007988:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800798c:	fa1f f883 	uxth.w	r8, r3
 8007990:	fa11 f18b 	uxtah	r1, r1, fp
 8007994:	0c1b      	lsrs	r3, r3, #16
 8007996:	eba1 0808 	sub.w	r8, r1, r8
 800799a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800799e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80079a2:	fa1f f888 	uxth.w	r8, r8
 80079a6:	1419      	asrs	r1, r3, #16
 80079a8:	454e      	cmp	r6, r9
 80079aa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80079ae:	f84a 3b04 	str.w	r3, [sl], #4
 80079b2:	d8e7      	bhi.n	8007984 <__mdiff+0x80>
 80079b4:	1b33      	subs	r3, r6, r4
 80079b6:	3b15      	subs	r3, #21
 80079b8:	f023 0303 	bic.w	r3, r3, #3
 80079bc:	3304      	adds	r3, #4
 80079be:	3415      	adds	r4, #21
 80079c0:	42a6      	cmp	r6, r4
 80079c2:	bf38      	it	cc
 80079c4:	2304      	movcc	r3, #4
 80079c6:	441d      	add	r5, r3
 80079c8:	4473      	add	r3, lr
 80079ca:	469e      	mov	lr, r3
 80079cc:	462e      	mov	r6, r5
 80079ce:	4566      	cmp	r6, ip
 80079d0:	d30e      	bcc.n	80079f0 <__mdiff+0xec>
 80079d2:	f10c 0203 	add.w	r2, ip, #3
 80079d6:	1b52      	subs	r2, r2, r5
 80079d8:	f022 0203 	bic.w	r2, r2, #3
 80079dc:	3d03      	subs	r5, #3
 80079de:	45ac      	cmp	ip, r5
 80079e0:	bf38      	it	cc
 80079e2:	2200      	movcc	r2, #0
 80079e4:	441a      	add	r2, r3
 80079e6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80079ea:	b17b      	cbz	r3, 8007a0c <__mdiff+0x108>
 80079ec:	6107      	str	r7, [r0, #16]
 80079ee:	e7a3      	b.n	8007938 <__mdiff+0x34>
 80079f0:	f856 8b04 	ldr.w	r8, [r6], #4
 80079f4:	fa11 f288 	uxtah	r2, r1, r8
 80079f8:	1414      	asrs	r4, r2, #16
 80079fa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80079fe:	b292      	uxth	r2, r2
 8007a00:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007a04:	f84e 2b04 	str.w	r2, [lr], #4
 8007a08:	1421      	asrs	r1, r4, #16
 8007a0a:	e7e0      	b.n	80079ce <__mdiff+0xca>
 8007a0c:	3f01      	subs	r7, #1
 8007a0e:	e7ea      	b.n	80079e6 <__mdiff+0xe2>
 8007a10:	08008917 	.word	0x08008917
 8007a14:	08008928 	.word	0x08008928

08007a18 <__d2b>:
 8007a18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007a1c:	4689      	mov	r9, r1
 8007a1e:	2101      	movs	r1, #1
 8007a20:	ec57 6b10 	vmov	r6, r7, d0
 8007a24:	4690      	mov	r8, r2
 8007a26:	f7ff fccf 	bl	80073c8 <_Balloc>
 8007a2a:	4604      	mov	r4, r0
 8007a2c:	b930      	cbnz	r0, 8007a3c <__d2b+0x24>
 8007a2e:	4602      	mov	r2, r0
 8007a30:	4b25      	ldr	r3, [pc, #148]	; (8007ac8 <__d2b+0xb0>)
 8007a32:	4826      	ldr	r0, [pc, #152]	; (8007acc <__d2b+0xb4>)
 8007a34:	f240 310a 	movw	r1, #778	; 0x30a
 8007a38:	f000 f950 	bl	8007cdc <__assert_func>
 8007a3c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007a40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007a44:	bb35      	cbnz	r5, 8007a94 <__d2b+0x7c>
 8007a46:	2e00      	cmp	r6, #0
 8007a48:	9301      	str	r3, [sp, #4]
 8007a4a:	d028      	beq.n	8007a9e <__d2b+0x86>
 8007a4c:	4668      	mov	r0, sp
 8007a4e:	9600      	str	r6, [sp, #0]
 8007a50:	f7ff fd82 	bl	8007558 <__lo0bits>
 8007a54:	9900      	ldr	r1, [sp, #0]
 8007a56:	b300      	cbz	r0, 8007a9a <__d2b+0x82>
 8007a58:	9a01      	ldr	r2, [sp, #4]
 8007a5a:	f1c0 0320 	rsb	r3, r0, #32
 8007a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8007a62:	430b      	orrs	r3, r1
 8007a64:	40c2      	lsrs	r2, r0
 8007a66:	6163      	str	r3, [r4, #20]
 8007a68:	9201      	str	r2, [sp, #4]
 8007a6a:	9b01      	ldr	r3, [sp, #4]
 8007a6c:	61a3      	str	r3, [r4, #24]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	bf14      	ite	ne
 8007a72:	2202      	movne	r2, #2
 8007a74:	2201      	moveq	r2, #1
 8007a76:	6122      	str	r2, [r4, #16]
 8007a78:	b1d5      	cbz	r5, 8007ab0 <__d2b+0x98>
 8007a7a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007a7e:	4405      	add	r5, r0
 8007a80:	f8c9 5000 	str.w	r5, [r9]
 8007a84:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007a88:	f8c8 0000 	str.w	r0, [r8]
 8007a8c:	4620      	mov	r0, r4
 8007a8e:	b003      	add	sp, #12
 8007a90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007a98:	e7d5      	b.n	8007a46 <__d2b+0x2e>
 8007a9a:	6161      	str	r1, [r4, #20]
 8007a9c:	e7e5      	b.n	8007a6a <__d2b+0x52>
 8007a9e:	a801      	add	r0, sp, #4
 8007aa0:	f7ff fd5a 	bl	8007558 <__lo0bits>
 8007aa4:	9b01      	ldr	r3, [sp, #4]
 8007aa6:	6163      	str	r3, [r4, #20]
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	6122      	str	r2, [r4, #16]
 8007aac:	3020      	adds	r0, #32
 8007aae:	e7e3      	b.n	8007a78 <__d2b+0x60>
 8007ab0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007ab4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007ab8:	f8c9 0000 	str.w	r0, [r9]
 8007abc:	6918      	ldr	r0, [r3, #16]
 8007abe:	f7ff fd2b 	bl	8007518 <__hi0bits>
 8007ac2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007ac6:	e7df      	b.n	8007a88 <__d2b+0x70>
 8007ac8:	08008917 	.word	0x08008917
 8007acc:	08008928 	.word	0x08008928

08007ad0 <_calloc_r>:
 8007ad0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ad2:	fba1 2402 	umull	r2, r4, r1, r2
 8007ad6:	b94c      	cbnz	r4, 8007aec <_calloc_r+0x1c>
 8007ad8:	4611      	mov	r1, r2
 8007ada:	9201      	str	r2, [sp, #4]
 8007adc:	f000 f87a 	bl	8007bd4 <_malloc_r>
 8007ae0:	9a01      	ldr	r2, [sp, #4]
 8007ae2:	4605      	mov	r5, r0
 8007ae4:	b930      	cbnz	r0, 8007af4 <_calloc_r+0x24>
 8007ae6:	4628      	mov	r0, r5
 8007ae8:	b003      	add	sp, #12
 8007aea:	bd30      	pop	{r4, r5, pc}
 8007aec:	220c      	movs	r2, #12
 8007aee:	6002      	str	r2, [r0, #0]
 8007af0:	2500      	movs	r5, #0
 8007af2:	e7f8      	b.n	8007ae6 <_calloc_r+0x16>
 8007af4:	4621      	mov	r1, r4
 8007af6:	f7fe f95f 	bl	8005db8 <memset>
 8007afa:	e7f4      	b.n	8007ae6 <_calloc_r+0x16>

08007afc <_free_r>:
 8007afc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007afe:	2900      	cmp	r1, #0
 8007b00:	d044      	beq.n	8007b8c <_free_r+0x90>
 8007b02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b06:	9001      	str	r0, [sp, #4]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	f1a1 0404 	sub.w	r4, r1, #4
 8007b0e:	bfb8      	it	lt
 8007b10:	18e4      	addlt	r4, r4, r3
 8007b12:	f000 f925 	bl	8007d60 <__malloc_lock>
 8007b16:	4a1e      	ldr	r2, [pc, #120]	; (8007b90 <_free_r+0x94>)
 8007b18:	9801      	ldr	r0, [sp, #4]
 8007b1a:	6813      	ldr	r3, [r2, #0]
 8007b1c:	b933      	cbnz	r3, 8007b2c <_free_r+0x30>
 8007b1e:	6063      	str	r3, [r4, #4]
 8007b20:	6014      	str	r4, [r2, #0]
 8007b22:	b003      	add	sp, #12
 8007b24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007b28:	f000 b920 	b.w	8007d6c <__malloc_unlock>
 8007b2c:	42a3      	cmp	r3, r4
 8007b2e:	d908      	bls.n	8007b42 <_free_r+0x46>
 8007b30:	6825      	ldr	r5, [r4, #0]
 8007b32:	1961      	adds	r1, r4, r5
 8007b34:	428b      	cmp	r3, r1
 8007b36:	bf01      	itttt	eq
 8007b38:	6819      	ldreq	r1, [r3, #0]
 8007b3a:	685b      	ldreq	r3, [r3, #4]
 8007b3c:	1949      	addeq	r1, r1, r5
 8007b3e:	6021      	streq	r1, [r4, #0]
 8007b40:	e7ed      	b.n	8007b1e <_free_r+0x22>
 8007b42:	461a      	mov	r2, r3
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	b10b      	cbz	r3, 8007b4c <_free_r+0x50>
 8007b48:	42a3      	cmp	r3, r4
 8007b4a:	d9fa      	bls.n	8007b42 <_free_r+0x46>
 8007b4c:	6811      	ldr	r1, [r2, #0]
 8007b4e:	1855      	adds	r5, r2, r1
 8007b50:	42a5      	cmp	r5, r4
 8007b52:	d10b      	bne.n	8007b6c <_free_r+0x70>
 8007b54:	6824      	ldr	r4, [r4, #0]
 8007b56:	4421      	add	r1, r4
 8007b58:	1854      	adds	r4, r2, r1
 8007b5a:	42a3      	cmp	r3, r4
 8007b5c:	6011      	str	r1, [r2, #0]
 8007b5e:	d1e0      	bne.n	8007b22 <_free_r+0x26>
 8007b60:	681c      	ldr	r4, [r3, #0]
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	6053      	str	r3, [r2, #4]
 8007b66:	4421      	add	r1, r4
 8007b68:	6011      	str	r1, [r2, #0]
 8007b6a:	e7da      	b.n	8007b22 <_free_r+0x26>
 8007b6c:	d902      	bls.n	8007b74 <_free_r+0x78>
 8007b6e:	230c      	movs	r3, #12
 8007b70:	6003      	str	r3, [r0, #0]
 8007b72:	e7d6      	b.n	8007b22 <_free_r+0x26>
 8007b74:	6825      	ldr	r5, [r4, #0]
 8007b76:	1961      	adds	r1, r4, r5
 8007b78:	428b      	cmp	r3, r1
 8007b7a:	bf04      	itt	eq
 8007b7c:	6819      	ldreq	r1, [r3, #0]
 8007b7e:	685b      	ldreq	r3, [r3, #4]
 8007b80:	6063      	str	r3, [r4, #4]
 8007b82:	bf04      	itt	eq
 8007b84:	1949      	addeq	r1, r1, r5
 8007b86:	6021      	streq	r1, [r4, #0]
 8007b88:	6054      	str	r4, [r2, #4]
 8007b8a:	e7ca      	b.n	8007b22 <_free_r+0x26>
 8007b8c:	b003      	add	sp, #12
 8007b8e:	bd30      	pop	{r4, r5, pc}
 8007b90:	200003a0 	.word	0x200003a0

08007b94 <sbrk_aligned>:
 8007b94:	b570      	push	{r4, r5, r6, lr}
 8007b96:	4e0e      	ldr	r6, [pc, #56]	; (8007bd0 <sbrk_aligned+0x3c>)
 8007b98:	460c      	mov	r4, r1
 8007b9a:	6831      	ldr	r1, [r6, #0]
 8007b9c:	4605      	mov	r5, r0
 8007b9e:	b911      	cbnz	r1, 8007ba6 <sbrk_aligned+0x12>
 8007ba0:	f000 f88c 	bl	8007cbc <_sbrk_r>
 8007ba4:	6030      	str	r0, [r6, #0]
 8007ba6:	4621      	mov	r1, r4
 8007ba8:	4628      	mov	r0, r5
 8007baa:	f000 f887 	bl	8007cbc <_sbrk_r>
 8007bae:	1c43      	adds	r3, r0, #1
 8007bb0:	d00a      	beq.n	8007bc8 <sbrk_aligned+0x34>
 8007bb2:	1cc4      	adds	r4, r0, #3
 8007bb4:	f024 0403 	bic.w	r4, r4, #3
 8007bb8:	42a0      	cmp	r0, r4
 8007bba:	d007      	beq.n	8007bcc <sbrk_aligned+0x38>
 8007bbc:	1a21      	subs	r1, r4, r0
 8007bbe:	4628      	mov	r0, r5
 8007bc0:	f000 f87c 	bl	8007cbc <_sbrk_r>
 8007bc4:	3001      	adds	r0, #1
 8007bc6:	d101      	bne.n	8007bcc <sbrk_aligned+0x38>
 8007bc8:	f04f 34ff 	mov.w	r4, #4294967295
 8007bcc:	4620      	mov	r0, r4
 8007bce:	bd70      	pop	{r4, r5, r6, pc}
 8007bd0:	200003a4 	.word	0x200003a4

08007bd4 <_malloc_r>:
 8007bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bd8:	1ccd      	adds	r5, r1, #3
 8007bda:	f025 0503 	bic.w	r5, r5, #3
 8007bde:	3508      	adds	r5, #8
 8007be0:	2d0c      	cmp	r5, #12
 8007be2:	bf38      	it	cc
 8007be4:	250c      	movcc	r5, #12
 8007be6:	2d00      	cmp	r5, #0
 8007be8:	4607      	mov	r7, r0
 8007bea:	db01      	blt.n	8007bf0 <_malloc_r+0x1c>
 8007bec:	42a9      	cmp	r1, r5
 8007bee:	d905      	bls.n	8007bfc <_malloc_r+0x28>
 8007bf0:	230c      	movs	r3, #12
 8007bf2:	603b      	str	r3, [r7, #0]
 8007bf4:	2600      	movs	r6, #0
 8007bf6:	4630      	mov	r0, r6
 8007bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bfc:	4e2e      	ldr	r6, [pc, #184]	; (8007cb8 <_malloc_r+0xe4>)
 8007bfe:	f000 f8af 	bl	8007d60 <__malloc_lock>
 8007c02:	6833      	ldr	r3, [r6, #0]
 8007c04:	461c      	mov	r4, r3
 8007c06:	bb34      	cbnz	r4, 8007c56 <_malloc_r+0x82>
 8007c08:	4629      	mov	r1, r5
 8007c0a:	4638      	mov	r0, r7
 8007c0c:	f7ff ffc2 	bl	8007b94 <sbrk_aligned>
 8007c10:	1c43      	adds	r3, r0, #1
 8007c12:	4604      	mov	r4, r0
 8007c14:	d14d      	bne.n	8007cb2 <_malloc_r+0xde>
 8007c16:	6834      	ldr	r4, [r6, #0]
 8007c18:	4626      	mov	r6, r4
 8007c1a:	2e00      	cmp	r6, #0
 8007c1c:	d140      	bne.n	8007ca0 <_malloc_r+0xcc>
 8007c1e:	6823      	ldr	r3, [r4, #0]
 8007c20:	4631      	mov	r1, r6
 8007c22:	4638      	mov	r0, r7
 8007c24:	eb04 0803 	add.w	r8, r4, r3
 8007c28:	f000 f848 	bl	8007cbc <_sbrk_r>
 8007c2c:	4580      	cmp	r8, r0
 8007c2e:	d13a      	bne.n	8007ca6 <_malloc_r+0xd2>
 8007c30:	6821      	ldr	r1, [r4, #0]
 8007c32:	3503      	adds	r5, #3
 8007c34:	1a6d      	subs	r5, r5, r1
 8007c36:	f025 0503 	bic.w	r5, r5, #3
 8007c3a:	3508      	adds	r5, #8
 8007c3c:	2d0c      	cmp	r5, #12
 8007c3e:	bf38      	it	cc
 8007c40:	250c      	movcc	r5, #12
 8007c42:	4629      	mov	r1, r5
 8007c44:	4638      	mov	r0, r7
 8007c46:	f7ff ffa5 	bl	8007b94 <sbrk_aligned>
 8007c4a:	3001      	adds	r0, #1
 8007c4c:	d02b      	beq.n	8007ca6 <_malloc_r+0xd2>
 8007c4e:	6823      	ldr	r3, [r4, #0]
 8007c50:	442b      	add	r3, r5
 8007c52:	6023      	str	r3, [r4, #0]
 8007c54:	e00e      	b.n	8007c74 <_malloc_r+0xa0>
 8007c56:	6822      	ldr	r2, [r4, #0]
 8007c58:	1b52      	subs	r2, r2, r5
 8007c5a:	d41e      	bmi.n	8007c9a <_malloc_r+0xc6>
 8007c5c:	2a0b      	cmp	r2, #11
 8007c5e:	d916      	bls.n	8007c8e <_malloc_r+0xba>
 8007c60:	1961      	adds	r1, r4, r5
 8007c62:	42a3      	cmp	r3, r4
 8007c64:	6025      	str	r5, [r4, #0]
 8007c66:	bf18      	it	ne
 8007c68:	6059      	strne	r1, [r3, #4]
 8007c6a:	6863      	ldr	r3, [r4, #4]
 8007c6c:	bf08      	it	eq
 8007c6e:	6031      	streq	r1, [r6, #0]
 8007c70:	5162      	str	r2, [r4, r5]
 8007c72:	604b      	str	r3, [r1, #4]
 8007c74:	4638      	mov	r0, r7
 8007c76:	f104 060b 	add.w	r6, r4, #11
 8007c7a:	f000 f877 	bl	8007d6c <__malloc_unlock>
 8007c7e:	f026 0607 	bic.w	r6, r6, #7
 8007c82:	1d23      	adds	r3, r4, #4
 8007c84:	1af2      	subs	r2, r6, r3
 8007c86:	d0b6      	beq.n	8007bf6 <_malloc_r+0x22>
 8007c88:	1b9b      	subs	r3, r3, r6
 8007c8a:	50a3      	str	r3, [r4, r2]
 8007c8c:	e7b3      	b.n	8007bf6 <_malloc_r+0x22>
 8007c8e:	6862      	ldr	r2, [r4, #4]
 8007c90:	42a3      	cmp	r3, r4
 8007c92:	bf0c      	ite	eq
 8007c94:	6032      	streq	r2, [r6, #0]
 8007c96:	605a      	strne	r2, [r3, #4]
 8007c98:	e7ec      	b.n	8007c74 <_malloc_r+0xa0>
 8007c9a:	4623      	mov	r3, r4
 8007c9c:	6864      	ldr	r4, [r4, #4]
 8007c9e:	e7b2      	b.n	8007c06 <_malloc_r+0x32>
 8007ca0:	4634      	mov	r4, r6
 8007ca2:	6876      	ldr	r6, [r6, #4]
 8007ca4:	e7b9      	b.n	8007c1a <_malloc_r+0x46>
 8007ca6:	230c      	movs	r3, #12
 8007ca8:	603b      	str	r3, [r7, #0]
 8007caa:	4638      	mov	r0, r7
 8007cac:	f000 f85e 	bl	8007d6c <__malloc_unlock>
 8007cb0:	e7a1      	b.n	8007bf6 <_malloc_r+0x22>
 8007cb2:	6025      	str	r5, [r4, #0]
 8007cb4:	e7de      	b.n	8007c74 <_malloc_r+0xa0>
 8007cb6:	bf00      	nop
 8007cb8:	200003a0 	.word	0x200003a0

08007cbc <_sbrk_r>:
 8007cbc:	b538      	push	{r3, r4, r5, lr}
 8007cbe:	4d06      	ldr	r5, [pc, #24]	; (8007cd8 <_sbrk_r+0x1c>)
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	4604      	mov	r4, r0
 8007cc4:	4608      	mov	r0, r1
 8007cc6:	602b      	str	r3, [r5, #0]
 8007cc8:	f7fa f80a 	bl	8001ce0 <_sbrk>
 8007ccc:	1c43      	adds	r3, r0, #1
 8007cce:	d102      	bne.n	8007cd6 <_sbrk_r+0x1a>
 8007cd0:	682b      	ldr	r3, [r5, #0]
 8007cd2:	b103      	cbz	r3, 8007cd6 <_sbrk_r+0x1a>
 8007cd4:	6023      	str	r3, [r4, #0]
 8007cd6:	bd38      	pop	{r3, r4, r5, pc}
 8007cd8:	200003a8 	.word	0x200003a8

08007cdc <__assert_func>:
 8007cdc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007cde:	4614      	mov	r4, r2
 8007ce0:	461a      	mov	r2, r3
 8007ce2:	4b09      	ldr	r3, [pc, #36]	; (8007d08 <__assert_func+0x2c>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4605      	mov	r5, r0
 8007ce8:	68d8      	ldr	r0, [r3, #12]
 8007cea:	b14c      	cbz	r4, 8007d00 <__assert_func+0x24>
 8007cec:	4b07      	ldr	r3, [pc, #28]	; (8007d0c <__assert_func+0x30>)
 8007cee:	9100      	str	r1, [sp, #0]
 8007cf0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007cf4:	4906      	ldr	r1, [pc, #24]	; (8007d10 <__assert_func+0x34>)
 8007cf6:	462b      	mov	r3, r5
 8007cf8:	f000 f80e 	bl	8007d18 <fiprintf>
 8007cfc:	f000 fa64 	bl	80081c8 <abort>
 8007d00:	4b04      	ldr	r3, [pc, #16]	; (8007d14 <__assert_func+0x38>)
 8007d02:	461c      	mov	r4, r3
 8007d04:	e7f3      	b.n	8007cee <__assert_func+0x12>
 8007d06:	bf00      	nop
 8007d08:	2000000c 	.word	0x2000000c
 8007d0c:	08008a84 	.word	0x08008a84
 8007d10:	08008a91 	.word	0x08008a91
 8007d14:	08008abf 	.word	0x08008abf

08007d18 <fiprintf>:
 8007d18:	b40e      	push	{r1, r2, r3}
 8007d1a:	b503      	push	{r0, r1, lr}
 8007d1c:	4601      	mov	r1, r0
 8007d1e:	ab03      	add	r3, sp, #12
 8007d20:	4805      	ldr	r0, [pc, #20]	; (8007d38 <fiprintf+0x20>)
 8007d22:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d26:	6800      	ldr	r0, [r0, #0]
 8007d28:	9301      	str	r3, [sp, #4]
 8007d2a:	f000 f84f 	bl	8007dcc <_vfiprintf_r>
 8007d2e:	b002      	add	sp, #8
 8007d30:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d34:	b003      	add	sp, #12
 8007d36:	4770      	bx	lr
 8007d38:	2000000c 	.word	0x2000000c

08007d3c <__ascii_mbtowc>:
 8007d3c:	b082      	sub	sp, #8
 8007d3e:	b901      	cbnz	r1, 8007d42 <__ascii_mbtowc+0x6>
 8007d40:	a901      	add	r1, sp, #4
 8007d42:	b142      	cbz	r2, 8007d56 <__ascii_mbtowc+0x1a>
 8007d44:	b14b      	cbz	r3, 8007d5a <__ascii_mbtowc+0x1e>
 8007d46:	7813      	ldrb	r3, [r2, #0]
 8007d48:	600b      	str	r3, [r1, #0]
 8007d4a:	7812      	ldrb	r2, [r2, #0]
 8007d4c:	1e10      	subs	r0, r2, #0
 8007d4e:	bf18      	it	ne
 8007d50:	2001      	movne	r0, #1
 8007d52:	b002      	add	sp, #8
 8007d54:	4770      	bx	lr
 8007d56:	4610      	mov	r0, r2
 8007d58:	e7fb      	b.n	8007d52 <__ascii_mbtowc+0x16>
 8007d5a:	f06f 0001 	mvn.w	r0, #1
 8007d5e:	e7f8      	b.n	8007d52 <__ascii_mbtowc+0x16>

08007d60 <__malloc_lock>:
 8007d60:	4801      	ldr	r0, [pc, #4]	; (8007d68 <__malloc_lock+0x8>)
 8007d62:	f000 bbf1 	b.w	8008548 <__retarget_lock_acquire_recursive>
 8007d66:	bf00      	nop
 8007d68:	200003ac 	.word	0x200003ac

08007d6c <__malloc_unlock>:
 8007d6c:	4801      	ldr	r0, [pc, #4]	; (8007d74 <__malloc_unlock+0x8>)
 8007d6e:	f000 bbec 	b.w	800854a <__retarget_lock_release_recursive>
 8007d72:	bf00      	nop
 8007d74:	200003ac 	.word	0x200003ac

08007d78 <__sfputc_r>:
 8007d78:	6893      	ldr	r3, [r2, #8]
 8007d7a:	3b01      	subs	r3, #1
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	b410      	push	{r4}
 8007d80:	6093      	str	r3, [r2, #8]
 8007d82:	da08      	bge.n	8007d96 <__sfputc_r+0x1e>
 8007d84:	6994      	ldr	r4, [r2, #24]
 8007d86:	42a3      	cmp	r3, r4
 8007d88:	db01      	blt.n	8007d8e <__sfputc_r+0x16>
 8007d8a:	290a      	cmp	r1, #10
 8007d8c:	d103      	bne.n	8007d96 <__sfputc_r+0x1e>
 8007d8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d92:	f000 b94b 	b.w	800802c <__swbuf_r>
 8007d96:	6813      	ldr	r3, [r2, #0]
 8007d98:	1c58      	adds	r0, r3, #1
 8007d9a:	6010      	str	r0, [r2, #0]
 8007d9c:	7019      	strb	r1, [r3, #0]
 8007d9e:	4608      	mov	r0, r1
 8007da0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007da4:	4770      	bx	lr

08007da6 <__sfputs_r>:
 8007da6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007da8:	4606      	mov	r6, r0
 8007daa:	460f      	mov	r7, r1
 8007dac:	4614      	mov	r4, r2
 8007dae:	18d5      	adds	r5, r2, r3
 8007db0:	42ac      	cmp	r4, r5
 8007db2:	d101      	bne.n	8007db8 <__sfputs_r+0x12>
 8007db4:	2000      	movs	r0, #0
 8007db6:	e007      	b.n	8007dc8 <__sfputs_r+0x22>
 8007db8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dbc:	463a      	mov	r2, r7
 8007dbe:	4630      	mov	r0, r6
 8007dc0:	f7ff ffda 	bl	8007d78 <__sfputc_r>
 8007dc4:	1c43      	adds	r3, r0, #1
 8007dc6:	d1f3      	bne.n	8007db0 <__sfputs_r+0xa>
 8007dc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007dcc <_vfiprintf_r>:
 8007dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dd0:	460d      	mov	r5, r1
 8007dd2:	b09d      	sub	sp, #116	; 0x74
 8007dd4:	4614      	mov	r4, r2
 8007dd6:	4698      	mov	r8, r3
 8007dd8:	4606      	mov	r6, r0
 8007dda:	b118      	cbz	r0, 8007de4 <_vfiprintf_r+0x18>
 8007ddc:	6983      	ldr	r3, [r0, #24]
 8007dde:	b90b      	cbnz	r3, 8007de4 <_vfiprintf_r+0x18>
 8007de0:	f000 fb14 	bl	800840c <__sinit>
 8007de4:	4b89      	ldr	r3, [pc, #548]	; (800800c <_vfiprintf_r+0x240>)
 8007de6:	429d      	cmp	r5, r3
 8007de8:	d11b      	bne.n	8007e22 <_vfiprintf_r+0x56>
 8007dea:	6875      	ldr	r5, [r6, #4]
 8007dec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007dee:	07d9      	lsls	r1, r3, #31
 8007df0:	d405      	bmi.n	8007dfe <_vfiprintf_r+0x32>
 8007df2:	89ab      	ldrh	r3, [r5, #12]
 8007df4:	059a      	lsls	r2, r3, #22
 8007df6:	d402      	bmi.n	8007dfe <_vfiprintf_r+0x32>
 8007df8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007dfa:	f000 fba5 	bl	8008548 <__retarget_lock_acquire_recursive>
 8007dfe:	89ab      	ldrh	r3, [r5, #12]
 8007e00:	071b      	lsls	r3, r3, #28
 8007e02:	d501      	bpl.n	8007e08 <_vfiprintf_r+0x3c>
 8007e04:	692b      	ldr	r3, [r5, #16]
 8007e06:	b9eb      	cbnz	r3, 8007e44 <_vfiprintf_r+0x78>
 8007e08:	4629      	mov	r1, r5
 8007e0a:	4630      	mov	r0, r6
 8007e0c:	f000 f96e 	bl	80080ec <__swsetup_r>
 8007e10:	b1c0      	cbz	r0, 8007e44 <_vfiprintf_r+0x78>
 8007e12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e14:	07dc      	lsls	r4, r3, #31
 8007e16:	d50e      	bpl.n	8007e36 <_vfiprintf_r+0x6a>
 8007e18:	f04f 30ff 	mov.w	r0, #4294967295
 8007e1c:	b01d      	add	sp, #116	; 0x74
 8007e1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e22:	4b7b      	ldr	r3, [pc, #492]	; (8008010 <_vfiprintf_r+0x244>)
 8007e24:	429d      	cmp	r5, r3
 8007e26:	d101      	bne.n	8007e2c <_vfiprintf_r+0x60>
 8007e28:	68b5      	ldr	r5, [r6, #8]
 8007e2a:	e7df      	b.n	8007dec <_vfiprintf_r+0x20>
 8007e2c:	4b79      	ldr	r3, [pc, #484]	; (8008014 <_vfiprintf_r+0x248>)
 8007e2e:	429d      	cmp	r5, r3
 8007e30:	bf08      	it	eq
 8007e32:	68f5      	ldreq	r5, [r6, #12]
 8007e34:	e7da      	b.n	8007dec <_vfiprintf_r+0x20>
 8007e36:	89ab      	ldrh	r3, [r5, #12]
 8007e38:	0598      	lsls	r0, r3, #22
 8007e3a:	d4ed      	bmi.n	8007e18 <_vfiprintf_r+0x4c>
 8007e3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e3e:	f000 fb84 	bl	800854a <__retarget_lock_release_recursive>
 8007e42:	e7e9      	b.n	8007e18 <_vfiprintf_r+0x4c>
 8007e44:	2300      	movs	r3, #0
 8007e46:	9309      	str	r3, [sp, #36]	; 0x24
 8007e48:	2320      	movs	r3, #32
 8007e4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e52:	2330      	movs	r3, #48	; 0x30
 8007e54:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008018 <_vfiprintf_r+0x24c>
 8007e58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e5c:	f04f 0901 	mov.w	r9, #1
 8007e60:	4623      	mov	r3, r4
 8007e62:	469a      	mov	sl, r3
 8007e64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e68:	b10a      	cbz	r2, 8007e6e <_vfiprintf_r+0xa2>
 8007e6a:	2a25      	cmp	r2, #37	; 0x25
 8007e6c:	d1f9      	bne.n	8007e62 <_vfiprintf_r+0x96>
 8007e6e:	ebba 0b04 	subs.w	fp, sl, r4
 8007e72:	d00b      	beq.n	8007e8c <_vfiprintf_r+0xc0>
 8007e74:	465b      	mov	r3, fp
 8007e76:	4622      	mov	r2, r4
 8007e78:	4629      	mov	r1, r5
 8007e7a:	4630      	mov	r0, r6
 8007e7c:	f7ff ff93 	bl	8007da6 <__sfputs_r>
 8007e80:	3001      	adds	r0, #1
 8007e82:	f000 80aa 	beq.w	8007fda <_vfiprintf_r+0x20e>
 8007e86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e88:	445a      	add	r2, fp
 8007e8a:	9209      	str	r2, [sp, #36]	; 0x24
 8007e8c:	f89a 3000 	ldrb.w	r3, [sl]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	f000 80a2 	beq.w	8007fda <_vfiprintf_r+0x20e>
 8007e96:	2300      	movs	r3, #0
 8007e98:	f04f 32ff 	mov.w	r2, #4294967295
 8007e9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ea0:	f10a 0a01 	add.w	sl, sl, #1
 8007ea4:	9304      	str	r3, [sp, #16]
 8007ea6:	9307      	str	r3, [sp, #28]
 8007ea8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007eac:	931a      	str	r3, [sp, #104]	; 0x68
 8007eae:	4654      	mov	r4, sl
 8007eb0:	2205      	movs	r2, #5
 8007eb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eb6:	4858      	ldr	r0, [pc, #352]	; (8008018 <_vfiprintf_r+0x24c>)
 8007eb8:	f7f8 f992 	bl	80001e0 <memchr>
 8007ebc:	9a04      	ldr	r2, [sp, #16]
 8007ebe:	b9d8      	cbnz	r0, 8007ef8 <_vfiprintf_r+0x12c>
 8007ec0:	06d1      	lsls	r1, r2, #27
 8007ec2:	bf44      	itt	mi
 8007ec4:	2320      	movmi	r3, #32
 8007ec6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007eca:	0713      	lsls	r3, r2, #28
 8007ecc:	bf44      	itt	mi
 8007ece:	232b      	movmi	r3, #43	; 0x2b
 8007ed0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ed4:	f89a 3000 	ldrb.w	r3, [sl]
 8007ed8:	2b2a      	cmp	r3, #42	; 0x2a
 8007eda:	d015      	beq.n	8007f08 <_vfiprintf_r+0x13c>
 8007edc:	9a07      	ldr	r2, [sp, #28]
 8007ede:	4654      	mov	r4, sl
 8007ee0:	2000      	movs	r0, #0
 8007ee2:	f04f 0c0a 	mov.w	ip, #10
 8007ee6:	4621      	mov	r1, r4
 8007ee8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007eec:	3b30      	subs	r3, #48	; 0x30
 8007eee:	2b09      	cmp	r3, #9
 8007ef0:	d94e      	bls.n	8007f90 <_vfiprintf_r+0x1c4>
 8007ef2:	b1b0      	cbz	r0, 8007f22 <_vfiprintf_r+0x156>
 8007ef4:	9207      	str	r2, [sp, #28]
 8007ef6:	e014      	b.n	8007f22 <_vfiprintf_r+0x156>
 8007ef8:	eba0 0308 	sub.w	r3, r0, r8
 8007efc:	fa09 f303 	lsl.w	r3, r9, r3
 8007f00:	4313      	orrs	r3, r2
 8007f02:	9304      	str	r3, [sp, #16]
 8007f04:	46a2      	mov	sl, r4
 8007f06:	e7d2      	b.n	8007eae <_vfiprintf_r+0xe2>
 8007f08:	9b03      	ldr	r3, [sp, #12]
 8007f0a:	1d19      	adds	r1, r3, #4
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	9103      	str	r1, [sp, #12]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	bfbb      	ittet	lt
 8007f14:	425b      	neglt	r3, r3
 8007f16:	f042 0202 	orrlt.w	r2, r2, #2
 8007f1a:	9307      	strge	r3, [sp, #28]
 8007f1c:	9307      	strlt	r3, [sp, #28]
 8007f1e:	bfb8      	it	lt
 8007f20:	9204      	strlt	r2, [sp, #16]
 8007f22:	7823      	ldrb	r3, [r4, #0]
 8007f24:	2b2e      	cmp	r3, #46	; 0x2e
 8007f26:	d10c      	bne.n	8007f42 <_vfiprintf_r+0x176>
 8007f28:	7863      	ldrb	r3, [r4, #1]
 8007f2a:	2b2a      	cmp	r3, #42	; 0x2a
 8007f2c:	d135      	bne.n	8007f9a <_vfiprintf_r+0x1ce>
 8007f2e:	9b03      	ldr	r3, [sp, #12]
 8007f30:	1d1a      	adds	r2, r3, #4
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	9203      	str	r2, [sp, #12]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	bfb8      	it	lt
 8007f3a:	f04f 33ff 	movlt.w	r3, #4294967295
 8007f3e:	3402      	adds	r4, #2
 8007f40:	9305      	str	r3, [sp, #20]
 8007f42:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008028 <_vfiprintf_r+0x25c>
 8007f46:	7821      	ldrb	r1, [r4, #0]
 8007f48:	2203      	movs	r2, #3
 8007f4a:	4650      	mov	r0, sl
 8007f4c:	f7f8 f948 	bl	80001e0 <memchr>
 8007f50:	b140      	cbz	r0, 8007f64 <_vfiprintf_r+0x198>
 8007f52:	2340      	movs	r3, #64	; 0x40
 8007f54:	eba0 000a 	sub.w	r0, r0, sl
 8007f58:	fa03 f000 	lsl.w	r0, r3, r0
 8007f5c:	9b04      	ldr	r3, [sp, #16]
 8007f5e:	4303      	orrs	r3, r0
 8007f60:	3401      	adds	r4, #1
 8007f62:	9304      	str	r3, [sp, #16]
 8007f64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f68:	482c      	ldr	r0, [pc, #176]	; (800801c <_vfiprintf_r+0x250>)
 8007f6a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f6e:	2206      	movs	r2, #6
 8007f70:	f7f8 f936 	bl	80001e0 <memchr>
 8007f74:	2800      	cmp	r0, #0
 8007f76:	d03f      	beq.n	8007ff8 <_vfiprintf_r+0x22c>
 8007f78:	4b29      	ldr	r3, [pc, #164]	; (8008020 <_vfiprintf_r+0x254>)
 8007f7a:	bb1b      	cbnz	r3, 8007fc4 <_vfiprintf_r+0x1f8>
 8007f7c:	9b03      	ldr	r3, [sp, #12]
 8007f7e:	3307      	adds	r3, #7
 8007f80:	f023 0307 	bic.w	r3, r3, #7
 8007f84:	3308      	adds	r3, #8
 8007f86:	9303      	str	r3, [sp, #12]
 8007f88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f8a:	443b      	add	r3, r7
 8007f8c:	9309      	str	r3, [sp, #36]	; 0x24
 8007f8e:	e767      	b.n	8007e60 <_vfiprintf_r+0x94>
 8007f90:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f94:	460c      	mov	r4, r1
 8007f96:	2001      	movs	r0, #1
 8007f98:	e7a5      	b.n	8007ee6 <_vfiprintf_r+0x11a>
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	3401      	adds	r4, #1
 8007f9e:	9305      	str	r3, [sp, #20]
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	f04f 0c0a 	mov.w	ip, #10
 8007fa6:	4620      	mov	r0, r4
 8007fa8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fac:	3a30      	subs	r2, #48	; 0x30
 8007fae:	2a09      	cmp	r2, #9
 8007fb0:	d903      	bls.n	8007fba <_vfiprintf_r+0x1ee>
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d0c5      	beq.n	8007f42 <_vfiprintf_r+0x176>
 8007fb6:	9105      	str	r1, [sp, #20]
 8007fb8:	e7c3      	b.n	8007f42 <_vfiprintf_r+0x176>
 8007fba:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fbe:	4604      	mov	r4, r0
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e7f0      	b.n	8007fa6 <_vfiprintf_r+0x1da>
 8007fc4:	ab03      	add	r3, sp, #12
 8007fc6:	9300      	str	r3, [sp, #0]
 8007fc8:	462a      	mov	r2, r5
 8007fca:	4b16      	ldr	r3, [pc, #88]	; (8008024 <_vfiprintf_r+0x258>)
 8007fcc:	a904      	add	r1, sp, #16
 8007fce:	4630      	mov	r0, r6
 8007fd0:	f7fd ff9a 	bl	8005f08 <_printf_float>
 8007fd4:	4607      	mov	r7, r0
 8007fd6:	1c78      	adds	r0, r7, #1
 8007fd8:	d1d6      	bne.n	8007f88 <_vfiprintf_r+0x1bc>
 8007fda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007fdc:	07d9      	lsls	r1, r3, #31
 8007fde:	d405      	bmi.n	8007fec <_vfiprintf_r+0x220>
 8007fe0:	89ab      	ldrh	r3, [r5, #12]
 8007fe2:	059a      	lsls	r2, r3, #22
 8007fe4:	d402      	bmi.n	8007fec <_vfiprintf_r+0x220>
 8007fe6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007fe8:	f000 faaf 	bl	800854a <__retarget_lock_release_recursive>
 8007fec:	89ab      	ldrh	r3, [r5, #12]
 8007fee:	065b      	lsls	r3, r3, #25
 8007ff0:	f53f af12 	bmi.w	8007e18 <_vfiprintf_r+0x4c>
 8007ff4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ff6:	e711      	b.n	8007e1c <_vfiprintf_r+0x50>
 8007ff8:	ab03      	add	r3, sp, #12
 8007ffa:	9300      	str	r3, [sp, #0]
 8007ffc:	462a      	mov	r2, r5
 8007ffe:	4b09      	ldr	r3, [pc, #36]	; (8008024 <_vfiprintf_r+0x258>)
 8008000:	a904      	add	r1, sp, #16
 8008002:	4630      	mov	r0, r6
 8008004:	f7fe fa24 	bl	8006450 <_printf_i>
 8008008:	e7e4      	b.n	8007fd4 <_vfiprintf_r+0x208>
 800800a:	bf00      	nop
 800800c:	08008bfc 	.word	0x08008bfc
 8008010:	08008c1c 	.word	0x08008c1c
 8008014:	08008bdc 	.word	0x08008bdc
 8008018:	08008aca 	.word	0x08008aca
 800801c:	08008ad4 	.word	0x08008ad4
 8008020:	08005f09 	.word	0x08005f09
 8008024:	08007da7 	.word	0x08007da7
 8008028:	08008ad0 	.word	0x08008ad0

0800802c <__swbuf_r>:
 800802c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800802e:	460e      	mov	r6, r1
 8008030:	4614      	mov	r4, r2
 8008032:	4605      	mov	r5, r0
 8008034:	b118      	cbz	r0, 800803e <__swbuf_r+0x12>
 8008036:	6983      	ldr	r3, [r0, #24]
 8008038:	b90b      	cbnz	r3, 800803e <__swbuf_r+0x12>
 800803a:	f000 f9e7 	bl	800840c <__sinit>
 800803e:	4b21      	ldr	r3, [pc, #132]	; (80080c4 <__swbuf_r+0x98>)
 8008040:	429c      	cmp	r4, r3
 8008042:	d12b      	bne.n	800809c <__swbuf_r+0x70>
 8008044:	686c      	ldr	r4, [r5, #4]
 8008046:	69a3      	ldr	r3, [r4, #24]
 8008048:	60a3      	str	r3, [r4, #8]
 800804a:	89a3      	ldrh	r3, [r4, #12]
 800804c:	071a      	lsls	r2, r3, #28
 800804e:	d52f      	bpl.n	80080b0 <__swbuf_r+0x84>
 8008050:	6923      	ldr	r3, [r4, #16]
 8008052:	b36b      	cbz	r3, 80080b0 <__swbuf_r+0x84>
 8008054:	6923      	ldr	r3, [r4, #16]
 8008056:	6820      	ldr	r0, [r4, #0]
 8008058:	1ac0      	subs	r0, r0, r3
 800805a:	6963      	ldr	r3, [r4, #20]
 800805c:	b2f6      	uxtb	r6, r6
 800805e:	4283      	cmp	r3, r0
 8008060:	4637      	mov	r7, r6
 8008062:	dc04      	bgt.n	800806e <__swbuf_r+0x42>
 8008064:	4621      	mov	r1, r4
 8008066:	4628      	mov	r0, r5
 8008068:	f000 f93c 	bl	80082e4 <_fflush_r>
 800806c:	bb30      	cbnz	r0, 80080bc <__swbuf_r+0x90>
 800806e:	68a3      	ldr	r3, [r4, #8]
 8008070:	3b01      	subs	r3, #1
 8008072:	60a3      	str	r3, [r4, #8]
 8008074:	6823      	ldr	r3, [r4, #0]
 8008076:	1c5a      	adds	r2, r3, #1
 8008078:	6022      	str	r2, [r4, #0]
 800807a:	701e      	strb	r6, [r3, #0]
 800807c:	6963      	ldr	r3, [r4, #20]
 800807e:	3001      	adds	r0, #1
 8008080:	4283      	cmp	r3, r0
 8008082:	d004      	beq.n	800808e <__swbuf_r+0x62>
 8008084:	89a3      	ldrh	r3, [r4, #12]
 8008086:	07db      	lsls	r3, r3, #31
 8008088:	d506      	bpl.n	8008098 <__swbuf_r+0x6c>
 800808a:	2e0a      	cmp	r6, #10
 800808c:	d104      	bne.n	8008098 <__swbuf_r+0x6c>
 800808e:	4621      	mov	r1, r4
 8008090:	4628      	mov	r0, r5
 8008092:	f000 f927 	bl	80082e4 <_fflush_r>
 8008096:	b988      	cbnz	r0, 80080bc <__swbuf_r+0x90>
 8008098:	4638      	mov	r0, r7
 800809a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800809c:	4b0a      	ldr	r3, [pc, #40]	; (80080c8 <__swbuf_r+0x9c>)
 800809e:	429c      	cmp	r4, r3
 80080a0:	d101      	bne.n	80080a6 <__swbuf_r+0x7a>
 80080a2:	68ac      	ldr	r4, [r5, #8]
 80080a4:	e7cf      	b.n	8008046 <__swbuf_r+0x1a>
 80080a6:	4b09      	ldr	r3, [pc, #36]	; (80080cc <__swbuf_r+0xa0>)
 80080a8:	429c      	cmp	r4, r3
 80080aa:	bf08      	it	eq
 80080ac:	68ec      	ldreq	r4, [r5, #12]
 80080ae:	e7ca      	b.n	8008046 <__swbuf_r+0x1a>
 80080b0:	4621      	mov	r1, r4
 80080b2:	4628      	mov	r0, r5
 80080b4:	f000 f81a 	bl	80080ec <__swsetup_r>
 80080b8:	2800      	cmp	r0, #0
 80080ba:	d0cb      	beq.n	8008054 <__swbuf_r+0x28>
 80080bc:	f04f 37ff 	mov.w	r7, #4294967295
 80080c0:	e7ea      	b.n	8008098 <__swbuf_r+0x6c>
 80080c2:	bf00      	nop
 80080c4:	08008bfc 	.word	0x08008bfc
 80080c8:	08008c1c 	.word	0x08008c1c
 80080cc:	08008bdc 	.word	0x08008bdc

080080d0 <__ascii_wctomb>:
 80080d0:	b149      	cbz	r1, 80080e6 <__ascii_wctomb+0x16>
 80080d2:	2aff      	cmp	r2, #255	; 0xff
 80080d4:	bf85      	ittet	hi
 80080d6:	238a      	movhi	r3, #138	; 0x8a
 80080d8:	6003      	strhi	r3, [r0, #0]
 80080da:	700a      	strbls	r2, [r1, #0]
 80080dc:	f04f 30ff 	movhi.w	r0, #4294967295
 80080e0:	bf98      	it	ls
 80080e2:	2001      	movls	r0, #1
 80080e4:	4770      	bx	lr
 80080e6:	4608      	mov	r0, r1
 80080e8:	4770      	bx	lr
	...

080080ec <__swsetup_r>:
 80080ec:	4b32      	ldr	r3, [pc, #200]	; (80081b8 <__swsetup_r+0xcc>)
 80080ee:	b570      	push	{r4, r5, r6, lr}
 80080f0:	681d      	ldr	r5, [r3, #0]
 80080f2:	4606      	mov	r6, r0
 80080f4:	460c      	mov	r4, r1
 80080f6:	b125      	cbz	r5, 8008102 <__swsetup_r+0x16>
 80080f8:	69ab      	ldr	r3, [r5, #24]
 80080fa:	b913      	cbnz	r3, 8008102 <__swsetup_r+0x16>
 80080fc:	4628      	mov	r0, r5
 80080fe:	f000 f985 	bl	800840c <__sinit>
 8008102:	4b2e      	ldr	r3, [pc, #184]	; (80081bc <__swsetup_r+0xd0>)
 8008104:	429c      	cmp	r4, r3
 8008106:	d10f      	bne.n	8008128 <__swsetup_r+0x3c>
 8008108:	686c      	ldr	r4, [r5, #4]
 800810a:	89a3      	ldrh	r3, [r4, #12]
 800810c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008110:	0719      	lsls	r1, r3, #28
 8008112:	d42c      	bmi.n	800816e <__swsetup_r+0x82>
 8008114:	06dd      	lsls	r5, r3, #27
 8008116:	d411      	bmi.n	800813c <__swsetup_r+0x50>
 8008118:	2309      	movs	r3, #9
 800811a:	6033      	str	r3, [r6, #0]
 800811c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008120:	81a3      	strh	r3, [r4, #12]
 8008122:	f04f 30ff 	mov.w	r0, #4294967295
 8008126:	e03e      	b.n	80081a6 <__swsetup_r+0xba>
 8008128:	4b25      	ldr	r3, [pc, #148]	; (80081c0 <__swsetup_r+0xd4>)
 800812a:	429c      	cmp	r4, r3
 800812c:	d101      	bne.n	8008132 <__swsetup_r+0x46>
 800812e:	68ac      	ldr	r4, [r5, #8]
 8008130:	e7eb      	b.n	800810a <__swsetup_r+0x1e>
 8008132:	4b24      	ldr	r3, [pc, #144]	; (80081c4 <__swsetup_r+0xd8>)
 8008134:	429c      	cmp	r4, r3
 8008136:	bf08      	it	eq
 8008138:	68ec      	ldreq	r4, [r5, #12]
 800813a:	e7e6      	b.n	800810a <__swsetup_r+0x1e>
 800813c:	0758      	lsls	r0, r3, #29
 800813e:	d512      	bpl.n	8008166 <__swsetup_r+0x7a>
 8008140:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008142:	b141      	cbz	r1, 8008156 <__swsetup_r+0x6a>
 8008144:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008148:	4299      	cmp	r1, r3
 800814a:	d002      	beq.n	8008152 <__swsetup_r+0x66>
 800814c:	4630      	mov	r0, r6
 800814e:	f7ff fcd5 	bl	8007afc <_free_r>
 8008152:	2300      	movs	r3, #0
 8008154:	6363      	str	r3, [r4, #52]	; 0x34
 8008156:	89a3      	ldrh	r3, [r4, #12]
 8008158:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800815c:	81a3      	strh	r3, [r4, #12]
 800815e:	2300      	movs	r3, #0
 8008160:	6063      	str	r3, [r4, #4]
 8008162:	6923      	ldr	r3, [r4, #16]
 8008164:	6023      	str	r3, [r4, #0]
 8008166:	89a3      	ldrh	r3, [r4, #12]
 8008168:	f043 0308 	orr.w	r3, r3, #8
 800816c:	81a3      	strh	r3, [r4, #12]
 800816e:	6923      	ldr	r3, [r4, #16]
 8008170:	b94b      	cbnz	r3, 8008186 <__swsetup_r+0x9a>
 8008172:	89a3      	ldrh	r3, [r4, #12]
 8008174:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008178:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800817c:	d003      	beq.n	8008186 <__swsetup_r+0x9a>
 800817e:	4621      	mov	r1, r4
 8008180:	4630      	mov	r0, r6
 8008182:	f000 fa09 	bl	8008598 <__smakebuf_r>
 8008186:	89a0      	ldrh	r0, [r4, #12]
 8008188:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800818c:	f010 0301 	ands.w	r3, r0, #1
 8008190:	d00a      	beq.n	80081a8 <__swsetup_r+0xbc>
 8008192:	2300      	movs	r3, #0
 8008194:	60a3      	str	r3, [r4, #8]
 8008196:	6963      	ldr	r3, [r4, #20]
 8008198:	425b      	negs	r3, r3
 800819a:	61a3      	str	r3, [r4, #24]
 800819c:	6923      	ldr	r3, [r4, #16]
 800819e:	b943      	cbnz	r3, 80081b2 <__swsetup_r+0xc6>
 80081a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80081a4:	d1ba      	bne.n	800811c <__swsetup_r+0x30>
 80081a6:	bd70      	pop	{r4, r5, r6, pc}
 80081a8:	0781      	lsls	r1, r0, #30
 80081aa:	bf58      	it	pl
 80081ac:	6963      	ldrpl	r3, [r4, #20]
 80081ae:	60a3      	str	r3, [r4, #8]
 80081b0:	e7f4      	b.n	800819c <__swsetup_r+0xb0>
 80081b2:	2000      	movs	r0, #0
 80081b4:	e7f7      	b.n	80081a6 <__swsetup_r+0xba>
 80081b6:	bf00      	nop
 80081b8:	2000000c 	.word	0x2000000c
 80081bc:	08008bfc 	.word	0x08008bfc
 80081c0:	08008c1c 	.word	0x08008c1c
 80081c4:	08008bdc 	.word	0x08008bdc

080081c8 <abort>:
 80081c8:	b508      	push	{r3, lr}
 80081ca:	2006      	movs	r0, #6
 80081cc:	f000 fa4c 	bl	8008668 <raise>
 80081d0:	2001      	movs	r0, #1
 80081d2:	f7f9 fd0d 	bl	8001bf0 <_exit>
	...

080081d8 <__sflush_r>:
 80081d8:	898a      	ldrh	r2, [r1, #12]
 80081da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081de:	4605      	mov	r5, r0
 80081e0:	0710      	lsls	r0, r2, #28
 80081e2:	460c      	mov	r4, r1
 80081e4:	d458      	bmi.n	8008298 <__sflush_r+0xc0>
 80081e6:	684b      	ldr	r3, [r1, #4]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	dc05      	bgt.n	80081f8 <__sflush_r+0x20>
 80081ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	dc02      	bgt.n	80081f8 <__sflush_r+0x20>
 80081f2:	2000      	movs	r0, #0
 80081f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80081fa:	2e00      	cmp	r6, #0
 80081fc:	d0f9      	beq.n	80081f2 <__sflush_r+0x1a>
 80081fe:	2300      	movs	r3, #0
 8008200:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008204:	682f      	ldr	r7, [r5, #0]
 8008206:	602b      	str	r3, [r5, #0]
 8008208:	d032      	beq.n	8008270 <__sflush_r+0x98>
 800820a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800820c:	89a3      	ldrh	r3, [r4, #12]
 800820e:	075a      	lsls	r2, r3, #29
 8008210:	d505      	bpl.n	800821e <__sflush_r+0x46>
 8008212:	6863      	ldr	r3, [r4, #4]
 8008214:	1ac0      	subs	r0, r0, r3
 8008216:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008218:	b10b      	cbz	r3, 800821e <__sflush_r+0x46>
 800821a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800821c:	1ac0      	subs	r0, r0, r3
 800821e:	2300      	movs	r3, #0
 8008220:	4602      	mov	r2, r0
 8008222:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008224:	6a21      	ldr	r1, [r4, #32]
 8008226:	4628      	mov	r0, r5
 8008228:	47b0      	blx	r6
 800822a:	1c43      	adds	r3, r0, #1
 800822c:	89a3      	ldrh	r3, [r4, #12]
 800822e:	d106      	bne.n	800823e <__sflush_r+0x66>
 8008230:	6829      	ldr	r1, [r5, #0]
 8008232:	291d      	cmp	r1, #29
 8008234:	d82c      	bhi.n	8008290 <__sflush_r+0xb8>
 8008236:	4a2a      	ldr	r2, [pc, #168]	; (80082e0 <__sflush_r+0x108>)
 8008238:	40ca      	lsrs	r2, r1
 800823a:	07d6      	lsls	r6, r2, #31
 800823c:	d528      	bpl.n	8008290 <__sflush_r+0xb8>
 800823e:	2200      	movs	r2, #0
 8008240:	6062      	str	r2, [r4, #4]
 8008242:	04d9      	lsls	r1, r3, #19
 8008244:	6922      	ldr	r2, [r4, #16]
 8008246:	6022      	str	r2, [r4, #0]
 8008248:	d504      	bpl.n	8008254 <__sflush_r+0x7c>
 800824a:	1c42      	adds	r2, r0, #1
 800824c:	d101      	bne.n	8008252 <__sflush_r+0x7a>
 800824e:	682b      	ldr	r3, [r5, #0]
 8008250:	b903      	cbnz	r3, 8008254 <__sflush_r+0x7c>
 8008252:	6560      	str	r0, [r4, #84]	; 0x54
 8008254:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008256:	602f      	str	r7, [r5, #0]
 8008258:	2900      	cmp	r1, #0
 800825a:	d0ca      	beq.n	80081f2 <__sflush_r+0x1a>
 800825c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008260:	4299      	cmp	r1, r3
 8008262:	d002      	beq.n	800826a <__sflush_r+0x92>
 8008264:	4628      	mov	r0, r5
 8008266:	f7ff fc49 	bl	8007afc <_free_r>
 800826a:	2000      	movs	r0, #0
 800826c:	6360      	str	r0, [r4, #52]	; 0x34
 800826e:	e7c1      	b.n	80081f4 <__sflush_r+0x1c>
 8008270:	6a21      	ldr	r1, [r4, #32]
 8008272:	2301      	movs	r3, #1
 8008274:	4628      	mov	r0, r5
 8008276:	47b0      	blx	r6
 8008278:	1c41      	adds	r1, r0, #1
 800827a:	d1c7      	bne.n	800820c <__sflush_r+0x34>
 800827c:	682b      	ldr	r3, [r5, #0]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d0c4      	beq.n	800820c <__sflush_r+0x34>
 8008282:	2b1d      	cmp	r3, #29
 8008284:	d001      	beq.n	800828a <__sflush_r+0xb2>
 8008286:	2b16      	cmp	r3, #22
 8008288:	d101      	bne.n	800828e <__sflush_r+0xb6>
 800828a:	602f      	str	r7, [r5, #0]
 800828c:	e7b1      	b.n	80081f2 <__sflush_r+0x1a>
 800828e:	89a3      	ldrh	r3, [r4, #12]
 8008290:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008294:	81a3      	strh	r3, [r4, #12]
 8008296:	e7ad      	b.n	80081f4 <__sflush_r+0x1c>
 8008298:	690f      	ldr	r7, [r1, #16]
 800829a:	2f00      	cmp	r7, #0
 800829c:	d0a9      	beq.n	80081f2 <__sflush_r+0x1a>
 800829e:	0793      	lsls	r3, r2, #30
 80082a0:	680e      	ldr	r6, [r1, #0]
 80082a2:	bf08      	it	eq
 80082a4:	694b      	ldreq	r3, [r1, #20]
 80082a6:	600f      	str	r7, [r1, #0]
 80082a8:	bf18      	it	ne
 80082aa:	2300      	movne	r3, #0
 80082ac:	eba6 0807 	sub.w	r8, r6, r7
 80082b0:	608b      	str	r3, [r1, #8]
 80082b2:	f1b8 0f00 	cmp.w	r8, #0
 80082b6:	dd9c      	ble.n	80081f2 <__sflush_r+0x1a>
 80082b8:	6a21      	ldr	r1, [r4, #32]
 80082ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80082bc:	4643      	mov	r3, r8
 80082be:	463a      	mov	r2, r7
 80082c0:	4628      	mov	r0, r5
 80082c2:	47b0      	blx	r6
 80082c4:	2800      	cmp	r0, #0
 80082c6:	dc06      	bgt.n	80082d6 <__sflush_r+0xfe>
 80082c8:	89a3      	ldrh	r3, [r4, #12]
 80082ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082ce:	81a3      	strh	r3, [r4, #12]
 80082d0:	f04f 30ff 	mov.w	r0, #4294967295
 80082d4:	e78e      	b.n	80081f4 <__sflush_r+0x1c>
 80082d6:	4407      	add	r7, r0
 80082d8:	eba8 0800 	sub.w	r8, r8, r0
 80082dc:	e7e9      	b.n	80082b2 <__sflush_r+0xda>
 80082de:	bf00      	nop
 80082e0:	20400001 	.word	0x20400001

080082e4 <_fflush_r>:
 80082e4:	b538      	push	{r3, r4, r5, lr}
 80082e6:	690b      	ldr	r3, [r1, #16]
 80082e8:	4605      	mov	r5, r0
 80082ea:	460c      	mov	r4, r1
 80082ec:	b913      	cbnz	r3, 80082f4 <_fflush_r+0x10>
 80082ee:	2500      	movs	r5, #0
 80082f0:	4628      	mov	r0, r5
 80082f2:	bd38      	pop	{r3, r4, r5, pc}
 80082f4:	b118      	cbz	r0, 80082fe <_fflush_r+0x1a>
 80082f6:	6983      	ldr	r3, [r0, #24]
 80082f8:	b90b      	cbnz	r3, 80082fe <_fflush_r+0x1a>
 80082fa:	f000 f887 	bl	800840c <__sinit>
 80082fe:	4b14      	ldr	r3, [pc, #80]	; (8008350 <_fflush_r+0x6c>)
 8008300:	429c      	cmp	r4, r3
 8008302:	d11b      	bne.n	800833c <_fflush_r+0x58>
 8008304:	686c      	ldr	r4, [r5, #4]
 8008306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d0ef      	beq.n	80082ee <_fflush_r+0xa>
 800830e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008310:	07d0      	lsls	r0, r2, #31
 8008312:	d404      	bmi.n	800831e <_fflush_r+0x3a>
 8008314:	0599      	lsls	r1, r3, #22
 8008316:	d402      	bmi.n	800831e <_fflush_r+0x3a>
 8008318:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800831a:	f000 f915 	bl	8008548 <__retarget_lock_acquire_recursive>
 800831e:	4628      	mov	r0, r5
 8008320:	4621      	mov	r1, r4
 8008322:	f7ff ff59 	bl	80081d8 <__sflush_r>
 8008326:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008328:	07da      	lsls	r2, r3, #31
 800832a:	4605      	mov	r5, r0
 800832c:	d4e0      	bmi.n	80082f0 <_fflush_r+0xc>
 800832e:	89a3      	ldrh	r3, [r4, #12]
 8008330:	059b      	lsls	r3, r3, #22
 8008332:	d4dd      	bmi.n	80082f0 <_fflush_r+0xc>
 8008334:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008336:	f000 f908 	bl	800854a <__retarget_lock_release_recursive>
 800833a:	e7d9      	b.n	80082f0 <_fflush_r+0xc>
 800833c:	4b05      	ldr	r3, [pc, #20]	; (8008354 <_fflush_r+0x70>)
 800833e:	429c      	cmp	r4, r3
 8008340:	d101      	bne.n	8008346 <_fflush_r+0x62>
 8008342:	68ac      	ldr	r4, [r5, #8]
 8008344:	e7df      	b.n	8008306 <_fflush_r+0x22>
 8008346:	4b04      	ldr	r3, [pc, #16]	; (8008358 <_fflush_r+0x74>)
 8008348:	429c      	cmp	r4, r3
 800834a:	bf08      	it	eq
 800834c:	68ec      	ldreq	r4, [r5, #12]
 800834e:	e7da      	b.n	8008306 <_fflush_r+0x22>
 8008350:	08008bfc 	.word	0x08008bfc
 8008354:	08008c1c 	.word	0x08008c1c
 8008358:	08008bdc 	.word	0x08008bdc

0800835c <std>:
 800835c:	2300      	movs	r3, #0
 800835e:	b510      	push	{r4, lr}
 8008360:	4604      	mov	r4, r0
 8008362:	e9c0 3300 	strd	r3, r3, [r0]
 8008366:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800836a:	6083      	str	r3, [r0, #8]
 800836c:	8181      	strh	r1, [r0, #12]
 800836e:	6643      	str	r3, [r0, #100]	; 0x64
 8008370:	81c2      	strh	r2, [r0, #14]
 8008372:	6183      	str	r3, [r0, #24]
 8008374:	4619      	mov	r1, r3
 8008376:	2208      	movs	r2, #8
 8008378:	305c      	adds	r0, #92	; 0x5c
 800837a:	f7fd fd1d 	bl	8005db8 <memset>
 800837e:	4b05      	ldr	r3, [pc, #20]	; (8008394 <std+0x38>)
 8008380:	6263      	str	r3, [r4, #36]	; 0x24
 8008382:	4b05      	ldr	r3, [pc, #20]	; (8008398 <std+0x3c>)
 8008384:	62a3      	str	r3, [r4, #40]	; 0x28
 8008386:	4b05      	ldr	r3, [pc, #20]	; (800839c <std+0x40>)
 8008388:	62e3      	str	r3, [r4, #44]	; 0x2c
 800838a:	4b05      	ldr	r3, [pc, #20]	; (80083a0 <std+0x44>)
 800838c:	6224      	str	r4, [r4, #32]
 800838e:	6323      	str	r3, [r4, #48]	; 0x30
 8008390:	bd10      	pop	{r4, pc}
 8008392:	bf00      	nop
 8008394:	080086a1 	.word	0x080086a1
 8008398:	080086c3 	.word	0x080086c3
 800839c:	080086fb 	.word	0x080086fb
 80083a0:	0800871f 	.word	0x0800871f

080083a4 <_cleanup_r>:
 80083a4:	4901      	ldr	r1, [pc, #4]	; (80083ac <_cleanup_r+0x8>)
 80083a6:	f000 b8af 	b.w	8008508 <_fwalk_reent>
 80083aa:	bf00      	nop
 80083ac:	080082e5 	.word	0x080082e5

080083b0 <__sfmoreglue>:
 80083b0:	b570      	push	{r4, r5, r6, lr}
 80083b2:	2268      	movs	r2, #104	; 0x68
 80083b4:	1e4d      	subs	r5, r1, #1
 80083b6:	4355      	muls	r5, r2
 80083b8:	460e      	mov	r6, r1
 80083ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80083be:	f7ff fc09 	bl	8007bd4 <_malloc_r>
 80083c2:	4604      	mov	r4, r0
 80083c4:	b140      	cbz	r0, 80083d8 <__sfmoreglue+0x28>
 80083c6:	2100      	movs	r1, #0
 80083c8:	e9c0 1600 	strd	r1, r6, [r0]
 80083cc:	300c      	adds	r0, #12
 80083ce:	60a0      	str	r0, [r4, #8]
 80083d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80083d4:	f7fd fcf0 	bl	8005db8 <memset>
 80083d8:	4620      	mov	r0, r4
 80083da:	bd70      	pop	{r4, r5, r6, pc}

080083dc <__sfp_lock_acquire>:
 80083dc:	4801      	ldr	r0, [pc, #4]	; (80083e4 <__sfp_lock_acquire+0x8>)
 80083de:	f000 b8b3 	b.w	8008548 <__retarget_lock_acquire_recursive>
 80083e2:	bf00      	nop
 80083e4:	200003ad 	.word	0x200003ad

080083e8 <__sfp_lock_release>:
 80083e8:	4801      	ldr	r0, [pc, #4]	; (80083f0 <__sfp_lock_release+0x8>)
 80083ea:	f000 b8ae 	b.w	800854a <__retarget_lock_release_recursive>
 80083ee:	bf00      	nop
 80083f0:	200003ad 	.word	0x200003ad

080083f4 <__sinit_lock_acquire>:
 80083f4:	4801      	ldr	r0, [pc, #4]	; (80083fc <__sinit_lock_acquire+0x8>)
 80083f6:	f000 b8a7 	b.w	8008548 <__retarget_lock_acquire_recursive>
 80083fa:	bf00      	nop
 80083fc:	200003ae 	.word	0x200003ae

08008400 <__sinit_lock_release>:
 8008400:	4801      	ldr	r0, [pc, #4]	; (8008408 <__sinit_lock_release+0x8>)
 8008402:	f000 b8a2 	b.w	800854a <__retarget_lock_release_recursive>
 8008406:	bf00      	nop
 8008408:	200003ae 	.word	0x200003ae

0800840c <__sinit>:
 800840c:	b510      	push	{r4, lr}
 800840e:	4604      	mov	r4, r0
 8008410:	f7ff fff0 	bl	80083f4 <__sinit_lock_acquire>
 8008414:	69a3      	ldr	r3, [r4, #24]
 8008416:	b11b      	cbz	r3, 8008420 <__sinit+0x14>
 8008418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800841c:	f7ff bff0 	b.w	8008400 <__sinit_lock_release>
 8008420:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008424:	6523      	str	r3, [r4, #80]	; 0x50
 8008426:	4b13      	ldr	r3, [pc, #76]	; (8008474 <__sinit+0x68>)
 8008428:	4a13      	ldr	r2, [pc, #76]	; (8008478 <__sinit+0x6c>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	62a2      	str	r2, [r4, #40]	; 0x28
 800842e:	42a3      	cmp	r3, r4
 8008430:	bf04      	itt	eq
 8008432:	2301      	moveq	r3, #1
 8008434:	61a3      	streq	r3, [r4, #24]
 8008436:	4620      	mov	r0, r4
 8008438:	f000 f820 	bl	800847c <__sfp>
 800843c:	6060      	str	r0, [r4, #4]
 800843e:	4620      	mov	r0, r4
 8008440:	f000 f81c 	bl	800847c <__sfp>
 8008444:	60a0      	str	r0, [r4, #8]
 8008446:	4620      	mov	r0, r4
 8008448:	f000 f818 	bl	800847c <__sfp>
 800844c:	2200      	movs	r2, #0
 800844e:	60e0      	str	r0, [r4, #12]
 8008450:	2104      	movs	r1, #4
 8008452:	6860      	ldr	r0, [r4, #4]
 8008454:	f7ff ff82 	bl	800835c <std>
 8008458:	68a0      	ldr	r0, [r4, #8]
 800845a:	2201      	movs	r2, #1
 800845c:	2109      	movs	r1, #9
 800845e:	f7ff ff7d 	bl	800835c <std>
 8008462:	68e0      	ldr	r0, [r4, #12]
 8008464:	2202      	movs	r2, #2
 8008466:	2112      	movs	r1, #18
 8008468:	f7ff ff78 	bl	800835c <std>
 800846c:	2301      	movs	r3, #1
 800846e:	61a3      	str	r3, [r4, #24]
 8008470:	e7d2      	b.n	8008418 <__sinit+0xc>
 8008472:	bf00      	nop
 8008474:	08008860 	.word	0x08008860
 8008478:	080083a5 	.word	0x080083a5

0800847c <__sfp>:
 800847c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800847e:	4607      	mov	r7, r0
 8008480:	f7ff ffac 	bl	80083dc <__sfp_lock_acquire>
 8008484:	4b1e      	ldr	r3, [pc, #120]	; (8008500 <__sfp+0x84>)
 8008486:	681e      	ldr	r6, [r3, #0]
 8008488:	69b3      	ldr	r3, [r6, #24]
 800848a:	b913      	cbnz	r3, 8008492 <__sfp+0x16>
 800848c:	4630      	mov	r0, r6
 800848e:	f7ff ffbd 	bl	800840c <__sinit>
 8008492:	3648      	adds	r6, #72	; 0x48
 8008494:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008498:	3b01      	subs	r3, #1
 800849a:	d503      	bpl.n	80084a4 <__sfp+0x28>
 800849c:	6833      	ldr	r3, [r6, #0]
 800849e:	b30b      	cbz	r3, 80084e4 <__sfp+0x68>
 80084a0:	6836      	ldr	r6, [r6, #0]
 80084a2:	e7f7      	b.n	8008494 <__sfp+0x18>
 80084a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80084a8:	b9d5      	cbnz	r5, 80084e0 <__sfp+0x64>
 80084aa:	4b16      	ldr	r3, [pc, #88]	; (8008504 <__sfp+0x88>)
 80084ac:	60e3      	str	r3, [r4, #12]
 80084ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80084b2:	6665      	str	r5, [r4, #100]	; 0x64
 80084b4:	f000 f847 	bl	8008546 <__retarget_lock_init_recursive>
 80084b8:	f7ff ff96 	bl	80083e8 <__sfp_lock_release>
 80084bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80084c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80084c4:	6025      	str	r5, [r4, #0]
 80084c6:	61a5      	str	r5, [r4, #24]
 80084c8:	2208      	movs	r2, #8
 80084ca:	4629      	mov	r1, r5
 80084cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80084d0:	f7fd fc72 	bl	8005db8 <memset>
 80084d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80084d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80084dc:	4620      	mov	r0, r4
 80084de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084e0:	3468      	adds	r4, #104	; 0x68
 80084e2:	e7d9      	b.n	8008498 <__sfp+0x1c>
 80084e4:	2104      	movs	r1, #4
 80084e6:	4638      	mov	r0, r7
 80084e8:	f7ff ff62 	bl	80083b0 <__sfmoreglue>
 80084ec:	4604      	mov	r4, r0
 80084ee:	6030      	str	r0, [r6, #0]
 80084f0:	2800      	cmp	r0, #0
 80084f2:	d1d5      	bne.n	80084a0 <__sfp+0x24>
 80084f4:	f7ff ff78 	bl	80083e8 <__sfp_lock_release>
 80084f8:	230c      	movs	r3, #12
 80084fa:	603b      	str	r3, [r7, #0]
 80084fc:	e7ee      	b.n	80084dc <__sfp+0x60>
 80084fe:	bf00      	nop
 8008500:	08008860 	.word	0x08008860
 8008504:	ffff0001 	.word	0xffff0001

08008508 <_fwalk_reent>:
 8008508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800850c:	4606      	mov	r6, r0
 800850e:	4688      	mov	r8, r1
 8008510:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008514:	2700      	movs	r7, #0
 8008516:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800851a:	f1b9 0901 	subs.w	r9, r9, #1
 800851e:	d505      	bpl.n	800852c <_fwalk_reent+0x24>
 8008520:	6824      	ldr	r4, [r4, #0]
 8008522:	2c00      	cmp	r4, #0
 8008524:	d1f7      	bne.n	8008516 <_fwalk_reent+0xe>
 8008526:	4638      	mov	r0, r7
 8008528:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800852c:	89ab      	ldrh	r3, [r5, #12]
 800852e:	2b01      	cmp	r3, #1
 8008530:	d907      	bls.n	8008542 <_fwalk_reent+0x3a>
 8008532:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008536:	3301      	adds	r3, #1
 8008538:	d003      	beq.n	8008542 <_fwalk_reent+0x3a>
 800853a:	4629      	mov	r1, r5
 800853c:	4630      	mov	r0, r6
 800853e:	47c0      	blx	r8
 8008540:	4307      	orrs	r7, r0
 8008542:	3568      	adds	r5, #104	; 0x68
 8008544:	e7e9      	b.n	800851a <_fwalk_reent+0x12>

08008546 <__retarget_lock_init_recursive>:
 8008546:	4770      	bx	lr

08008548 <__retarget_lock_acquire_recursive>:
 8008548:	4770      	bx	lr

0800854a <__retarget_lock_release_recursive>:
 800854a:	4770      	bx	lr

0800854c <__swhatbuf_r>:
 800854c:	b570      	push	{r4, r5, r6, lr}
 800854e:	460e      	mov	r6, r1
 8008550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008554:	2900      	cmp	r1, #0
 8008556:	b096      	sub	sp, #88	; 0x58
 8008558:	4614      	mov	r4, r2
 800855a:	461d      	mov	r5, r3
 800855c:	da08      	bge.n	8008570 <__swhatbuf_r+0x24>
 800855e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008562:	2200      	movs	r2, #0
 8008564:	602a      	str	r2, [r5, #0]
 8008566:	061a      	lsls	r2, r3, #24
 8008568:	d410      	bmi.n	800858c <__swhatbuf_r+0x40>
 800856a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800856e:	e00e      	b.n	800858e <__swhatbuf_r+0x42>
 8008570:	466a      	mov	r2, sp
 8008572:	f000 f8fb 	bl	800876c <_fstat_r>
 8008576:	2800      	cmp	r0, #0
 8008578:	dbf1      	blt.n	800855e <__swhatbuf_r+0x12>
 800857a:	9a01      	ldr	r2, [sp, #4]
 800857c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008580:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008584:	425a      	negs	r2, r3
 8008586:	415a      	adcs	r2, r3
 8008588:	602a      	str	r2, [r5, #0]
 800858a:	e7ee      	b.n	800856a <__swhatbuf_r+0x1e>
 800858c:	2340      	movs	r3, #64	; 0x40
 800858e:	2000      	movs	r0, #0
 8008590:	6023      	str	r3, [r4, #0]
 8008592:	b016      	add	sp, #88	; 0x58
 8008594:	bd70      	pop	{r4, r5, r6, pc}
	...

08008598 <__smakebuf_r>:
 8008598:	898b      	ldrh	r3, [r1, #12]
 800859a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800859c:	079d      	lsls	r5, r3, #30
 800859e:	4606      	mov	r6, r0
 80085a0:	460c      	mov	r4, r1
 80085a2:	d507      	bpl.n	80085b4 <__smakebuf_r+0x1c>
 80085a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80085a8:	6023      	str	r3, [r4, #0]
 80085aa:	6123      	str	r3, [r4, #16]
 80085ac:	2301      	movs	r3, #1
 80085ae:	6163      	str	r3, [r4, #20]
 80085b0:	b002      	add	sp, #8
 80085b2:	bd70      	pop	{r4, r5, r6, pc}
 80085b4:	ab01      	add	r3, sp, #4
 80085b6:	466a      	mov	r2, sp
 80085b8:	f7ff ffc8 	bl	800854c <__swhatbuf_r>
 80085bc:	9900      	ldr	r1, [sp, #0]
 80085be:	4605      	mov	r5, r0
 80085c0:	4630      	mov	r0, r6
 80085c2:	f7ff fb07 	bl	8007bd4 <_malloc_r>
 80085c6:	b948      	cbnz	r0, 80085dc <__smakebuf_r+0x44>
 80085c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085cc:	059a      	lsls	r2, r3, #22
 80085ce:	d4ef      	bmi.n	80085b0 <__smakebuf_r+0x18>
 80085d0:	f023 0303 	bic.w	r3, r3, #3
 80085d4:	f043 0302 	orr.w	r3, r3, #2
 80085d8:	81a3      	strh	r3, [r4, #12]
 80085da:	e7e3      	b.n	80085a4 <__smakebuf_r+0xc>
 80085dc:	4b0d      	ldr	r3, [pc, #52]	; (8008614 <__smakebuf_r+0x7c>)
 80085de:	62b3      	str	r3, [r6, #40]	; 0x28
 80085e0:	89a3      	ldrh	r3, [r4, #12]
 80085e2:	6020      	str	r0, [r4, #0]
 80085e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085e8:	81a3      	strh	r3, [r4, #12]
 80085ea:	9b00      	ldr	r3, [sp, #0]
 80085ec:	6163      	str	r3, [r4, #20]
 80085ee:	9b01      	ldr	r3, [sp, #4]
 80085f0:	6120      	str	r0, [r4, #16]
 80085f2:	b15b      	cbz	r3, 800860c <__smakebuf_r+0x74>
 80085f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085f8:	4630      	mov	r0, r6
 80085fa:	f000 f8c9 	bl	8008790 <_isatty_r>
 80085fe:	b128      	cbz	r0, 800860c <__smakebuf_r+0x74>
 8008600:	89a3      	ldrh	r3, [r4, #12]
 8008602:	f023 0303 	bic.w	r3, r3, #3
 8008606:	f043 0301 	orr.w	r3, r3, #1
 800860a:	81a3      	strh	r3, [r4, #12]
 800860c:	89a0      	ldrh	r0, [r4, #12]
 800860e:	4305      	orrs	r5, r0
 8008610:	81a5      	strh	r5, [r4, #12]
 8008612:	e7cd      	b.n	80085b0 <__smakebuf_r+0x18>
 8008614:	080083a5 	.word	0x080083a5

08008618 <_raise_r>:
 8008618:	291f      	cmp	r1, #31
 800861a:	b538      	push	{r3, r4, r5, lr}
 800861c:	4604      	mov	r4, r0
 800861e:	460d      	mov	r5, r1
 8008620:	d904      	bls.n	800862c <_raise_r+0x14>
 8008622:	2316      	movs	r3, #22
 8008624:	6003      	str	r3, [r0, #0]
 8008626:	f04f 30ff 	mov.w	r0, #4294967295
 800862a:	bd38      	pop	{r3, r4, r5, pc}
 800862c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800862e:	b112      	cbz	r2, 8008636 <_raise_r+0x1e>
 8008630:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008634:	b94b      	cbnz	r3, 800864a <_raise_r+0x32>
 8008636:	4620      	mov	r0, r4
 8008638:	f000 f830 	bl	800869c <_getpid_r>
 800863c:	462a      	mov	r2, r5
 800863e:	4601      	mov	r1, r0
 8008640:	4620      	mov	r0, r4
 8008642:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008646:	f000 b817 	b.w	8008678 <_kill_r>
 800864a:	2b01      	cmp	r3, #1
 800864c:	d00a      	beq.n	8008664 <_raise_r+0x4c>
 800864e:	1c59      	adds	r1, r3, #1
 8008650:	d103      	bne.n	800865a <_raise_r+0x42>
 8008652:	2316      	movs	r3, #22
 8008654:	6003      	str	r3, [r0, #0]
 8008656:	2001      	movs	r0, #1
 8008658:	e7e7      	b.n	800862a <_raise_r+0x12>
 800865a:	2400      	movs	r4, #0
 800865c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008660:	4628      	mov	r0, r5
 8008662:	4798      	blx	r3
 8008664:	2000      	movs	r0, #0
 8008666:	e7e0      	b.n	800862a <_raise_r+0x12>

08008668 <raise>:
 8008668:	4b02      	ldr	r3, [pc, #8]	; (8008674 <raise+0xc>)
 800866a:	4601      	mov	r1, r0
 800866c:	6818      	ldr	r0, [r3, #0]
 800866e:	f7ff bfd3 	b.w	8008618 <_raise_r>
 8008672:	bf00      	nop
 8008674:	2000000c 	.word	0x2000000c

08008678 <_kill_r>:
 8008678:	b538      	push	{r3, r4, r5, lr}
 800867a:	4d07      	ldr	r5, [pc, #28]	; (8008698 <_kill_r+0x20>)
 800867c:	2300      	movs	r3, #0
 800867e:	4604      	mov	r4, r0
 8008680:	4608      	mov	r0, r1
 8008682:	4611      	mov	r1, r2
 8008684:	602b      	str	r3, [r5, #0]
 8008686:	f7f9 faa3 	bl	8001bd0 <_kill>
 800868a:	1c43      	adds	r3, r0, #1
 800868c:	d102      	bne.n	8008694 <_kill_r+0x1c>
 800868e:	682b      	ldr	r3, [r5, #0]
 8008690:	b103      	cbz	r3, 8008694 <_kill_r+0x1c>
 8008692:	6023      	str	r3, [r4, #0]
 8008694:	bd38      	pop	{r3, r4, r5, pc}
 8008696:	bf00      	nop
 8008698:	200003a8 	.word	0x200003a8

0800869c <_getpid_r>:
 800869c:	f7f9 ba90 	b.w	8001bc0 <_getpid>

080086a0 <__sread>:
 80086a0:	b510      	push	{r4, lr}
 80086a2:	460c      	mov	r4, r1
 80086a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086a8:	f000 f894 	bl	80087d4 <_read_r>
 80086ac:	2800      	cmp	r0, #0
 80086ae:	bfab      	itete	ge
 80086b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80086b2:	89a3      	ldrhlt	r3, [r4, #12]
 80086b4:	181b      	addge	r3, r3, r0
 80086b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80086ba:	bfac      	ite	ge
 80086bc:	6563      	strge	r3, [r4, #84]	; 0x54
 80086be:	81a3      	strhlt	r3, [r4, #12]
 80086c0:	bd10      	pop	{r4, pc}

080086c2 <__swrite>:
 80086c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086c6:	461f      	mov	r7, r3
 80086c8:	898b      	ldrh	r3, [r1, #12]
 80086ca:	05db      	lsls	r3, r3, #23
 80086cc:	4605      	mov	r5, r0
 80086ce:	460c      	mov	r4, r1
 80086d0:	4616      	mov	r6, r2
 80086d2:	d505      	bpl.n	80086e0 <__swrite+0x1e>
 80086d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086d8:	2302      	movs	r3, #2
 80086da:	2200      	movs	r2, #0
 80086dc:	f000 f868 	bl	80087b0 <_lseek_r>
 80086e0:	89a3      	ldrh	r3, [r4, #12]
 80086e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80086ea:	81a3      	strh	r3, [r4, #12]
 80086ec:	4632      	mov	r2, r6
 80086ee:	463b      	mov	r3, r7
 80086f0:	4628      	mov	r0, r5
 80086f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086f6:	f000 b817 	b.w	8008728 <_write_r>

080086fa <__sseek>:
 80086fa:	b510      	push	{r4, lr}
 80086fc:	460c      	mov	r4, r1
 80086fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008702:	f000 f855 	bl	80087b0 <_lseek_r>
 8008706:	1c43      	adds	r3, r0, #1
 8008708:	89a3      	ldrh	r3, [r4, #12]
 800870a:	bf15      	itete	ne
 800870c:	6560      	strne	r0, [r4, #84]	; 0x54
 800870e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008712:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008716:	81a3      	strheq	r3, [r4, #12]
 8008718:	bf18      	it	ne
 800871a:	81a3      	strhne	r3, [r4, #12]
 800871c:	bd10      	pop	{r4, pc}

0800871e <__sclose>:
 800871e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008722:	f000 b813 	b.w	800874c <_close_r>
	...

08008728 <_write_r>:
 8008728:	b538      	push	{r3, r4, r5, lr}
 800872a:	4d07      	ldr	r5, [pc, #28]	; (8008748 <_write_r+0x20>)
 800872c:	4604      	mov	r4, r0
 800872e:	4608      	mov	r0, r1
 8008730:	4611      	mov	r1, r2
 8008732:	2200      	movs	r2, #0
 8008734:	602a      	str	r2, [r5, #0]
 8008736:	461a      	mov	r2, r3
 8008738:	f7f9 fa81 	bl	8001c3e <_write>
 800873c:	1c43      	adds	r3, r0, #1
 800873e:	d102      	bne.n	8008746 <_write_r+0x1e>
 8008740:	682b      	ldr	r3, [r5, #0]
 8008742:	b103      	cbz	r3, 8008746 <_write_r+0x1e>
 8008744:	6023      	str	r3, [r4, #0]
 8008746:	bd38      	pop	{r3, r4, r5, pc}
 8008748:	200003a8 	.word	0x200003a8

0800874c <_close_r>:
 800874c:	b538      	push	{r3, r4, r5, lr}
 800874e:	4d06      	ldr	r5, [pc, #24]	; (8008768 <_close_r+0x1c>)
 8008750:	2300      	movs	r3, #0
 8008752:	4604      	mov	r4, r0
 8008754:	4608      	mov	r0, r1
 8008756:	602b      	str	r3, [r5, #0]
 8008758:	f7f9 fa8d 	bl	8001c76 <_close>
 800875c:	1c43      	adds	r3, r0, #1
 800875e:	d102      	bne.n	8008766 <_close_r+0x1a>
 8008760:	682b      	ldr	r3, [r5, #0]
 8008762:	b103      	cbz	r3, 8008766 <_close_r+0x1a>
 8008764:	6023      	str	r3, [r4, #0]
 8008766:	bd38      	pop	{r3, r4, r5, pc}
 8008768:	200003a8 	.word	0x200003a8

0800876c <_fstat_r>:
 800876c:	b538      	push	{r3, r4, r5, lr}
 800876e:	4d07      	ldr	r5, [pc, #28]	; (800878c <_fstat_r+0x20>)
 8008770:	2300      	movs	r3, #0
 8008772:	4604      	mov	r4, r0
 8008774:	4608      	mov	r0, r1
 8008776:	4611      	mov	r1, r2
 8008778:	602b      	str	r3, [r5, #0]
 800877a:	f7f9 fa88 	bl	8001c8e <_fstat>
 800877e:	1c43      	adds	r3, r0, #1
 8008780:	d102      	bne.n	8008788 <_fstat_r+0x1c>
 8008782:	682b      	ldr	r3, [r5, #0]
 8008784:	b103      	cbz	r3, 8008788 <_fstat_r+0x1c>
 8008786:	6023      	str	r3, [r4, #0]
 8008788:	bd38      	pop	{r3, r4, r5, pc}
 800878a:	bf00      	nop
 800878c:	200003a8 	.word	0x200003a8

08008790 <_isatty_r>:
 8008790:	b538      	push	{r3, r4, r5, lr}
 8008792:	4d06      	ldr	r5, [pc, #24]	; (80087ac <_isatty_r+0x1c>)
 8008794:	2300      	movs	r3, #0
 8008796:	4604      	mov	r4, r0
 8008798:	4608      	mov	r0, r1
 800879a:	602b      	str	r3, [r5, #0]
 800879c:	f7f9 fa87 	bl	8001cae <_isatty>
 80087a0:	1c43      	adds	r3, r0, #1
 80087a2:	d102      	bne.n	80087aa <_isatty_r+0x1a>
 80087a4:	682b      	ldr	r3, [r5, #0]
 80087a6:	b103      	cbz	r3, 80087aa <_isatty_r+0x1a>
 80087a8:	6023      	str	r3, [r4, #0]
 80087aa:	bd38      	pop	{r3, r4, r5, pc}
 80087ac:	200003a8 	.word	0x200003a8

080087b0 <_lseek_r>:
 80087b0:	b538      	push	{r3, r4, r5, lr}
 80087b2:	4d07      	ldr	r5, [pc, #28]	; (80087d0 <_lseek_r+0x20>)
 80087b4:	4604      	mov	r4, r0
 80087b6:	4608      	mov	r0, r1
 80087b8:	4611      	mov	r1, r2
 80087ba:	2200      	movs	r2, #0
 80087bc:	602a      	str	r2, [r5, #0]
 80087be:	461a      	mov	r2, r3
 80087c0:	f7f9 fa80 	bl	8001cc4 <_lseek>
 80087c4:	1c43      	adds	r3, r0, #1
 80087c6:	d102      	bne.n	80087ce <_lseek_r+0x1e>
 80087c8:	682b      	ldr	r3, [r5, #0]
 80087ca:	b103      	cbz	r3, 80087ce <_lseek_r+0x1e>
 80087cc:	6023      	str	r3, [r4, #0]
 80087ce:	bd38      	pop	{r3, r4, r5, pc}
 80087d0:	200003a8 	.word	0x200003a8

080087d4 <_read_r>:
 80087d4:	b538      	push	{r3, r4, r5, lr}
 80087d6:	4d07      	ldr	r5, [pc, #28]	; (80087f4 <_read_r+0x20>)
 80087d8:	4604      	mov	r4, r0
 80087da:	4608      	mov	r0, r1
 80087dc:	4611      	mov	r1, r2
 80087de:	2200      	movs	r2, #0
 80087e0:	602a      	str	r2, [r5, #0]
 80087e2:	461a      	mov	r2, r3
 80087e4:	f7f9 fa0e 	bl	8001c04 <_read>
 80087e8:	1c43      	adds	r3, r0, #1
 80087ea:	d102      	bne.n	80087f2 <_read_r+0x1e>
 80087ec:	682b      	ldr	r3, [r5, #0]
 80087ee:	b103      	cbz	r3, 80087f2 <_read_r+0x1e>
 80087f0:	6023      	str	r3, [r4, #0]
 80087f2:	bd38      	pop	{r3, r4, r5, pc}
 80087f4:	200003a8 	.word	0x200003a8

080087f8 <_init>:
 80087f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087fa:	bf00      	nop
 80087fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087fe:	bc08      	pop	{r3}
 8008800:	469e      	mov	lr, r3
 8008802:	4770      	bx	lr

08008804 <_fini>:
 8008804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008806:	bf00      	nop
 8008808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800880a:	bc08      	pop	{r3}
 800880c:	469e      	mov	lr, r3
 800880e:	4770      	bx	lr
