// Generated by vp3


//|@Module misnamed ;
module misnamed (
      misnamed_i
    , misnamed_o
);

//|@Ports ;
input  misnamed_i;
output  misnamed_o;

assign misnamed_o = misnamed_i;

endmodule
