# Lab 4: Adder Design



Objective

&nbsp;   1. To understand and implement the design of Half Adder and Full Adder circuits using Verilog HDL.

&nbsp;   2. To design a 4-bit binary adder using Full Adders.

&nbsp;   3. To verify all designs through simulation and waveform analysis.

