m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/simulation/modelsim
Eacia6850
Z1 w1552087775
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z7 8C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/acia6850.vhd
Z8 FC:/Users/rlewis/gitrepo/RC2014_fpga/rtl/acia6850.vhd
l0
L135
VWj^j=23:;7?WD6NBaRVM81
!s100 fH8V0L_?dm5F<n44DfgV70
Z9 OV;C;10.5b;63
31
Z10 !s110 1553559379
!i10b 1
Z11 !s108 1553559379.000000
Z12 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/acia6850.vhd|
Z13 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/acia6850.vhd|
!i113 1
Z14 o-93 -work work
Z15 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
R5
R6
Z16 DEx4 work 8 acia6850 0 22 Wj^j=23:;7?WD6NBaRVM81
l317
L165
VCaWX:MGW4_1]JHQW8kQSa3
!s100 4QKeSbc9=jZWoF3l^X8h=3
R9
31
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Easynclog
Z17 w1553557560
R4
R5
R6
R0
Z18 8C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/../test/AsyncLog.vhd
Z19 FC:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/../test/AsyncLog.vhd
l0
L52
V6IBX8cbA_OMdP@DZfJFz20
!s100 ;b[4DS>I=;SmU<z2iZb5`2
R9
31
Z20 !s110 1553559380
!i10b 1
Z21 !s108 1553559380.000000
Z22 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/../test/AsyncLog.vhd|
Z23 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/../test/AsyncLog.vhd|
!i113 1
R14
R15
Abehaviour
R4
R5
R6
DEx4 work 8 asynclog 0 22 6IBX8cbA_OMdP@DZfJFz20
l82
L65
V:M[=>U^fa^g6M6VZF:eg^1
!s100 6EYOgNZ8C0BNG`@Sgl<6_2
R9
31
R20
!i10b 1
R21
R22
R23
!i113 1
R14
R15
Easyncstim
R17
R4
R5
R6
R0
Z24 8C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/../test/AsyncStim.vhd
Z25 FC:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/../test/AsyncStim.vhd
l0
L52
VDdT:l_h0mdmY60h;9Vkj_3
!s100 F`Ti1P5k>]KgbBDo[56gV1
R9
31
R20
!i10b 1
R21
Z26 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/../test/AsyncStim.vhd|
Z27 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/../test/AsyncStim.vhd|
!i113 1
R14
R15
Abehaviour
R4
R5
R6
DEx4 work 9 asyncstim 0 22 DdT:l_h0mdmY60h;9Vkj_3
l72
L66
V:VQn<:HS<WVbdU94@NkKX0
!s100 YQAlEj7@mhl]n9?V87PYG3
R9
31
R20
!i10b 1
R21
R26
R27
!i113 1
R14
R15
Eclocks
Z28 w1553558098
R5
R6
R0
Z29 8C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/clocks.vhd
Z30 FC:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/clocks.vhd
l0
L42
VR3^]j>InX9b4XTh_=T8^R1
!s100 6UkBFlDGPJGBZgzL^RBR_1
R9
31
R10
!i10b 1
R11
Z31 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/clocks.vhd|
Z32 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/clocks.vhd|
!i113 1
R14
R15
Asyn
R5
R6
Z33 DEx4 work 6 clocks 0 22 R3^]j>InX9b4XTh_=T8^R1
l139
L54
VGV]J62FZVnoLV^4jc:DNe2
!s100 0?FScI3GPo3;Fj?GA>cfi0
R9
31
R10
!i10b 1
R11
R31
R32
!i113 1
R14
R15
vclocks_altpll
R10
!i10b 1
!s100 nlf?AnYbhDobO[1zSd>cd2
IYGTj0k0KDNDAXibX?jlTK2
VDg1SIo80bB@j0V0VzS_@n1
R0
w1553558029
8C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/db/clocks_altpll.v
FC:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/db/clocks_altpll.v
L0 29
OV;L;10.5b;63
r1
!s85 0
31
!s108 1553559378.000000
!s107 C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/db/clocks_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/db|C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/db/clocks_altpll.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/db
tCvgOpt 0
Ecpm_basic
Z34 w1553557559
R4
R5
R6
R0
Z35 8C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/CPM_BASIC.vhd
Z36 FC:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/CPM_BASIC.vhd
l0
L5
VOi>ZNWNgb0HbN1m13iL]N3
!s100 gkKha:dI<9zE=2foDjO_22
R9
31
R20
!i10b 1
R11
Z37 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/CPM_BASIC.vhd|
Z38 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/CPM_BASIC.vhd|
!i113 1
R14
R15
Artl
Z39 DPx9 altera_mf 20 altera_mf_components 0 22 gV:l9C^?PSb6]b5V?_jR@3
Z40 DEx4 work 14 cpm_basic_lite 0 22 d>6O`VfD^P^MQIN?GKQfi3
R4
R5
R6
DEx4 work 9 cpm_basic 0 22 Oi>ZNWNgb0HbN1m13iL]N3
l15
L13
Vna`nT@L<hZ7j9Fl;@Zm7i2
!s100 ?l7FRg5Uf7hSbUbUzhfm?2
R9
31
R20
!i10b 1
R11
R37
R38
!i113 1
R14
R15
Ecpm_basic_lite
Z41 w1553558088
R39
R5
R6
R0
Z42 8C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/CPM_BASIC_LITE.vhd
Z43 FC:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/CPM_BASIC_LITE.vhd
l0
L42
Vd>6O`VfD^P^MQIN?GKQfi3
!s100 >a91B>YglNz;Q?j=]B>Hz0
R9
31
R10
!i10b 1
R11
Z44 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/CPM_BASIC_LITE.vhd|
Z45 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/CPM_BASIC_LITE.vhd|
!i113 1
R14
R15
Asyn
R39
R5
R6
R40
l56
L52
VK<@Aocc`iV>do9OzdZZ6h2
!s100 CKdKg_JF;EI4;9]lEH1UK1
R9
31
R10
!i10b 1
R11
R44
R45
!i113 1
R14
R15
Edecoder_3x8
Z46 w1552519321
R5
R6
R0
Z47 8C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/decoder_3x8.vhd
Z48 FC:/Users/rlewis/gitrepo/RC2014_fpga/rtl/decoder_3x8.vhd
l0
L5
V:;0WhdP_S2Z[i:^maYl=^2
!s100 >@HN0<8lGRDYXgN]>Q5>J2
R9
31
R10
!i10b 1
R11
Z49 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/decoder_3x8.vhd|
Z50 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/decoder_3x8.vhd|
!i113 1
R14
R15
Artl
R5
R6
Z51 DEx4 work 11 decoder_3x8 0 22 :;0WhdP_S2Z[i:^maYl=^2
l11
L10
VIE2CWS2zn?]QP>T2_=Ob81
!s100 B`4=X;4JWVDFhHRl92;W?1
R9
31
R10
!i10b 1
R11
R49
R50
!i113 1
R14
R15
Erc2014_fpga
R17
R4
R5
R6
R0
Z52 8C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/RC2014_fpga.vhd
Z53 FC:/Users/rlewis/gitrepo/RC2014_fpga/rtl/RC2014_fpga.vhd
l0
L15
VPRR71`bm0F`Cj;ZRNzJ:L3
!s100 PRDA@aHhQ2LbEfMedUMTN2
R9
31
R20
!i10b 1
R21
Z54 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/RC2014_fpga.vhd|
Z55 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/RC2014_fpga.vhd|
!i113 1
R14
R15
Astruct
Z56 DEx4 work 13 sd_controller 0 22 3@c1BR[>XY4J0o;_>;<f[1
R2
R3
R16
Z57 DEx4 work 15 rom_page_select 0 22 ;mPUF@[W^4?2=j9?JNLfE0
Z58 DEx4 work 15 single_port_ram 0 22 `gZUbVDnN32VDQ1:C47g21
Z59 DPx4 work 8 t80_pack 0 22 Q]L1zdkN<:JDY5B?0azi;1
Z60 DEx4 work 4 t80s 0 22 no=RkL23N=L?[fbFPdOFE3
R33
R4
R5
R6
Z61 DEx4 work 11 rc2014_fpga 0 22 PRR71`bm0F`Cj;ZRNzJ:L3
l137
L59
Vb=;P`^4;X3;BkWbR4G:]F3
!s100 6ao6@R@DT>dVo8e2UO;i;0
R9
31
R20
!i10b 1
R21
R54
R55
!i113 1
R14
R15
Erc2014_tb
R17
R5
R6
R0
Z62 8C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/../test/RC2014_TB.vhd
Z63 FC:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/../test/RC2014_TB.vhd
l0
L5
VPM4;nZ6?WZ;?j<Zf^A<nQ1
!s100 _6438OZB@R9Hi>;`A7f:k3
R9
31
R20
!i10b 1
R21
Z64 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/../test/RC2014_TB.vhd|
Z65 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/../test/RC2014_TB.vhd|
!i113 1
R14
R15
Abehaviour
R4
R61
R5
R6
DEx4 work 9 rc2014_tb 0 22 PM4;nZ6?WZ;?j<Zf^A<nQ1
l45
L8
VGgmdk8<A@C[LO4ZXY6N441
!s100 1MTjZ<8EdJ;Q0]Q4cX=W<0
R9
31
R20
!i10b 1
R21
R64
R65
!i113 1
R14
R15
Erom_page_select
R17
R4
R5
R6
R0
Z66 8C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/ROM_Page_Select.vhd
Z67 FC:/Users/rlewis/gitrepo/RC2014_fpga/rtl/ROM_Page_Select.vhd
l0
L5
V;mPUF@[W^4?2=j9?JNLfE0
!s100 M<]XGL3j9:3li<[K2hO]]2
R9
31
R20
!i10b 1
R21
Z68 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/ROM_Page_Select.vhd|
Z69 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/ROM_Page_Select.vhd|
!i113 1
R14
R15
Artl
R51
R4
R5
R6
R57
l53
L24
V7[36FJZM5R=l;C8oOiE9>0
!s100 A4Wj^U`CMbQQ5;W1DXB530
R9
31
R20
!i10b 1
R21
R68
R69
!i113 1
R14
R15
Esd_controller
R17
R4
R5
R6
R0
Z70 8C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/sd_controller.vhd
Z71 FC:/Users/rlewis/gitrepo/RC2014_fpga/rtl/sd_controller.vhd
l0
L27
V3@c1BR[>XY4J0o;_>;<f[1
!s100 RJc?SUez]SkaW;h=9eUl62
R9
31
R10
!i10b 1
R11
Z72 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/sd_controller.vhd|
Z73 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/sd_controller.vhd|
!i113 1
R14
R15
Artl
R4
R5
R6
R56
l102
L45
Vb0_NfTS=6o0:N8djm0INi0
!s100 FAA=N;A4Y[CV3<2RD_Be=1
R9
31
R10
!i10b 1
R11
R72
R73
!i113 1
R14
R15
Esingle_port_ram
R1
R4
R5
R6
R0
Z74 8C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/single_port_ram.vhd
Z75 FC:/Users/rlewis/gitrepo/RC2014_fpga/rtl/single_port_ram.vhd
l0
L5
V`gZUbVDnN32VDQ1:C47g21
!s100 J_YD^dnV@o]43YEWddS1^2
R9
31
R10
!i10b 1
R11
Z76 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/single_port_ram.vhd|
Z77 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/single_port_ram.vhd|
!i113 1
R14
R15
Artl
R4
R5
R6
R58
l21
L15
VNPFiBnLJSm:`hjk6R5`ZH2
!s100 Ua:8j6A]5mL0Ihf;zTK<e2
R9
31
R10
!i10b 1
R11
R76
R77
!i113 1
R14
R15
Pstimlog
R5
R6
R17
R0
8C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/../test/StimLog.vhd
FC:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/../test/StimLog.vhd
l0
L51
ViOFFW5_C[H:U6@8>ha39>3
!s100 XK28_fOREA]>lzhL1z`AL0
R9
31
R20
!i10b 1
R21
!s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/../test/StimLog.vhd|
!s107 C:/Users/rlewis/gitrepo/RC2014_fpga/de10-lite/../test/StimLog.vhd|
!i113 1
R14
R15
Et80
R1
R59
R4
R5
R6
R0
Z78 8C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80.vhd
Z79 FC:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80.vhd
l0
L75
VZzT1^<eCmfFVDgmB`:Ek81
!s100 cjbTjbNA7]:F3eW[c2Zaa1
R9
31
R20
!i10b 1
R21
Z80 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80.vhd|
Z81 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80.vhd|
!i113 1
R14
R15
Artl
R59
R4
R5
R6
DEx4 work 3 t80 0 22 ZzT1^<eCmfFVDgmB`:Ek81
l242
L115
V81z^`gziUcl]=QC]FggR<0
!s100 GXZ^`:8iMTfTL6jd2HelO2
R9
31
R20
!i10b 1
R21
R80
R81
!i113 1
R14
R15
Et80_alu
R1
R4
R5
R6
R0
Z82 8C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80_ALU.vhd
Z83 FC:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80_ALU.vhd
l0
L62
VS2e0Y382mKn9kio3C=@?R1
!s100 JQfVYL99dWj1YQ^d>`HFl3
R9
31
R10
!i10b 1
R11
Z84 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80_ALU.vhd|
Z85 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80_ALU.vhd|
!i113 1
R14
R15
Artl
R4
R5
R6
DEx4 work 7 t80_alu 0 22 S2e0Y382mKn9kio3C=@?R1
l119
L88
VD:JD04;g>E;Q6ie[jKIeR1
!s100 Eo>Ng0ZJ_k5P@4gOfLhcV1
R9
31
R10
!i10b 1
R11
R84
R85
!i113 1
R14
R15
Et80_mcode
R1
R4
R5
R6
R0
Z86 8C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80_MCode.vhd
Z87 FC:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80_MCode.vhd
l0
L68
ViIg;>RbfnOZSXYo6mcfC`2
!s100 WhR17iSZ49HF_LmVSYcmh2
R9
31
R10
!i10b 1
R11
Z88 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80_MCode.vhd|
Z89 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80_MCode.vhd|
!i113 1
R14
R15
Artl
R4
R5
R6
DEx4 work 9 t80_mcode 0 22 iIg;>RbfnOZSXYo6mcfC`2
l184
L137
VeFT^ZGn5mgdYUGO`=>aC62
!s100 djL^4e;LEA<ej[Y6QM];b2
R9
31
R10
!i10b 1
R11
R88
R89
!i113 1
R14
R15
Pt80_pack
R5
R6
R1
R0
8C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80_Pack.vhd
FC:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80_Pack.vhd
l0
L51
VQ]L1zdkN<:JDY5B?0azi;1
!s100 66<`_:Y:<ca<T_PZCZ`3O1
R9
31
R10
!i10b 1
R11
!s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80_Pack.vhd|
!s107 C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80_Pack.vhd|
!i113 1
R14
R15
Et80_reg
R1
R4
R5
R6
R0
Z90 8C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80_Reg.vhd
Z91 FC:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80_Reg.vhd
l0
L56
VCFcI:j11l=^5F]AcJzN_k2
!s100 lfekF`0M3LNg77[WaofoB3
R9
31
R10
!i10b 1
R11
Z92 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80_Reg.vhd|
Z93 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80_Reg.vhd|
!i113 1
R14
R15
Artl
R4
R5
R6
DEx4 work 7 t80_reg 0 22 CFcI:j11l=^5F]AcJzN_k2
l82
L76
V9o`52VTnF>EFQBz^08Njb2
!s100 :YEV_bamUc8g3:90`LX1`0
R9
31
R10
!i10b 1
R11
R92
R93
!i113 1
R14
R15
Et80s
R1
R59
R4
R5
R6
R0
Z94 8C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80s.vhd
Z95 FC:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80s.vhd
l0
L73
Vno=RkL23N=L?[fbFPdOFE3
!s100 aa=JA4<SE4LM?P=A:`aMC3
R9
31
R20
!i10b 1
R21
Z96 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80s.vhd|
Z97 !s107 C:/Users/rlewis/gitrepo/RC2014_fpga/rtl/T80/T80s.vhd|
!i113 1
R14
R15
Artl
R59
R4
R5
R6
R60
l111
L100
V`E;b42<GY=_hI>=5R`Wfd0
!s100 S`<ilY@L9[]Ai]N>0>H6G2
R9
31
R20
!i10b 1
R21
R96
R97
!i113 1
R14
R15
