/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2024 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_SFR_MLSC_H
#define IS_SFR_MLSC_H

#define INT_PULSE (0)
#define INT_LEVEL (1)

#define MLSC_TRY_COUNT (20000)

#include "pablo-mmio.h"

enum mlsc_interrupt_map1 {
	INTR0_MLSC_FRAME_START_INT = 0,
	INTR0_MLSC_FRAME_END_INT = 1,
	INTR0_MLSC_CMDQ_HOLD_INT = 2,
	INTR0_MLSC_SETTING_DONE_INT = 3,
	INTR0_MLSC_C_LOADER_END_INT = 4,
	INTR0_MLSC_COREX_END_INT_0 = 5,
	INTR0_MLSC_COREX_END_INT_1 = 6,
	INTR0_MLSC_ROW_COL_INT = 7,
	INTR0_MLSC_FREEZE_ON_ROW_COL_INT = 8,
	INTR0_MLSC_TRANS_STOP_DONE_INT = 9,
	INTR0_MLSC_CMDQ_ERROR_INT = 10,
	INTR0_MLSC_C_LOADER_ERROR_INT = 11,
	INTR0_MLSC_COREX_ERROR_INT = 12,
	INTR0_MLSC_CINFIFO_0_ERROR_INT = 13,
	INTR0_MLSC_VOTF_GLOBAL_ERROR_INT = 27,
	INTR0_MLSC_VOTF_LOST_CONNECTION_INT = 28,
	INTR0_MLSC_OTF_SEQ_ID_ERROR_INT = 29,
	INTR0_MLSC_MAX = 32,
};

#define INT0_EN_MASK                                                                               \
	((0) | (1 << INTR0_MLSC_FRAME_START_INT) | (1 << INTR0_MLSC_FRAME_END_INT) |               \
		(1 << INTR0_MLSC_CMDQ_HOLD_INT) | (1 << INTR0_MLSC_SETTING_DONE_INT) |             \
		(1 << INTR0_MLSC_C_LOADER_END_INT) | (1 << INTR0_MLSC_COREX_END_INT_0) |           \
		(1 << INTR0_MLSC_COREX_END_INT_1) | (1 << INTR0_MLSC_ROW_COL_INT) |                \
		(1 << INTR0_MLSC_FREEZE_ON_ROW_COL_INT) | (1 << INTR0_MLSC_TRANS_STOP_DONE_INT) |  \
		(1 << INTR0_MLSC_CMDQ_ERROR_INT) | (1 << INTR0_MLSC_C_LOADER_ERROR_INT) |          \
		(1 << INTR0_MLSC_COREX_ERROR_INT) | /* (1 << INTR0_MLSC_CINFIFO_0_ERROR_INT) | */  \
		(1 << INTR0_MLSC_VOTF_GLOBAL_ERROR_INT) |                                          \
		(1 << INTR0_MLSC_VOTF_LOST_CONNECTION_INT) |                                       \
		(1 << INTR0_MLSC_OTF_SEQ_ID_ERROR_INT))

#define INT0_ERR_MASK                                        \
	((0) | (1 << INTR0_MLSC_CMDQ_ERROR_INT) |            \
		(1 << INTR0_MLSC_C_LOADER_ERROR_INT) |       \
		(1 << INTR0_MLSC_COREX_ERROR_INT) |          \
		(1 << INTR0_MLSC_VOTF_GLOBAL_ERROR_INT) |    \
		(1 << INTR0_MLSC_VOTF_LOST_CONNECTION_INT) | \
		(1 << INTR0_MLSC_OTF_SEQ_ID_ERROR_INT))

#define INT0_WARN_MASK ((0) | (1 << INTR0_MLSC_CINFIFO_0_ERROR_INT))

enum mlsc_interrupt_map2 {
	INTR1_MLSC_VOTF_LOST_FLUSH_INT = 0,
	INTR1_MLSC_SBWC_ERROR_RDMA_Y = 1,
	INTR1_MLSC_SBWC_ERROR_RDMA_UV = 2,
	INTR1_MLSC_CPR_DBG_ERR_OR_LIC_DBG_CNT_ERR = 3,
	INTR1_MLSC_TILE_TO_OTF_DBG_CNT_ERR = 4,
	INTR1_MLSC_MERGE_RDMA_DBG_CNT_ERR = 5,
	INTR1_MLSC_YUV420TO422_DBG_CNT_ERR = 6,
	INTR1_MLSC_DTP_DBG_CNT_ERR = 7,
	INTR1_MLSC_YUV422TO444_DBG_CNT_ERR = 8,
	INTR1_MLSC_GLPG_DBG_CNT_ERR = 9,
	INTR1_MLSC_OTF_TO_TILE_DBG_CNT_ERR = 10,
	INTR1_MLSC_YUV_TO_RGB_DBG_CNT_ERR = 11,
	INTR1_MLSC_INV_GAMMA_DBG_CNT_ERR = 12,
	INTR1_MLSC_INV_CCM_DBG_CNT_ERR = 13,
	INTR1_MLSC_BLC_DBG_CNT_ERR = 14,
	INTR1_MLSC_SDRC_DBG_CNT_ERR = 15,
	INTR1_MLSC_CCM_DBG_CNT_ERR = 16,
	INTR1_MLSC_GAMMA_DBG_CNT_ERR = 17,
	INTR1_MLSC_SVHIST_DBG_CNT_ERR = 18,
	INTR1_MLSC_RGB_TO_Y_DBG_CNT_ERR = 19,
	INTR1_MLSC_DS_LME_DBG_CNT_ERR = 20,
	INTR1_MLSC_MENR_DBG_CNT_ERR = 21,
	INTR1_MLSC_EDGE_SCORE_DBG_CNT_ERR = 22,
	INTR1_MLSC_RGB_TO_YUV_FDPIG_DBG_CNT_ERR = 23,
	INTR1_MLSC_DS_FDPIG_DBG_CNT_ERR = 24,
	INTR1_MLSC_RGB_TO_YUV_CAV_DBG_CNT_ERR = 25,
	INTR1_MLSC_DS_CAV_DBG_CNT_ERR = 26,
	INTR1_MLSC_LIC_OVERFLOW_INTR = 27,
	INTR1_MLSC_LIC_ERR_INTR = 28,
	INTR1_MLSC_LIC_OUTPUT_FRAME_END_INTR = 29,
	INTR1_MLSC_LIC_INPUT_FRAME_END_INTR = 30,
	INTR1_MLSC_MAX = 32,
};

#define INT1_EN_MASK                                                                               \
	((0) | (1 << INTR1_MLSC_VOTF_LOST_FLUSH_INT) | (1 << INTR1_MLSC_SBWC_ERROR_RDMA_Y) |       \
		(1 << INTR1_MLSC_SBWC_ERROR_RDMA_UV) |                                             \
		(1 << INTR1_MLSC_CPR_DBG_ERR_OR_LIC_DBG_CNT_ERR) |                                 \
		(1 << INTR1_MLSC_TILE_TO_OTF_DBG_CNT_ERR) |                                        \
		(1 << INTR1_MLSC_MERGE_RDMA_DBG_CNT_ERR) |                                         \
		(1 << INTR1_MLSC_YUV420TO422_DBG_CNT_ERR) | (1 << INTR1_MLSC_DTP_DBG_CNT_ERR) |    \
		(1 << INTR1_MLSC_YUV422TO444_DBG_CNT_ERR) | (1 << INTR1_MLSC_GLPG_DBG_CNT_ERR) |   \
		(1 << INTR1_MLSC_OTF_TO_TILE_DBG_CNT_ERR) |                                        \
		(1 << INTR1_MLSC_YUV_TO_RGB_DBG_CNT_ERR) |                                         \
		(1 << INTR1_MLSC_INV_GAMMA_DBG_CNT_ERR) | (1 << INTR1_MLSC_INV_CCM_DBG_CNT_ERR) |  \
		(1 << INTR1_MLSC_BLC_DBG_CNT_ERR) | (1 << INTR1_MLSC_SDRC_DBG_CNT_ERR) |           \
		(1 << INTR1_MLSC_CCM_DBG_CNT_ERR) | (1 << INTR1_MLSC_GAMMA_DBG_CNT_ERR) |          \
		(1 << INTR1_MLSC_SVHIST_DBG_CNT_ERR) | (1 << INTR1_MLSC_RGB_TO_Y_DBG_CNT_ERR) |    \
		(1 << INTR1_MLSC_DS_LME_DBG_CNT_ERR) | (1 << INTR1_MLSC_MENR_DBG_CNT_ERR) |        \
		(1 << INTR1_MLSC_EDGE_SCORE_DBG_CNT_ERR) |                                         \
		(1 << INTR1_MLSC_RGB_TO_YUV_FDPIG_DBG_CNT_ERR) |                                   \
		(1 << INTR1_MLSC_DS_FDPIG_DBG_CNT_ERR) |                                           \
		(1 << INTR1_MLSC_RGB_TO_YUV_CAV_DBG_CNT_ERR) |                                     \
		(1 << INTR1_MLSC_DS_CAV_DBG_CNT_ERR) | (1 << INTR1_MLSC_LIC_OVERFLOW_INTR) |       \
		(1 << INTR1_MLSC_LIC_ERR_INTR) | (1 << INTR1_MLSC_LIC_OUTPUT_FRAME_END_INTR) |     \
		(1 << INTR1_MLSC_LIC_INPUT_FRAME_END_INTR))

#define INT1_ERR_MASK                                                                              \
	((0) | (1 << INTR1_MLSC_VOTF_LOST_FLUSH_INT) | (1 << INTR1_MLSC_SBWC_ERROR_RDMA_Y) |       \
		(1 << INTR1_MLSC_SBWC_ERROR_RDMA_UV) |                                             \
		(1 << INTR1_MLSC_CPR_DBG_ERR_OR_LIC_DBG_CNT_ERR) |                                 \
		(1 << INTR1_MLSC_TILE_TO_OTF_DBG_CNT_ERR) |                                        \
		(1 << INTR1_MLSC_MERGE_RDMA_DBG_CNT_ERR) |                                         \
		(1 << INTR1_MLSC_YUV420TO422_DBG_CNT_ERR) | (1 << INTR1_MLSC_DTP_DBG_CNT_ERR) |    \
		(1 << INTR1_MLSC_YUV422TO444_DBG_CNT_ERR) | (1 << INTR1_MLSC_GLPG_DBG_CNT_ERR) |   \
		(1 << INTR1_MLSC_OTF_TO_TILE_DBG_CNT_ERR) |                                        \
		(1 << INTR1_MLSC_YUV_TO_RGB_DBG_CNT_ERR) |                                         \
		(1 << INTR1_MLSC_INV_GAMMA_DBG_CNT_ERR) | (1 << INTR1_MLSC_INV_CCM_DBG_CNT_ERR) |  \
		(1 << INTR1_MLSC_BLC_DBG_CNT_ERR) | (1 << INTR1_MLSC_SDRC_DBG_CNT_ERR) |           \
		(1 << INTR1_MLSC_CCM_DBG_CNT_ERR) | (1 << INTR1_MLSC_GAMMA_DBG_CNT_ERR) |          \
		(1 << INTR1_MLSC_SVHIST_DBG_CNT_ERR) | (1 << INTR1_MLSC_RGB_TO_Y_DBG_CNT_ERR) |    \
		(1 << INTR1_MLSC_DS_LME_DBG_CNT_ERR) | (1 << INTR1_MLSC_MENR_DBG_CNT_ERR) |        \
		(1 << INTR1_MLSC_EDGE_SCORE_DBG_CNT_ERR) |                                         \
		(1 << INTR1_MLSC_RGB_TO_YUV_FDPIG_DBG_CNT_ERR) |                                   \
		(1 << INTR1_MLSC_DS_FDPIG_DBG_CNT_ERR) |                                           \
		(1 << INTR1_MLSC_RGB_TO_YUV_CAV_DBG_CNT_ERR) |                                     \
		(1 << INTR1_MLSC_DS_CAV_DBG_CNT_ERR) | (1 << INTR1_MLSC_LIC_OVERFLOW_INTR) |       \
		(1 << INTR1_MLSC_LIC_ERR_INTR))

enum mlsc_interrupt_grp_map {
	INTR_GRP_MLSC_FRAME_START_INT = 0,
	INTR_GRP_MLSC_FRAME_END_INT = 1,
	INTR_GRP_MLSC_ERROR_CRPT_INT = 2,
	INTR_GRP_MLSC_CMDQ_HOLD_INT = 3,
	INTR_GRP_MLSC_SETTING_DONE_INT = 4,
	INTR_GRP_MLSC_DEBUG_INT = 5,
	INTR_GRP_MLSC_ENABLE_ALL_INT = 7,
	INTR_GRP_MLSC_MAX,
};

#define MLSC_INT_GRP_EN_MASK                                                                       \
	((0) | (1 << INTR_GRP_MLSC_FRAME_START_INT) | (1 << INTR_GRP_MLSC_FRAME_END_INT) |         \
		(1 << INTR_GRP_MLSC_ERROR_CRPT_INT) | (1 << INTR_GRP_MLSC_CMDQ_HOLD_INT) |         \
		(1 << INTR_GRP_MLSC_SETTING_DONE_INT) | (1 << INTR_GRP_MLSC_DEBUG_INT) |           \
		(1 << INTR_GRP_MLSC_ENABLE_ALL_INT))

#define MLSC_REG_CNT 1671

static const struct is_reg mlsc_regs[MLSC_REG_CNT] = {
	{ 0x0000, "CMDQ_ENABLE" },
	{ 0x0008, "CMDQ_STOP_CRPT_ENABLE" },
	{ 0x0010, "SW_RESET" },
	{ 0x0014, "SW_CORE_RESET" },
	{ 0x0018, "SW_APB_RESET" },
	{ 0x001c, "TRANS_STOP_REQ" },
	{ 0x0020, "TRANS_STOP_REQ_RDY" },
	{ 0x002c, "IP_CLOCK_DOWN_MODE" },
	{ 0x0030, "IP_PROCESSING" },
	{ 0x0034, "FORCE_INTERNAL_CLOCK" },
	{ 0x0038, "DEBUG_CLOCK_ENABLE" },
	{ 0x003c, "IP_POST_FRAME_GAP" },
	{ 0x0040, "IP_DRCG_ENABLE" },
	{ 0x0050, "AUTO_IGNORE_INTERRUPT_ENABLE" },
	{ 0x0054, "AUTO_IGNORE_PREADY_ENABLE" },
	{ 0x0058, "IP_USE_SW_FINISH_COND" },
	{ 0x005c, "SW_FINISH_COND_ENABLE" },
	{ 0x006c, "IP_CORRUPTED_COND_ENABLE" },
	{ 0x0074, "IP_USE_OTF_PATH_67" },
	{ 0x0078, "IP_USE_OTF_PATH_45" },
	{ 0x007c, "IP_USE_OTF_PATH_23" },
	{ 0x0080, "IP_USE_OTF_PATH_01" },
	{ 0x0084, "IP_USE_CINFIFO_NEW_FRAME_IN" },
	{ 0x00a0, "IP_USE_EXT_MEM_ENABLE" },
	{ 0x0200, "CHAIN_IMG_SIZE" },
	{ 0x0204, "FDPIG_IMG_SIZE" },
	{ 0x0208, "CAV_IMG_SIZE" },
	{ 0x020c, "LME_IMG_SIZE" },
	{ 0x0210, "GLPG_L1_IMG_SIZE" },
	{ 0x0214, "GLPG_L2_IMG_SIZE" },
	{ 0x0218, "GLPG_L3_IMG_SIZE" },
	{ 0x021c, "GLPG_G4_IMG_SIZE" },
	{ 0x0220, "RDMA_IN_FORMAT" },
	{ 0x0224, "CHAIN_MUX_SELECT" },
	{ 0x0228, "CHAIN_INPUT_0_SELECT" },
	{ 0x022c, "CHAIN_RDMA_CH_SELECT" },
	{ 0x0230, "CHAIN_LBCTRL_OFFSET_GRP0TO1_C0" },
	{ 0x0234, "CHAIN_LBCTRL_OFFSET_GRP0TO1_C1" },
	{ 0x0238, "CHAIN_LBCTRL_OFFSET_GRP0TO1_C2" },
	{ 0x023c, "CHAIN_LBCTRL_OFFSET_GRP0TO1_C3" },
	{ 0x0240, "SBWC_32X4_CTRL_0" },
	{ 0x0244, "SBWC_32X4_CTRL_1" },
	{ 0x0248, "GLPGBYPASS_OUT_FORMAT" },
	{ 0x0250, "SVHISTSELREGISTER" },
	{ 0x0254, "SVHISTSELREGISTERMODE" },
	{ 0x0258, "SVHIST_SHADOW_CONTROL" },
	{ 0x025c, "SVHIST_SHADOW_SW_TRIGGER" },
	{ 0x0260, "EDGESCORESELREGISTER" },
	{ 0x0264, "EDGESCORESELREGISTERMODE" },
	{ 0x0268, "EDGESCORE_SHADOW_CONTROL" },
	{ 0x026c, "EDGESCORE_SHADOW_SW_TRIGGER" },
	{ 0x02a0, "LIC_CORE_INIT" },
	{ 0x02a4, "FRO_FRAME_NUM" },
	{ 0x02b0, "TRS_VOTF_TOKEN_CTRL" },
	{ 0x02b4, "TRS_VOTF_TOKEN_HIST_INDEX" },
	{ 0x02b8, "TRS_VOTF_TOKEN_APB_IN_HIST_0_TO_3" },
	{ 0x02bc, "TRS_VOTF_TOKEN_APB_IN_HIST_4_TO_7" },
	{ 0x02c0, "TRS_VOTF_TOKEN_APB_IN_HIST_8_TO_11" },
	{ 0x02c4, "TRS_VOTF_TOKEN_AXI_OUT_HIST_0_TO_3" },
	{ 0x02c8, "TRS_VOTF_TOKEN_AXI_OUT_HIST_4_TO_7" },
	{ 0x02cc, "TRS_VOTF_TOKEN_AXI_OUT_HIST_8_TO_11" },
	{ 0x02d0, "TWS_VOTF_TOKEN_CTRL" },
	{ 0x02d4, "TWS_VOTF_TOKEN_HIST_INDEX" },
	{ 0x02d8, "TWS_VOTF_TOKEN_APB_IN_HIST_0_TO_3" },
	{ 0x02dc, "TWS_VOTF_TOKEN_APB_IN_HIST_4_TO_7" },
	{ 0x02e0, "TWS_VOTF_TOKEN_APB_IN_HIST_8_TO_11" },
	{ 0x02e4, "TWS_VOTF_TOKEN_AXI_OUT_HIST_0_TO_3" },
	{ 0x02e8, "TWS_VOTF_TOKEN_AXI_OUT_HIST_4_TO_7" },
	{ 0x02ec, "TWS_VOTF_TOKEN_AXI_OUT_HIST_8_TO_11" },
	{ 0x02f0, "CHAIN_DEBUG_CNT_SEL" },
	{ 0x02f4, "CHAIN_DEBUG_CNT_VAL" },
	{ 0x0300, "ALLOC_SR_ENABLE" },
	{ 0x0304, "ALLOC_SR_GRP_0TO3" },
	{ 0x0308, "ALLOC_SR_GRP_4TO7" },
	{ 0x030c, "ALLOC_SR_GRP_8TO11" },
	{ 0x0310, "ALLOC_SR_GRP_12TO15" },
	{ 0x0340, "OTF_PLATFORM_INPUT_MUX_0TO3" },
	{ 0x0344, "OTF_PLATFORM_INPUT_MUX_4TO7" },
	{ 0x0348, "OTF_PLATFORM_OUTPUT_DEMUX_0TO3" },
	{ 0x034c, "OTF_PLATFORM_OUTPUT_DEMUX_4TO7" },
	{ 0x0400, "CMDQ_QUE_CMD_H" },
	{ 0x0404, "CMDQ_QUE_CMD_M" },
	{ 0x0408, "CMDQ_QUE_CMD_L" },
	{ 0x040c, "CMDQ_ADD_TO_QUEUE_0" },
	{ 0x0410, "CMDQ_QUE_CMD_H_NFI1" },
	{ 0x0414, "CMDQ_QUE_CMD_M_NFI1" },
	{ 0x042c, "CMDQ_NFI_EN" },
	{ 0x0440, "CMDQ_LOCK" },
	{ 0x0450, "CMDQ_CTRL_SETSEL_EN" },
	{ 0x0454, "CMDQ_SETSEL" },
	{ 0x0460, "CMDQ_FLUSH_QUEUE_0" },
	{ 0x046c, "CMDQ_SWAP_QUEUE_0" },
	{ 0x0478, "CMDQ_ROTATE_QUEUE_0" },
	{ 0x0484, "CMDQ_HOLD_MARK_QUEUE_0" },
	{ 0x0494, "CMDQ_DEBUG_STATUS_PRE_LOAD" },
	{ 0x049c, "CMDQ_VHD_CONTROL" },
	{ 0x04a0, "CMDQ_FRAME_COUNTER_INC_TYPE" },
	{ 0x04a4, "CMDQ_FRAME_COUNTER_RESET" },
	{ 0x04a8, "CMDQ_FRAME_COUNTER" },
	{ 0x04ac, "CMDQ_FRAME_ID" },
	{ 0x04b0, "CMDQ_QUEUE_0_INFO" },
	{ 0x04b4, "CMDQ_QUEUE_0_RPTR_FOR_DEBUG" },
	{ 0x04b8, "CMDQ_DEBUG_QUE_0_CMD_H" },
	{ 0x04bc, "CMDQ_DEBUG_QUE_0_CMD_M" },
	{ 0x04c0, "CMDQ_DEBUG_QUE_0_CMD_L" },
	{ 0x04ec, "CMDQ_DEBUG_STATUS" },
	{ 0x04f0, "CMDQ_INT" },
	{ 0x04f4, "CMDQ_INT_ENABLE" },
	{ 0x04f8, "CMDQ_INT_STATUS" },
	{ 0x04fc, "CMDQ_INT_CLEAR" },
	{ 0x0500, "C_LOADER_ENABLE" },
	{ 0x0504, "C_LOADER_RESET" },
	{ 0x0508, "C_LOADER_FAST_MODE" },
	{ 0x050c, "C_LOADER_REMAP_EN" },
	{ 0x0510, "C_LOADER_ACCESS_INTERVAL" },
	{ 0x0540, "C_LOADER_REMAP_00_ADDR" },
	{ 0x0544, "C_LOADER_REMAP_01_ADDR" },
	{ 0x0548, "C_LOADER_REMAP_02_ADDR" },
	{ 0x054c, "C_LOADER_REMAP_03_ADDR" },
	{ 0x0550, "C_LOADER_REMAP_04_ADDR" },
	{ 0x0554, "C_LOADER_REMAP_05_ADDR" },
	{ 0x0558, "C_LOADER_REMAP_06_ADDR" },
	{ 0x055c, "C_LOADER_REMAP_07_ADDR" },
	{ 0x0580, "C_LOADER_LOGICAL_OFFSET_EN" },
	{ 0x0584, "C_LOADER_LOGICAL_OFFSET" },
	{ 0x05c0, "C_LOADER_DEBUG_STATUS" },
	{ 0x05c4, "C_LOADER_DEBUG_HEADER_REQ_COUNTER" },
	{ 0x05c8, "C_LOADER_DEBUG_HEADER_APB_COUNTER" },
	{ 0x05e0, "C_LOADER_HEADER_CRC_SEED" },
	{ 0x05e4, "C_LOADER_PAYLOAD_CRC_SEED" },
	{ 0x05f0, "C_LOADER_HEADER_CRC_RESULT" },
	{ 0x05f4, "C_LOADER_PAYLOAD_CRC_RESULT" },
	{ 0x0600, "COREX_ENABLE" },
	{ 0x0604, "COREX_RESET" },
	{ 0x0608, "COREX_FAST_MODE" },
	{ 0x060c, "COREX_UPDATE_TYPE_0" },
	{ 0x0610, "COREX_UPDATE_TYPE_1" },
	{ 0x0614, "COREX_UPDATE_MODE_0" },
	{ 0x0618, "COREX_UPDATE_MODE_1" },
	{ 0x061c, "COREX_START_0" },
	{ 0x0620, "COREX_START_1" },
	{ 0x0624, "COREX_COPY_FROM_IP_0" },
	{ 0x0628, "COREX_COPY_FROM_IP_1" },
	{ 0x062c, "COREX_STATUS_0" },
	{ 0x0630, "COREX_STATUS_1" },
	{ 0x0634, "COREX_PRE_ADDR_CONFIG" },
	{ 0x0638, "COREX_PRE_DATA_CONFIG" },
	{ 0x063c, "COREX_POST_ADDR_CONFIG" },
	{ 0x0640, "COREX_POST_DATA_CONFIG" },
	{ 0x0644, "COREX_PRE_POST_CONFIG_EN" },
	{ 0x0648, "COREX_TYPE_WRITE" },
	{ 0x064c, "COREX_TYPE_WRITE_TRIGGER" },
	{ 0x0650, "COREX_TYPE_READ" },
	{ 0x0654, "COREX_TYPE_READ_OFFSET" },
	{ 0x0658, "COREX_INT" },
	{ 0x065c, "COREX_INT_STATUS" },
	{ 0x0660, "COREX_INT_CLEAR" },
	{ 0x0664, "COREX_INT_ENABLE" },
	{ 0x0800, "INT_REQ_INT0" },
	{ 0x0804, "INT_REQ_INT0_ENABLE" },
	{ 0x0808, "INT_REQ_INT0_STATUS" },
	{ 0x080c, "INT_REQ_INT0_CLEAR" },
	{ 0x0810, "INT_REQ_INT1" },
	{ 0x0814, "INT_REQ_INT1_ENABLE" },
	{ 0x0818, "INT_REQ_INT1_STATUS" },
	{ 0x081c, "INT_REQ_INT1_CLEAR" },
	{ 0x0900, "INT_HIST_CURINT0" },
	{ 0x0904, "INT_HIST_CURINT0_ENABLE" },
	{ 0x0908, "INT_HIST_CURINT0_STATUS" },
	{ 0x090c, "INT_HIST_CURINT1" },
	{ 0x0910, "INT_HIST_CURINT1_ENABLE" },
	{ 0x0914, "INT_HIST_CURINT1_STATUS" },
	{ 0x0918, "INT_HIST_00_FRAME_ID" },
	{ 0x091c, "INT_HIST_00_INT0" },
	{ 0x0920, "INT_HIST_00_INT1" },
	{ 0x0924, "INT_HIST_01_FRAME_ID" },
	{ 0x0928, "INT_HIST_01_INT0" },
	{ 0x092c, "INT_HIST_01_INT1" },
	{ 0x0930, "INT_HIST_02_FRAME_ID" },
	{ 0x0934, "INT_HIST_02_INT0" },
	{ 0x0938, "INT_HIST_02_INT1" },
	{ 0x093c, "INT_HIST_03_FRAME_ID" },
	{ 0x0940, "INT_HIST_03_INT0" },
	{ 0x0944, "INT_HIST_03_INT1" },
	{ 0x0948, "INT_HIST_04_FRAME_ID" },
	{ 0x094c, "INT_HIST_04_INT0" },
	{ 0x0950, "INT_HIST_04_INT1" },
	{ 0x0954, "INT_HIST_05_FRAME_ID" },
	{ 0x0958, "INT_HIST_05_INT0" },
	{ 0x095c, "INT_HIST_05_INT1" },
	{ 0x0960, "INT_HIST_06_FRAME_ID" },
	{ 0x0964, "INT_HIST_06_INT0" },
	{ 0x0968, "INT_HIST_06_INT1" },
	{ 0x096c, "INT_HIST_07_FRAME_ID" },
	{ 0x0970, "INT_HIST_07_INT0" },
	{ 0x0974, "INT_HIST_07_INT1" },
	{ 0x0b00, "SECU_CTRL_SEQID" },
	{ 0x0b10, "SECU_CTRL_TZINFO_SEQID_0" },
	{ 0x0b14, "SECU_CTRL_TZINFO_SEQID_1" },
	{ 0x0b18, "SECU_CTRL_TZINFO_SEQID_2" },
	{ 0x0b1c, "SECU_CTRL_TZINFO_SEQID_3" },
	{ 0x0b20, "SECU_CTRL_TZINFO_SEQID_4" },
	{ 0x0b24, "SECU_CTRL_TZINFO_SEQID_5" },
	{ 0x0b28, "SECU_CTRL_TZINFO_SEQID_6" },
	{ 0x0b2c, "SECU_CTRL_TZINFO_SEQID_7" },
	{ 0x0b58, "SECU_OTF_SEQ_ID_PROT_ENABLE" },
	{ 0x0e00, "PERF_MONITOR_ENABLE" },
	{ 0x0e04, "PERF_MONITOR_CLEAR" },
	{ 0x0e08, "PERF_MONITOR_INT_USER_SEL" },
	{ 0x0e40, "PERF_MONITOR_INT_START" },
	{ 0x0e44, "PERF_MONITOR_INT_END" },
	{ 0x0e48, "PERF_MONITOR_INT_USER" },
	{ 0x0e4c, "PERF_MONITOR_PROCESS_PRE_CONFIG" },
	{ 0x0e50, "PERF_MONITOR_PROCESS_FRAME" },
	{ 0x0f00, "IP_VERSION" },
	{ 0x0f04, "COMMON_CTRL_VERSION" },
	{ 0x0f08, "QCH_STATUS" },
	{ 0x0f0c, "IDLENESS_STATUS" },
	{ 0x0f40, "IP_BUSY_MONITOR_0" },
	{ 0x0f44, "IP_BUSY_MONITOR_1" },
	{ 0x0f48, "IP_BUSY_MONITOR_2" },
	{ 0x0f4c, "IP_BUSY_MONITOR_3" },
	{ 0x0f60, "IP_STALL_OUT_STATUS_0" },
	{ 0x0f64, "IP_STALL_OUT_STATUS_1" },
	{ 0x0f68, "IP_STALL_OUT_STATUS_2" },
	{ 0x0f6c, "IP_STALL_OUT_STATUS_3" },
	{ 0x0f80, "STOPEN_CRC_STOP_VALID_COUNT" },
	{ 0x0f88, "SFR_ACCESS_LOG_ENABLE" },
	{ 0x0f8c, "SFR_ACCESS_LOG_CLEAR" },
	{ 0x0f90, "SFR_ACCESS_LOG_0" },
	{ 0x0f94, "SFR_ACCESS_LOG_0_ADDRESS" },
	{ 0x0f98, "SFR_ACCESS_LOG_1" },
	{ 0x0f9c, "SFR_ACCESS_LOG_1_ADDRESS" },
	{ 0x0fa0, "SFR_ACCESS_LOG_2" },
	{ 0x0fa4, "SFR_ACCESS_LOG_2_ADDRESS" },
	{ 0x0fa8, "SFR_ACCESS_LOG_3" },
	{ 0x0fac, "SFR_ACCESS_LOG_3_ADDRESS" },
	{ 0x0fd0, "IP_ROL_RESET" },
	{ 0x0fd4, "IP_ROL_MODE" },
	{ 0x0fd8, "IP_ROL_SELECT" },
	{ 0x0fe0, "IP_INT_ON_COL_ROW" },
	{ 0x0fe4, "IP_INT_ON_COL_ROW_POS" },
	{ 0x0fe8, "FREEZE_FOR_DEBUG" },
	{ 0x0fec, "FREEZE_EXTENSION_ENABLE" },
	{ 0x0ff0, "FREEZE_EN" },
	{ 0x0ff4, "FREEZE_COL_ROW_POS" },
	{ 0x0ff8, "FREEZE_CORRUPTED_ENABLE" },
	{ 0x1000, "YUV_CINFIFO_ENABLE" },
	{ 0x1004, "YUV_CINFIFO_CONFIG" },
	{ 0x1008, "YUV_CINFIFO_STALL_CTRL" },
	{ 0x100c, "YUV_CINFIFO_INTERVAL_VBLANK" },
	{ 0x1010, "YUV_CINFIFO_INTERVALS" },
	{ 0x1014, "YUV_CINFIFO_STATUS" },
	{ 0x1018, "YUV_CINFIFO_INPUT_CNT" },
	{ 0x101c, "YUV_CINFIFO_STALL_CNT" },
	{ 0x1020, "YUV_CINFIFO_FIFO_FULLNESS" },
	{ 0x1040, "YUV_CINFIFO_INT" },
	{ 0x1044, "YUV_CINFIFO_INT_ENABLE" },
	{ 0x1048, "YUV_CINFIFO_INT_STATUS" },
	{ 0x104c, "YUV_CINFIFO_INT_CLEAR" },
	{ 0x1050, "YUV_CINFIFO_CORRUPTED_COND_ENABLE" },
	{ 0x1054, "YUV_CINFIFO_ROL_SELECT" },
	{ 0x10f0, "YUV_CINFIFO_INTERVAL_VBLANK_AR" },
	{ 0x10f4, "YUV_CINFIFO_INTERVAL_HBLANK_AR" },
	{ 0x10fc, "YUV_CINFIFO_STREAM_CRC" },
	{ 0x1600, "YUV_RDMACLOAD_EN" },
	{ 0x1640, "YUV_RDMACLOAD_MAX_MO" },
	{ 0x1644, "YUV_RDMACLOAD_LINEGAP" },
	{ 0x164c, "YUV_RDMACLOAD_BUSINFO" },
	{ 0x1650, "YUV_RDMACLOAD_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x1790, "YUV_RDMACLOAD_IMG_CRC_1P" },
	{ 0x17b0, "YUV_RDMACLOAD_MON_STATUS0" },
	{ 0x17bc, "YUV_RDMACLOAD_MON_STATUS3" },
	{ 0x17e4, "YUV_RDMACLOAD_DEBUG_CONTROL" },
	{ 0x1800, "YUV_RDMAY_EN" },
	{ 0x1804, "YUV_RDMAY_COMP_CONTROL" },
	{ 0x1810, "YUV_RDMAY_DATA_FORMAT" },
	{ 0x1818, "YUV_RDMAY_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x1820, "YUV_RDMAY_WIDTH" },
	{ 0x1824, "YUV_RDMAY_HEIGHT" },
	{ 0x1828, "YUV_RDMAY_IMG_STRIDE_1P" },
	{ 0x1834, "YUV_RDMAY_HEADER_STRIDE_1P" },
	{ 0x183c, "YUV_RDMAY_VOTF_EN" },
	{ 0x1840, "YUV_RDMAY_MAX_MO" },
	{ 0x1844, "YUV_RDMAY_LINEGAP" },
	{ 0x184c, "YUV_RDMAY_BUSINFO" },
	{ 0x1850, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x1854, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x1858, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x185c, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x1860, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x1864, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x1868, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x186c, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x1870, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x1874, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x1878, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x187c, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x1880, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x1884, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x1888, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x188c, "YUV_RDMAY_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x1910, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x1914, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x1918, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x191c, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x1920, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x1924, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x1928, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x192c, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x1930, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x1934, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x1938, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x193c, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x1940, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x1944, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x1948, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x194c, "YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x1990, "YUV_RDMAY_IMG_CRC_1P" },
	{ 0x199c, "YUV_RDMAY_HEADER_CRC_1P" },
	{ 0x19b0, "YUV_RDMAY_MON_STATUS0" },
	{ 0x19bc, "YUV_RDMAY_MON_STATUS3" },
	{ 0x19e0, "YUV_RDMAY_CACHE_CONTROL" },
	{ 0x19e4, "YUV_RDMAY_DEBUG_CONTROL" },
	{ 0x1a00, "YUV_RDMAUV_EN" },
	{ 0x1a04, "YUV_RDMAUV_COMP_CONTROL" },
	{ 0x1a10, "YUV_RDMAUV_DATA_FORMAT" },
	{ 0x1a18, "YUV_RDMAUV_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x1a20, "YUV_RDMAUV_WIDTH" },
	{ 0x1a24, "YUV_RDMAUV_HEIGHT" },
	{ 0x1a28, "YUV_RDMAUV_IMG_STRIDE_1P" },
	{ 0x1a34, "YUV_RDMAUV_HEADER_STRIDE_1P" },
	{ 0x1a3c, "YUV_RDMAUV_VOTF_EN" },
	{ 0x1a40, "YUV_RDMAUV_MAX_MO" },
	{ 0x1a44, "YUV_RDMAUV_LINEGAP" },
	{ 0x1a4c, "YUV_RDMAUV_BUSINFO" },
	{ 0x1a50, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x1a54, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x1a58, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x1a5c, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x1a60, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x1a64, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x1a68, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x1a6c, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x1a70, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x1a74, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x1a78, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x1a7c, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x1a80, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x1a84, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x1a88, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x1a8c, "YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x1b10, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x1b14, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x1b18, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x1b1c, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x1b20, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x1b24, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x1b28, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x1b2c, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x1b30, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x1b34, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x1b38, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x1b3c, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x1b40, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x1b44, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x1b48, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x1b4c, "YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x1b90, "YUV_RDMAUV_IMG_CRC_1P" },
	{ 0x1b9c, "YUV_RDMAUV_HEADER_CRC_1P" },
	{ 0x1bb0, "YUV_RDMAUV_MON_STATUS0" },
	{ 0x1bbc, "YUV_RDMAUV_MON_STATUS3" },
	{ 0x1be0, "YUV_RDMAUV_CACHE_CONTROL" },
	{ 0x1be4, "YUV_RDMAUV_DEBUG_CONTROL" },
	{ 0x1c00, "STAT_WDMASVHIST_EN" },
	{ 0x1c10, "STAT_WDMASVHIST_DATA_FORMAT" },
	{ 0x1c20, "STAT_WDMASVHIST_WIDTH" },
	{ 0x1c24, "STAT_WDMASVHIST_HEIGHT" },
	{ 0x1c28, "STAT_WDMASVHIST_IMG_STRIDE_1P" },
	{ 0x1c40, "STAT_WDMASVHIST_MAX_MO" },
	{ 0x1c44, "STAT_WDMASVHIST_LINEGAP" },
	{ 0x1c4c, "STAT_WDMASVHIST_BUSINFO" },
	{ 0x1c50, "STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x1c54, "STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x1c58, "STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x1c5c, "STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x1c60, "STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x1c64, "STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x1c68, "STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x1c6c, "STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x1c70, "STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x1c74, "STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x1c78, "STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x1c7c, "STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x1c80, "STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x1c84, "STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x1c88, "STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x1c8c, "STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x1d90, "STAT_WDMASVHIST_IMG_CRC_1P" },
	{ 0x1db0, "STAT_WDMASVHIST_MON_STATUS0" },
	{ 0x1dbc, "STAT_WDMASVHIST_MON_STATUS3" },
	{ 0x1de4, "STAT_WDMASVHIST_DEBUG_CONTROL" },
	{ 0x1de8, "STAT_WDMASVHIST_DEBUG_0" },
	{ 0x1dec, "STAT_WDMASVHIST_DEBUG_1" },
	{ 0x1df0, "STAT_WDMASVHIST_DEBUG_2" },
	{ 0x1e00, "YUV_WDMAFDPIG_EN" },
	{ 0x1e10, "YUV_WDMAFDPIG_DATA_FORMAT" },
	{ 0x1e20, "YUV_WDMAFDPIG_WIDTH" },
	{ 0x1e24, "YUV_WDMAFDPIG_HEIGHT" },
	{ 0x1e28, "YUV_WDMAFDPIG_IMG_STRIDE_1P" },
	{ 0x1e2c, "YUV_WDMAFDPIG_IMG_STRIDE_2P" },
	{ 0x1e3c, "YUV_WDMAFDPIG_VOTF_EN" },
	{ 0x1e40, "YUV_WDMAFDPIG_MAX_MO" },
	{ 0x1e44, "YUV_WDMAFDPIG_LINEGAP" },
	{ 0x1e4c, "YUV_WDMAFDPIG_BUSINFO" },
	{ 0x1e50, "YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x1e54, "YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x1e58, "YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x1e5c, "YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x1e60, "YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x1e64, "YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x1e68, "YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x1e6c, "YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x1e70, "YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x1e74, "YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x1e78, "YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x1e7c, "YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x1e80, "YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x1e84, "YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x1e88, "YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x1e8c, "YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x1e90, "YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO0" },
	{ 0x1e94, "YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO1" },
	{ 0x1e98, "YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO2" },
	{ 0x1e9c, "YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO3" },
	{ 0x1ea0, "YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO4" },
	{ 0x1ea4, "YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO5" },
	{ 0x1ea8, "YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO6" },
	{ 0x1eac, "YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO7" },
	{ 0x1eb0, "YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO0_LSB_4B" },
	{ 0x1eb4, "YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO1_LSB_4B" },
	{ 0x1eb8, "YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO2_LSB_4B" },
	{ 0x1ebc, "YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO3_LSB_4B" },
	{ 0x1ec0, "YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO4_LSB_4B" },
	{ 0x1ec4, "YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO5_LSB_4B" },
	{ 0x1ec8, "YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO6_LSB_4B" },
	{ 0x1ecc, "YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO7_LSB_4B" },
	{ 0x1f90, "YUV_WDMAFDPIG_IMG_CRC_1P" },
	{ 0x1f94, "YUV_WDMAFDPIG_IMG_CRC_2P" },
	{ 0x1fb0, "YUV_WDMAFDPIG_MON_STATUS0" },
	{ 0x1fb4, "YUV_WDMAFDPIG_MON_STATUS1" },
	{ 0x1fb8, "YUV_WDMAFDPIG_MON_STATUS2" },
	{ 0x1fbc, "YUV_WDMAFDPIG_MON_STATUS3" },
	{ 0x1fe4, "YUV_WDMAFDPIG_DEBUG_CONTROL" },
	{ 0x1fe8, "YUV_WDMAFDPIG_DEBUG_0" },
	{ 0x1fec, "YUV_WDMAFDPIG_DEBUG_1" },
	{ 0x1ff0, "YUV_WDMAFDPIG_DEBUG_2" },
	{ 0x2000, "YUV_WDMACAV_EN" },
	{ 0x2010, "YUV_WDMACAV_DATA_FORMAT" },
	{ 0x2020, "YUV_WDMACAV_WIDTH" },
	{ 0x2024, "YUV_WDMACAV_HEIGHT" },
	{ 0x2028, "YUV_WDMACAV_IMG_STRIDE_1P" },
	{ 0x202c, "YUV_WDMACAV_IMG_STRIDE_2P" },
	{ 0x203c, "YUV_WDMACAV_VOTF_EN" },
	{ 0x2040, "YUV_WDMACAV_MAX_MO" },
	{ 0x2044, "YUV_WDMACAV_LINEGAP" },
	{ 0x204c, "YUV_WDMACAV_BUSINFO" },
	{ 0x2050, "YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2054, "YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2058, "YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x205c, "YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2060, "YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2064, "YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2068, "YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x206c, "YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2070, "YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2074, "YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2078, "YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x207c, "YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2080, "YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2084, "YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2088, "YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x208c, "YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2090, "YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO0" },
	{ 0x2094, "YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO1" },
	{ 0x2098, "YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO2" },
	{ 0x209c, "YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO3" },
	{ 0x20a0, "YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO4" },
	{ 0x20a4, "YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO5" },
	{ 0x20a8, "YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO6" },
	{ 0x20ac, "YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO7" },
	{ 0x20b0, "YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO0_LSB_4B" },
	{ 0x20b4, "YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO1_LSB_4B" },
	{ 0x20b8, "YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO2_LSB_4B" },
	{ 0x20bc, "YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO3_LSB_4B" },
	{ 0x20c0, "YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO4_LSB_4B" },
	{ 0x20c4, "YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO5_LSB_4B" },
	{ 0x20c8, "YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO6_LSB_4B" },
	{ 0x20cc, "YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO7_LSB_4B" },
	{ 0x2190, "YUV_WDMACAV_IMG_CRC_1P" },
	{ 0x2194, "YUV_WDMACAV_IMG_CRC_2P" },
	{ 0x21b0, "YUV_WDMACAV_MON_STATUS0" },
	{ 0x21b4, "YUV_WDMACAV_MON_STATUS1" },
	{ 0x21b8, "YUV_WDMACAV_MON_STATUS2" },
	{ 0x21bc, "YUV_WDMACAV_MON_STATUS3" },
	{ 0x21e4, "YUV_WDMACAV_DEBUG_CONTROL" },
	{ 0x21e8, "YUV_WDMACAV_DEBUG_0" },
	{ 0x21ec, "YUV_WDMACAV_DEBUG_1" },
	{ 0x21f0, "YUV_WDMACAV_DEBUG_2" },
	{ 0x2200, "Y_WDMALME_EN" },
	{ 0x2210, "Y_WDMALME_DATA_FORMAT" },
	{ 0x2220, "Y_WDMALME_WIDTH" },
	{ 0x2224, "Y_WDMALME_HEIGHT" },
	{ 0x2228, "Y_WDMALME_IMG_STRIDE_1P" },
	{ 0x2240, "Y_WDMALME_MAX_MO" },
	{ 0x2244, "Y_WDMALME_LINEGAP" },
	{ 0x224c, "Y_WDMALME_BUSINFO" },
	{ 0x2250, "Y_WDMALME_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2254, "Y_WDMALME_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2258, "Y_WDMALME_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x225c, "Y_WDMALME_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2260, "Y_WDMALME_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2264, "Y_WDMALME_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2268, "Y_WDMALME_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x226c, "Y_WDMALME_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2270, "Y_WDMALME_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2274, "Y_WDMALME_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2278, "Y_WDMALME_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x227c, "Y_WDMALME_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2280, "Y_WDMALME_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2284, "Y_WDMALME_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2288, "Y_WDMALME_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x228c, "Y_WDMALME_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2390, "Y_WDMALME_IMG_CRC_1P" },
	{ 0x23b0, "Y_WDMALME_MON_STATUS0" },
	{ 0x23bc, "Y_WDMALME_MON_STATUS3" },
	{ 0x23e4, "Y_WDMALME_DEBUG_CONTROL" },
	{ 0x23e8, "Y_WDMALME_DEBUG_0" },
	{ 0x23ec, "Y_WDMALME_DEBUG_1" },
	{ 0x23f0, "Y_WDMALME_DEBUG_2" },
	{ 0x2400, "Y_WDMAGLPGOUTL0_EN" },
	{ 0x2404, "Y_WDMAGLPGOUTL0_COMP_CONTROL" },
	{ 0x2410, "Y_WDMAGLPGOUTL0_DATA_FORMAT" },
	{ 0x2418, "Y_WDMAGLPGOUTL0_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x2420, "Y_WDMAGLPGOUTL0_WIDTH" },
	{ 0x2424, "Y_WDMAGLPGOUTL0_HEIGHT" },
	{ 0x2428, "Y_WDMAGLPGOUTL0_IMG_STRIDE_1P" },
	{ 0x2434, "Y_WDMAGLPGOUTL0_HEADER_STRIDE_1P" },
	{ 0x2440, "Y_WDMAGLPGOUTL0_MAX_MO" },
	{ 0x2444, "Y_WDMAGLPGOUTL0_LINEGAP" },
	{ 0x244c, "Y_WDMAGLPGOUTL0_BUSINFO" },
	{ 0x2450, "Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2454, "Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2458, "Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x245c, "Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2460, "Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2464, "Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2468, "Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x246c, "Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2470, "Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2474, "Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2478, "Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x247c, "Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2480, "Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2484, "Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2488, "Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x248c, "Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2510, "Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x2514, "Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x2518, "Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x251c, "Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x2520, "Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x2524, "Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x2528, "Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x252c, "Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x2530, "Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2534, "Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2538, "Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x253c, "Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2540, "Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2544, "Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2548, "Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x254c, "Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2590, "Y_WDMAGLPGOUTL0_IMG_CRC_1P" },
	{ 0x259c, "Y_WDMAGLPGOUTL0_HEADER_CRC_1P" },
	{ 0x25b0, "Y_WDMAGLPGOUTL0_MON_STATUS0" },
	{ 0x25bc, "Y_WDMAGLPGOUTL0_MON_STATUS3" },
	{ 0x25e0, "Y_WDMAGLPGOUTL0_CACHE_CONTROL" },
	{ 0x25e4, "Y_WDMAGLPGOUTL0_DEBUG_CONTROL" },
	{ 0x25e8, "Y_WDMAGLPGOUTL0_DEBUG_0" },
	{ 0x25ec, "Y_WDMAGLPGOUTL0_DEBUG_1" },
	{ 0x25f0, "Y_WDMAGLPGOUTL0_DEBUG_2" },
	{ 0x2600, "YUV_WDMAGLPGOUTL1Y_EN" },
	{ 0x2604, "YUV_WDMAGLPGOUTL1Y_COMP_CONTROL" },
	{ 0x2610, "YUV_WDMAGLPGOUTL1Y_DATA_FORMAT" },
	{ 0x2618, "YUV_WDMAGLPGOUTL1Y_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x2620, "YUV_WDMAGLPGOUTL1Y_WIDTH" },
	{ 0x2624, "YUV_WDMAGLPGOUTL1Y_HEIGHT" },
	{ 0x2628, "YUV_WDMAGLPGOUTL1Y_IMG_STRIDE_1P" },
	{ 0x2634, "YUV_WDMAGLPGOUTL1Y_HEADER_STRIDE_1P" },
	{ 0x2640, "YUV_WDMAGLPGOUTL1Y_MAX_MO" },
	{ 0x2644, "YUV_WDMAGLPGOUTL1Y_LINEGAP" },
	{ 0x264c, "YUV_WDMAGLPGOUTL1Y_BUSINFO" },
	{ 0x2650, "YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2654, "YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2658, "YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x265c, "YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2660, "YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2664, "YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2668, "YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x266c, "YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2670, "YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2674, "YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2678, "YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x267c, "YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2680, "YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2684, "YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2688, "YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x268c, "YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2710, "YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x2714, "YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x2718, "YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x271c, "YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x2720, "YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x2724, "YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x2728, "YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x272c, "YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x2730, "YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2734, "YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2738, "YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x273c, "YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2740, "YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2744, "YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2748, "YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x274c, "YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2790, "YUV_WDMAGLPGOUTL1Y_IMG_CRC_1P" },
	{ 0x279c, "YUV_WDMAGLPGOUTL1Y_HEADER_CRC_1P" },
	{ 0x27b0, "YUV_WDMAGLPGOUTL1Y_MON_STATUS0" },
	{ 0x27bc, "YUV_WDMAGLPGOUTL1Y_MON_STATUS3" },
	{ 0x27e0, "YUV_WDMAGLPGOUTL1Y_CACHE_CONTROL" },
	{ 0x27e4, "YUV_WDMAGLPGOUTL1Y_DEBUG_CONTROL" },
	{ 0x27e8, "YUV_WDMAGLPGOUTL1Y_DEBUG_0" },
	{ 0x27ec, "YUV_WDMAGLPGOUTL1Y_DEBUG_1" },
	{ 0x27f0, "YUV_WDMAGLPGOUTL1Y_DEBUG_2" },
	{ 0x2800, "YUV_WDMAGLPGOUTL1U_EN" },
	{ 0x2804, "YUV_WDMAGLPGOUTL1U_COMP_CONTROL" },
	{ 0x2810, "YUV_WDMAGLPGOUTL1U_DATA_FORMAT" },
	{ 0x2818, "YUV_WDMAGLPGOUTL1U_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x2820, "YUV_WDMAGLPGOUTL1U_WIDTH" },
	{ 0x2824, "YUV_WDMAGLPGOUTL1U_HEIGHT" },
	{ 0x2828, "YUV_WDMAGLPGOUTL1U_IMG_STRIDE_1P" },
	{ 0x2834, "YUV_WDMAGLPGOUTL1U_HEADER_STRIDE_1P" },
	{ 0x2840, "YUV_WDMAGLPGOUTL1U_MAX_MO" },
	{ 0x2844, "YUV_WDMAGLPGOUTL1U_LINEGAP" },
	{ 0x284c, "YUV_WDMAGLPGOUTL1U_BUSINFO" },
	{ 0x2850, "YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2854, "YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2858, "YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x285c, "YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2860, "YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2864, "YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2868, "YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x286c, "YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2870, "YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2874, "YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2878, "YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x287c, "YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2880, "YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2884, "YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2888, "YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x288c, "YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2910, "YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x2914, "YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x2918, "YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x291c, "YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x2920, "YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x2924, "YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x2928, "YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x292c, "YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x2930, "YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2934, "YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2938, "YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x293c, "YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2940, "YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2944, "YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2948, "YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x294c, "YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2990, "YUV_WDMAGLPGOUTL1U_IMG_CRC_1P" },
	{ 0x299c, "YUV_WDMAGLPGOUTL1U_HEADER_CRC_1P" },
	{ 0x29b0, "YUV_WDMAGLPGOUTL1U_MON_STATUS0" },
	{ 0x29bc, "YUV_WDMAGLPGOUTL1U_MON_STATUS3" },
	{ 0x29e0, "YUV_WDMAGLPGOUTL1U_CACHE_CONTROL" },
	{ 0x29e4, "YUV_WDMAGLPGOUTL1U_DEBUG_CONTROL" },
	{ 0x29e8, "YUV_WDMAGLPGOUTL1U_DEBUG_0" },
	{ 0x29ec, "YUV_WDMAGLPGOUTL1U_DEBUG_1" },
	{ 0x29f0, "YUV_WDMAGLPGOUTL1U_DEBUG_2" },
	{ 0x2a00, "YUV_WDMAGLPGOUTL1V_EN" },
	{ 0x2a04, "YUV_WDMAGLPGOUTL1V_COMP_CONTROL" },
	{ 0x2a10, "YUV_WDMAGLPGOUTL1V_DATA_FORMAT" },
	{ 0x2a18, "YUV_WDMAGLPGOUTL1V_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x2a20, "YUV_WDMAGLPGOUTL1V_WIDTH" },
	{ 0x2a24, "YUV_WDMAGLPGOUTL1V_HEIGHT" },
	{ 0x2a28, "YUV_WDMAGLPGOUTL1V_IMG_STRIDE_1P" },
	{ 0x2a34, "YUV_WDMAGLPGOUTL1V_HEADER_STRIDE_1P" },
	{ 0x2a40, "YUV_WDMAGLPGOUTL1V_MAX_MO" },
	{ 0x2a44, "YUV_WDMAGLPGOUTL1V_LINEGAP" },
	{ 0x2a4c, "YUV_WDMAGLPGOUTL1V_BUSINFO" },
	{ 0x2a50, "YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2a54, "YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2a58, "YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x2a5c, "YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2a60, "YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2a64, "YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2a68, "YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x2a6c, "YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2a70, "YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2a74, "YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2a78, "YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x2a7c, "YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2a80, "YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2a84, "YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2a88, "YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x2a8c, "YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2b10, "YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x2b14, "YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x2b18, "YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x2b1c, "YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x2b20, "YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x2b24, "YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x2b28, "YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x2b2c, "YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x2b30, "YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2b34, "YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2b38, "YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x2b3c, "YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2b40, "YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2b44, "YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2b48, "YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x2b4c, "YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2b90, "YUV_WDMAGLPGOUTL1V_IMG_CRC_1P" },
	{ 0x2b9c, "YUV_WDMAGLPGOUTL1V_HEADER_CRC_1P" },
	{ 0x2bb0, "YUV_WDMAGLPGOUTL1V_MON_STATUS0" },
	{ 0x2bbc, "YUV_WDMAGLPGOUTL1V_MON_STATUS3" },
	{ 0x2be0, "YUV_WDMAGLPGOUTL1V_CACHE_CONTROL" },
	{ 0x2be4, "YUV_WDMAGLPGOUTL1V_DEBUG_CONTROL" },
	{ 0x2be8, "YUV_WDMAGLPGOUTL1V_DEBUG_0" },
	{ 0x2bec, "YUV_WDMAGLPGOUTL1V_DEBUG_1" },
	{ 0x2bf0, "YUV_WDMAGLPGOUTL1V_DEBUG_2" },
	{ 0x2c00, "YUV_WDMAGLPGOUTL2Y_EN" },
	{ 0x2c04, "YUV_WDMAGLPGOUTL2Y_COMP_CONTROL" },
	{ 0x2c10, "YUV_WDMAGLPGOUTL2Y_DATA_FORMAT" },
	{ 0x2c18, "YUV_WDMAGLPGOUTL2Y_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x2c20, "YUV_WDMAGLPGOUTL2Y_WIDTH" },
	{ 0x2c24, "YUV_WDMAGLPGOUTL2Y_HEIGHT" },
	{ 0x2c28, "YUV_WDMAGLPGOUTL2Y_IMG_STRIDE_1P" },
	{ 0x2c34, "YUV_WDMAGLPGOUTL2Y_HEADER_STRIDE_1P" },
	{ 0x2c40, "YUV_WDMAGLPGOUTL2Y_MAX_MO" },
	{ 0x2c44, "YUV_WDMAGLPGOUTL2Y_LINEGAP" },
	{ 0x2c4c, "YUV_WDMAGLPGOUTL2Y_BUSINFO" },
	{ 0x2c50, "YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2c54, "YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2c58, "YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x2c5c, "YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2c60, "YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2c64, "YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2c68, "YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x2c6c, "YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2c70, "YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2c74, "YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2c78, "YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x2c7c, "YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2c80, "YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2c84, "YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2c88, "YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x2c8c, "YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2d10, "YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x2d14, "YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x2d18, "YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x2d1c, "YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x2d20, "YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x2d24, "YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x2d28, "YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x2d2c, "YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x2d30, "YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2d34, "YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2d38, "YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x2d3c, "YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2d40, "YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2d44, "YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2d48, "YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x2d4c, "YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2d90, "YUV_WDMAGLPGOUTL2Y_IMG_CRC_1P" },
	{ 0x2d9c, "YUV_WDMAGLPGOUTL2Y_HEADER_CRC_1P" },
	{ 0x2db0, "YUV_WDMAGLPGOUTL2Y_MON_STATUS0" },
	{ 0x2dbc, "YUV_WDMAGLPGOUTL2Y_MON_STATUS3" },
	{ 0x2de0, "YUV_WDMAGLPGOUTL2Y_CACHE_CONTROL" },
	{ 0x2de4, "YUV_WDMAGLPGOUTL2Y_DEBUG_CONTROL" },
	{ 0x2de8, "YUV_WDMAGLPGOUTL2Y_DEBUG_0" },
	{ 0x2dec, "YUV_WDMAGLPGOUTL2Y_DEBUG_1" },
	{ 0x2df0, "YUV_WDMAGLPGOUTL2Y_DEBUG_2" },
	{ 0x2e00, "YUV_WDMAGLPGOUTL2U_EN" },
	{ 0x2e04, "YUV_WDMAGLPGOUTL2U_COMP_CONTROL" },
	{ 0x2e10, "YUV_WDMAGLPGOUTL2U_DATA_FORMAT" },
	{ 0x2e18, "YUV_WDMAGLPGOUTL2U_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x2e20, "YUV_WDMAGLPGOUTL2U_WIDTH" },
	{ 0x2e24, "YUV_WDMAGLPGOUTL2U_HEIGHT" },
	{ 0x2e28, "YUV_WDMAGLPGOUTL2U_IMG_STRIDE_1P" },
	{ 0x2e34, "YUV_WDMAGLPGOUTL2U_HEADER_STRIDE_1P" },
	{ 0x2e40, "YUV_WDMAGLPGOUTL2U_MAX_MO" },
	{ 0x2e44, "YUV_WDMAGLPGOUTL2U_LINEGAP" },
	{ 0x2e4c, "YUV_WDMAGLPGOUTL2U_BUSINFO" },
	{ 0x2e50, "YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2e54, "YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2e58, "YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x2e5c, "YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2e60, "YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2e64, "YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2e68, "YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x2e6c, "YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2e70, "YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2e74, "YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2e78, "YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x2e7c, "YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2e80, "YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2e84, "YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2e88, "YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x2e8c, "YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2f10, "YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x2f14, "YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x2f18, "YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x2f1c, "YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x2f20, "YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x2f24, "YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x2f28, "YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x2f2c, "YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x2f30, "YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2f34, "YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2f38, "YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x2f3c, "YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2f40, "YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2f44, "YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2f48, "YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x2f4c, "YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2f90, "YUV_WDMAGLPGOUTL2U_IMG_CRC_1P" },
	{ 0x2f9c, "YUV_WDMAGLPGOUTL2U_HEADER_CRC_1P" },
	{ 0x2fb0, "YUV_WDMAGLPGOUTL2U_MON_STATUS0" },
	{ 0x2fbc, "YUV_WDMAGLPGOUTL2U_MON_STATUS3" },
	{ 0x2fe0, "YUV_WDMAGLPGOUTL2U_CACHE_CONTROL" },
	{ 0x2fe4, "YUV_WDMAGLPGOUTL2U_DEBUG_CONTROL" },
	{ 0x2fe8, "YUV_WDMAGLPGOUTL2U_DEBUG_0" },
	{ 0x2fec, "YUV_WDMAGLPGOUTL2U_DEBUG_1" },
	{ 0x2ff0, "YUV_WDMAGLPGOUTL2U_DEBUG_2" },
	{ 0x3000, "YUV_WDMAGLPGOUTL2V_EN" },
	{ 0x3004, "YUV_WDMAGLPGOUTL2V_COMP_CONTROL" },
	{ 0x3010, "YUV_WDMAGLPGOUTL2V_DATA_FORMAT" },
	{ 0x3018, "YUV_WDMAGLPGOUTL2V_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x3020, "YUV_WDMAGLPGOUTL2V_WIDTH" },
	{ 0x3024, "YUV_WDMAGLPGOUTL2V_HEIGHT" },
	{ 0x3028, "YUV_WDMAGLPGOUTL2V_IMG_STRIDE_1P" },
	{ 0x3034, "YUV_WDMAGLPGOUTL2V_HEADER_STRIDE_1P" },
	{ 0x3040, "YUV_WDMAGLPGOUTL2V_MAX_MO" },
	{ 0x3044, "YUV_WDMAGLPGOUTL2V_LINEGAP" },
	{ 0x304c, "YUV_WDMAGLPGOUTL2V_BUSINFO" },
	{ 0x3050, "YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3054, "YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3058, "YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x305c, "YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3060, "YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3064, "YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3068, "YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x306c, "YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3070, "YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3074, "YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3078, "YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x307c, "YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3080, "YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3084, "YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3088, "YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x308c, "YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3110, "YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x3114, "YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x3118, "YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x311c, "YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x3120, "YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x3124, "YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x3128, "YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x312c, "YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x3130, "YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3134, "YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3138, "YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x313c, "YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3140, "YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3144, "YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3148, "YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x314c, "YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3190, "YUV_WDMAGLPGOUTL2V_IMG_CRC_1P" },
	{ 0x319c, "YUV_WDMAGLPGOUTL2V_HEADER_CRC_1P" },
	{ 0x31b0, "YUV_WDMAGLPGOUTL2V_MON_STATUS0" },
	{ 0x31bc, "YUV_WDMAGLPGOUTL2V_MON_STATUS3" },
	{ 0x31e0, "YUV_WDMAGLPGOUTL2V_CACHE_CONTROL" },
	{ 0x31e4, "YUV_WDMAGLPGOUTL2V_DEBUG_CONTROL" },
	{ 0x31e8, "YUV_WDMAGLPGOUTL2V_DEBUG_0" },
	{ 0x31ec, "YUV_WDMAGLPGOUTL2V_DEBUG_1" },
	{ 0x31f0, "YUV_WDMAGLPGOUTL2V_DEBUG_2" },
	{ 0x3200, "YUV_WDMAGLPGOUTL3Y_EN" },
	{ 0x3210, "YUV_WDMAGLPGOUTL3Y_DATA_FORMAT" },
	{ 0x3220, "YUV_WDMAGLPGOUTL3Y_WIDTH" },
	{ 0x3224, "YUV_WDMAGLPGOUTL3Y_HEIGHT" },
	{ 0x3228, "YUV_WDMAGLPGOUTL3Y_IMG_STRIDE_1P" },
	{ 0x3240, "YUV_WDMAGLPGOUTL3Y_MAX_MO" },
	{ 0x3244, "YUV_WDMAGLPGOUTL3Y_LINEGAP" },
	{ 0x324c, "YUV_WDMAGLPGOUTL3Y_BUSINFO" },
	{ 0x3250, "YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3254, "YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3258, "YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x325c, "YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3260, "YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3264, "YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3268, "YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x326c, "YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3270, "YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3274, "YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3278, "YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x327c, "YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3280, "YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3284, "YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3288, "YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x328c, "YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3390, "YUV_WDMAGLPGOUTL3Y_IMG_CRC_1P" },
	{ 0x33b0, "YUV_WDMAGLPGOUTL3Y_MON_STATUS0" },
	{ 0x33bc, "YUV_WDMAGLPGOUTL3Y_MON_STATUS3" },
	{ 0x33e4, "YUV_WDMAGLPGOUTL3Y_DEBUG_CONTROL" },
	{ 0x33e8, "YUV_WDMAGLPGOUTL3Y_DEBUG_0" },
	{ 0x33ec, "YUV_WDMAGLPGOUTL3Y_DEBUG_1" },
	{ 0x33f0, "YUV_WDMAGLPGOUTL3Y_DEBUG_2" },
	{ 0x3400, "YUV_WDMAGLPGOUTL3U_EN" },
	{ 0x3410, "YUV_WDMAGLPGOUTL3U_DATA_FORMAT" },
	{ 0x3420, "YUV_WDMAGLPGOUTL3U_WIDTH" },
	{ 0x3424, "YUV_WDMAGLPGOUTL3U_HEIGHT" },
	{ 0x3428, "YUV_WDMAGLPGOUTL3U_IMG_STRIDE_1P" },
	{ 0x3440, "YUV_WDMAGLPGOUTL3U_MAX_MO" },
	{ 0x3444, "YUV_WDMAGLPGOUTL3U_LINEGAP" },
	{ 0x344c, "YUV_WDMAGLPGOUTL3U_BUSINFO" },
	{ 0x3450, "YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3454, "YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3458, "YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x345c, "YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3460, "YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3464, "YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3468, "YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x346c, "YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3470, "YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3474, "YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3478, "YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x347c, "YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3480, "YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3484, "YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3488, "YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x348c, "YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3590, "YUV_WDMAGLPGOUTL3U_IMG_CRC_1P" },
	{ 0x35b0, "YUV_WDMAGLPGOUTL3U_MON_STATUS0" },
	{ 0x35bc, "YUV_WDMAGLPGOUTL3U_MON_STATUS3" },
	{ 0x35e4, "YUV_WDMAGLPGOUTL3U_DEBUG_CONTROL" },
	{ 0x35e8, "YUV_WDMAGLPGOUTL3U_DEBUG_0" },
	{ 0x35ec, "YUV_WDMAGLPGOUTL3U_DEBUG_1" },
	{ 0x35f0, "YUV_WDMAGLPGOUTL3U_DEBUG_2" },
	{ 0x3600, "YUV_WDMAGLPGOUTL3V_EN" },
	{ 0x3610, "YUV_WDMAGLPGOUTL3V_DATA_FORMAT" },
	{ 0x3620, "YUV_WDMAGLPGOUTL3V_WIDTH" },
	{ 0x3624, "YUV_WDMAGLPGOUTL3V_HEIGHT" },
	{ 0x3628, "YUV_WDMAGLPGOUTL3V_IMG_STRIDE_1P" },
	{ 0x3640, "YUV_WDMAGLPGOUTL3V_MAX_MO" },
	{ 0x3644, "YUV_WDMAGLPGOUTL3V_LINEGAP" },
	{ 0x364c, "YUV_WDMAGLPGOUTL3V_BUSINFO" },
	{ 0x3650, "YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3654, "YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3658, "YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x365c, "YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3660, "YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3664, "YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3668, "YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x366c, "YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3670, "YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3674, "YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3678, "YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x367c, "YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3680, "YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3684, "YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3688, "YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x368c, "YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3790, "YUV_WDMAGLPGOUTL3V_IMG_CRC_1P" },
	{ 0x37b0, "YUV_WDMAGLPGOUTL3V_MON_STATUS0" },
	{ 0x37bc, "YUV_WDMAGLPGOUTL3V_MON_STATUS3" },
	{ 0x37e4, "YUV_WDMAGLPGOUTL3V_DEBUG_CONTROL" },
	{ 0x37e8, "YUV_WDMAGLPGOUTL3V_DEBUG_0" },
	{ 0x37ec, "YUV_WDMAGLPGOUTL3V_DEBUG_1" },
	{ 0x37f0, "YUV_WDMAGLPGOUTL3V_DEBUG_2" },
	{ 0x3800, "YUV_WDMAGLPGOUTG4Y_EN" },
	{ 0x3810, "YUV_WDMAGLPGOUTG4Y_DATA_FORMAT" },
	{ 0x3820, "YUV_WDMAGLPGOUTG4Y_WIDTH" },
	{ 0x3824, "YUV_WDMAGLPGOUTG4Y_HEIGHT" },
	{ 0x3828, "YUV_WDMAGLPGOUTG4Y_IMG_STRIDE_1P" },
	{ 0x3840, "YUV_WDMAGLPGOUTG4Y_MAX_MO" },
	{ 0x3844, "YUV_WDMAGLPGOUTG4Y_LINEGAP" },
	{ 0x384c, "YUV_WDMAGLPGOUTG4Y_BUSINFO" },
	{ 0x3850, "YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3854, "YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3858, "YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x385c, "YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3860, "YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3864, "YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3868, "YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x386c, "YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3870, "YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3874, "YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3878, "YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x387c, "YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3880, "YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3884, "YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3888, "YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x388c, "YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3990, "YUV_WDMAGLPGOUTG4Y_IMG_CRC_1P" },
	{ 0x39b0, "YUV_WDMAGLPGOUTG4Y_MON_STATUS0" },
	{ 0x39bc, "YUV_WDMAGLPGOUTG4Y_MON_STATUS3" },
	{ 0x39e4, "YUV_WDMAGLPGOUTG4Y_DEBUG_CONTROL" },
	{ 0x39e8, "YUV_WDMAGLPGOUTG4Y_DEBUG_0" },
	{ 0x39ec, "YUV_WDMAGLPGOUTG4Y_DEBUG_1" },
	{ 0x39f0, "YUV_WDMAGLPGOUTG4Y_DEBUG_2" },
	{ 0x3a00, "YUV_WDMAGLPGOUTG4U_EN" },
	{ 0x3a10, "YUV_WDMAGLPGOUTG4U_DATA_FORMAT" },
	{ 0x3a20, "YUV_WDMAGLPGOUTG4U_WIDTH" },
	{ 0x3a24, "YUV_WDMAGLPGOUTG4U_HEIGHT" },
	{ 0x3a28, "YUV_WDMAGLPGOUTG4U_IMG_STRIDE_1P" },
	{ 0x3a40, "YUV_WDMAGLPGOUTG4U_MAX_MO" },
	{ 0x3a44, "YUV_WDMAGLPGOUTG4U_LINEGAP" },
	{ 0x3a4c, "YUV_WDMAGLPGOUTG4U_BUSINFO" },
	{ 0x3a50, "YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3a54, "YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3a58, "YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x3a5c, "YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3a60, "YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3a64, "YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3a68, "YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x3a6c, "YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3a70, "YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3a74, "YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3a78, "YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x3a7c, "YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3a80, "YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3a84, "YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3a88, "YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x3a8c, "YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3b90, "YUV_WDMAGLPGOUTG4U_IMG_CRC_1P" },
	{ 0x3bb0, "YUV_WDMAGLPGOUTG4U_MON_STATUS0" },
	{ 0x3bbc, "YUV_WDMAGLPGOUTG4U_MON_STATUS3" },
	{ 0x3be4, "YUV_WDMAGLPGOUTG4U_DEBUG_CONTROL" },
	{ 0x3be8, "YUV_WDMAGLPGOUTG4U_DEBUG_0" },
	{ 0x3bec, "YUV_WDMAGLPGOUTG4U_DEBUG_1" },
	{ 0x3bf0, "YUV_WDMAGLPGOUTG4U_DEBUG_2" },
	{ 0x3c00, "YUV_WDMAGLPGOUTG4V_EN" },
	{ 0x3c10, "YUV_WDMAGLPGOUTG4V_DATA_FORMAT" },
	{ 0x3c20, "YUV_WDMAGLPGOUTG4V_WIDTH" },
	{ 0x3c24, "YUV_WDMAGLPGOUTG4V_HEIGHT" },
	{ 0x3c28, "YUV_WDMAGLPGOUTG4V_IMG_STRIDE_1P" },
	{ 0x3c40, "YUV_WDMAGLPGOUTG4V_MAX_MO" },
	{ 0x3c44, "YUV_WDMAGLPGOUTG4V_LINEGAP" },
	{ 0x3c4c, "YUV_WDMAGLPGOUTG4V_BUSINFO" },
	{ 0x3c50, "YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3c54, "YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3c58, "YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x3c5c, "YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3c60, "YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3c64, "YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3c68, "YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x3c6c, "YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3c70, "YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3c74, "YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3c78, "YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x3c7c, "YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3c80, "YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3c84, "YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3c88, "YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x3c8c, "YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3d90, "YUV_WDMAGLPGOUTG4V_IMG_CRC_1P" },
	{ 0x3db0, "YUV_WDMAGLPGOUTG4V_MON_STATUS0" },
	{ 0x3dbc, "YUV_WDMAGLPGOUTG4V_MON_STATUS3" },
	{ 0x3de4, "YUV_WDMAGLPGOUTG4V_DEBUG_CONTROL" },
	{ 0x3de8, "YUV_WDMAGLPGOUTG4V_DEBUG_0" },
	{ 0x3dec, "YUV_WDMAGLPGOUTG4V_DEBUG_1" },
	{ 0x3df0, "YUV_WDMAGLPGOUTG4V_DEBUG_2" },
	{ 0x3e00, "YUV_WDMAYUV444Y_EN" },
	{ 0x3e10, "YUV_WDMAYUV444Y_DATA_FORMAT" },
	{ 0x3e20, "YUV_WDMAYUV444Y_WIDTH" },
	{ 0x3e24, "YUV_WDMAYUV444Y_HEIGHT" },
	{ 0x3e28, "YUV_WDMAYUV444Y_IMG_STRIDE_1P" },
	{ 0x3e3c, "YUV_WDMAYUV444Y_VOTF_EN" },
	{ 0x3e40, "YUV_WDMAYUV444Y_MAX_MO" },
	{ 0x3e44, "YUV_WDMAYUV444Y_LINEGAP" },
	{ 0x3e4c, "YUV_WDMAYUV444Y_BUSINFO" },
	{ 0x3e50, "YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3e54, "YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3e58, "YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x3e5c, "YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3e60, "YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3e64, "YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3e68, "YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x3e6c, "YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3e70, "YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3e74, "YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3e78, "YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x3e7c, "YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3e80, "YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3e84, "YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3e88, "YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x3e8c, "YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3f90, "YUV_WDMAYUV444Y_IMG_CRC_1P" },
	{ 0x3fb0, "YUV_WDMAYUV444Y_MON_STATUS0" },
	{ 0x3fbc, "YUV_WDMAYUV444Y_MON_STATUS3" },
	{ 0x3fe4, "YUV_WDMAYUV444Y_DEBUG_CONTROL" },
	{ 0x3fe8, "YUV_WDMAYUV444Y_DEBUG_0" },
	{ 0x3fec, "YUV_WDMAYUV444Y_DEBUG_1" },
	{ 0x3ff0, "YUV_WDMAYUV444Y_DEBUG_2" },
	{ 0x4000, "YUV_WDMAYUV444U_EN" },
	{ 0x4010, "YUV_WDMAYUV444U_DATA_FORMAT" },
	{ 0x4020, "YUV_WDMAYUV444U_WIDTH" },
	{ 0x4024, "YUV_WDMAYUV444U_HEIGHT" },
	{ 0x4028, "YUV_WDMAYUV444U_IMG_STRIDE_1P" },
	{ 0x403c, "YUV_WDMAYUV444U_VOTF_EN" },
	{ 0x4040, "YUV_WDMAYUV444U_MAX_MO" },
	{ 0x4044, "YUV_WDMAYUV444U_LINEGAP" },
	{ 0x404c, "YUV_WDMAYUV444U_BUSINFO" },
	{ 0x4050, "YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x4054, "YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x4058, "YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x405c, "YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x4060, "YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x4064, "YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x4068, "YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x406c, "YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x4070, "YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x4074, "YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x4078, "YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x407c, "YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x4080, "YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x4084, "YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x4088, "YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x408c, "YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x4190, "YUV_WDMAYUV444U_IMG_CRC_1P" },
	{ 0x41b0, "YUV_WDMAYUV444U_MON_STATUS0" },
	{ 0x41bc, "YUV_WDMAYUV444U_MON_STATUS3" },
	{ 0x41e4, "YUV_WDMAYUV444U_DEBUG_CONTROL" },
	{ 0x41e8, "YUV_WDMAYUV444U_DEBUG_0" },
	{ 0x41ec, "YUV_WDMAYUV444U_DEBUG_1" },
	{ 0x41f0, "YUV_WDMAYUV444U_DEBUG_2" },
	{ 0x4200, "YUV_WDMAYUV444V_EN" },
	{ 0x4210, "YUV_WDMAYUV444V_DATA_FORMAT" },
	{ 0x4220, "YUV_WDMAYUV444V_WIDTH" },
	{ 0x4224, "YUV_WDMAYUV444V_HEIGHT" },
	{ 0x4228, "YUV_WDMAYUV444V_IMG_STRIDE_1P" },
	{ 0x423c, "YUV_WDMAYUV444V_VOTF_EN" },
	{ 0x4240, "YUV_WDMAYUV444V_MAX_MO" },
	{ 0x4244, "YUV_WDMAYUV444V_LINEGAP" },
	{ 0x424c, "YUV_WDMAYUV444V_BUSINFO" },
	{ 0x4250, "YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x4254, "YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x4258, "YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x425c, "YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x4260, "YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x4264, "YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x4268, "YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x426c, "YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x4270, "YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x4274, "YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x4278, "YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x427c, "YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x4280, "YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x4284, "YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x4288, "YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x428c, "YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x4390, "YUV_WDMAYUV444V_IMG_CRC_1P" },
	{ 0x43b0, "YUV_WDMAYUV444V_MON_STATUS0" },
	{ 0x43bc, "YUV_WDMAYUV444V_MON_STATUS3" },
	{ 0x43e4, "YUV_WDMAYUV444V_DEBUG_CONTROL" },
	{ 0x43e8, "YUV_WDMAYUV444V_DEBUG_0" },
	{ 0x43ec, "YUV_WDMAYUV444V_DEBUG_1" },
	{ 0x43f0, "YUV_WDMAYUV444V_DEBUG_2" },
	{ 0x5000, "LIC_INPUT_MODE" },
	{ 0x5004, "LIC_INPUT_CONFIG_0" },
	{ 0x5008, "LIC_INPUT_BLANK" },
	{ 0x500c, "LIC_INPUT_STUCK" },
	{ 0x5010, "LIC_INPUT_CONFIG_1" },
	{ 0x5020, "LIC_OUTPUT_ERROR" },
	{ 0x5024, "LIC_OUTPUT_POSITION" },
	{ 0x5028, "LIC_OUTPUT_MEM_STATUS" },
	{ 0x5030, "LIC_DEBUG_IN_HVCNT" },
	{ 0x5034, "LIC_DEBUG_IN_FCNT" },
	{ 0x5038, "LIC_DEBUG_OUT_HVCNT" },
	{ 0x503c, "LIC_DEBUG_OUT_FCNT" },
	{ 0x5100, "YUV_YUV420TO422_BYPASS" },
	{ 0x5104, "YUV_YUV420TO422_SOURCE_SAMPLING_POSITION" },
	{ 0x5108, "YUV_YUV420TO422_CURRENT_POSITION" },
	{ 0x51fc, "YUV_YUV420TO422_STREAM_CRC" },
	{ 0x5200, "YUV_DTP_BYPASS" },
	{ 0x5208, "YUV_DTP_TEST_PATTERN_MODE" },
	{ 0x520c, "YUV_DTP_TEST_DATA_Y" },
	{ 0x5210, "YUV_DTP_TEST_DATA_U" },
	{ 0x5214, "YUV_DTP_TEST_DATA_V" },
	{ 0x5218, "YUV_DTP_YUV_STANDARD" },
	{ 0x52fc, "YUV_DTP_STREAM_CRC" },
	{ 0x5300, "YUV_YUV422TO444_BYPASS" },
	{ 0x53fc, "YUV_YUV422TO444_STREAM_CRC" },
	{ 0x5400, "YUV_YUVTORGB_BYPASS" },
	{ 0x5408, "YUV_YUVTORGB_COEFF_0_0" },
	{ 0x540c, "YUV_YUVTORGB_COEFF_0_1" },
	{ 0x5410, "YUV_YUVTORGB_COEFF_0_2" },
	{ 0x5414, "YUV_YUVTORGB_COEFF_1_0" },
	{ 0x5418, "YUV_YUVTORGB_COEFF_1_1" },
	{ 0x541c, "YUV_YUVTORGB_COEFF_1_2" },
	{ 0x5420, "YUV_YUVTORGB_COEFF_2_0" },
	{ 0x5424, "YUV_YUVTORGB_COEFF_2_1" },
	{ 0x5428, "YUV_YUVTORGB_COEFF_2_2" },
	{ 0x542c, "YUV_YUVTORGB_LSHIFT" },
	{ 0x5430, "YUV_YUVTORGB_OFFSET_0_0" },
	{ 0x5434, "YUV_YUVTORGB_OFFSET_0_1" },
	{ 0x5438, "YUV_YUVTORGB_OFFSET_0_2" },
	{ 0x54fc, "YUV_YUVTORGB_STREAM_CRC" },
	{ 0x5500, "RGB_INVGAMMARGB_BYPASS" },
	{ 0x5504, "RGB_INVGAMMARGB_PEDESTAL_EN" },
	{ 0x5508, "RGB_INVGAMMARGB_PEDESTAL" },
	{ 0x550c, "RGB_INVGAMMARGB_R_GAMMA_TBL" },
	{ 0x5510, "RGB_INVGAMMARGB_R_GAMMA_TBL_1" },
	{ 0x5514, "RGB_INVGAMMARGB_R_GAMMA_TBL_2" },
	{ 0x5518, "RGB_INVGAMMARGB_R_GAMMA_TBL_3" },
	{ 0x551c, "RGB_INVGAMMARGB_R_GAMMA_TBL_4" },
	{ 0x5520, "RGB_INVGAMMARGB_R_GAMMA_TBL_5" },
	{ 0x5524, "RGB_INVGAMMARGB_R_GAMMA_TBL_6" },
	{ 0x5528, "RGB_INVGAMMARGB_R_GAMMA_TBL_7" },
	{ 0x552c, "RGB_INVGAMMARGB_R_GAMMA_TBL_8" },
	{ 0x5530, "RGB_INVGAMMARGB_R_GAMMA_TBL_9" },
	{ 0x5534, "RGB_INVGAMMARGB_R_GAMMA_TBL_10" },
	{ 0x5538, "RGB_INVGAMMARGB_R_GAMMA_TBL_11" },
	{ 0x553c, "RGB_INVGAMMARGB_R_GAMMA_TBL_12" },
	{ 0x5540, "RGB_INVGAMMARGB_R_GAMMA_TBL_13" },
	{ 0x5544, "RGB_INVGAMMARGB_R_GAMMA_TBL_14" },
	{ 0x5548, "RGB_INVGAMMARGB_R_GAMMA_TBL_15" },
	{ 0x554c, "RGB_INVGAMMARGB_R_GAMMA_TBL_16" },
	{ 0x5550, "RGB_INVGAMMARGB_R_GAMMA_TBL_17" },
	{ 0x5554, "RGB_INVGAMMARGB_R_GAMMA_TBL_18" },
	{ 0x5558, "RGB_INVGAMMARGB_R_GAMMA_TBL_19" },
	{ 0x555c, "RGB_INVGAMMARGB_R_GAMMA_TBL_20" },
	{ 0x5560, "RGB_INVGAMMARGB_R_GAMMA_TBL_21" },
	{ 0x5564, "RGB_INVGAMMARGB_R_GAMMA_TBL_22" },
	{ 0x5568, "RGB_INVGAMMARGB_R_GAMMA_TBL_23" },
	{ 0x556c, "RGB_INVGAMMARGB_R_GAMMA_TBL_24" },
	{ 0x5570, "RGB_INVGAMMARGB_R_GAMMA_TBL_25" },
	{ 0x5574, "RGB_INVGAMMARGB_R_GAMMA_TBL_26" },
	{ 0x5578, "RGB_INVGAMMARGB_R_GAMMA_TBL_27" },
	{ 0x557c, "RGB_INVGAMMARGB_R_GAMMA_TBL_28" },
	{ 0x5580, "RGB_INVGAMMARGB_R_GAMMA_TBL_29" },
	{ 0x5584, "RGB_INVGAMMARGB_R_GAMMA_TBL_30" },
	{ 0x5588, "RGB_INVGAMMARGB_R_GAMMA_TBL_31" },
	{ 0x558c, "RGB_INVGAMMARGB_R_GAMMA_TBL_32" },
	{ 0x5590, "RGB_INVGAMMARGB_R_DELTA_SIGN" },
	{ 0x56c0, "RGB_INVGAMMARGB_X_PNTS_TBL" },
	{ 0x56c4, "RGB_INVGAMMARGB_X_PNTS_TBL_1" },
	{ 0x56c8, "RGB_INVGAMMARGB_X_PNTS_TBL_2" },
	{ 0x56cc, "RGB_INVGAMMARGB_X_PNTS_TBL_3" },
	{ 0x56d0, "RGB_INVGAMMARGB_X_PNTS_TBL_4" },
	{ 0x56d4, "RGB_INVGAMMARGB_X_PNTS_TBL_5" },
	{ 0x56d8, "RGB_INVGAMMARGB_X_PNTS_TBL_6" },
	{ 0x56dc, "RGB_INVGAMMARGB_X_PNTS_TBL_7" },
	{ 0x56e0, "RGB_INVGAMMARGB_X_PNTS_TBL_8" },
	{ 0x56e4, "RGB_INVGAMMARGB_X_PNTS_TBL_9" },
	{ 0x56e8, "RGB_INVGAMMARGB_X_PNTS_TBL_10" },
	{ 0x56ec, "RGB_INVGAMMARGB_X_PNTS_TBL_11" },
	{ 0x56f0, "RGB_INVGAMMARGB_X_PNTS_TBL_12" },
	{ 0x56f4, "RGB_INVGAMMARGB_X_PNTS_TBL_13" },
	{ 0x56f8, "RGB_INVGAMMARGB_X_PNTS_TBL_14" },
	{ 0x56fc, "RGB_INVGAMMARGB_X_PNTS_TBL_15" },
	{ 0x5700, "RGB_INVGAMMARGB_X_PNTS_TBL_16" },
	{ 0x5704, "RGB_INVGAMMARGB_X_PNTS_TBL_17" },
	{ 0x5708, "RGB_INVGAMMARGB_X_PNTS_TBL_18" },
	{ 0x570c, "RGB_INVGAMMARGB_X_PNTS_TBL_19" },
	{ 0x5710, "RGB_INVGAMMARGB_X_PNTS_TBL_20" },
	{ 0x5714, "RGB_INVGAMMARGB_X_PNTS_TBL_21" },
	{ 0x5718, "RGB_INVGAMMARGB_X_PNTS_TBL_22" },
	{ 0x571c, "RGB_INVGAMMARGB_X_PNTS_TBL_23" },
	{ 0x5720, "RGB_INVGAMMARGB_X_PNTS_TBL_24" },
	{ 0x5724, "RGB_INVGAMMARGB_X_PNTS_TBL_25" },
	{ 0x5728, "RGB_INVGAMMARGB_X_PNTS_TBL_26" },
	{ 0x572c, "RGB_INVGAMMARGB_X_PNTS_TBL_27" },
	{ 0x5730, "RGB_INVGAMMARGB_X_PNTS_TBL_28" },
	{ 0x5734, "RGB_INVGAMMARGB_X_PNTS_TBL_29" },
	{ 0x5738, "RGB_INVGAMMARGB_X_PNTS_TBL_30" },
	{ 0x573c, "RGB_INVGAMMARGB_X_PNTS_TBL_31" },
	{ 0x5740, "RGB_INVGAMMARGB_X_PNTS_TBL_32" },
	{ 0x57fc, "RGB_INVGAMMARGB_STREAM_CRC" },
	{ 0x5800, "RGB_INVCCM33_CONFIG" },
	{ 0x5804, "RGB_INVCCM33_INVERSE_0_0" },
	{ 0x5808, "RGB_INVCCM33_INVERSE_0_1" },
	{ 0x580c, "RGB_INVCCM33_INVERSE_0_2" },
	{ 0x5810, "RGB_INVCCM33_INVERSE_1_0" },
	{ 0x5814, "RGB_INVCCM33_INVERSE_1_1" },
	{ 0x5818, "RGB_INVCCM33_INVERSE_1_2" },
	{ 0x581c, "RGB_INVCCM33_INVERSE_2_0" },
	{ 0x5820, "RGB_INVCCM33_INVERSE_2_1" },
	{ 0x5824, "RGB_INVCCM33_INVERSE_2_2" },
	{ 0x58fc, "RGB_INVCCM33_STREAM_CRC" },
	{ 0x5900, "RGB_BLCSTAT_BYPASS" },
	{ 0x5908, "RGB_BLCSTAT_PERIODIC_GAIN_SHIFT" },
	{ 0x5910, "RGB_BLCSTAT_PERIODIC_OFFSETS_BEFORE_GAIN_0" },
	{ 0x5914, "RGB_BLCSTAT_PERIODIC_OFFSETS_BEFORE_GAIN_1" },
	{ 0x5918, "RGB_BLCSTAT_PERIODIC_OFFSETS_AFTER_GAIN_0" },
	{ 0x591c, "RGB_BLCSTAT_PERIODIC_OFFSETS_AFTER_GAIN_1" },
	{ 0x5920, "RGB_BLCSTAT_PERIODIC_GAINS_0" },
	{ 0x5924, "RGB_BLCSTAT_PERIODIC_GAINS_1" },
	{ 0x5928, "RGB_BLCSTAT_LOWER_LIMIT" },
	{ 0x592c, "RGB_BLCSTAT_HIGHER_LIMIT" },
	{ 0x5930, "RGB_BLCSTAT_CONFIG" },
	{ 0x59fc, "RGB_BLCSTAT_STREAM_CRC" },
	{ 0x5a00, "RGB_SDRC_BYPASS" },
	{ 0x5a08, "RGB_SDRC_IN_POINTS_0" },
	{ 0x5a0c, "RGB_SDRC_IN_POINTS_1" },
	{ 0x5a10, "RGB_SDRC_IN_POINTS_2" },
	{ 0x5a14, "RGB_SDRC_IN_POINTS_3" },
	{ 0x5a18, "RGB_SDRC_IN_POINTS_4" },
	{ 0x5a1c, "RGB_SDRC_IN_POINTS_5" },
	{ 0x5a20, "RGB_SDRC_IN_POINTS_6" },
	{ 0x5a24, "RGB_SDRC_IN_POINTS_7" },
	{ 0x5a28, "RGB_SDRC_IN_POINTS_8" },
	{ 0x5a2c, "RGB_SDRC_IN_POINTS_9" },
	{ 0x5a30, "RGB_SDRC_IN_POINTS_10" },
	{ 0x5a34, "RGB_SDRC_IN_POINTS_11" },
	{ 0x5a38, "RGB_SDRC_IN_POINTS_12" },
	{ 0x5a3c, "RGB_SDRC_IN_POINTS_13" },
	{ 0x5a40, "RGB_SDRC_IN_POINTS_14" },
	{ 0x5a44, "RGB_SDRC_IN_POINTS_15" },
	{ 0x5a48, "RGB_SDRC_IN_POINTS_16" },
	{ 0x5a4c, "RGB_SDRC_IN_POINTS_17" },
	{ 0x5a50, "RGB_SDRC_IN_POINTS_18" },
	{ 0x5a54, "RGB_SDRC_IN_POINTS_19" },
	{ 0x5a58, "RGB_SDRC_IN_POINTS_20" },
	{ 0x5a5c, "RGB_SDRC_IN_POINTS_21" },
	{ 0x5a60, "RGB_SDRC_IN_POINTS_22" },
	{ 0x5a64, "RGB_SDRC_IN_POINTS_23" },
	{ 0x5a68, "RGB_SDRC_IN_POINTS_24" },
	{ 0x5a6c, "RGB_SDRC_IN_POINTS_25" },
	{ 0x5a70, "RGB_SDRC_IN_POINTS_26" },
	{ 0x5a74, "RGB_SDRC_IN_POINTS_27" },
	{ 0x5a78, "RGB_SDRC_IN_POINTS_28" },
	{ 0x5a7c, "RGB_SDRC_IN_POINTS_29" },
	{ 0x5a80, "RGB_SDRC_IN_POINTS_30" },
	{ 0x5a84, "RGB_SDRC_IN_POINTS_31" },
	{ 0x5a88, "RGB_SDRC_OUT_POINTS_0" },
	{ 0x5a8c, "RGB_SDRC_OUT_POINTS_1" },
	{ 0x5a90, "RGB_SDRC_OUT_POINTS_2" },
	{ 0x5a94, "RGB_SDRC_OUT_POINTS_3" },
	{ 0x5a98, "RGB_SDRC_OUT_POINTS_4" },
	{ 0x5a9c, "RGB_SDRC_OUT_POINTS_5" },
	{ 0x5aa0, "RGB_SDRC_OUT_POINTS_6" },
	{ 0x5aa4, "RGB_SDRC_OUT_POINTS_7" },
	{ 0x5aa8, "RGB_SDRC_OUT_POINTS_8" },
	{ 0x5aac, "RGB_SDRC_OUT_POINTS_9" },
	{ 0x5ab0, "RGB_SDRC_OUT_POINTS_10" },
	{ 0x5ab4, "RGB_SDRC_OUT_POINTS_11" },
	{ 0x5ab8, "RGB_SDRC_OUT_POINTS_12" },
	{ 0x5abc, "RGB_SDRC_OUT_POINTS_13" },
	{ 0x5ac0, "RGB_SDRC_OUT_POINTS_14" },
	{ 0x5ac4, "RGB_SDRC_OUT_POINTS_15" },
	{ 0x5ac8, "RGB_SDRC_OUT_POINTS_16" },
	{ 0x5acc, "RGB_SDRC_OUT_POINTS_17" },
	{ 0x5ad0, "RGB_SDRC_OUT_POINTS_18" },
	{ 0x5ad4, "RGB_SDRC_OUT_POINTS_19" },
	{ 0x5ad8, "RGB_SDRC_OUT_POINTS_20" },
	{ 0x5adc, "RGB_SDRC_OUT_POINTS_21" },
	{ 0x5ae0, "RGB_SDRC_OUT_POINTS_22" },
	{ 0x5ae4, "RGB_SDRC_OUT_POINTS_23" },
	{ 0x5ae8, "RGB_SDRC_OUT_POINTS_24" },
	{ 0x5aec, "RGB_SDRC_OUT_POINTS_25" },
	{ 0x5af0, "RGB_SDRC_OUT_POINTS_26" },
	{ 0x5af4, "RGB_SDRC_OUT_POINTS_27" },
	{ 0x5af8, "RGB_SDRC_OUT_POINTS_28" },
	{ 0x5afc, "RGB_SDRC_OUT_POINTS_29" },
	{ 0x5b00, "RGB_SDRC_OUT_POINTS_30" },
	{ 0x5b04, "RGB_SDRC_OUT_POINTS_31" },
	{ 0x5b08, "RGB_SDRC_Y_WEIGHT_0" },
	{ 0x5b0c, "RGB_SDRC_Y_WEIGHT_1" },
	{ 0x5b10, "RGB_SDRC_V_BLEND_RATIO" },
	{ 0x5bfc, "RGB_SDRC_STREAM_CRC" },
	{ 0x5c00, "RGB_CCM9_BYPASS" },
	{ 0x5c04, "RGB_CCM9_13_CONFIG" },
	{ 0x5c08, "RGB_CCM9_SINGLE_MATRIX" },
	{ 0x5c0c, "RGB_CCM9_CCM_VECTORS_0" },
	{ 0x5c10, "RGB_CCM9_CCM_VECTORS_1" },
	{ 0x5c14, "RGB_CCM9_CCM_VECTORS_2" },
	{ 0x5c18, "RGB_CCM9_CCM_VECTORS_3" },
	{ 0x5c1c, "RGB_CCM9_CCM_VECTORS_4" },
	{ 0x5c20, "RGB_CCM9_CCM_VECTORS_5" },
	{ 0x5c24, "RGB_CCM9_CCM_VECTORS_6" },
	{ 0x5c28, "RGB_CCM9_CCM_VECTORS_7" },
	{ 0x5c2c, "RGB_CCM9_CCM_VECTORS_8" },
	{ 0x5c30, "RGB_CCM9_CCM_VECTORS_9" },
	{ 0x5c34, "RGB_CCM9_CCM_VECTORS_10" },
	{ 0x5c38, "RGB_CCM9_CCM_VECTORS_11" },
	{ 0x5c3c, "RGB_CCM9_CCM_VECTORS_12" },
	{ 0x5c40, "RGB_CCM9_CCM_VECTORS_13" },
	{ 0x5c44, "RGB_CCM9_CCM_VECTORS_14" },
	{ 0x5c48, "RGB_CCM9_CCM_VECTORS_15" },
	{ 0x5c4c, "RGB_CCM9_CCM_VECTORS_16" },
	{ 0x5c50, "RGB_CCM9_CCM_VECTORS_17" },
	{ 0x5c54, "RGB_CCM9_CCM_VECTORS_18" },
	{ 0x5c58, "RGB_CCM9_CCM_VECTORS_19" },
	{ 0x5c5c, "RGB_CCM9_CCM_VECTORS_20" },
	{ 0x5c60, "RGB_CCM9_CCM_VECTORS_21" },
	{ 0x5c64, "RGB_CCM9_CCM_VECTORS_22" },
	{ 0x5c68, "RGB_CCM9_CCM_VECTORS_23" },
	{ 0x5c6c, "RGB_CCM9_CCM_VECTORS_24" },
	{ 0x5c70, "RGB_CCM9_CCM_VECTORS_25" },
	{ 0x5c74, "RGB_CCM9_CCM_VECTORS_26" },
	{ 0x5c78, "RGB_CCM9_RED_ACC_SHIFT" },
	{ 0x5c7c, "RGB_CCM9_GREEN_ACC_SHIFT" },
	{ 0x5c80, "RGB_CCM9_BLUE_ACC_SHIFT" },
	{ 0x5c84, "RGB_CCM9_OUTER_CCM" },
	{ 0x5c88, "RGB_CCM9_OUTER_CCM_1" },
	{ 0x5c8c, "RGB_CCM9_OUTER_CCM_2" },
	{ 0x5c90, "RGB_CCM9_OUTER_CCM_3" },
	{ 0x5c94, "RGB_CCM9_OUTER_CCM_4" },
	{ 0x5c98, "RGB_CCM9_RED_ACC_SHIFT_OUTER" },
	{ 0x5c9c, "RGB_CCM9_GREEN_ACC_SHIFT_OUTER" },
	{ 0x5ca0, "RGB_CCM9_BLUE_ACC_SHIFT_OUTER" },
	{ 0x5ca4, "RGB_CCM9_SAT_INPUT_THRESHOLD" },
	{ 0x5cf4, "RGB_CCM9_REG_INTERFACE_VER" },
	{ 0x5cf8, "RGB_CCM9_BLOCK_ID_CODE" },
	{ 0x5cfc, "RGB_CCM9_STREAM_CRC" },
	{ 0x5d00, "RGB_GAMMARGB_BYPASS" },
	{ 0x5d04, "RGB_GAMMARGB_PEDESTAL_EN" },
	{ 0x5d08, "RGB_GAMMARGB_PEDESTAL" },
	{ 0x5d10, "RGB_GAMMARGB_R_GAMMA_TBL_0" },
	{ 0x5d14, "RGB_GAMMARGB_R_GAMMA_TBL_1" },
	{ 0x5d18, "RGB_GAMMARGB_R_GAMMA_TBL_2" },
	{ 0x5d1c, "RGB_GAMMARGB_R_GAMMA_TBL_3" },
	{ 0x5d20, "RGB_GAMMARGB_R_GAMMA_TBL_4" },
	{ 0x5d24, "RGB_GAMMARGB_R_GAMMA_TBL_5" },
	{ 0x5d28, "RGB_GAMMARGB_R_GAMMA_TBL_6" },
	{ 0x5d2c, "RGB_GAMMARGB_R_GAMMA_TBL_7" },
	{ 0x5d30, "RGB_GAMMARGB_R_GAMMA_TBL_8" },
	{ 0x5d34, "RGB_GAMMARGB_R_GAMMA_TBL_9" },
	{ 0x5d38, "RGB_GAMMARGB_R_GAMMA_TBL_10" },
	{ 0x5d3c, "RGB_GAMMARGB_R_GAMMA_TBL_11" },
	{ 0x5d40, "RGB_GAMMARGB_R_GAMMA_TBL_12" },
	{ 0x5d44, "RGB_GAMMARGB_R_GAMMA_TBL_13" },
	{ 0x5d48, "RGB_GAMMARGB_R_GAMMA_TBL_14" },
	{ 0x5d4c, "RGB_GAMMARGB_R_GAMMA_TBL_15" },
	{ 0x5d50, "RGB_GAMMARGB_X_PNTS_TBL_0" },
	{ 0x5d64, "RGB_GAMMARGB_X_PNTS_TBL_1" },
	{ 0x5d68, "RGB_GAMMARGB_X_PNTS_TBL_2" },
	{ 0x5d6c, "RGB_GAMMARGB_X_PNTS_TBL_3" },
	{ 0x5d70, "RGB_GAMMARGB_X_PNTS_TBL_4" },
	{ 0x5d74, "RGB_GAMMARGB_X_PNTS_TBL_5" },
	{ 0x5d78, "RGB_GAMMARGB_X_PNTS_TBL_6" },
	{ 0x5d7c, "RGB_GAMMARGB_X_PNTS_TBL_7" },
	{ 0x5d80, "RGB_GAMMARGB_X_PNTS_TBL_8" },
	{ 0x5d84, "RGB_GAMMARGB_X_PNTS_TBL_9" },
	{ 0x5d88, "RGB_GAMMARGB_X_PNTS_TBL_10" },
	{ 0x5d8c, "RGB_GAMMARGB_X_PNTS_TBL_11" },
	{ 0x5d90, "RGB_GAMMARGB_X_PNTS_TBL_12" },
	{ 0x5d94, "RGB_GAMMARGB_X_PNTS_TBL_13" },
	{ 0x5d98, "RGB_GAMMARGB_X_PNTS_TBL_14" },
	{ 0x5d9c, "RGB_GAMMARGB_X_PNTS_TBL_15" },
	{ 0x5da0, "RGB_GAMMARGB_R_DELTA_SIGN" },
	{ 0x5dac, "RGB_GAMMARGB_STREAM_CRC" },
	{ 0x5e00, "RGB_SVHIST_BYPASS" },
	{ 0x5e04, "RGB_SVHIST_GRID_NUM_X" },
	{ 0x5e08, "RGB_SVHIST_GRID_NUM_Y" },
	{ 0x5e0c, "RGB_SVHIST_GRID_SIZE_X" },
	{ 0x5e10, "RGB_SVHIST_GRID_SIZE_Y" },
	{ 0x5e24, "RGB_SVHIST_SUM_LSB" },
	{ 0x5e28, "RGB_SVHIST_SUM_MSB" },
	{ 0x5e2c, "RGB_SVHIST_SQSUM_LSB" },
	{ 0x5e30, "RGB_SVHIST_SQSUM_MSB" },
	{ 0x5e34, "RGB_SVHIST_GRID_PIXEL_NUM_0_0" },
	{ 0x5e38, "RGB_SVHIST_GRID_PIXEL_NUM_0_1" },
	{ 0x5e3c, "RGB_SVHIST_GRID_PIXEL_NUM_1_0" },
	{ 0x5e40, "RGB_SVHIST_GRID_PIXEL_NUM_1_1" },
	{ 0x5e44, "RGB_SVHIST_SELREGISTER_ROS" },
	{ 0x5e48, "RGB_SVHIST_SELREGISTER_ROS_OVERRIDE" },
	{ 0x5efc, "RGB_SVHIST_STREAM_CRC" },
	{ 0x5f00, "RGB_RGBTOYUVFDPIG_BYPASS" },
	{ 0x5f04, "RGB_RGBTOYUVFDPIG_COEFF_R1" },
	{ 0x5f08, "RGB_RGBTOYUVFDPIG_COEFF_R2" },
	{ 0x5f0c, "RGB_RGBTOYUVFDPIG_COEFF_R3" },
	{ 0x5f10, "RGB_RGBTOYUVFDPIG_COEFF_G1" },
	{ 0x5f14, "RGB_RGBTOYUVFDPIG_COEFF_G2" },
	{ 0x5f18, "RGB_RGBTOYUVFDPIG_COEFF_G3" },
	{ 0x5f1c, "RGB_RGBTOYUVFDPIG_COEFF_B1" },
	{ 0x5f20, "RGB_RGBTOYUVFDPIG_COEFF_B2" },
	{ 0x5f24, "RGB_RGBTOYUVFDPIG_COEFF_B3" },
	{ 0x5f28, "RGB_RGBTOYUVFDPIG_LIMITS_YMIN" },
	{ 0x5f2c, "RGB_RGBTOYUVFDPIG_LIMITS_YMAX" },
	{ 0x5f30, "RGB_RGBTOYUVFDPIG_LIMITS_UMIN" },
	{ 0x5f34, "RGB_RGBTOYUVFDPIG_LIMITS_UMAX" },
	{ 0x5f38, "RGB_RGBTOYUVFDPIG_LIMITS_VMIN" },
	{ 0x5f3c, "RGB_RGBTOYUVFDPIG_LIMITS_VMAX" },
	{ 0x5f40, "RGB_RGBTOYUVFDPIG_LSHIFT" },
	{ 0x5f44, "RGB_RGBTOYUVFDPIG_OFFSET_Y" },
	{ 0x5f48, "RGB_RGBTOYUVFDPIG_OFFSET_U" },
	{ 0x5f4c, "RGB_RGBTOYUVFDPIG_OFFSET_V" },
	{ 0x5ffc, "RGB_RGBTOYUVFDPIG_STREAM_CRC" },
	{ 0x6000, "YUV_DSFDPIG_BYPASS" },
	{ 0x6004, "YUV_DSFDPIG_OUTPUT_SIZE" },
	{ 0x6008, "YUV_DSFDPIG_SCALE_X" },
	{ 0x600c, "YUV_DSFDPIG_SCALE_Y" },
	{ 0x6010, "YUV_DSFDPIG_INV_SCALE" },
	{ 0x6014, "YUV_DSFDPIG_INV_SHIFT" },
	{ 0x6018, "YUV_DSFDPIG_CROP_EN" },
	{ 0x601c, "YUV_DSFDPIG_CROP_START" },
	{ 0x6020, "YUV_DSFDPIG_CROP_SIZE" },
	{ 0x60fc, "YUV_DSFDPIG_CRC" },
	{ 0x6100, "RGB_RGBTOYUVCAV_BYPASS" },
	{ 0x6104, "RGB_RGBTOYUVCAV_COEFF_R1" },
	{ 0x6108, "RGB_RGBTOYUVCAV_COEFF_R2" },
	{ 0x610c, "RGB_RGBTOYUVCAV_COEFF_R3" },
	{ 0x6110, "RGB_RGBTOYUVCAV_COEFF_G1" },
	{ 0x6114, "RGB_RGBTOYUVCAV_COEFF_G2" },
	{ 0x6118, "RGB_RGBTOYUVCAV_COEFF_G3" },
	{ 0x611c, "RGB_RGBTOYUVCAV_COEFF_B1" },
	{ 0x6120, "RGB_RGBTOYUVCAV_COEFF_B2" },
	{ 0x6124, "RGB_RGBTOYUVCAV_COEFF_B3" },
	{ 0x6128, "RGB_RGBTOYUVCAV_LIMITS_YMIN" },
	{ 0x612c, "RGB_RGBTOYUVCAV_LIMITS_YMAX" },
	{ 0x6130, "RGB_RGBTOYUVCAV_LIMITS_UMIN" },
	{ 0x6134, "RGB_RGBTOYUVCAV_LIMITS_UMAX" },
	{ 0x6138, "RGB_RGBTOYUVCAV_LIMITS_VMIN" },
	{ 0x613c, "RGB_RGBTOYUVCAV_LIMITS_VMAX" },
	{ 0x6140, "RGB_RGBTOYUVCAV_LSHIFT" },
	{ 0x6144, "RGB_RGBTOYUVCAV_OFFSET_Y" },
	{ 0x6148, "RGB_RGBTOYUVCAV_OFFSET_U" },
	{ 0x614c, "RGB_RGBTOYUVCAV_OFFSET_V" },
	{ 0x61fc, "RGB_RGBTOYUVCAV_STREAM_CRC" },
	{ 0x6200, "YUV_DSCAV_BYPASS" },
	{ 0x6204, "YUV_DSCAV_OUTPUT_SIZE" },
	{ 0x6208, "YUV_DSCAV_SCALE_X" },
	{ 0x620c, "YUV_DSCAV_SCALE_Y" },
	{ 0x6210, "YUV_DSCAV_INV_SCALE" },
	{ 0x6214, "YUV_DSCAV_INV_SHIFT" },
	{ 0x6218, "YUV_DSCAV_CROP_EN" },
	{ 0x621c, "YUV_DSCAV_CROP_START" },
	{ 0x6220, "YUV_DSCAV_CROP_SIZE" },
	{ 0x62fc, "YUV_DSCAV_CRC" },
	{ 0x6300, "RGB_RGB2Y_BYPASS" },
	{ 0x6304, "RGB_RGB2Y_WEIGHT_R" },
	{ 0x6308, "RGB_RGB2Y_WEIGHT_G" },
	{ 0x630c, "RGB_RGB2Y_WEIGHT_B" },
	{ 0x63fc, "RGB_RGB2Y_CRC" },
	{ 0x6400, "Y_DSLME_BYPASS" },
	{ 0x6404, "Y_DSLME_OUT" },
	{ 0x6408, "Y_DSLME_X_SCALE" },
	{ 0x640c, "Y_DSLME_Y_SCALE" },
	{ 0x6410, "Y_DSLME_INV_SCALE" },
	{ 0x6414, "Y_DSLME_INV_SHIFT" },
	{ 0x6418, "Y_DSLME_CROP_EN" },
	{ 0x641c, "Y_DSLME_CROP_START" },
	{ 0x6420, "Y_DSLME_CROP_SIZE" },
	{ 0x64fc, "Y_DSLME_STREAM_CRC" },
	{ 0x6500, "Y_MENR_BYPASS" },
	{ 0x6504, "Y_MENR_CENTER_CIRCLE_SQUARED" },
	{ 0x6508, "Y_MENR_CROP" },
	{ 0x650c, "Y_MENR_HSUPPORT" },
	{ 0x6510, "Y_MENR_LUMA_DEP_THRESH_EN" },
	{ 0x6514, "Y_MENR_MAPY" },
	{ 0x6518, "Y_MENR_MAPYMULT" },
	{ 0x651c, "Y_MENR_MAPYTHRESH" },
	{ 0x6520, "Y_MENR_NORM_SHIFTY" },
	{ 0x6524, "Y_MENR_RADIAL_GAIN" },
	{ 0x6528, "Y_MENR_DFILTER_ROWS" },
	{ 0x652c, "Y_MENR_VERTFILTERLENGTH" },
	{ 0x6534, "Y_MENR_WLUMA_IIR_LENGTH_FACTOR" },
	{ 0x6538, "Y_MENR_WLUMA_LUMA_KNEE" },
	{ 0x653c, "Y_MENR_WLUMA_MAPY_THRESH_FACTOR" },
	{ 0x6544, "Y_MENR_WLUMA_MAX_VER_IIR_LENGTH" },
	{ 0x6548, "Y_MENR_WLUMA_MIN_MAPY_THRESH" },
	{ 0x654c, "Y_MENR_X_IMAGE_SIZE" },
	{ 0x6550, "Y_MENR_Y_IMAGE_SIZE" },
	{ 0x6554, "Y_MENR_YMULT_EN" },
	{ 0x6558, "Y_MENR_YNORM" },
	{ 0x655c, "Y_MENR_MENR_XPNTSTBL_0_0" },
	{ 0x6560, "Y_MENR_MENR_XPNTSTBL_0_2" },
	{ 0x6564, "Y_MENR_MENR_XPNTSTBL_0_4" },
	{ 0x6568, "Y_MENR_MENR_XPNTSTBL_0_6" },
	{ 0x656c, "Y_MENR_MENR_H_RGAINTBL_0_0" },
	{ 0x6570, "Y_MENR_MENR_H_RGAINTBL_0_2" },
	{ 0x6574, "Y_MENR_MENR_H_RGAINTBL_0_4" },
	{ 0x6578, "Y_MENR_MENR_H_RGAINTBL_0_6" },
	{ 0x657c, "Y_MENR_MENR_V_RGAINTBL_0_0" },
	{ 0x6580, "Y_MENR_MENR_V_RGAINTBL_0_2" },
	{ 0x6584, "Y_MENR_MENR_V_RGAINTBL_0_4" },
	{ 0x6588, "Y_MENR_MENR_V_RGAINTBL_0_6" },
	{ 0x658c, "Y_MENR_ELLIPTIC_FACTOR" },
	{ 0x65fc, "Y_MENR_CRC" },
	{ 0x6600, "Y_EDGESCORE_BYPASS" },
	{ 0x6604, "Y_EDGESCORE_EDGE_SCORE_ACCUM" },
	{ 0x6608, "Y_EDGESCORE_SELREGISTER_ROS" },
	{ 0x660c, "Y_EDGESCORE_SELREGISTER_ROS_OVERRIDE" },
	{ 0x6700, "YUV_GLPGL0_BYPASS" },
	{ 0x6704, "YUV_GLPGL0_LPF_Y_COEFFS_0" },
	{ 0x6708, "YUV_GLPGL0_LPF_Y_COEFFS_1" },
	{ 0x670c, "YUV_GLPGL0_LPF_Y_COEFFS_2" },
	{ 0x6710, "YUV_GLPGL0_LPF_Y_COEFFS_3" },
	{ 0x6714, "YUV_GLPGL0_LPF_Y_COEFFS_4" },
	{ 0x6718, "YUV_GLPGL0_LPF_UV_COEFFS_0" },
	{ 0x671c, "YUV_GLPGL0_LPF_UV_COEFFS_1" },
	{ 0x6720, "YUV_GLPGL0_LPF_UV_COEFFS_2" },
	{ 0x6724, "YUV_GLPGL0_LPF_UV_COEFFS_3" },
	{ 0x6728, "YUV_GLPGL0_LPF_UV_COEFFS_4" },
	{ 0x672c, "YUV_GLPGL0_LPF_NORM" },
	{ 0x6730, "YUV_GLPGL0_DOWNSCALER_SRC_SIZE" },
	{ 0x6734, "YUV_GLPGL0_DOWNSCALER_DST_SIZE" },
	{ 0x6738, "YUV_GLPGL0_STREAM_CRC" },
	{ 0x67f0, "YUV_GLPGL0_LINE_CTRL_GF" },
	{ 0x67fc, "YUV_GLPGL0_LINE_CTRL_PIPE" },
	{ 0x6800, "YUV_GLPGL1_BYPASS" },
	{ 0x6804, "YUV_GLPGL1_LPF_Y_COEFFS_0" },
	{ 0x6808, "YUV_GLPGL1_LPF_Y_COEFFS_1" },
	{ 0x680c, "YUV_GLPGL1_LPF_Y_COEFFS_2" },
	{ 0x6810, "YUV_GLPGL1_LPF_Y_COEFFS_3" },
	{ 0x6814, "YUV_GLPGL1_LPF_Y_COEFFS_4" },
	{ 0x6818, "YUV_GLPGL1_LPF_UV_COEFFS_0" },
	{ 0x681c, "YUV_GLPGL1_LPF_UV_COEFFS_1" },
	{ 0x6820, "YUV_GLPGL1_LPF_UV_COEFFS_2" },
	{ 0x6824, "YUV_GLPGL1_LPF_UV_COEFFS_3" },
	{ 0x6828, "YUV_GLPGL1_LPF_UV_COEFFS_4" },
	{ 0x682c, "YUV_GLPGL1_LPF_NORM" },
	{ 0x6830, "YUV_GLPGL1_DOWNSCALER_SRC_SIZE" },
	{ 0x6834, "YUV_GLPGL1_DOWNSCALER_DST_SIZE" },
	{ 0x6838, "YUV_GLPGL1_STREAM_CRC" },
	{ 0x68f0, "YUV_GLPGL1_LINE_CTRL_GF" },
	{ 0x68fc, "YUV_GLPGL1_LINE_CTRL_PIPE" },
	{ 0x6900, "YUV_GLPGL2_BYPASS" },
	{ 0x6904, "YUV_GLPGL2_LPF_Y_COEFFS_0" },
	{ 0x6908, "YUV_GLPGL2_LPF_Y_COEFFS_1" },
	{ 0x690c, "YUV_GLPGL2_LPF_Y_COEFFS_2" },
	{ 0x6910, "YUV_GLPGL2_LPF_Y_COEFFS_3" },
	{ 0x6914, "YUV_GLPGL2_LPF_Y_COEFFS_4" },
	{ 0x6918, "YUV_GLPGL2_LPF_UV_COEFFS_0" },
	{ 0x691c, "YUV_GLPGL2_LPF_UV_COEFFS_1" },
	{ 0x6920, "YUV_GLPGL2_LPF_UV_COEFFS_2" },
	{ 0x6924, "YUV_GLPGL2_LPF_UV_COEFFS_3" },
	{ 0x6928, "YUV_GLPGL2_LPF_UV_COEFFS_4" },
	{ 0x692c, "YUV_GLPGL2_LPF_NORM" },
	{ 0x6930, "YUV_GLPGL2_DOWNSCALER_SRC_SIZE" },
	{ 0x6934, "YUV_GLPGL2_DOWNSCALER_DST_SIZE" },
	{ 0x6938, "YUV_GLPGL2_STREAM_CRC" },
	{ 0x69f0, "YUV_GLPGL2_LINE_CTRL_GF" },
	{ 0x69fc, "YUV_GLPGL2_LINE_CTRL_PIPE" },
	{ 0x6a00, "YUV_GLPGL3_BYPASS" },
	{ 0x6a04, "YUV_GLPGL3_LPF_Y_COEFFS_0" },
	{ 0x6a08, "YUV_GLPGL3_LPF_Y_COEFFS_1" },
	{ 0x6a0c, "YUV_GLPGL3_LPF_Y_COEFFS_2" },
	{ 0x6a10, "YUV_GLPGL3_LPF_Y_COEFFS_3" },
	{ 0x6a14, "YUV_GLPGL3_LPF_Y_COEFFS_4" },
	{ 0x6a18, "YUV_GLPGL3_LPF_UV_COEFFS_0" },
	{ 0x6a1c, "YUV_GLPGL3_LPF_UV_COEFFS_1" },
	{ 0x6a20, "YUV_GLPGL3_LPF_UV_COEFFS_2" },
	{ 0x6a24, "YUV_GLPGL3_LPF_UV_COEFFS_3" },
	{ 0x6a28, "YUV_GLPGL3_LPF_UV_COEFFS_4" },
	{ 0x6a2c, "YUV_GLPGL3_LPF_NORM" },
	{ 0x6a30, "YUV_GLPGL3_DOWNSCALER_SRC_SIZE" },
	{ 0x6a34, "YUV_GLPGL3_DOWNSCALER_DST_SIZE" },
	{ 0x6a38, "YUV_GLPGL3_STREAM_CRC" },
	{ 0x6af0, "YUV_GLPGL3_LINE_CTRL_GF" },
	{ 0x6afc, "YUV_GLPGL3_LINE_CTRL_PIPE" },
};

#define MLSC_R_CMDQ_ENABLE 0x0000
#define MLSC_R_CMDQ_STOP_CRPT_ENABLE 0x0008
#define MLSC_R_SW_RESET 0x0010
#define MLSC_R_SW_CORE_RESET 0x0014
#define MLSC_R_SW_APB_RESET 0x0018
#define MLSC_R_TRANS_STOP_REQ 0x001c
#define MLSC_R_TRANS_STOP_REQ_RDY 0x0020
#define MLSC_R_IP_CLOCK_DOWN_MODE 0x002c
#define MLSC_R_IP_PROCESSING 0x0030
#define MLSC_R_FORCE_INTERNAL_CLOCK 0x0034
#define MLSC_R_DEBUG_CLOCK_ENABLE 0x0038
#define MLSC_R_IP_POST_FRAME_GAP 0x003c
#define MLSC_R_IP_DRCG_ENABLE 0x0040
#define MLSC_R_AUTO_IGNORE_INTERRUPT_ENABLE 0x0050
#define MLSC_R_AUTO_IGNORE_PREADY_ENABLE 0x0054
#define MLSC_R_IP_USE_SW_FINISH_COND 0x0058
#define MLSC_R_SW_FINISH_COND_ENABLE 0x005c
#define MLSC_R_IP_CORRUPTED_COND_ENABLE 0x006c
#define MLSC_R_IP_USE_OTF_PATH_67 0x0074
#define MLSC_R_IP_USE_OTF_PATH_45 0x0078
#define MLSC_R_IP_USE_OTF_PATH_23 0x007c
#define MLSC_R_IP_USE_OTF_PATH_01 0x0080
#define MLSC_R_IP_USE_CINFIFO_NEW_FRAME_IN 0x0084
#define MLSC_R_IP_USE_EXT_MEM_ENABLE 0x00a0
#define MLSC_R_CHAIN_IMG_SIZE 0x0200
#define MLSC_R_FDPIG_IMG_SIZE 0x0204
#define MLSC_R_CAV_IMG_SIZE 0x0208
#define MLSC_R_LME_IMG_SIZE 0x020c
#define MLSC_R_GLPG_L1_IMG_SIZE 0x0210
#define MLSC_R_GLPG_L2_IMG_SIZE 0x0214
#define MLSC_R_GLPG_L3_IMG_SIZE 0x0218
#define MLSC_R_GLPG_G4_IMG_SIZE 0x021c
#define MLSC_R_RDMA_IN_FORMAT 0x0220
#define MLSC_R_CHAIN_MUX_SELECT 0x0224
#define MLSC_R_CHAIN_INPUT_0_SELECT 0x0228
#define MLSC_R_CHAIN_RDMA_CH_SELECT 0x022c
#define MLSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C0 0x0230
#define MLSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C1 0x0234
#define MLSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C2 0x0238
#define MLSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C3 0x023c
#define MLSC_R_SBWC_32X4_CTRL_0 0x0240
#define MLSC_R_SBWC_32X4_CTRL_1 0x0244
#define MLSC_R_GLPGBYPASS_OUT_FORMAT 0x0248
#define MLSC_R_SVHISTSELREGISTER 0x0250
#define MLSC_R_SVHISTSELREGISTERMODE 0x0254
#define MLSC_R_SVHIST_SHADOW_CONTROL 0x0258
#define MLSC_R_SVHIST_SHADOW_SW_TRIGGER 0x025c
#define MLSC_R_EDGESCORESELREGISTER 0x0260
#define MLSC_R_EDGESCORESELREGISTERMODE 0x0264
#define MLSC_R_EDGESCORE_SHADOW_CONTROL 0x0268
#define MLSC_R_EDGESCORE_SHADOW_SW_TRIGGER 0x026c
#define MLSC_R_LIC_CORE_INIT 0x02a0
#define MLSC_R_FRO_FRAME_NUM 0x02a4
#define MLSC_R_TRS_VOTF_TOKEN_CTRL 0x02b0
#define MLSC_R_TRS_VOTF_TOKEN_HIST_INDEX 0x02b4
#define MLSC_R_TRS_VOTF_TOKEN_APB_IN_HIST_0_TO_3 0x02b8
#define MLSC_R_TRS_VOTF_TOKEN_APB_IN_HIST_4_TO_7 0x02bc
#define MLSC_R_TRS_VOTF_TOKEN_APB_IN_HIST_8_TO_11 0x02c0
#define MLSC_R_TRS_VOTF_TOKEN_AXI_OUT_HIST_0_TO_3 0x02c4
#define MLSC_R_TRS_VOTF_TOKEN_AXI_OUT_HIST_4_TO_7 0x02c8
#define MLSC_R_TRS_VOTF_TOKEN_AXI_OUT_HIST_8_TO_11 0x02cc
#define MLSC_R_TWS_VOTF_TOKEN_CTRL 0x02d0
#define MLSC_R_TWS_VOTF_TOKEN_HIST_INDEX 0x02d4
#define MLSC_R_TWS_VOTF_TOKEN_APB_IN_HIST_0_TO_3 0x02d8
#define MLSC_R_TWS_VOTF_TOKEN_APB_IN_HIST_4_TO_7 0x02dc
#define MLSC_R_TWS_VOTF_TOKEN_APB_IN_HIST_8_TO_11 0x02e0
#define MLSC_R_TWS_VOTF_TOKEN_AXI_OUT_HIST_0_TO_3 0x02e4
#define MLSC_R_TWS_VOTF_TOKEN_AXI_OUT_HIST_4_TO_7 0x02e8
#define MLSC_R_TWS_VOTF_TOKEN_AXI_OUT_HIST_8_TO_11 0x02ec
#define MLSC_R_CHAIN_DEBUG_CNT_SEL 0x02f0
#define MLSC_R_CHAIN_DEBUG_CNT_VAL 0x02f4
#define MLSC_R_ALLOC_SR_ENABLE 0x0300
#define MLSC_R_ALLOC_SR_GRP_0TO3 0x0304
#define MLSC_R_ALLOC_SR_GRP_4TO7 0x0308
#define MLSC_R_ALLOC_SR_GRP_8TO11 0x030c
#define MLSC_R_ALLOC_SR_GRP_12TO15 0x0310
#define MLSC_R_OTF_PLATFORM_INPUT_MUX_0TO3 0x0340
#define MLSC_R_OTF_PLATFORM_INPUT_MUX_4TO7 0x0344
#define MLSC_R_OTF_PLATFORM_OUTPUT_DEMUX_0TO3 0x0348
#define MLSC_R_OTF_PLATFORM_OUTPUT_DEMUX_4TO7 0x034c
#define MLSC_R_CMDQ_QUE_CMD_H 0x0400
#define MLSC_R_CMDQ_QUE_CMD_M 0x0404
#define MLSC_R_CMDQ_QUE_CMD_L 0x0408
#define MLSC_R_CMDQ_ADD_TO_QUEUE_0 0x040c
#define MLSC_R_CMDQ_QUE_CMD_H_NFI1 0x0410
#define MLSC_R_CMDQ_QUE_CMD_M_NFI1 0x0414
#define MLSC_R_CMDQ_NFI_EN 0x042c
#define MLSC_R_CMDQ_LOCK 0x0440
#define MLSC_R_CMDQ_CTRL_SETSEL_EN 0x0450
#define MLSC_R_CMDQ_SETSEL 0x0454
#define MLSC_R_CMDQ_FLUSH_QUEUE_0 0x0460
#define MLSC_R_CMDQ_SWAP_QUEUE_0 0x046c
#define MLSC_R_CMDQ_ROTATE_QUEUE_0 0x0478
#define MLSC_R_CMDQ_HOLD_MARK_QUEUE_0 0x0484
#define MLSC_R_CMDQ_DEBUG_STATUS_PRE_LOAD 0x0494
#define MLSC_R_CMDQ_VHD_CONTROL 0x049c
#define MLSC_R_CMDQ_FRAME_COUNTER_INC_TYPE 0x04a0
#define MLSC_R_CMDQ_FRAME_COUNTER_RESET 0x04a4
#define MLSC_R_CMDQ_FRAME_COUNTER 0x04a8
#define MLSC_R_CMDQ_FRAME_ID 0x04ac
#define MLSC_R_CMDQ_QUEUE_0_INFO 0x04b0
#define MLSC_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG 0x04b4
#define MLSC_R_CMDQ_DEBUG_QUE_0_CMD_H 0x04b8
#define MLSC_R_CMDQ_DEBUG_QUE_0_CMD_M 0x04bc
#define MLSC_R_CMDQ_DEBUG_QUE_0_CMD_L 0x04c0
#define MLSC_R_CMDQ_DEBUG_STATUS 0x04ec
#define MLSC_R_CMDQ_INT 0x04f0
#define MLSC_R_CMDQ_INT_ENABLE 0x04f4
#define MLSC_R_CMDQ_INT_STATUS 0x04f8
#define MLSC_R_CMDQ_INT_CLEAR 0x04fc
#define MLSC_R_C_LOADER_ENABLE 0x0500
#define MLSC_R_C_LOADER_RESET 0x0504
#define MLSC_R_C_LOADER_FAST_MODE 0x0508
#define MLSC_R_C_LOADER_REMAP_EN 0x050c
#define MLSC_R_C_LOADER_ACCESS_INTERVAL 0x0510
#define MLSC_R_C_LOADER_REMAP_00_ADDR 0x0540
#define MLSC_R_C_LOADER_REMAP_01_ADDR 0x0544
#define MLSC_R_C_LOADER_REMAP_02_ADDR 0x0548
#define MLSC_R_C_LOADER_REMAP_03_ADDR 0x054c
#define MLSC_R_C_LOADER_REMAP_04_ADDR 0x0550
#define MLSC_R_C_LOADER_REMAP_05_ADDR 0x0554
#define MLSC_R_C_LOADER_REMAP_06_ADDR 0x0558
#define MLSC_R_C_LOADER_REMAP_07_ADDR 0x055c
#define MLSC_R_C_LOADER_LOGICAL_OFFSET_EN 0x0580
#define MLSC_R_C_LOADER_LOGICAL_OFFSET 0x0584
#define MLSC_R_C_LOADER_DEBUG_STATUS 0x05c0
#define MLSC_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER 0x05c4
#define MLSC_R_C_LOADER_DEBUG_HEADER_APB_COUNTER 0x05c8
#define MLSC_R_C_LOADER_HEADER_CRC_SEED 0x05e0
#define MLSC_R_C_LOADER_PAYLOAD_CRC_SEED 0x05e4
#define MLSC_R_C_LOADER_HEADER_CRC_RESULT 0x05f0
#define MLSC_R_C_LOADER_PAYLOAD_CRC_RESULT 0x05f4
#define MLSC_R_COREX_ENABLE 0x0600
#define MLSC_R_COREX_RESET 0x0604
#define MLSC_R_COREX_FAST_MODE 0x0608
#define MLSC_R_COREX_UPDATE_TYPE_0 0x060c
#define MLSC_R_COREX_UPDATE_TYPE_1 0x0610
#define MLSC_R_COREX_UPDATE_MODE_0 0x0614
#define MLSC_R_COREX_UPDATE_MODE_1 0x0618
#define MLSC_R_COREX_START_0 0x061c
#define MLSC_R_COREX_START_1 0x0620
#define MLSC_R_COREX_COPY_FROM_IP_0 0x0624
#define MLSC_R_COREX_COPY_FROM_IP_1 0x0628
#define MLSC_R_COREX_STATUS_0 0x062c
#define MLSC_R_COREX_STATUS_1 0x0630
#define MLSC_R_COREX_PRE_ADDR_CONFIG 0x0634
#define MLSC_R_COREX_PRE_DATA_CONFIG 0x0638
#define MLSC_R_COREX_POST_ADDR_CONFIG 0x063c
#define MLSC_R_COREX_POST_DATA_CONFIG 0x0640
#define MLSC_R_COREX_PRE_POST_CONFIG_EN 0x0644
#define MLSC_R_COREX_TYPE_WRITE 0x0648
#define MLSC_R_COREX_TYPE_WRITE_TRIGGER 0x064c
#define MLSC_R_COREX_TYPE_READ 0x0650
#define MLSC_R_COREX_TYPE_READ_OFFSET 0x0654
#define MLSC_R_COREX_INT 0x0658
#define MLSC_R_COREX_INT_STATUS 0x065c
#define MLSC_R_COREX_INT_CLEAR 0x0660
#define MLSC_R_COREX_INT_ENABLE 0x0664
#define MLSC_R_INT_REQ_INT0 0x0800
#define MLSC_R_INT_REQ_INT0_ENABLE 0x0804
#define MLSC_R_INT_REQ_INT0_STATUS 0x0808
#define MLSC_R_INT_REQ_INT0_CLEAR 0x080c
#define MLSC_R_INT_REQ_INT1 0x0810
#define MLSC_R_INT_REQ_INT1_ENABLE 0x0814
#define MLSC_R_INT_REQ_INT1_STATUS 0x0818
#define MLSC_R_INT_REQ_INT1_CLEAR 0x081c
#define MLSC_R_INT_HIST_CURINT0 0x0900
#define MLSC_R_INT_HIST_CURINT0_ENABLE 0x0904
#define MLSC_R_INT_HIST_CURINT0_STATUS 0x0908
#define MLSC_R_INT_HIST_CURINT1 0x090c
#define MLSC_R_INT_HIST_CURINT1_ENABLE 0x0910
#define MLSC_R_INT_HIST_CURINT1_STATUS 0x0914
#define MLSC_R_INT_HIST_00_FRAME_ID 0x0918
#define MLSC_R_INT_HIST_00_INT0 0x091c
#define MLSC_R_INT_HIST_00_INT1 0x0920
#define MLSC_R_INT_HIST_01_FRAME_ID 0x0924
#define MLSC_R_INT_HIST_01_INT0 0x0928
#define MLSC_R_INT_HIST_01_INT1 0x092c
#define MLSC_R_INT_HIST_02_FRAME_ID 0x0930
#define MLSC_R_INT_HIST_02_INT0 0x0934
#define MLSC_R_INT_HIST_02_INT1 0x0938
#define MLSC_R_INT_HIST_03_FRAME_ID 0x093c
#define MLSC_R_INT_HIST_03_INT0 0x0940
#define MLSC_R_INT_HIST_03_INT1 0x0944
#define MLSC_R_INT_HIST_04_FRAME_ID 0x0948
#define MLSC_R_INT_HIST_04_INT0 0x094c
#define MLSC_R_INT_HIST_04_INT1 0x0950
#define MLSC_R_INT_HIST_05_FRAME_ID 0x0954
#define MLSC_R_INT_HIST_05_INT0 0x0958
#define MLSC_R_INT_HIST_05_INT1 0x095c
#define MLSC_R_INT_HIST_06_FRAME_ID 0x0960
#define MLSC_R_INT_HIST_06_INT0 0x0964
#define MLSC_R_INT_HIST_06_INT1 0x0968
#define MLSC_R_INT_HIST_07_FRAME_ID 0x096c
#define MLSC_R_INT_HIST_07_INT0 0x0970
#define MLSC_R_INT_HIST_07_INT1 0x0974
#define MLSC_R_SECU_CTRL_SEQID 0x0b00
#define MLSC_R_SECU_CTRL_TZINFO_SEQID_0 0x0b10
#define MLSC_R_SECU_CTRL_TZINFO_SEQID_1 0x0b14
#define MLSC_R_SECU_CTRL_TZINFO_SEQID_2 0x0b18
#define MLSC_R_SECU_CTRL_TZINFO_SEQID_3 0x0b1c
#define MLSC_R_SECU_CTRL_TZINFO_SEQID_4 0x0b20
#define MLSC_R_SECU_CTRL_TZINFO_SEQID_5 0x0b24
#define MLSC_R_SECU_CTRL_TZINFO_SEQID_6 0x0b28
#define MLSC_R_SECU_CTRL_TZINFO_SEQID_7 0x0b2c
#define MLSC_R_SECU_OTF_SEQ_ID_PROT_ENABLE 0x0b58
#define MLSC_R_PERF_MONITOR_ENABLE 0x0e00
#define MLSC_R_PERF_MONITOR_CLEAR 0x0e04
#define MLSC_R_PERF_MONITOR_INT_USER_SEL 0x0e08
#define MLSC_R_PERF_MONITOR_INT_START 0x0e40
#define MLSC_R_PERF_MONITOR_INT_END 0x0e44
#define MLSC_R_PERF_MONITOR_INT_USER 0x0e48
#define MLSC_R_PERF_MONITOR_PROCESS_PRE_CONFIG 0x0e4c
#define MLSC_R_PERF_MONITOR_PROCESS_FRAME 0x0e50
#define MLSC_R_IP_VERSION 0x0f00
#define MLSC_R_COMMON_CTRL_VERSION 0x0f04
#define MLSC_R_QCH_STATUS 0x0f08
#define MLSC_R_IDLENESS_STATUS 0x0f0c
#define MLSC_R_IP_BUSY_MONITOR_0 0x0f40
#define MLSC_R_IP_BUSY_MONITOR_1 0x0f44
#define MLSC_R_IP_BUSY_MONITOR_2 0x0f48
#define MLSC_R_IP_BUSY_MONITOR_3 0x0f4c
#define MLSC_R_IP_STALL_OUT_STATUS_0 0x0f60
#define MLSC_R_IP_STALL_OUT_STATUS_1 0x0f64
#define MLSC_R_IP_STALL_OUT_STATUS_2 0x0f68
#define MLSC_R_IP_STALL_OUT_STATUS_3 0x0f6c
#define MLSC_R_STOPEN_CRC_STOP_VALID_COUNT 0x0f80
#define MLSC_R_SFR_ACCESS_LOG_ENABLE 0x0f88
#define MLSC_R_SFR_ACCESS_LOG_CLEAR 0x0f8c
#define MLSC_R_SFR_ACCESS_LOG_0 0x0f90
#define MLSC_R_SFR_ACCESS_LOG_0_ADDRESS 0x0f94
#define MLSC_R_SFR_ACCESS_LOG_1 0x0f98
#define MLSC_R_SFR_ACCESS_LOG_1_ADDRESS 0x0f9c
#define MLSC_R_SFR_ACCESS_LOG_2 0x0fa0
#define MLSC_R_SFR_ACCESS_LOG_2_ADDRESS 0x0fa4
#define MLSC_R_SFR_ACCESS_LOG_3 0x0fa8
#define MLSC_R_SFR_ACCESS_LOG_3_ADDRESS 0x0fac
#define MLSC_R_IP_ROL_RESET 0x0fd0
#define MLSC_R_IP_ROL_MODE 0x0fd4
#define MLSC_R_IP_ROL_SELECT 0x0fd8
#define MLSC_R_IP_INT_ON_COL_ROW 0x0fe0
#define MLSC_R_IP_INT_ON_COL_ROW_POS 0x0fe4
#define MLSC_R_FREEZE_FOR_DEBUG 0x0fe8
#define MLSC_R_FREEZE_EXTENSION_ENABLE 0x0fec
#define MLSC_R_FREEZE_EN 0x0ff0
#define MLSC_R_FREEZE_COL_ROW_POS 0x0ff4
#define MLSC_R_FREEZE_CORRUPTED_ENABLE 0x0ff8
#define MLSC_R_YUV_CINFIFO_ENABLE 0x1000
#define MLSC_R_YUV_CINFIFO_CONFIG 0x1004
#define MLSC_R_YUV_CINFIFO_STALL_CTRL 0x1008
#define MLSC_R_YUV_CINFIFO_INTERVAL_VBLANK 0x100c
#define MLSC_R_YUV_CINFIFO_INTERVALS 0x1010
#define MLSC_R_YUV_CINFIFO_STATUS 0x1014
#define MLSC_R_YUV_CINFIFO_INPUT_CNT 0x1018
#define MLSC_R_YUV_CINFIFO_STALL_CNT 0x101c
#define MLSC_R_YUV_CINFIFO_FIFO_FULLNESS 0x1020
#define MLSC_R_YUV_CINFIFO_INT 0x1040
#define MLSC_R_YUV_CINFIFO_INT_ENABLE 0x1044
#define MLSC_R_YUV_CINFIFO_INT_STATUS 0x1048
#define MLSC_R_YUV_CINFIFO_INT_CLEAR 0x104c
#define MLSC_R_YUV_CINFIFO_CORRUPTED_COND_ENABLE 0x1050
#define MLSC_R_YUV_CINFIFO_ROL_SELECT 0x1054
#define MLSC_R_YUV_CINFIFO_INTERVAL_VBLANK_AR 0x10f0
#define MLSC_R_YUV_CINFIFO_INTERVAL_HBLANK_AR 0x10f4
#define MLSC_R_YUV_CINFIFO_STREAM_CRC 0x10fc
#define MLSC_R_YUV_RDMACLOAD_EN 0x1600
#define MLSC_R_YUV_RDMACLOAD_MAX_MO 0x1640
#define MLSC_R_YUV_RDMACLOAD_LINEGAP 0x1644
#define MLSC_R_YUV_RDMACLOAD_BUSINFO 0x164c
#define MLSC_R_YUV_RDMACLOAD_IMG_BASE_ADDR_1P_FRO0 0x1650
#define MLSC_R_YUV_RDMACLOAD_IMG_CRC_1P 0x1790
#define MLSC_R_YUV_RDMACLOAD_MON_STATUS0 0x17b0
#define MLSC_R_YUV_RDMACLOAD_MON_STATUS3 0x17bc
#define MLSC_R_YUV_RDMACLOAD_DEBUG_CONTROL 0x17e4
#define MLSC_R_YUV_RDMAY_EN 0x1800
#define MLSC_R_YUV_RDMAY_COMP_CONTROL 0x1804
#define MLSC_R_YUV_RDMAY_DATA_FORMAT 0x1810
#define MLSC_R_YUV_RDMAY_COMP_LOSSY_QUALITY_CONTROL 0x1818
#define MLSC_R_YUV_RDMAY_WIDTH 0x1820
#define MLSC_R_YUV_RDMAY_HEIGHT 0x1824
#define MLSC_R_YUV_RDMAY_IMG_STRIDE_1P 0x1828
#define MLSC_R_YUV_RDMAY_HEADER_STRIDE_1P 0x1834
#define MLSC_R_YUV_RDMAY_VOTF_EN 0x183c
#define MLSC_R_YUV_RDMAY_MAX_MO 0x1840
#define MLSC_R_YUV_RDMAY_LINEGAP 0x1844
#define MLSC_R_YUV_RDMAY_BUSINFO 0x184c
#define MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO0 0x1850
#define MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO1 0x1854
#define MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO2 0x1858
#define MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO3 0x185c
#define MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO4 0x1860
#define MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO5 0x1864
#define MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO6 0x1868
#define MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO7 0x186c
#define MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x1870
#define MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x1874
#define MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x1878
#define MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x187c
#define MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x1880
#define MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x1884
#define MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x1888
#define MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x188c
#define MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO0 0x1910
#define MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO1 0x1914
#define MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO2 0x1918
#define MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO3 0x191c
#define MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO4 0x1920
#define MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO5 0x1924
#define MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO6 0x1928
#define MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO7 0x192c
#define MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x1930
#define MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x1934
#define MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x1938
#define MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x193c
#define MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x1940
#define MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x1944
#define MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x1948
#define MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x194c
#define MLSC_R_YUV_RDMAY_IMG_CRC_1P 0x1990
#define MLSC_R_YUV_RDMAY_HEADER_CRC_1P 0x199c
#define MLSC_R_YUV_RDMAY_MON_STATUS0 0x19b0
#define MLSC_R_YUV_RDMAY_MON_STATUS3 0x19bc
#define MLSC_R_YUV_RDMAY_CACHE_CONTROL 0x19e0
#define MLSC_R_YUV_RDMAY_DEBUG_CONTROL 0x19e4
#define MLSC_R_YUV_RDMAUV_EN 0x1a00
#define MLSC_R_YUV_RDMAUV_COMP_CONTROL 0x1a04
#define MLSC_R_YUV_RDMAUV_DATA_FORMAT 0x1a10
#define MLSC_R_YUV_RDMAUV_COMP_LOSSY_QUALITY_CONTROL 0x1a18
#define MLSC_R_YUV_RDMAUV_WIDTH 0x1a20
#define MLSC_R_YUV_RDMAUV_HEIGHT 0x1a24
#define MLSC_R_YUV_RDMAUV_IMG_STRIDE_1P 0x1a28
#define MLSC_R_YUV_RDMAUV_HEADER_STRIDE_1P 0x1a34
#define MLSC_R_YUV_RDMAUV_VOTF_EN 0x1a3c
#define MLSC_R_YUV_RDMAUV_MAX_MO 0x1a40
#define MLSC_R_YUV_RDMAUV_LINEGAP 0x1a44
#define MLSC_R_YUV_RDMAUV_BUSINFO 0x1a4c
#define MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO0 0x1a50
#define MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO1 0x1a54
#define MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO2 0x1a58
#define MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO3 0x1a5c
#define MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO4 0x1a60
#define MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO5 0x1a64
#define MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO6 0x1a68
#define MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO7 0x1a6c
#define MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x1a70
#define MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x1a74
#define MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x1a78
#define MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x1a7c
#define MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x1a80
#define MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x1a84
#define MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x1a88
#define MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x1a8c
#define MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO0 0x1b10
#define MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO1 0x1b14
#define MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO2 0x1b18
#define MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO3 0x1b1c
#define MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO4 0x1b20
#define MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO5 0x1b24
#define MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO6 0x1b28
#define MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO7 0x1b2c
#define MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x1b30
#define MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x1b34
#define MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x1b38
#define MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x1b3c
#define MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x1b40
#define MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x1b44
#define MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x1b48
#define MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x1b4c
#define MLSC_R_YUV_RDMAUV_IMG_CRC_1P 0x1b90
#define MLSC_R_YUV_RDMAUV_HEADER_CRC_1P 0x1b9c
#define MLSC_R_YUV_RDMAUV_MON_STATUS0 0x1bb0
#define MLSC_R_YUV_RDMAUV_MON_STATUS3 0x1bbc
#define MLSC_R_YUV_RDMAUV_CACHE_CONTROL 0x1be0
#define MLSC_R_YUV_RDMAUV_DEBUG_CONTROL 0x1be4
#define MLSC_R_STAT_WDMASVHIST_EN 0x1c00
#define MLSC_R_STAT_WDMASVHIST_DATA_FORMAT 0x1c10
#define MLSC_R_STAT_WDMASVHIST_WIDTH 0x1c20
#define MLSC_R_STAT_WDMASVHIST_HEIGHT 0x1c24
#define MLSC_R_STAT_WDMASVHIST_IMG_STRIDE_1P 0x1c28
#define MLSC_R_STAT_WDMASVHIST_MAX_MO 0x1c40
#define MLSC_R_STAT_WDMASVHIST_LINEGAP 0x1c44
#define MLSC_R_STAT_WDMASVHIST_BUSINFO 0x1c4c
#define MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO0 0x1c50
#define MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO1 0x1c54
#define MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO2 0x1c58
#define MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO3 0x1c5c
#define MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO4 0x1c60
#define MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO5 0x1c64
#define MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO6 0x1c68
#define MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO7 0x1c6c
#define MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x1c70
#define MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x1c74
#define MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x1c78
#define MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x1c7c
#define MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x1c80
#define MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x1c84
#define MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x1c88
#define MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x1c8c
#define MLSC_R_STAT_WDMASVHIST_IMG_CRC_1P 0x1d90
#define MLSC_R_STAT_WDMASVHIST_MON_STATUS0 0x1db0
#define MLSC_R_STAT_WDMASVHIST_MON_STATUS3 0x1dbc
#define MLSC_R_STAT_WDMASVHIST_DEBUG_CONTROL 0x1de4
#define MLSC_R_STAT_WDMASVHIST_DEBUG_0 0x1de8
#define MLSC_R_STAT_WDMASVHIST_DEBUG_1 0x1dec
#define MLSC_R_STAT_WDMASVHIST_DEBUG_2 0x1df0
#define MLSC_R_YUV_WDMAFDPIG_EN 0x1e00
#define MLSC_R_YUV_WDMAFDPIG_DATA_FORMAT 0x1e10
#define MLSC_R_YUV_WDMAFDPIG_WIDTH 0x1e20
#define MLSC_R_YUV_WDMAFDPIG_HEIGHT 0x1e24
#define MLSC_R_YUV_WDMAFDPIG_IMG_STRIDE_1P 0x1e28
#define MLSC_R_YUV_WDMAFDPIG_IMG_STRIDE_2P 0x1e2c
#define MLSC_R_YUV_WDMAFDPIG_VOTF_EN 0x1e3c
#define MLSC_R_YUV_WDMAFDPIG_MAX_MO 0x1e40
#define MLSC_R_YUV_WDMAFDPIG_LINEGAP 0x1e44
#define MLSC_R_YUV_WDMAFDPIG_BUSINFO 0x1e4c
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO0 0x1e50
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO1 0x1e54
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO2 0x1e58
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO3 0x1e5c
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO4 0x1e60
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO5 0x1e64
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO6 0x1e68
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO7 0x1e6c
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x1e70
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x1e74
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x1e78
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x1e7c
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x1e80
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x1e84
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x1e88
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x1e8c
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO0 0x1e90
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO1 0x1e94
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO2 0x1e98
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO3 0x1e9c
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO4 0x1ea0
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO5 0x1ea4
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO6 0x1ea8
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO7 0x1eac
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO0_LSB_4B 0x1eb0
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO1_LSB_4B 0x1eb4
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO2_LSB_4B 0x1eb8
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO3_LSB_4B 0x1ebc
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO4_LSB_4B 0x1ec0
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO5_LSB_4B 0x1ec4
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO6_LSB_4B 0x1ec8
#define MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO7_LSB_4B 0x1ecc
#define MLSC_R_YUV_WDMAFDPIG_IMG_CRC_1P 0x1f90
#define MLSC_R_YUV_WDMAFDPIG_IMG_CRC_2P 0x1f94
#define MLSC_R_YUV_WDMAFDPIG_MON_STATUS0 0x1fb0
#define MLSC_R_YUV_WDMAFDPIG_MON_STATUS1 0x1fb4
#define MLSC_R_YUV_WDMAFDPIG_MON_STATUS2 0x1fb8
#define MLSC_R_YUV_WDMAFDPIG_MON_STATUS3 0x1fbc
#define MLSC_R_YUV_WDMAFDPIG_DEBUG_CONTROL 0x1fe4
#define MLSC_R_YUV_WDMAFDPIG_DEBUG_0 0x1fe8
#define MLSC_R_YUV_WDMAFDPIG_DEBUG_1 0x1fec
#define MLSC_R_YUV_WDMAFDPIG_DEBUG_2 0x1ff0
#define MLSC_R_YUV_WDMACAV_EN 0x2000
#define MLSC_R_YUV_WDMACAV_DATA_FORMAT 0x2010
#define MLSC_R_YUV_WDMACAV_WIDTH 0x2020
#define MLSC_R_YUV_WDMACAV_HEIGHT 0x2024
#define MLSC_R_YUV_WDMACAV_IMG_STRIDE_1P 0x2028
#define MLSC_R_YUV_WDMACAV_IMG_STRIDE_2P 0x202c
#define MLSC_R_YUV_WDMACAV_VOTF_EN 0x203c
#define MLSC_R_YUV_WDMACAV_MAX_MO 0x2040
#define MLSC_R_YUV_WDMACAV_LINEGAP 0x2044
#define MLSC_R_YUV_WDMACAV_BUSINFO 0x204c
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO0 0x2050
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO1 0x2054
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO2 0x2058
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO3 0x205c
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO4 0x2060
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO5 0x2064
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO6 0x2068
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO7 0x206c
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2070
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2074
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2078
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x207c
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2080
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2084
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2088
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x208c
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO0 0x2090
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO1 0x2094
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO2 0x2098
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO3 0x209c
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO4 0x20a0
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO5 0x20a4
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO6 0x20a8
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO7 0x20ac
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO0_LSB_4B 0x20b0
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO1_LSB_4B 0x20b4
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO2_LSB_4B 0x20b8
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO3_LSB_4B 0x20bc
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO4_LSB_4B 0x20c0
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO5_LSB_4B 0x20c4
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO6_LSB_4B 0x20c8
#define MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO7_LSB_4B 0x20cc
#define MLSC_R_YUV_WDMACAV_IMG_CRC_1P 0x2190
#define MLSC_R_YUV_WDMACAV_IMG_CRC_2P 0x2194
#define MLSC_R_YUV_WDMACAV_MON_STATUS0 0x21b0
#define MLSC_R_YUV_WDMACAV_MON_STATUS1 0x21b4
#define MLSC_R_YUV_WDMACAV_MON_STATUS2 0x21b8
#define MLSC_R_YUV_WDMACAV_MON_STATUS3 0x21bc
#define MLSC_R_YUV_WDMACAV_DEBUG_CONTROL 0x21e4
#define MLSC_R_YUV_WDMACAV_DEBUG_0 0x21e8
#define MLSC_R_YUV_WDMACAV_DEBUG_1 0x21ec
#define MLSC_R_YUV_WDMACAV_DEBUG_2 0x21f0
#define MLSC_R_Y_WDMALME_EN 0x2200
#define MLSC_R_Y_WDMALME_DATA_FORMAT 0x2210
#define MLSC_R_Y_WDMALME_WIDTH 0x2220
#define MLSC_R_Y_WDMALME_HEIGHT 0x2224
#define MLSC_R_Y_WDMALME_IMG_STRIDE_1P 0x2228
#define MLSC_R_Y_WDMALME_MAX_MO 0x2240
#define MLSC_R_Y_WDMALME_LINEGAP 0x2244
#define MLSC_R_Y_WDMALME_BUSINFO 0x224c
#define MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO0 0x2250
#define MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO1 0x2254
#define MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO2 0x2258
#define MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO3 0x225c
#define MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO4 0x2260
#define MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO5 0x2264
#define MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO6 0x2268
#define MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO7 0x226c
#define MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2270
#define MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2274
#define MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2278
#define MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x227c
#define MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2280
#define MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2284
#define MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2288
#define MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x228c
#define MLSC_R_Y_WDMALME_IMG_CRC_1P 0x2390
#define MLSC_R_Y_WDMALME_MON_STATUS0 0x23b0
#define MLSC_R_Y_WDMALME_MON_STATUS3 0x23bc
#define MLSC_R_Y_WDMALME_DEBUG_CONTROL 0x23e4
#define MLSC_R_Y_WDMALME_DEBUG_0 0x23e8
#define MLSC_R_Y_WDMALME_DEBUG_1 0x23ec
#define MLSC_R_Y_WDMALME_DEBUG_2 0x23f0
#define MLSC_R_Y_WDMAGLPGOUTL0_EN 0x2400
#define MLSC_R_Y_WDMAGLPGOUTL0_COMP_CONTROL 0x2404
#define MLSC_R_Y_WDMAGLPGOUTL0_DATA_FORMAT 0x2410
#define MLSC_R_Y_WDMAGLPGOUTL0_COMP_LOSSY_QUALITY_CONTROL 0x2418
#define MLSC_R_Y_WDMAGLPGOUTL0_WIDTH 0x2420
#define MLSC_R_Y_WDMAGLPGOUTL0_HEIGHT 0x2424
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_STRIDE_1P 0x2428
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_STRIDE_1P 0x2434
#define MLSC_R_Y_WDMAGLPGOUTL0_MAX_MO 0x2440
#define MLSC_R_Y_WDMAGLPGOUTL0_LINEGAP 0x2444
#define MLSC_R_Y_WDMAGLPGOUTL0_BUSINFO 0x244c
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO0 0x2450
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO1 0x2454
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO2 0x2458
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO3 0x245c
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO4 0x2460
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO5 0x2464
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO6 0x2468
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO7 0x246c
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2470
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2474
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2478
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x247c
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2480
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2484
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2488
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x248c
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO0 0x2510
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO1 0x2514
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO2 0x2518
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO3 0x251c
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO4 0x2520
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO5 0x2524
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO6 0x2528
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO7 0x252c
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x2530
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x2534
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x2538
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x253c
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x2540
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x2544
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x2548
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x254c
#define MLSC_R_Y_WDMAGLPGOUTL0_IMG_CRC_1P 0x2590
#define MLSC_R_Y_WDMAGLPGOUTL0_HEADER_CRC_1P 0x259c
#define MLSC_R_Y_WDMAGLPGOUTL0_MON_STATUS0 0x25b0
#define MLSC_R_Y_WDMAGLPGOUTL0_MON_STATUS3 0x25bc
#define MLSC_R_Y_WDMAGLPGOUTL0_CACHE_CONTROL 0x25e0
#define MLSC_R_Y_WDMAGLPGOUTL0_DEBUG_CONTROL 0x25e4
#define MLSC_R_Y_WDMAGLPGOUTL0_DEBUG_0 0x25e8
#define MLSC_R_Y_WDMAGLPGOUTL0_DEBUG_1 0x25ec
#define MLSC_R_Y_WDMAGLPGOUTL0_DEBUG_2 0x25f0
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_EN 0x2600
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_COMP_CONTROL 0x2604
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_DATA_FORMAT 0x2610
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_COMP_LOSSY_QUALITY_CONTROL 0x2618
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_WIDTH 0x2620
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEIGHT 0x2624
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_STRIDE_1P 0x2628
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_STRIDE_1P 0x2634
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_MAX_MO 0x2640
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_LINEGAP 0x2644
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_BUSINFO 0x264c
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO0 0x2650
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO1 0x2654
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO2 0x2658
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO3 0x265c
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO4 0x2660
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO5 0x2664
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO6 0x2668
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO7 0x266c
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2670
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2674
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2678
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x267c
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2680
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2684
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2688
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x268c
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO0 0x2710
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO1 0x2714
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO2 0x2718
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO3 0x271c
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO4 0x2720
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO5 0x2724
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO6 0x2728
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO7 0x272c
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x2730
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x2734
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x2738
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x273c
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x2740
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x2744
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x2748
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x274c
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_CRC_1P 0x2790
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_CRC_1P 0x279c
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_MON_STATUS0 0x27b0
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_MON_STATUS3 0x27bc
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_CACHE_CONTROL 0x27e0
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_DEBUG_CONTROL 0x27e4
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_DEBUG_0 0x27e8
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_DEBUG_1 0x27ec
#define MLSC_R_YUV_WDMAGLPGOUTL1Y_DEBUG_2 0x27f0
#define MLSC_R_YUV_WDMAGLPGOUTL1U_EN 0x2800
#define MLSC_R_YUV_WDMAGLPGOUTL1U_COMP_CONTROL 0x2804
#define MLSC_R_YUV_WDMAGLPGOUTL1U_DATA_FORMAT 0x2810
#define MLSC_R_YUV_WDMAGLPGOUTL1U_COMP_LOSSY_QUALITY_CONTROL 0x2818
#define MLSC_R_YUV_WDMAGLPGOUTL1U_WIDTH 0x2820
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEIGHT 0x2824
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_STRIDE_1P 0x2828
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_STRIDE_1P 0x2834
#define MLSC_R_YUV_WDMAGLPGOUTL1U_MAX_MO 0x2840
#define MLSC_R_YUV_WDMAGLPGOUTL1U_LINEGAP 0x2844
#define MLSC_R_YUV_WDMAGLPGOUTL1U_BUSINFO 0x284c
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO0 0x2850
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO1 0x2854
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO2 0x2858
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO3 0x285c
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO4 0x2860
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO5 0x2864
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO6 0x2868
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO7 0x286c
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2870
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2874
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2878
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x287c
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2880
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2884
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2888
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x288c
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO0 0x2910
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO1 0x2914
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO2 0x2918
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO3 0x291c
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO4 0x2920
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO5 0x2924
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO6 0x2928
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO7 0x292c
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x2930
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x2934
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x2938
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x293c
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x2940
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x2944
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x2948
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x294c
#define MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_CRC_1P 0x2990
#define MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_CRC_1P 0x299c
#define MLSC_R_YUV_WDMAGLPGOUTL1U_MON_STATUS0 0x29b0
#define MLSC_R_YUV_WDMAGLPGOUTL1U_MON_STATUS3 0x29bc
#define MLSC_R_YUV_WDMAGLPGOUTL1U_CACHE_CONTROL 0x29e0
#define MLSC_R_YUV_WDMAGLPGOUTL1U_DEBUG_CONTROL 0x29e4
#define MLSC_R_YUV_WDMAGLPGOUTL1U_DEBUG_0 0x29e8
#define MLSC_R_YUV_WDMAGLPGOUTL1U_DEBUG_1 0x29ec
#define MLSC_R_YUV_WDMAGLPGOUTL1U_DEBUG_2 0x29f0
#define MLSC_R_YUV_WDMAGLPGOUTL1V_EN 0x2a00
#define MLSC_R_YUV_WDMAGLPGOUTL1V_COMP_CONTROL 0x2a04
#define MLSC_R_YUV_WDMAGLPGOUTL1V_DATA_FORMAT 0x2a10
#define MLSC_R_YUV_WDMAGLPGOUTL1V_COMP_LOSSY_QUALITY_CONTROL 0x2a18
#define MLSC_R_YUV_WDMAGLPGOUTL1V_WIDTH 0x2a20
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEIGHT 0x2a24
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_STRIDE_1P 0x2a28
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_STRIDE_1P 0x2a34
#define MLSC_R_YUV_WDMAGLPGOUTL1V_MAX_MO 0x2a40
#define MLSC_R_YUV_WDMAGLPGOUTL1V_LINEGAP 0x2a44
#define MLSC_R_YUV_WDMAGLPGOUTL1V_BUSINFO 0x2a4c
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO0 0x2a50
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO1 0x2a54
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO2 0x2a58
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO3 0x2a5c
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO4 0x2a60
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO5 0x2a64
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO6 0x2a68
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO7 0x2a6c
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2a70
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2a74
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2a78
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x2a7c
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2a80
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2a84
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2a88
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x2a8c
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO0 0x2b10
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO1 0x2b14
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO2 0x2b18
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO3 0x2b1c
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO4 0x2b20
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO5 0x2b24
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO6 0x2b28
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO7 0x2b2c
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x2b30
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x2b34
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x2b38
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x2b3c
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x2b40
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x2b44
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x2b48
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x2b4c
#define MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_CRC_1P 0x2b90
#define MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_CRC_1P 0x2b9c
#define MLSC_R_YUV_WDMAGLPGOUTL1V_MON_STATUS0 0x2bb0
#define MLSC_R_YUV_WDMAGLPGOUTL1V_MON_STATUS3 0x2bbc
#define MLSC_R_YUV_WDMAGLPGOUTL1V_CACHE_CONTROL 0x2be0
#define MLSC_R_YUV_WDMAGLPGOUTL1V_DEBUG_CONTROL 0x2be4
#define MLSC_R_YUV_WDMAGLPGOUTL1V_DEBUG_0 0x2be8
#define MLSC_R_YUV_WDMAGLPGOUTL1V_DEBUG_1 0x2bec
#define MLSC_R_YUV_WDMAGLPGOUTL1V_DEBUG_2 0x2bf0
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_EN 0x2c00
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_COMP_CONTROL 0x2c04
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_DATA_FORMAT 0x2c10
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_COMP_LOSSY_QUALITY_CONTROL 0x2c18
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_WIDTH 0x2c20
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEIGHT 0x2c24
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_STRIDE_1P 0x2c28
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_STRIDE_1P 0x2c34
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_MAX_MO 0x2c40
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_LINEGAP 0x2c44
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_BUSINFO 0x2c4c
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO0 0x2c50
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO1 0x2c54
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO2 0x2c58
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO3 0x2c5c
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO4 0x2c60
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO5 0x2c64
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO6 0x2c68
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO7 0x2c6c
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2c70
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2c74
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2c78
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x2c7c
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2c80
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2c84
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2c88
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x2c8c
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO0 0x2d10
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO1 0x2d14
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO2 0x2d18
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO3 0x2d1c
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO4 0x2d20
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO5 0x2d24
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO6 0x2d28
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO7 0x2d2c
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x2d30
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x2d34
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x2d38
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x2d3c
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x2d40
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x2d44
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x2d48
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x2d4c
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_CRC_1P 0x2d90
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_CRC_1P 0x2d9c
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_MON_STATUS0 0x2db0
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_MON_STATUS3 0x2dbc
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_CACHE_CONTROL 0x2de0
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_DEBUG_CONTROL 0x2de4
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_DEBUG_0 0x2de8
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_DEBUG_1 0x2dec
#define MLSC_R_YUV_WDMAGLPGOUTL2Y_DEBUG_2 0x2df0
#define MLSC_R_YUV_WDMAGLPGOUTL2U_EN 0x2e00
#define MLSC_R_YUV_WDMAGLPGOUTL2U_COMP_CONTROL 0x2e04
#define MLSC_R_YUV_WDMAGLPGOUTL2U_DATA_FORMAT 0x2e10
#define MLSC_R_YUV_WDMAGLPGOUTL2U_COMP_LOSSY_QUALITY_CONTROL 0x2e18
#define MLSC_R_YUV_WDMAGLPGOUTL2U_WIDTH 0x2e20
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEIGHT 0x2e24
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_STRIDE_1P 0x2e28
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_STRIDE_1P 0x2e34
#define MLSC_R_YUV_WDMAGLPGOUTL2U_MAX_MO 0x2e40
#define MLSC_R_YUV_WDMAGLPGOUTL2U_LINEGAP 0x2e44
#define MLSC_R_YUV_WDMAGLPGOUTL2U_BUSINFO 0x2e4c
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO0 0x2e50
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO1 0x2e54
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO2 0x2e58
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO3 0x2e5c
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO4 0x2e60
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO5 0x2e64
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO6 0x2e68
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO7 0x2e6c
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2e70
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2e74
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2e78
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x2e7c
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2e80
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2e84
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2e88
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x2e8c
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO0 0x2f10
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO1 0x2f14
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO2 0x2f18
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO3 0x2f1c
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO4 0x2f20
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO5 0x2f24
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO6 0x2f28
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO7 0x2f2c
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x2f30
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x2f34
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x2f38
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x2f3c
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x2f40
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x2f44
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x2f48
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x2f4c
#define MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_CRC_1P 0x2f90
#define MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_CRC_1P 0x2f9c
#define MLSC_R_YUV_WDMAGLPGOUTL2U_MON_STATUS0 0x2fb0
#define MLSC_R_YUV_WDMAGLPGOUTL2U_MON_STATUS3 0x2fbc
#define MLSC_R_YUV_WDMAGLPGOUTL2U_CACHE_CONTROL 0x2fe0
#define MLSC_R_YUV_WDMAGLPGOUTL2U_DEBUG_CONTROL 0x2fe4
#define MLSC_R_YUV_WDMAGLPGOUTL2U_DEBUG_0 0x2fe8
#define MLSC_R_YUV_WDMAGLPGOUTL2U_DEBUG_1 0x2fec
#define MLSC_R_YUV_WDMAGLPGOUTL2U_DEBUG_2 0x2ff0
#define MLSC_R_YUV_WDMAGLPGOUTL2V_EN 0x3000
#define MLSC_R_YUV_WDMAGLPGOUTL2V_COMP_CONTROL 0x3004
#define MLSC_R_YUV_WDMAGLPGOUTL2V_DATA_FORMAT 0x3010
#define MLSC_R_YUV_WDMAGLPGOUTL2V_COMP_LOSSY_QUALITY_CONTROL 0x3018
#define MLSC_R_YUV_WDMAGLPGOUTL2V_WIDTH 0x3020
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEIGHT 0x3024
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_STRIDE_1P 0x3028
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_STRIDE_1P 0x3034
#define MLSC_R_YUV_WDMAGLPGOUTL2V_MAX_MO 0x3040
#define MLSC_R_YUV_WDMAGLPGOUTL2V_LINEGAP 0x3044
#define MLSC_R_YUV_WDMAGLPGOUTL2V_BUSINFO 0x304c
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO0 0x3050
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO1 0x3054
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO2 0x3058
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO3 0x305c
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO4 0x3060
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO5 0x3064
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO6 0x3068
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO7 0x306c
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3070
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3074
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3078
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x307c
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3080
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3084
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3088
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x308c
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO0 0x3110
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO1 0x3114
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO2 0x3118
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO3 0x311c
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO4 0x3120
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO5 0x3124
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO6 0x3128
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO7 0x312c
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x3130
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x3134
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x3138
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x313c
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x3140
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x3144
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x3148
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x314c
#define MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_CRC_1P 0x3190
#define MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_CRC_1P 0x319c
#define MLSC_R_YUV_WDMAGLPGOUTL2V_MON_STATUS0 0x31b0
#define MLSC_R_YUV_WDMAGLPGOUTL2V_MON_STATUS3 0x31bc
#define MLSC_R_YUV_WDMAGLPGOUTL2V_CACHE_CONTROL 0x31e0
#define MLSC_R_YUV_WDMAGLPGOUTL2V_DEBUG_CONTROL 0x31e4
#define MLSC_R_YUV_WDMAGLPGOUTL2V_DEBUG_0 0x31e8
#define MLSC_R_YUV_WDMAGLPGOUTL2V_DEBUG_1 0x31ec
#define MLSC_R_YUV_WDMAGLPGOUTL2V_DEBUG_2 0x31f0
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_EN 0x3200
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_DATA_FORMAT 0x3210
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_WIDTH 0x3220
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_HEIGHT 0x3224
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_STRIDE_1P 0x3228
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_MAX_MO 0x3240
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_LINEGAP 0x3244
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_BUSINFO 0x324c
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO0 0x3250
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO1 0x3254
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO2 0x3258
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO3 0x325c
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO4 0x3260
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO5 0x3264
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO6 0x3268
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO7 0x326c
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3270
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3274
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3278
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x327c
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3280
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3284
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3288
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x328c
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_CRC_1P 0x3390
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_MON_STATUS0 0x33b0
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_MON_STATUS3 0x33bc
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_DEBUG_CONTROL 0x33e4
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_DEBUG_0 0x33e8
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_DEBUG_1 0x33ec
#define MLSC_R_YUV_WDMAGLPGOUTL3Y_DEBUG_2 0x33f0
#define MLSC_R_YUV_WDMAGLPGOUTL3U_EN 0x3400
#define MLSC_R_YUV_WDMAGLPGOUTL3U_DATA_FORMAT 0x3410
#define MLSC_R_YUV_WDMAGLPGOUTL3U_WIDTH 0x3420
#define MLSC_R_YUV_WDMAGLPGOUTL3U_HEIGHT 0x3424
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_STRIDE_1P 0x3428
#define MLSC_R_YUV_WDMAGLPGOUTL3U_MAX_MO 0x3440
#define MLSC_R_YUV_WDMAGLPGOUTL3U_LINEGAP 0x3444
#define MLSC_R_YUV_WDMAGLPGOUTL3U_BUSINFO 0x344c
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO0 0x3450
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO1 0x3454
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO2 0x3458
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO3 0x345c
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO4 0x3460
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO5 0x3464
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO6 0x3468
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO7 0x346c
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3470
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3474
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3478
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x347c
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3480
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3484
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3488
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x348c
#define MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_CRC_1P 0x3590
#define MLSC_R_YUV_WDMAGLPGOUTL3U_MON_STATUS0 0x35b0
#define MLSC_R_YUV_WDMAGLPGOUTL3U_MON_STATUS3 0x35bc
#define MLSC_R_YUV_WDMAGLPGOUTL3U_DEBUG_CONTROL 0x35e4
#define MLSC_R_YUV_WDMAGLPGOUTL3U_DEBUG_0 0x35e8
#define MLSC_R_YUV_WDMAGLPGOUTL3U_DEBUG_1 0x35ec
#define MLSC_R_YUV_WDMAGLPGOUTL3U_DEBUG_2 0x35f0
#define MLSC_R_YUV_WDMAGLPGOUTL3V_EN 0x3600
#define MLSC_R_YUV_WDMAGLPGOUTL3V_DATA_FORMAT 0x3610
#define MLSC_R_YUV_WDMAGLPGOUTL3V_WIDTH 0x3620
#define MLSC_R_YUV_WDMAGLPGOUTL3V_HEIGHT 0x3624
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_STRIDE_1P 0x3628
#define MLSC_R_YUV_WDMAGLPGOUTL3V_MAX_MO 0x3640
#define MLSC_R_YUV_WDMAGLPGOUTL3V_LINEGAP 0x3644
#define MLSC_R_YUV_WDMAGLPGOUTL3V_BUSINFO 0x364c
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO0 0x3650
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO1 0x3654
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO2 0x3658
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO3 0x365c
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO4 0x3660
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO5 0x3664
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO6 0x3668
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO7 0x366c
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3670
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3674
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3678
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x367c
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3680
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3684
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3688
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x368c
#define MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_CRC_1P 0x3790
#define MLSC_R_YUV_WDMAGLPGOUTL3V_MON_STATUS0 0x37b0
#define MLSC_R_YUV_WDMAGLPGOUTL3V_MON_STATUS3 0x37bc
#define MLSC_R_YUV_WDMAGLPGOUTL3V_DEBUG_CONTROL 0x37e4
#define MLSC_R_YUV_WDMAGLPGOUTL3V_DEBUG_0 0x37e8
#define MLSC_R_YUV_WDMAGLPGOUTL3V_DEBUG_1 0x37ec
#define MLSC_R_YUV_WDMAGLPGOUTL3V_DEBUG_2 0x37f0
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_EN 0x3800
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_DATA_FORMAT 0x3810
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_WIDTH 0x3820
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_HEIGHT 0x3824
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_STRIDE_1P 0x3828
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_MAX_MO 0x3840
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_LINEGAP 0x3844
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_BUSINFO 0x384c
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO0 0x3850
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO1 0x3854
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO2 0x3858
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO3 0x385c
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO4 0x3860
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO5 0x3864
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO6 0x3868
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO7 0x386c
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3870
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3874
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3878
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x387c
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3880
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3884
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3888
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x388c
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_CRC_1P 0x3990
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_MON_STATUS0 0x39b0
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_MON_STATUS3 0x39bc
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_DEBUG_CONTROL 0x39e4
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_DEBUG_0 0x39e8
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_DEBUG_1 0x39ec
#define MLSC_R_YUV_WDMAGLPGOUTG4Y_DEBUG_2 0x39f0
#define MLSC_R_YUV_WDMAGLPGOUTG4U_EN 0x3a00
#define MLSC_R_YUV_WDMAGLPGOUTG4U_DATA_FORMAT 0x3a10
#define MLSC_R_YUV_WDMAGLPGOUTG4U_WIDTH 0x3a20
#define MLSC_R_YUV_WDMAGLPGOUTG4U_HEIGHT 0x3a24
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_STRIDE_1P 0x3a28
#define MLSC_R_YUV_WDMAGLPGOUTG4U_MAX_MO 0x3a40
#define MLSC_R_YUV_WDMAGLPGOUTG4U_LINEGAP 0x3a44
#define MLSC_R_YUV_WDMAGLPGOUTG4U_BUSINFO 0x3a4c
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO0 0x3a50
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO1 0x3a54
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO2 0x3a58
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO3 0x3a5c
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO4 0x3a60
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO5 0x3a64
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO6 0x3a68
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO7 0x3a6c
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3a70
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3a74
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3a78
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x3a7c
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3a80
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3a84
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3a88
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x3a8c
#define MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_CRC_1P 0x3b90
#define MLSC_R_YUV_WDMAGLPGOUTG4U_MON_STATUS0 0x3bb0
#define MLSC_R_YUV_WDMAGLPGOUTG4U_MON_STATUS3 0x3bbc
#define MLSC_R_YUV_WDMAGLPGOUTG4U_DEBUG_CONTROL 0x3be4
#define MLSC_R_YUV_WDMAGLPGOUTG4U_DEBUG_0 0x3be8
#define MLSC_R_YUV_WDMAGLPGOUTG4U_DEBUG_1 0x3bec
#define MLSC_R_YUV_WDMAGLPGOUTG4U_DEBUG_2 0x3bf0
#define MLSC_R_YUV_WDMAGLPGOUTG4V_EN 0x3c00
#define MLSC_R_YUV_WDMAGLPGOUTG4V_DATA_FORMAT 0x3c10
#define MLSC_R_YUV_WDMAGLPGOUTG4V_WIDTH 0x3c20
#define MLSC_R_YUV_WDMAGLPGOUTG4V_HEIGHT 0x3c24
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_STRIDE_1P 0x3c28
#define MLSC_R_YUV_WDMAGLPGOUTG4V_MAX_MO 0x3c40
#define MLSC_R_YUV_WDMAGLPGOUTG4V_LINEGAP 0x3c44
#define MLSC_R_YUV_WDMAGLPGOUTG4V_BUSINFO 0x3c4c
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO0 0x3c50
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO1 0x3c54
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO2 0x3c58
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO3 0x3c5c
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO4 0x3c60
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO5 0x3c64
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO6 0x3c68
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO7 0x3c6c
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3c70
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3c74
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3c78
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x3c7c
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3c80
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3c84
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3c88
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x3c8c
#define MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_CRC_1P 0x3d90
#define MLSC_R_YUV_WDMAGLPGOUTG4V_MON_STATUS0 0x3db0
#define MLSC_R_YUV_WDMAGLPGOUTG4V_MON_STATUS3 0x3dbc
#define MLSC_R_YUV_WDMAGLPGOUTG4V_DEBUG_CONTROL 0x3de4
#define MLSC_R_YUV_WDMAGLPGOUTG4V_DEBUG_0 0x3de8
#define MLSC_R_YUV_WDMAGLPGOUTG4V_DEBUG_1 0x3dec
#define MLSC_R_YUV_WDMAGLPGOUTG4V_DEBUG_2 0x3df0
#define MLSC_R_YUV_WDMAYUV444Y_EN 0x3e00
#define MLSC_R_YUV_WDMAYUV444Y_DATA_FORMAT 0x3e10
#define MLSC_R_YUV_WDMAYUV444Y_WIDTH 0x3e20
#define MLSC_R_YUV_WDMAYUV444Y_HEIGHT 0x3e24
#define MLSC_R_YUV_WDMAYUV444Y_IMG_STRIDE_1P 0x3e28
#define MLSC_R_YUV_WDMAYUV444Y_VOTF_EN 0x3e3c
#define MLSC_R_YUV_WDMAYUV444Y_MAX_MO 0x3e40
#define MLSC_R_YUV_WDMAYUV444Y_LINEGAP 0x3e44
#define MLSC_R_YUV_WDMAYUV444Y_BUSINFO 0x3e4c
#define MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO0 0x3e50
#define MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO1 0x3e54
#define MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO2 0x3e58
#define MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO3 0x3e5c
#define MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO4 0x3e60
#define MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO5 0x3e64
#define MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO6 0x3e68
#define MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO7 0x3e6c
#define MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3e70
#define MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3e74
#define MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3e78
#define MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x3e7c
#define MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3e80
#define MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3e84
#define MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3e88
#define MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x3e8c
#define MLSC_R_YUV_WDMAYUV444Y_IMG_CRC_1P 0x3f90
#define MLSC_R_YUV_WDMAYUV444Y_MON_STATUS0 0x3fb0
#define MLSC_R_YUV_WDMAYUV444Y_MON_STATUS3 0x3fbc
#define MLSC_R_YUV_WDMAYUV444Y_DEBUG_CONTROL 0x3fe4
#define MLSC_R_YUV_WDMAYUV444Y_DEBUG_0 0x3fe8
#define MLSC_R_YUV_WDMAYUV444Y_DEBUG_1 0x3fec
#define MLSC_R_YUV_WDMAYUV444Y_DEBUG_2 0x3ff0
#define MLSC_R_YUV_WDMAYUV444U_EN 0x4000
#define MLSC_R_YUV_WDMAYUV444U_DATA_FORMAT 0x4010
#define MLSC_R_YUV_WDMAYUV444U_WIDTH 0x4020
#define MLSC_R_YUV_WDMAYUV444U_HEIGHT 0x4024
#define MLSC_R_YUV_WDMAYUV444U_IMG_STRIDE_1P 0x4028
#define MLSC_R_YUV_WDMAYUV444U_VOTF_EN 0x403c
#define MLSC_R_YUV_WDMAYUV444U_MAX_MO 0x4040
#define MLSC_R_YUV_WDMAYUV444U_LINEGAP 0x4044
#define MLSC_R_YUV_WDMAYUV444U_BUSINFO 0x404c
#define MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO0 0x4050
#define MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO1 0x4054
#define MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO2 0x4058
#define MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO3 0x405c
#define MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO4 0x4060
#define MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO5 0x4064
#define MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO6 0x4068
#define MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO7 0x406c
#define MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x4070
#define MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x4074
#define MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x4078
#define MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x407c
#define MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x4080
#define MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x4084
#define MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x4088
#define MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x408c
#define MLSC_R_YUV_WDMAYUV444U_IMG_CRC_1P 0x4190
#define MLSC_R_YUV_WDMAYUV444U_MON_STATUS0 0x41b0
#define MLSC_R_YUV_WDMAYUV444U_MON_STATUS3 0x41bc
#define MLSC_R_YUV_WDMAYUV444U_DEBUG_CONTROL 0x41e4
#define MLSC_R_YUV_WDMAYUV444U_DEBUG_0 0x41e8
#define MLSC_R_YUV_WDMAYUV444U_DEBUG_1 0x41ec
#define MLSC_R_YUV_WDMAYUV444U_DEBUG_2 0x41f0
#define MLSC_R_YUV_WDMAYUV444V_EN 0x4200
#define MLSC_R_YUV_WDMAYUV444V_DATA_FORMAT 0x4210
#define MLSC_R_YUV_WDMAYUV444V_WIDTH 0x4220
#define MLSC_R_YUV_WDMAYUV444V_HEIGHT 0x4224
#define MLSC_R_YUV_WDMAYUV444V_IMG_STRIDE_1P 0x4228
#define MLSC_R_YUV_WDMAYUV444V_VOTF_EN 0x423c
#define MLSC_R_YUV_WDMAYUV444V_MAX_MO 0x4240
#define MLSC_R_YUV_WDMAYUV444V_LINEGAP 0x4244
#define MLSC_R_YUV_WDMAYUV444V_BUSINFO 0x424c
#define MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO0 0x4250
#define MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO1 0x4254
#define MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO2 0x4258
#define MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO3 0x425c
#define MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO4 0x4260
#define MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO5 0x4264
#define MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO6 0x4268
#define MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO7 0x426c
#define MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x4270
#define MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x4274
#define MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x4278
#define MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x427c
#define MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x4280
#define MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x4284
#define MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x4288
#define MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x428c
#define MLSC_R_YUV_WDMAYUV444V_IMG_CRC_1P 0x4390
#define MLSC_R_YUV_WDMAYUV444V_MON_STATUS0 0x43b0
#define MLSC_R_YUV_WDMAYUV444V_MON_STATUS3 0x43bc
#define MLSC_R_YUV_WDMAYUV444V_DEBUG_CONTROL 0x43e4
#define MLSC_R_YUV_WDMAYUV444V_DEBUG_0 0x43e8
#define MLSC_R_YUV_WDMAYUV444V_DEBUG_1 0x43ec
#define MLSC_R_YUV_WDMAYUV444V_DEBUG_2 0x43f0
#define MLSC_R_LIC_INPUT_MODE 0x5000
#define MLSC_R_LIC_INPUT_CONFIG_0 0x5004
#define MLSC_R_LIC_INPUT_BLANK 0x5008
#define MLSC_R_LIC_INPUT_STUCK 0x500c
#define MLSC_R_LIC_INPUT_CONFIG_1 0x5010
#define MLSC_R_LIC_OUTPUT_ERROR 0x5020
#define MLSC_R_LIC_OUTPUT_POSITION 0x5024
#define MLSC_R_LIC_OUTPUT_MEM_STATUS 0x5028
#define MLSC_R_LIC_DEBUG_IN_HVCNT 0x5030
#define MLSC_R_LIC_DEBUG_IN_FCNT 0x5034
#define MLSC_R_LIC_DEBUG_OUT_HVCNT 0x5038
#define MLSC_R_LIC_DEBUG_OUT_FCNT 0x503c
#define MLSC_R_YUV_YUV420TO422_BYPASS 0x5100
#define MLSC_R_YUV_YUV420TO422_SOURCE_SAMPLING_POSITION 0x5104
#define MLSC_R_YUV_YUV420TO422_CURRENT_POSITION 0x5108
#define MLSC_R_YUV_YUV420TO422_STREAM_CRC 0x51fc
#define MLSC_R_YUV_DTP_BYPASS 0x5200
#define MLSC_R_YUV_DTP_TEST_PATTERN_MODE 0x5208
#define MLSC_R_YUV_DTP_TEST_DATA_Y 0x520c
#define MLSC_R_YUV_DTP_TEST_DATA_U 0x5210
#define MLSC_R_YUV_DTP_TEST_DATA_V 0x5214
#define MLSC_R_YUV_DTP_YUV_STANDARD 0x5218
#define MLSC_R_YUV_DTP_STREAM_CRC 0x52fc
#define MLSC_R_YUV_YUV422TO444_BYPASS 0x5300
#define MLSC_R_YUV_YUV422TO444_STREAM_CRC 0x53fc
#define MLSC_R_YUV_YUVTORGB_BYPASS 0x5400
#define MLSC_R_YUV_YUVTORGB_COEFF_0_0 0x5408
#define MLSC_R_YUV_YUVTORGB_COEFF_0_1 0x540c
#define MLSC_R_YUV_YUVTORGB_COEFF_0_2 0x5410
#define MLSC_R_YUV_YUVTORGB_COEFF_1_0 0x5414
#define MLSC_R_YUV_YUVTORGB_COEFF_1_1 0x5418
#define MLSC_R_YUV_YUVTORGB_COEFF_1_2 0x541c
#define MLSC_R_YUV_YUVTORGB_COEFF_2_0 0x5420
#define MLSC_R_YUV_YUVTORGB_COEFF_2_1 0x5424
#define MLSC_R_YUV_YUVTORGB_COEFF_2_2 0x5428
#define MLSC_R_YUV_YUVTORGB_LSHIFT 0x542c
#define MLSC_R_YUV_YUVTORGB_OFFSET_0_0 0x5430
#define MLSC_R_YUV_YUVTORGB_OFFSET_0_1 0x5434
#define MLSC_R_YUV_YUVTORGB_OFFSET_0_2 0x5438
#define MLSC_R_YUV_YUVTORGB_STREAM_CRC 0x54fc
#define MLSC_R_RGB_INVGAMMARGB_BYPASS 0x5500
#define MLSC_R_RGB_INVGAMMARGB_PEDESTAL_EN 0x5504
#define MLSC_R_RGB_INVGAMMARGB_PEDESTAL 0x5508
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL 0x550c
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_1 0x5510
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_2 0x5514
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_3 0x5518
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_4 0x551c
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_5 0x5520
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_6 0x5524
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_7 0x5528
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_8 0x552c
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_9 0x5530
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_10 0x5534
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_11 0x5538
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_12 0x553c
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_13 0x5540
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_14 0x5544
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_15 0x5548
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_16 0x554c
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_17 0x5550
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_18 0x5554
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_19 0x5558
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_20 0x555c
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_21 0x5560
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_22 0x5564
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_23 0x5568
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_24 0x556c
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_25 0x5570
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_26 0x5574
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_27 0x5578
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_28 0x557c
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_29 0x5580
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_30 0x5584
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_31 0x5588
#define MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_32 0x558c
#define MLSC_R_RGB_INVGAMMARGB_R_DELTA_SIGN 0x5590
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL 0x56c0
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_1 0x56c4
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_2 0x56c8
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_3 0x56cc
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_4 0x56d0
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_5 0x56d4
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_6 0x56d8
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_7 0x56dc
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_8 0x56e0
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_9 0x56e4
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_10 0x56e8
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_11 0x56ec
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_12 0x56f0
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_13 0x56f4
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_14 0x56f8
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_15 0x56fc
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_16 0x5700
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_17 0x5704
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_18 0x5708
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_19 0x570c
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_20 0x5710
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_21 0x5714
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_22 0x5718
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_23 0x571c
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_24 0x5720
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_25 0x5724
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_26 0x5728
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_27 0x572c
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_28 0x5730
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_29 0x5734
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_30 0x5738
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_31 0x573c
#define MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_32 0x5740
#define MLSC_R_RGB_INVGAMMARGB_STREAM_CRC 0x57fc
#define MLSC_R_RGB_INVCCM33_CONFIG 0x5800
#define MLSC_R_RGB_INVCCM33_INVERSE_0_0 0x5804
#define MLSC_R_RGB_INVCCM33_INVERSE_0_1 0x5808
#define MLSC_R_RGB_INVCCM33_INVERSE_0_2 0x580c
#define MLSC_R_RGB_INVCCM33_INVERSE_1_0 0x5810
#define MLSC_R_RGB_INVCCM33_INVERSE_1_1 0x5814
#define MLSC_R_RGB_INVCCM33_INVERSE_1_2 0x5818
#define MLSC_R_RGB_INVCCM33_INVERSE_2_0 0x581c
#define MLSC_R_RGB_INVCCM33_INVERSE_2_1 0x5820
#define MLSC_R_RGB_INVCCM33_INVERSE_2_2 0x5824
#define MLSC_R_RGB_INVCCM33_STREAM_CRC 0x58fc
#define MLSC_R_RGB_BLCSTAT_BYPASS 0x5900
#define MLSC_R_RGB_BLCSTAT_PERIODIC_GAIN_SHIFT 0x5908
#define MLSC_R_RGB_BLCSTAT_PERIODIC_OFFSETS_BEFORE_GAIN_0 0x5910
#define MLSC_R_RGB_BLCSTAT_PERIODIC_OFFSETS_BEFORE_GAIN_1 0x5914
#define MLSC_R_RGB_BLCSTAT_PERIODIC_OFFSETS_AFTER_GAIN_0 0x5918
#define MLSC_R_RGB_BLCSTAT_PERIODIC_OFFSETS_AFTER_GAIN_1 0x591c
#define MLSC_R_RGB_BLCSTAT_PERIODIC_GAINS_0 0x5920
#define MLSC_R_RGB_BLCSTAT_PERIODIC_GAINS_1 0x5924
#define MLSC_R_RGB_BLCSTAT_LOWER_LIMIT 0x5928
#define MLSC_R_RGB_BLCSTAT_HIGHER_LIMIT 0x592c
#define MLSC_R_RGB_BLCSTAT_CONFIG 0x5930
#define MLSC_R_RGB_BLCSTAT_STREAM_CRC 0x59fc
#define MLSC_R_RGB_SDRC_BYPASS 0x5a00
#define MLSC_R_RGB_SDRC_IN_POINTS_0 0x5a08
#define MLSC_R_RGB_SDRC_IN_POINTS_1 0x5a0c
#define MLSC_R_RGB_SDRC_IN_POINTS_2 0x5a10
#define MLSC_R_RGB_SDRC_IN_POINTS_3 0x5a14
#define MLSC_R_RGB_SDRC_IN_POINTS_4 0x5a18
#define MLSC_R_RGB_SDRC_IN_POINTS_5 0x5a1c
#define MLSC_R_RGB_SDRC_IN_POINTS_6 0x5a20
#define MLSC_R_RGB_SDRC_IN_POINTS_7 0x5a24
#define MLSC_R_RGB_SDRC_IN_POINTS_8 0x5a28
#define MLSC_R_RGB_SDRC_IN_POINTS_9 0x5a2c
#define MLSC_R_RGB_SDRC_IN_POINTS_10 0x5a30
#define MLSC_R_RGB_SDRC_IN_POINTS_11 0x5a34
#define MLSC_R_RGB_SDRC_IN_POINTS_12 0x5a38
#define MLSC_R_RGB_SDRC_IN_POINTS_13 0x5a3c
#define MLSC_R_RGB_SDRC_IN_POINTS_14 0x5a40
#define MLSC_R_RGB_SDRC_IN_POINTS_15 0x5a44
#define MLSC_R_RGB_SDRC_IN_POINTS_16 0x5a48
#define MLSC_R_RGB_SDRC_IN_POINTS_17 0x5a4c
#define MLSC_R_RGB_SDRC_IN_POINTS_18 0x5a50
#define MLSC_R_RGB_SDRC_IN_POINTS_19 0x5a54
#define MLSC_R_RGB_SDRC_IN_POINTS_20 0x5a58
#define MLSC_R_RGB_SDRC_IN_POINTS_21 0x5a5c
#define MLSC_R_RGB_SDRC_IN_POINTS_22 0x5a60
#define MLSC_R_RGB_SDRC_IN_POINTS_23 0x5a64
#define MLSC_R_RGB_SDRC_IN_POINTS_24 0x5a68
#define MLSC_R_RGB_SDRC_IN_POINTS_25 0x5a6c
#define MLSC_R_RGB_SDRC_IN_POINTS_26 0x5a70
#define MLSC_R_RGB_SDRC_IN_POINTS_27 0x5a74
#define MLSC_R_RGB_SDRC_IN_POINTS_28 0x5a78
#define MLSC_R_RGB_SDRC_IN_POINTS_29 0x5a7c
#define MLSC_R_RGB_SDRC_IN_POINTS_30 0x5a80
#define MLSC_R_RGB_SDRC_IN_POINTS_31 0x5a84
#define MLSC_R_RGB_SDRC_OUT_POINTS_0 0x5a88
#define MLSC_R_RGB_SDRC_OUT_POINTS_1 0x5a8c
#define MLSC_R_RGB_SDRC_OUT_POINTS_2 0x5a90
#define MLSC_R_RGB_SDRC_OUT_POINTS_3 0x5a94
#define MLSC_R_RGB_SDRC_OUT_POINTS_4 0x5a98
#define MLSC_R_RGB_SDRC_OUT_POINTS_5 0x5a9c
#define MLSC_R_RGB_SDRC_OUT_POINTS_6 0x5aa0
#define MLSC_R_RGB_SDRC_OUT_POINTS_7 0x5aa4
#define MLSC_R_RGB_SDRC_OUT_POINTS_8 0x5aa8
#define MLSC_R_RGB_SDRC_OUT_POINTS_9 0x5aac
#define MLSC_R_RGB_SDRC_OUT_POINTS_10 0x5ab0
#define MLSC_R_RGB_SDRC_OUT_POINTS_11 0x5ab4
#define MLSC_R_RGB_SDRC_OUT_POINTS_12 0x5ab8
#define MLSC_R_RGB_SDRC_OUT_POINTS_13 0x5abc
#define MLSC_R_RGB_SDRC_OUT_POINTS_14 0x5ac0
#define MLSC_R_RGB_SDRC_OUT_POINTS_15 0x5ac4
#define MLSC_R_RGB_SDRC_OUT_POINTS_16 0x5ac8
#define MLSC_R_RGB_SDRC_OUT_POINTS_17 0x5acc
#define MLSC_R_RGB_SDRC_OUT_POINTS_18 0x5ad0
#define MLSC_R_RGB_SDRC_OUT_POINTS_19 0x5ad4
#define MLSC_R_RGB_SDRC_OUT_POINTS_20 0x5ad8
#define MLSC_R_RGB_SDRC_OUT_POINTS_21 0x5adc
#define MLSC_R_RGB_SDRC_OUT_POINTS_22 0x5ae0
#define MLSC_R_RGB_SDRC_OUT_POINTS_23 0x5ae4
#define MLSC_R_RGB_SDRC_OUT_POINTS_24 0x5ae8
#define MLSC_R_RGB_SDRC_OUT_POINTS_25 0x5aec
#define MLSC_R_RGB_SDRC_OUT_POINTS_26 0x5af0
#define MLSC_R_RGB_SDRC_OUT_POINTS_27 0x5af4
#define MLSC_R_RGB_SDRC_OUT_POINTS_28 0x5af8
#define MLSC_R_RGB_SDRC_OUT_POINTS_29 0x5afc
#define MLSC_R_RGB_SDRC_OUT_POINTS_30 0x5b00
#define MLSC_R_RGB_SDRC_OUT_POINTS_31 0x5b04
#define MLSC_R_RGB_SDRC_Y_WEIGHT_0 0x5b08
#define MLSC_R_RGB_SDRC_Y_WEIGHT_1 0x5b0c
#define MLSC_R_RGB_SDRC_V_BLEND_RATIO 0x5b10
#define MLSC_R_RGB_SDRC_STREAM_CRC 0x5bfc
#define MLSC_R_RGB_CCM9_BYPASS 0x5c00
#define MLSC_R_RGB_CCM9_13_CONFIG 0x5c04
#define MLSC_R_RGB_CCM9_SINGLE_MATRIX 0x5c08
#define MLSC_R_RGB_CCM9_CCM_VECTORS_0 0x5c0c
#define MLSC_R_RGB_CCM9_CCM_VECTORS_1 0x5c10
#define MLSC_R_RGB_CCM9_CCM_VECTORS_2 0x5c14
#define MLSC_R_RGB_CCM9_CCM_VECTORS_3 0x5c18
#define MLSC_R_RGB_CCM9_CCM_VECTORS_4 0x5c1c
#define MLSC_R_RGB_CCM9_CCM_VECTORS_5 0x5c20
#define MLSC_R_RGB_CCM9_CCM_VECTORS_6 0x5c24
#define MLSC_R_RGB_CCM9_CCM_VECTORS_7 0x5c28
#define MLSC_R_RGB_CCM9_CCM_VECTORS_8 0x5c2c
#define MLSC_R_RGB_CCM9_CCM_VECTORS_9 0x5c30
#define MLSC_R_RGB_CCM9_CCM_VECTORS_10 0x5c34
#define MLSC_R_RGB_CCM9_CCM_VECTORS_11 0x5c38
#define MLSC_R_RGB_CCM9_CCM_VECTORS_12 0x5c3c
#define MLSC_R_RGB_CCM9_CCM_VECTORS_13 0x5c40
#define MLSC_R_RGB_CCM9_CCM_VECTORS_14 0x5c44
#define MLSC_R_RGB_CCM9_CCM_VECTORS_15 0x5c48
#define MLSC_R_RGB_CCM9_CCM_VECTORS_16 0x5c4c
#define MLSC_R_RGB_CCM9_CCM_VECTORS_17 0x5c50
#define MLSC_R_RGB_CCM9_CCM_VECTORS_18 0x5c54
#define MLSC_R_RGB_CCM9_CCM_VECTORS_19 0x5c58
#define MLSC_R_RGB_CCM9_CCM_VECTORS_20 0x5c5c
#define MLSC_R_RGB_CCM9_CCM_VECTORS_21 0x5c60
#define MLSC_R_RGB_CCM9_CCM_VECTORS_22 0x5c64
#define MLSC_R_RGB_CCM9_CCM_VECTORS_23 0x5c68
#define MLSC_R_RGB_CCM9_CCM_VECTORS_24 0x5c6c
#define MLSC_R_RGB_CCM9_CCM_VECTORS_25 0x5c70
#define MLSC_R_RGB_CCM9_CCM_VECTORS_26 0x5c74
#define MLSC_R_RGB_CCM9_RED_ACC_SHIFT 0x5c78
#define MLSC_R_RGB_CCM9_GREEN_ACC_SHIFT 0x5c7c
#define MLSC_R_RGB_CCM9_BLUE_ACC_SHIFT 0x5c80
#define MLSC_R_RGB_CCM9_OUTER_CCM 0x5c84
#define MLSC_R_RGB_CCM9_OUTER_CCM_1 0x5c88
#define MLSC_R_RGB_CCM9_OUTER_CCM_2 0x5c8c
#define MLSC_R_RGB_CCM9_OUTER_CCM_3 0x5c90
#define MLSC_R_RGB_CCM9_OUTER_CCM_4 0x5c94
#define MLSC_R_RGB_CCM9_RED_ACC_SHIFT_OUTER 0x5c98
#define MLSC_R_RGB_CCM9_GREEN_ACC_SHIFT_OUTER 0x5c9c
#define MLSC_R_RGB_CCM9_BLUE_ACC_SHIFT_OUTER 0x5ca0
#define MLSC_R_RGB_CCM9_SAT_INPUT_THRESHOLD 0x5ca4
#define MLSC_R_RGB_CCM9_REG_INTERFACE_VER 0x5cf4
#define MLSC_R_RGB_CCM9_BLOCK_ID_CODE 0x5cf8
#define MLSC_R_RGB_CCM9_STREAM_CRC 0x5cfc
#define MLSC_R_RGB_GAMMARGB_BYPASS 0x5d00
#define MLSC_R_RGB_GAMMARGB_PEDESTAL_EN 0x5d04
#define MLSC_R_RGB_GAMMARGB_PEDESTAL 0x5d08
#define MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_0 0x5d10
#define MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_1 0x5d14
#define MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_2 0x5d18
#define MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_3 0x5d1c
#define MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_4 0x5d20
#define MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_5 0x5d24
#define MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_6 0x5d28
#define MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_7 0x5d2c
#define MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_8 0x5d30
#define MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_9 0x5d34
#define MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_10 0x5d38
#define MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_11 0x5d3c
#define MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_12 0x5d40
#define MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_13 0x5d44
#define MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_14 0x5d48
#define MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_15 0x5d4c
#define MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_0 0x5d50
#define MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_1 0x5d64
#define MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_2 0x5d68
#define MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_3 0x5d6c
#define MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_4 0x5d70
#define MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_5 0x5d74
#define MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_6 0x5d78
#define MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_7 0x5d7c
#define MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_8 0x5d80
#define MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_9 0x5d84
#define MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_10 0x5d88
#define MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_11 0x5d8c
#define MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_12 0x5d90
#define MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_13 0x5d94
#define MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_14 0x5d98
#define MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_15 0x5d9c
#define MLSC_R_RGB_GAMMARGB_R_DELTA_SIGN 0x5da0
#define MLSC_R_RGB_GAMMARGB_STREAM_CRC 0x5dac
#define MLSC_R_RGB_SVHIST_BYPASS 0x5e00
#define MLSC_R_RGB_SVHIST_GRID_NUM_X 0x5e04
#define MLSC_R_RGB_SVHIST_GRID_NUM_Y 0x5e08
#define MLSC_R_RGB_SVHIST_GRID_SIZE_X 0x5e0c
#define MLSC_R_RGB_SVHIST_GRID_SIZE_Y 0x5e10
#define MLSC_R_RGB_SVHIST_SUM_LSB 0x5e24
#define MLSC_R_RGB_SVHIST_SUM_MSB 0x5e28
#define MLSC_R_RGB_SVHIST_SQSUM_LSB 0x5e2c
#define MLSC_R_RGB_SVHIST_SQSUM_MSB 0x5e30
#define MLSC_R_RGB_SVHIST_GRID_PIXEL_NUM_0_0 0x5e34
#define MLSC_R_RGB_SVHIST_GRID_PIXEL_NUM_0_1 0x5e38
#define MLSC_R_RGB_SVHIST_GRID_PIXEL_NUM_1_0 0x5e3c
#define MLSC_R_RGB_SVHIST_GRID_PIXEL_NUM_1_1 0x5e40
#define MLSC_R_RGB_SVHIST_SELREGISTER_ROS 0x5e44
#define MLSC_R_RGB_SVHIST_SELREGISTER_ROS_OVERRIDE 0x5e48
#define MLSC_R_RGB_SVHIST_STREAM_CRC 0x5efc
#define MLSC_R_RGB_RGBTOYUVFDPIG_BYPASS 0x5f00
#define MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_R1 0x5f04
#define MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_R2 0x5f08
#define MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_R3 0x5f0c
#define MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_G1 0x5f10
#define MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_G2 0x5f14
#define MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_G3 0x5f18
#define MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_B1 0x5f1c
#define MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_B2 0x5f20
#define MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_B3 0x5f24
#define MLSC_R_RGB_RGBTOYUVFDPIG_LIMITS_YMIN 0x5f28
#define MLSC_R_RGB_RGBTOYUVFDPIG_LIMITS_YMAX 0x5f2c
#define MLSC_R_RGB_RGBTOYUVFDPIG_LIMITS_UMIN 0x5f30
#define MLSC_R_RGB_RGBTOYUVFDPIG_LIMITS_UMAX 0x5f34
#define MLSC_R_RGB_RGBTOYUVFDPIG_LIMITS_VMIN 0x5f38
#define MLSC_R_RGB_RGBTOYUVFDPIG_LIMITS_VMAX 0x5f3c
#define MLSC_R_RGB_RGBTOYUVFDPIG_LSHIFT 0x5f40
#define MLSC_R_RGB_RGBTOYUVFDPIG_OFFSET_Y 0x5f44
#define MLSC_R_RGB_RGBTOYUVFDPIG_OFFSET_U 0x5f48
#define MLSC_R_RGB_RGBTOYUVFDPIG_OFFSET_V 0x5f4c
#define MLSC_R_RGB_RGBTOYUVFDPIG_STREAM_CRC 0x5ffc
#define MLSC_R_YUV_DSFDPIG_BYPASS 0x6000
#define MLSC_R_YUV_DSFDPIG_OUTPUT_SIZE 0x6004
#define MLSC_R_YUV_DSFDPIG_SCALE_X 0x6008
#define MLSC_R_YUV_DSFDPIG_SCALE_Y 0x600c
#define MLSC_R_YUV_DSFDPIG_INV_SCALE 0x6010
#define MLSC_R_YUV_DSFDPIG_INV_SHIFT 0x6014
#define MLSC_R_YUV_DSFDPIG_CROP_EN 0x6018
#define MLSC_R_YUV_DSFDPIG_CROP_START 0x601c
#define MLSC_R_YUV_DSFDPIG_CROP_SIZE 0x6020
#define MLSC_R_YUV_DSFDPIG_CRC 0x60fc
#define MLSC_R_RGB_RGBTOYUVCAV_BYPASS 0x6100
#define MLSC_R_RGB_RGBTOYUVCAV_COEFF_R1 0x6104
#define MLSC_R_RGB_RGBTOYUVCAV_COEFF_R2 0x6108
#define MLSC_R_RGB_RGBTOYUVCAV_COEFF_R3 0x610c
#define MLSC_R_RGB_RGBTOYUVCAV_COEFF_G1 0x6110
#define MLSC_R_RGB_RGBTOYUVCAV_COEFF_G2 0x6114
#define MLSC_R_RGB_RGBTOYUVCAV_COEFF_G3 0x6118
#define MLSC_R_RGB_RGBTOYUVCAV_COEFF_B1 0x611c
#define MLSC_R_RGB_RGBTOYUVCAV_COEFF_B2 0x6120
#define MLSC_R_RGB_RGBTOYUVCAV_COEFF_B3 0x6124
#define MLSC_R_RGB_RGBTOYUVCAV_LIMITS_YMIN 0x6128
#define MLSC_R_RGB_RGBTOYUVCAV_LIMITS_YMAX 0x612c
#define MLSC_R_RGB_RGBTOYUVCAV_LIMITS_UMIN 0x6130
#define MLSC_R_RGB_RGBTOYUVCAV_LIMITS_UMAX 0x6134
#define MLSC_R_RGB_RGBTOYUVCAV_LIMITS_VMIN 0x6138
#define MLSC_R_RGB_RGBTOYUVCAV_LIMITS_VMAX 0x613c
#define MLSC_R_RGB_RGBTOYUVCAV_LSHIFT 0x6140
#define MLSC_R_RGB_RGBTOYUVCAV_OFFSET_Y 0x6144
#define MLSC_R_RGB_RGBTOYUVCAV_OFFSET_U 0x6148
#define MLSC_R_RGB_RGBTOYUVCAV_OFFSET_V 0x614c
#define MLSC_R_RGB_RGBTOYUVCAV_STREAM_CRC 0x61fc
#define MLSC_R_YUV_DSCAV_BYPASS 0x6200
#define MLSC_R_YUV_DSCAV_OUTPUT_SIZE 0x6204
#define MLSC_R_YUV_DSCAV_SCALE_X 0x6208
#define MLSC_R_YUV_DSCAV_SCALE_Y 0x620c
#define MLSC_R_YUV_DSCAV_INV_SCALE 0x6210
#define MLSC_R_YUV_DSCAV_INV_SHIFT 0x6214
#define MLSC_R_YUV_DSCAV_CROP_EN 0x6218
#define MLSC_R_YUV_DSCAV_CROP_START 0x621c
#define MLSC_R_YUV_DSCAV_CROP_SIZE 0x6220
#define MLSC_R_YUV_DSCAV_CRC 0x62fc
#define MLSC_R_RGB_RGB2Y_BYPASS 0x6300
#define MLSC_R_RGB_RGB2Y_WEIGHT_R 0x6304
#define MLSC_R_RGB_RGB2Y_WEIGHT_G 0x6308
#define MLSC_R_RGB_RGB2Y_WEIGHT_B 0x630c
#define MLSC_R_RGB_RGB2Y_CRC 0x63fc
#define MLSC_R_Y_DSLME_BYPASS 0x6400
#define MLSC_R_Y_DSLME_OUT 0x6404
#define MLSC_R_Y_DSLME_X_SCALE 0x6408
#define MLSC_R_Y_DSLME_Y_SCALE 0x640c
#define MLSC_R_Y_DSLME_INV_SCALE 0x6410
#define MLSC_R_Y_DSLME_INV_SHIFT 0x6414
#define MLSC_R_Y_DSLME_CROP_EN 0x6418
#define MLSC_R_Y_DSLME_CROP_START 0x641c
#define MLSC_R_Y_DSLME_CROP_SIZE 0x6420
#define MLSC_R_Y_DSLME_STREAM_CRC 0x64fc
#define MLSC_R_Y_MENR_BYPASS 0x6500
#define MLSC_R_Y_MENR_CENTER_CIRCLE_SQUARED 0x6504
#define MLSC_R_Y_MENR_CROP 0x6508
#define MLSC_R_Y_MENR_HSUPPORT 0x650c
#define MLSC_R_Y_MENR_LUMA_DEP_THRESH_EN 0x6510
#define MLSC_R_Y_MENR_MAPY 0x6514
#define MLSC_R_Y_MENR_MAPYMULT 0x6518
#define MLSC_R_Y_MENR_MAPYTHRESH 0x651c
#define MLSC_R_Y_MENR_NORM_SHIFTY 0x6520
#define MLSC_R_Y_MENR_RADIAL_GAIN 0x6524
#define MLSC_R_Y_MENR_DFILTER_ROWS 0x6528
#define MLSC_R_Y_MENR_VERTFILTERLENGTH 0x652c
#define MLSC_R_Y_MENR_WLUMA_IIR_LENGTH_FACTOR 0x6534
#define MLSC_R_Y_MENR_WLUMA_LUMA_KNEE 0x6538
#define MLSC_R_Y_MENR_WLUMA_MAPY_THRESH_FACTOR 0x653c
#define MLSC_R_Y_MENR_WLUMA_MAX_VER_IIR_LENGTH 0x6544
#define MLSC_R_Y_MENR_WLUMA_MIN_MAPY_THRESH 0x6548
#define MLSC_R_Y_MENR_X_IMAGE_SIZE 0x654c
#define MLSC_R_Y_MENR_Y_IMAGE_SIZE 0x6550
#define MLSC_R_Y_MENR_YMULT_EN 0x6554
#define MLSC_R_Y_MENR_YNORM 0x6558
#define MLSC_R_Y_MENR_MENR_XPNTSTBL_0_0 0x655c
#define MLSC_R_Y_MENR_MENR_XPNTSTBL_0_2 0x6560
#define MLSC_R_Y_MENR_MENR_XPNTSTBL_0_4 0x6564
#define MLSC_R_Y_MENR_MENR_XPNTSTBL_0_6 0x6568
#define MLSC_R_Y_MENR_MENR_H_RGAINTBL_0_0 0x656c
#define MLSC_R_Y_MENR_MENR_H_RGAINTBL_0_2 0x6570
#define MLSC_R_Y_MENR_MENR_H_RGAINTBL_0_4 0x6574
#define MLSC_R_Y_MENR_MENR_H_RGAINTBL_0_6 0x6578
#define MLSC_R_Y_MENR_MENR_V_RGAINTBL_0_0 0x657c
#define MLSC_R_Y_MENR_MENR_V_RGAINTBL_0_2 0x6580
#define MLSC_R_Y_MENR_MENR_V_RGAINTBL_0_4 0x6584
#define MLSC_R_Y_MENR_MENR_V_RGAINTBL_0_6 0x6588
#define MLSC_R_Y_MENR_ELLIPTIC_FACTOR 0x658c
#define MLSC_R_Y_MENR_CRC 0x65fc
#define MLSC_R_Y_EDGESCORE_BYPASS 0x6600
#define MLSC_R_Y_EDGESCORE_EDGE_SCORE_ACCUM 0x6604
#define MLSC_R_Y_EDGESCORE_SELREGISTER_ROS 0x6608
#define MLSC_R_Y_EDGESCORE_SELREGISTER_ROS_OVERRIDE 0x660c
#define MLSC_R_YUV_GLPGL0_BYPASS 0x6700
#define MLSC_R_YUV_GLPGL0_LPF_Y_COEFFS_0 0x6704
#define MLSC_R_YUV_GLPGL0_LPF_Y_COEFFS_1 0x6708
#define MLSC_R_YUV_GLPGL0_LPF_Y_COEFFS_2 0x670c
#define MLSC_R_YUV_GLPGL0_LPF_Y_COEFFS_3 0x6710
#define MLSC_R_YUV_GLPGL0_LPF_Y_COEFFS_4 0x6714
#define MLSC_R_YUV_GLPGL0_LPF_UV_COEFFS_0 0x6718
#define MLSC_R_YUV_GLPGL0_LPF_UV_COEFFS_1 0x671c
#define MLSC_R_YUV_GLPGL0_LPF_UV_COEFFS_2 0x6720
#define MLSC_R_YUV_GLPGL0_LPF_UV_COEFFS_3 0x6724
#define MLSC_R_YUV_GLPGL0_LPF_UV_COEFFS_4 0x6728
#define MLSC_R_YUV_GLPGL0_LPF_NORM 0x672c
#define MLSC_R_YUV_GLPGL0_DOWNSCALER_SRC_SIZE 0x6730
#define MLSC_R_YUV_GLPGL0_DOWNSCALER_DST_SIZE 0x6734
#define MLSC_R_YUV_GLPGL0_STREAM_CRC 0x6738
#define MLSC_R_YUV_GLPGL0_LINE_CTRL_GF 0x67f0
#define MLSC_R_YUV_GLPGL0_LINE_CTRL_PIPE 0x67fc
#define MLSC_R_YUV_GLPGL1_BYPASS 0x6800
#define MLSC_R_YUV_GLPGL1_LPF_Y_COEFFS_0 0x6804
#define MLSC_R_YUV_GLPGL1_LPF_Y_COEFFS_1 0x6808
#define MLSC_R_YUV_GLPGL1_LPF_Y_COEFFS_2 0x680c
#define MLSC_R_YUV_GLPGL1_LPF_Y_COEFFS_3 0x6810
#define MLSC_R_YUV_GLPGL1_LPF_Y_COEFFS_4 0x6814
#define MLSC_R_YUV_GLPGL1_LPF_UV_COEFFS_0 0x6818
#define MLSC_R_YUV_GLPGL1_LPF_UV_COEFFS_1 0x681c
#define MLSC_R_YUV_GLPGL1_LPF_UV_COEFFS_2 0x6820
#define MLSC_R_YUV_GLPGL1_LPF_UV_COEFFS_3 0x6824
#define MLSC_R_YUV_GLPGL1_LPF_UV_COEFFS_4 0x6828
#define MLSC_R_YUV_GLPGL1_LPF_NORM 0x682c
#define MLSC_R_YUV_GLPGL1_DOWNSCALER_SRC_SIZE 0x6830
#define MLSC_R_YUV_GLPGL1_DOWNSCALER_DST_SIZE 0x6834
#define MLSC_R_YUV_GLPGL1_STREAM_CRC 0x6838
#define MLSC_R_YUV_GLPGL1_LINE_CTRL_GF 0x68f0
#define MLSC_R_YUV_GLPGL1_LINE_CTRL_PIPE 0x68fc
#define MLSC_R_YUV_GLPGL2_BYPASS 0x6900
#define MLSC_R_YUV_GLPGL2_LPF_Y_COEFFS_0 0x6904
#define MLSC_R_YUV_GLPGL2_LPF_Y_COEFFS_1 0x6908
#define MLSC_R_YUV_GLPGL2_LPF_Y_COEFFS_2 0x690c
#define MLSC_R_YUV_GLPGL2_LPF_Y_COEFFS_3 0x6910
#define MLSC_R_YUV_GLPGL2_LPF_Y_COEFFS_4 0x6914
#define MLSC_R_YUV_GLPGL2_LPF_UV_COEFFS_0 0x6918
#define MLSC_R_YUV_GLPGL2_LPF_UV_COEFFS_1 0x691c
#define MLSC_R_YUV_GLPGL2_LPF_UV_COEFFS_2 0x6920
#define MLSC_R_YUV_GLPGL2_LPF_UV_COEFFS_3 0x6924
#define MLSC_R_YUV_GLPGL2_LPF_UV_COEFFS_4 0x6928
#define MLSC_R_YUV_GLPGL2_LPF_NORM 0x692c
#define MLSC_R_YUV_GLPGL2_DOWNSCALER_SRC_SIZE 0x6930
#define MLSC_R_YUV_GLPGL2_DOWNSCALER_DST_SIZE 0x6934
#define MLSC_R_YUV_GLPGL2_STREAM_CRC 0x6938
#define MLSC_R_YUV_GLPGL2_LINE_CTRL_GF 0x69f0
#define MLSC_R_YUV_GLPGL2_LINE_CTRL_PIPE 0x69fc
#define MLSC_R_YUV_GLPGL3_BYPASS 0x6a00
#define MLSC_R_YUV_GLPGL3_LPF_Y_COEFFS_0 0x6a04
#define MLSC_R_YUV_GLPGL3_LPF_Y_COEFFS_1 0x6a08
#define MLSC_R_YUV_GLPGL3_LPF_Y_COEFFS_2 0x6a0c
#define MLSC_R_YUV_GLPGL3_LPF_Y_COEFFS_3 0x6a10
#define MLSC_R_YUV_GLPGL3_LPF_Y_COEFFS_4 0x6a14
#define MLSC_R_YUV_GLPGL3_LPF_UV_COEFFS_0 0x6a18
#define MLSC_R_YUV_GLPGL3_LPF_UV_COEFFS_1 0x6a1c
#define MLSC_R_YUV_GLPGL3_LPF_UV_COEFFS_2 0x6a20
#define MLSC_R_YUV_GLPGL3_LPF_UV_COEFFS_3 0x6a24
#define MLSC_R_YUV_GLPGL3_LPF_UV_COEFFS_4 0x6a28
#define MLSC_R_YUV_GLPGL3_LPF_NORM 0x6a2c
#define MLSC_R_YUV_GLPGL3_DOWNSCALER_SRC_SIZE 0x6a30
#define MLSC_R_YUV_GLPGL3_DOWNSCALER_DST_SIZE 0x6a34
#define MLSC_R_YUV_GLPGL3_STREAM_CRC 0x6a38
#define MLSC_R_YUV_GLPGL3_LINE_CTRL_GF 0x6af0
#define MLSC_R_YUV_GLPGL3_LINE_CTRL_PIPE 0x6afc

enum mlsc_fields {
	MLSC_F_CMDQ_ENABLE,
	MLSC_F_CMDQ_STOP_CRPT_ENABLE,
	MLSC_F_SW_RESET,
	MLSC_F_SW_CORE_RESET,
	MLSC_F_SW_APB_RESET,
	MLSC_F_TRANS_STOP_REQ,
	MLSC_F_TRANS_STOP_REQ_RDY,
	MLSC_F_IP_CLOCK_DOWN_MODE,
	MLSC_F_IP_PROCESSING,
	MLSC_F_FORCE_INTERNAL_CLOCK,
	MLSC_F_DEBUG_CLOCK_ENABLE,
	MLSC_F_IP_POST_FRAME_GAP,
	MLSC_F_IP_DRCG_ENABLE,
	MLSC_F_AUTO_IGNORE_INTERRUPT_ENABLE,
	MLSC_F_AUTO_IGNORE_PREADY_ENABLE,
	MLSC_F_IP_USE_SW_FINISH_COND,
	MLSC_F_SW_FINISH_COND_ENABLE,
	MLSC_F_IP_CORRUPTED_COND_ENABLE,
	MLSC_F_IP_USE_OTF_IN_FOR_PATH_6,
	MLSC_F_IP_USE_OTF_IN_FOR_PATH_7,
	MLSC_F_IP_USE_OTF_IN_FOR_PATH_4,
	MLSC_F_IP_USE_OTF_IN_FOR_PATH_5,
	MLSC_F_IP_USE_OTF_OUT_FOR_PATH_4,
	MLSC_F_IP_USE_OTF_OUT_FOR_PATH_5,
	MLSC_F_IP_USE_OTF_IN_FOR_PATH_2,
	MLSC_F_IP_USE_OTF_IN_FOR_PATH_3,
	MLSC_F_IP_USE_OTF_OUT_FOR_PATH_2,
	MLSC_F_IP_USE_OTF_OUT_FOR_PATH_3,
	MLSC_F_IP_USE_OTF_IN_FOR_PATH_0,
	MLSC_F_IP_USE_OTF_IN_FOR_PATH_1,
	MLSC_F_IP_USE_OTF_OUT_FOR_PATH_0,
	MLSC_F_IP_USE_OTF_OUT_FOR_PATH_1,
	MLSC_F_IP_USE_CINFIFO_NEW_FRAME_IN,
	MLSC_F_IP_USE_EXT_MEM_ENABLE,
	MLSC_F_CHAIN_IMG_WIDTH,
	MLSC_F_CHAIN_IMG_HEIGHT,
	MLSC_F_FDPIG_IMG_WIDTH,
	MLSC_F_FDPIG_IMG_HEIGHT,
	MLSC_F_CAV_IMG_WIDTH,
	MLSC_F_CAV_IMG_HEIGHT,
	MLSC_F_LME_IMG_WIDTH,
	MLSC_F_LME_IMG_HEIGHT,
	MLSC_F_GLPG_L1_IMG_WIDTH,
	MLSC_F_GLPG_L1_IMG_HEIGHT,
	MLSC_F_GLPG_L2_IMG_WIDTH,
	MLSC_F_GLPG_L2_IMG_HEIGHT,
	MLSC_F_GLPG_L3_IMG_WIDTH,
	MLSC_F_GLPG_L3_IMG_HEIGHT,
	MLSC_F_GLPG_G4_IMG_WIDTH,
	MLSC_F_GLPG_G4_IMG_HEIGHT,
	MLSC_F_RDMA_IN_YUV_FORMAT,
	MLSC_F_RDMA_IN_UV_ALIGN,
	MLSC_F_LMEDS_INPUT_SELECT,
	MLSC_F_CHAIN_INPUT_0_SELECT,
	MLSC_F_CHAIN_RDMA_CH_SELECT,
	MLSC_F_CHAIN_LBCTRL_OFFSET_GRP0_C0,
	MLSC_F_CHAIN_LBCTRL_OFFSET_GRP1_C0,
	MLSC_F_CHAIN_LBCTRL_OFFSET_GRP0_C1,
	MLSC_F_CHAIN_LBCTRL_OFFSET_GRP1_C1,
	MLSC_F_CHAIN_LBCTRL_OFFSET_GRP0_C2,
	MLSC_F_CHAIN_LBCTRL_OFFSET_GRP1_C2,
	MLSC_F_CHAIN_LBCTRL_OFFSET_GRP0_C3,
	MLSC_F_CHAIN_LBCTRL_OFFSET_GRP1_C3,
	MLSC_F_TILE_TO_OTF_ENABLE,
	MLSC_F_OTF_TO_TILE_ENABLE_L0,
	MLSC_F_OTF_TO_TILE_ENABLE_L1,
	MLSC_F_OTF_TO_TILE_ENABLE_L2,
	MLSC_F_OTF_TO_TILE_OUT_HBLANK_L0,
	MLSC_F_OTF_TO_TILE_OUT_HBLANK_L1,
	MLSC_F_OTF_TO_TILE_OUT_HBLANK_L2,
	MLSC_F_GLPGBYPASS_10BIT_OUT_EN,
	MLSC_F_SVHISTSELREGISTER,
	MLSC_F_SVHISTSELREGISTER_ROS,
	MLSC_F_SVHISTSELREGISTERMODE,
	MLSC_F_SVHIST_SHADOW_DISABLE,
	MLSC_F_SVHIST_SHADOW_SW_TRIGGER,
	MLSC_F_EDGESCORESELREGISTER,
	MLSC_F_EDGESCORESELREGISTER_ROS,
	MLSC_F_EDGESCORESELREGISTERMODE,
	MLSC_F_EDGESCORE_SHADOW_DISABLE,
	MLSC_F_EDGESCORE_SHADOW_SW_TRIGGER,
	MLSC_F_LIC_CORE_INIT,
	MLSC_F_FRO_FRAME_NUM_SVHIST,
	MLSC_F_FRO_FRAME_NUM_DSFDPIG,
	MLSC_F_FRO_FRAME_NUM_DSCAV,
	MLSC_F_FRO_FRAME_NUM_DSLME_EDGESCORE,
	MLSC_F_TRS_VOTF_TOKEN_APB_IN_HIST_EN,
	MLSC_F_TRS_VOTF_TOKEN_AXI_OUT_HIST_EN,
	MLSC_F_TRS_VOTF_TOKEN_HIST_INDEX,
	MLSC_F_TRS_VOTF_TOKEN_APB_IN_HIST_0_TO_3,
	MLSC_F_TRS_VOTF_TOKEN_APB_IN_HIST_4_TO_7,
	MLSC_F_TRS_VOTF_TOKEN_APB_IN_HIST_8_TO_11,
	MLSC_F_TRS_VOTF_TOKEN_AXI_OUT_HIST_0_TO_3,
	MLSC_F_TRS_VOTF_TOKEN_AXI_OUT_HIST_4_TO_7,
	MLSC_F_TRS_VOTF_TOKEN_AXI_OUT_HIST_8_TO_11,
	MLSC_F_TWS_VOTF_TOKEN_APB_IN_HIST_EN,
	MLSC_F_TWS_VOTF_TOKEN_AXI_OUT_HIST_EN,
	MLSC_F_TWS_VOTF_TOKEN_HIST_INDEX,
	MLSC_F_TWS_VOTF_TOKEN_APB_IN_HIST_0_TO_3,
	MLSC_F_TWS_VOTF_TOKEN_APB_IN_HIST_4_TO_7,
	MLSC_F_TWS_VOTF_TOKEN_APB_IN_HIST_8_TO_11,
	MLSC_F_TWS_VOTF_TOKEN_AXI_OUT_HIST_0_TO_3,
	MLSC_F_TWS_VOTF_TOKEN_AXI_OUT_HIST_4_TO_7,
	MLSC_F_TWS_VOTF_TOKEN_AXI_OUT_HIST_8_TO_11,
	MLSC_F_CHAIN_DEBUG_CNT_SEL,
	MLSC_F_CHAIN_DEBUG_ROW_CNT,
	MLSC_F_CHAIN_DEBUG_COL_CNT,
	MLSC_F_ALLOC_SR_ENABLE,
	MLSC_F_ALLOC_SR_GRP0,
	MLSC_F_ALLOC_SR_GRP1,
	MLSC_F_ALLOC_SR_GRP2,
	MLSC_F_ALLOC_SR_GRP3,
	MLSC_F_ALLOC_SR_GRP4,
	MLSC_F_ALLOC_SR_GRP5,
	MLSC_F_ALLOC_SR_GRP6,
	MLSC_F_ALLOC_SR_GRP7,
	MLSC_F_ALLOC_SR_GRP8,
	MLSC_F_ALLOC_SR_GRP9,
	MLSC_F_ALLOC_SR_GRP10,
	MLSC_F_ALLOC_SR_GRP11,
	MLSC_F_ALLOC_SR_GRP12,
	MLSC_F_ALLOC_SR_GRP13,
	MLSC_F_ALLOC_SR_GRP14,
	MLSC_F_ALLOC_SR_GRP15,
	MLSC_F_OTF_PLATFORM_INPUT_0_MUX,
	MLSC_F_OTF_PLATFORM_INPUT_1_MUX,
	MLSC_F_OTF_PLATFORM_INPUT_2_MUX,
	MLSC_F_OTF_PLATFORM_INPUT_3_MUX,
	MLSC_F_OTF_PLATFORM_INPUT_4_MUX,
	MLSC_F_OTF_PLATFORM_INPUT_5_MUX,
	MLSC_F_OTF_PLATFORM_INPUT_6_MUX,
	MLSC_F_OTF_PLATFORM_INPUT_7_MUX,
	MLSC_F_OTF_PLATFORM_OUTPUT_0_DEMUX,
	MLSC_F_OTF_PLATFORM_OUTPUT_1_DEMUX,
	MLSC_F_OTF_PLATFORM_OUTPUT_2_DEMUX,
	MLSC_F_OTF_PLATFORM_OUTPUT_3_DEMUX,
	MLSC_F_OTF_PLATFORM_OUTPUT_4_DEMUX,
	MLSC_F_OTF_PLATFORM_OUTPUT_5_DEMUX,
	MLSC_F_OTF_PLATFORM_OUTPUT_6_DEMUX,
	MLSC_F_OTF_PLATFORM_OUTPUT_7_DEMUX,
	MLSC_F_CMDQ_QUE_CMD_BASE_ADDR,
	MLSC_F_CMDQ_QUE_CMD_HEADER_NUM,
	MLSC_F_CMDQ_QUE_CMD_SETTING_MODE,
	MLSC_F_CMDQ_QUE_CMD_HOLD_MODE,
	MLSC_F_CMDQ_QUE_CMD_FRAME_ID,
	MLSC_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE,
	MLSC_F_CMDQ_QUE_CMD_FRO_INDEX,
	MLSC_F_CMDQ_ADD_TO_QUEUE_0,
	MLSC_F_CMDQ_QUE_CMD_BASE_ADDR_NFI1,
	MLSC_F_CMDQ_QUE_CMD_HEADER_NUM_NFI1,
	MLSC_F_CMDQ_NFI_EN,
	MLSC_F_CMDQ_POP_LOCK,
	MLSC_F_CMDQ_RELOAD_LOCK,
	MLSC_F_CMDQ_CTRL_SETSEL_EN,
	MLSC_F_CMDQ_SETSEL,
	MLSC_F_CMDQ_FLUSH_QUEUE_0,
	MLSC_F_CMDQ_SWAP_QUEUE_0_TRIG,
	MLSC_F_CMDQ_SWAP_QUEUE_0_POS_A,
	MLSC_F_CMDQ_SWAP_QUEUE_0_POS_B,
	MLSC_F_CMDQ_ROTATE_QUEUE_0_TRIG,
	MLSC_F_CMDQ_ROTATE_QUEUE_0_POS_S,
	MLSC_F_CMDQ_ROTATE_QUEUE_0_POS_E,
	MLSC_F_CMDQ_HM_QUEUE_0_TRIG,
	MLSC_F_CMDQ_HM_QUEUE_0,
	MLSC_F_CMDQ_HM_FRAME_ID_QUEUE_0,
	MLSC_F_CMDQ_CHARGED_FRAME_ID,
	MLSC_F_CMDQ_CHARGED_FOR_NEXT_FRAME,
	MLSC_F_CMDQ_VHD_VBLANK_QRUN_ENABLE,
	MLSC_F_CMDQ_VHD_STALL_ON_QSTOP_ENABLE,
	MLSC_F_CMDQ_FRAME_COUNTER_INC_TYPE,
	MLSC_F_CMDQ_FRAME_COUNTER_RESET,
	MLSC_F_CMDQ_FRAME_COUNTER,
	MLSC_F_CMDQ_PRE_FRAME_ID,
	MLSC_F_CMDQ_CURRENT_FRAME_ID,
	MLSC_F_CMDQ_QUEUE_0_FULLNESS,
	MLSC_F_CMDQ_QUEUE_0_WPTR,
	MLSC_F_CMDQ_QUEUE_0_RPTR,
	MLSC_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG,
	MLSC_F_CMDQ_DEBUG_QUE_0_CMD_H,
	MLSC_F_CMDQ_DEBUG_QUE_0_CMD_M,
	MLSC_F_CMDQ_DEBUG_QUE_0_CMD_L,
	MLSC_F_CMDQ_DEBUG_PROCESS,
	MLSC_F_CMDQ_DEBUG_HOLD,
	MLSC_F_CMDQ_DEBUG_PERIOD,
	MLSC_F_CMDQ_INT,
	MLSC_F_CMDQ_INT_ENABLE,
	MLSC_F_CMDQ_INT_STATUS,
	MLSC_F_CMDQ_INT_CLEAR,
	MLSC_F_C_LOADER_ENABLE,
	MLSC_F_C_LOADER_RESET,
	MLSC_F_C_LOADER_FAST_MODE,
	MLSC_F_C_LOADER_REMAP_TO_SHADOW_EN,
	MLSC_F_C_LOADER_REMAP_TO_DIRECT_EN,
	MLSC_F_C_LOADER_REMAP_SETSEL_EN,
	MLSC_F_C_LOADER_ACCESS_INTERVAL,
	MLSC_F_C_LOADER_REMAP_00_SETA_ADDR,
	MLSC_F_C_LOADER_REMAP_00_SETB_ADDR,
	MLSC_F_C_LOADER_REMAP_01_SETA_ADDR,
	MLSC_F_C_LOADER_REMAP_01_SETB_ADDR,
	MLSC_F_C_LOADER_REMAP_02_SETA_ADDR,
	MLSC_F_C_LOADER_REMAP_02_SETB_ADDR,
	MLSC_F_C_LOADER_REMAP_03_SETA_ADDR,
	MLSC_F_C_LOADER_REMAP_03_SETB_ADDR,
	MLSC_F_C_LOADER_REMAP_04_SETA_ADDR,
	MLSC_F_C_LOADER_REMAP_04_SETB_ADDR,
	MLSC_F_C_LOADER_REMAP_05_SETA_ADDR,
	MLSC_F_C_LOADER_REMAP_05_SETB_ADDR,
	MLSC_F_C_LOADER_REMAP_06_SETA_ADDR,
	MLSC_F_C_LOADER_REMAP_06_SETB_ADDR,
	MLSC_F_C_LOADER_REMAP_07_SETA_ADDR,
	MLSC_F_C_LOADER_REMAP_07_SETB_ADDR,
	MLSC_F_C_LOADER_LOGICAL_OFFSET_EN,
	MLSC_F_C_LOADER_LOGICAL_OFFSET_IP,
	MLSC_F_C_LOADER_LOGICAL_OFFSET_VOTF_R,
	MLSC_F_C_LOADER_LOGICAL_OFFSET_VOTF_W,
	MLSC_F_C_LOADER_BUSY,
	MLSC_F_C_LOADER_NUM_OF_HEADER_TO_REQ,
	MLSC_F_C_LOADER_NUM_OF_HEADER_REQED,
	MLSC_F_C_LOADER_NUM_OF_HEADER_APBED,
	MLSC_F_C_LOADER_NUM_OF_HEADER_SKIPED,
	MLSC_F_C_LOADER_HEADER_CRC_SEED,
	MLSC_F_C_LOADER_PAYLOAD_CRC_SEED,
	MLSC_F_C_LOADER_HEADER_CRC_RESULT,
	MLSC_F_C_LOADER_PAYLOAD_CRC_RESULT,
	MLSC_F_COREX_ENABLE,
	MLSC_F_COREX_RESET,
	MLSC_F_COREX_FAST_MODE,
	MLSC_F_COREX_UPDATE_TYPE_0,
	MLSC_F_COREX_UPDATE_TYPE_1,
	MLSC_F_COREX_UPDATE_MODE_0,
	MLSC_F_COREX_UPDATE_MODE_1,
	MLSC_F_COREX_START_0,
	MLSC_F_COREX_START_1,
	MLSC_F_COREX_COPY_FROM_IP_0,
	MLSC_F_COREX_COPY_FROM_IP_1,
	MLSC_F_COREX_BUSY_0,
	MLSC_F_COREX_IP_SET_0,
	MLSC_F_COREX_BUSY_1,
	MLSC_F_COREX_IP_SET_1,
	MLSC_F_COREX_PRE_ADDR_CONFIG,
	MLSC_F_COREX_PRE_DATA_CONFIG,
	MLSC_F_COREX_POST_ADDR_CONFIG,
	MLSC_F_COREX_POST_DATA_CONFIG,
	MLSC_F_COREX_PRE_CONFIG_EN,
	MLSC_F_COREX_POST_CONFIG_EN,
	MLSC_F_COREX_TYPE_WRITE,
	MLSC_F_COREX_TYPE_WRITE_TRIGGER,
	MLSC_F_COREX_TYPE_READ,
	MLSC_F_COREX_TYPE_READ_OFFSET,
	MLSC_F_COREX_INT,
	MLSC_F_COREX_INT_STATUS,
	MLSC_F_COREX_INT_CLEAR,
	MLSC_F_COREX_INT_ENABLE,
	MLSC_F_INT_REQ_INT0,
	MLSC_F_INT_REQ_INT0_ENABLE,
	MLSC_F_INT_REQ_INT0_STATUS,
	MLSC_F_INT_REQ_INT0_CLEAR,
	MLSC_F_INT_REQ_INT1,
	MLSC_F_INT_REQ_INT1_ENABLE,
	MLSC_F_INT_REQ_INT1_STATUS,
	MLSC_F_INT_REQ_INT1_CLEAR,
	MLSC_F_INT_HIST_CURINT0,
	MLSC_F_INT_HIST_CURINT0_ENABLE,
	MLSC_F_INT_HIST_CURINT0_STATUS,
	MLSC_F_INT_HIST_CURINT1,
	MLSC_F_INT_HIST_CURINT1_ENABLE,
	MLSC_F_INT_HIST_CURINT1_STATUS,
	MLSC_F_INT_HIST_00_FRAME_ID,
	MLSC_F_INT_HIST_00_INT0,
	MLSC_F_INT_HIST_00_INT1,
	MLSC_F_INT_HIST_01_FRAME_ID,
	MLSC_F_INT_HIST_01_INT0,
	MLSC_F_INT_HIST_01_INT1,
	MLSC_F_INT_HIST_02_FRAME_ID,
	MLSC_F_INT_HIST_02_INT0,
	MLSC_F_INT_HIST_02_INT1,
	MLSC_F_INT_HIST_03_FRAME_ID,
	MLSC_F_INT_HIST_03_INT0,
	MLSC_F_INT_HIST_03_INT1,
	MLSC_F_INT_HIST_04_FRAME_ID,
	MLSC_F_INT_HIST_04_INT0,
	MLSC_F_INT_HIST_04_INT1,
	MLSC_F_INT_HIST_05_FRAME_ID,
	MLSC_F_INT_HIST_05_INT0,
	MLSC_F_INT_HIST_05_INT1,
	MLSC_F_INT_HIST_06_FRAME_ID,
	MLSC_F_INT_HIST_06_INT0,
	MLSC_F_INT_HIST_06_INT1,
	MLSC_F_INT_HIST_07_FRAME_ID,
	MLSC_F_INT_HIST_07_INT0,
	MLSC_F_INT_HIST_07_INT1,
	MLSC_F_SECU_CTRL_SEQID,
	MLSC_F_SECU_CTRL_TZINFO_SEQID_0,
	MLSC_F_SECU_CTRL_TZINFO_SEQID_1,
	MLSC_F_SECU_CTRL_TZINFO_SEQID_2,
	MLSC_F_SECU_CTRL_TZINFO_SEQID_3,
	MLSC_F_SECU_CTRL_TZINFO_SEQID_4,
	MLSC_F_SECU_CTRL_TZINFO_SEQID_5,
	MLSC_F_SECU_CTRL_TZINFO_SEQID_6,
	MLSC_F_SECU_CTRL_TZINFO_SEQID_7,
	MLSC_F_SECU_OTF_SEQ_ID_PROT_ENABLE,
	MLSC_F_PERF_MONITOR_ENABLE,
	MLSC_F_PERF_MONITOR_CLEAR,
	MLSC_F_PERF_MONITOR_INT_USER_SEL,
	MLSC_F_PERF_MONITOR_INT_START,
	MLSC_F_PERF_MONITOR_INT_END,
	MLSC_F_PERF_MONITOR_INT_USER,
	MLSC_F_PERF_MONITOR_PROCESS_PRE_CONFIG,
	MLSC_F_PERF_MONITOR_PROCESS_FRAME,
	MLSC_F_IP_MICRO,
	MLSC_F_IP_MINOR,
	MLSC_F_IP_MAJOR,
	MLSC_F_CTRL_MICRO,
	MLSC_F_CTRL_MINOR,
	MLSC_F_CTRL_MAJOR,
	MLSC_F_QCH_STATUS,
	MLSC_F_IDLENESS_STATUS,
	MLSC_F_CHAIN_IDLENESS_STATUS,
	MLSC_F_IP_BUSY_MONITOR_0,
	MLSC_F_IP_BUSY_MONITOR_1,
	MLSC_F_IP_BUSY_MONITOR_2,
	MLSC_F_IP_BUSY_MONITOR_3,
	MLSC_F_IP_STALL_OUT_STATUS_0,
	MLSC_F_IP_STALL_OUT_STATUS_1,
	MLSC_F_IP_STALL_OUT_STATUS_2,
	MLSC_F_IP_STALL_OUT_STATUS_3,
	MLSC_F_STOPEN_CRC_STOP_VALID_COUNT,
	MLSC_F_SFR_ACCESS_LOG_ENABLE,
	MLSC_F_SFR_ACCESS_LOG_CLEAR,
	MLSC_F_SFR_ACCESS_LOG_0_ADJUST_RANGE,
	MLSC_F_SFR_ACCESS_LOG_0,
	MLSC_F_SFR_ACCESS_LOG_0_ADDRESS,
	MLSC_F_SFR_ACCESS_LOG_1_ADJUST_RANGE,
	MLSC_F_SFR_ACCESS_LOG_1,
	MLSC_F_SFR_ACCESS_LOG_1_ADDRESS,
	MLSC_F_SFR_ACCESS_LOG_2_ADJUST_RANGE,
	MLSC_F_SFR_ACCESS_LOG_2,
	MLSC_F_SFR_ACCESS_LOG_2_ADDRESS,
	MLSC_F_SFR_ACCESS_LOG_3_ADJUST_RANGE,
	MLSC_F_SFR_ACCESS_LOG_3,
	MLSC_F_SFR_ACCESS_LOG_3_ADDRESS,
	MLSC_F_IP_ROL_RESET,
	MLSC_F_IP_ROL_MODE,
	MLSC_F_IP_ROL_SELECT,
	MLSC_F_IP_INT_SRC_SEL,
	MLSC_F_IP_INT_COL_EN,
	MLSC_F_IP_INT_ROW_EN,
	MLSC_F_IP_INT_COL_POS,
	MLSC_F_IP_INT_ROW_POS,
	MLSC_F_FREEZE_FOR_DEBUG,
	MLSC_F_FREEZE_BY_SFR_ENABLE,
	MLSC_F_FREEZE_BY_INT1_ENABLE,
	MLSC_F_FREEZE_BY_INT0_ENABLE,
	MLSC_F_FREEZE_SRC_SEL,
	MLSC_F_FREEZE_EN,
	MLSC_F_FREEZE_COL_POS,
	MLSC_F_FREEZE_ROW_POS,
	MLSC_F_FREEZE_CORRUPTED_ENABLE,
	MLSC_F_YUV_CINFIFO_ENABLE,
	MLSC_F_YUV_CINFIFO_STALL_BEFORE_FRAME_START_EN,
	MLSC_F_YUV_CINFIFO_AUTO_RECOVERY_EN,
	MLSC_F_YUV_CINFIFO_ROL_EN,
	MLSC_F_YUV_CINFIFO_ROL_RESET_ON_FRAME_START,
	MLSC_F_YUV_CINFIFO_DEBUG_EN,
	MLSC_F_YUV_CINFIFO_STRGEN_MODE_EN,
	MLSC_F_YUV_CINFIFO_STRGEN_MODE_DATA_TYPE,
	MLSC_F_YUV_CINFIFO_STRGEN_MODE_DATA,
	MLSC_F_YUV_CINFIFO_STALL_THROTTLE_EN,
	MLSC_F_YUV_CINFIFO_INTERVAL_VBLANK,
	MLSC_F_YUV_CINFIFO_INTERVAL_HBLANK,
	MLSC_F_YUV_CINFIFO_INTERVAL_PIXEL,
	MLSC_F_YUV_CINFIFO_OP_STATE_MONITOR,
	MLSC_F_YUV_CINFIFO_ERROR_STATE_MONITOR,
	MLSC_F_YUV_CINFIFO_COL_CNT,
	MLSC_F_YUV_CINFIFO_ROW_CNT,
	MLSC_F_YUV_CINFIFO_STALL_CNT,
	MLSC_F_YUV_CINFIFO_FIFO_FULLNESS,
	MLSC_F_YUV_CINFIFO_INT,
	MLSC_F_YUV_CINFIFO_INT_ENABLE,
	MLSC_F_YUV_CINFIFO_INT_STATUS,
	MLSC_F_YUV_CINFIFO_INT_CLEAR,
	MLSC_F_YUV_CINFIFO_CORRUPTED_COND_ENABLE,
	MLSC_F_YUV_CINFIFO_ROL_SELECT,
	MLSC_F_YUV_CINFIFO_INTERVAL_VBLANK_AR,
	MLSC_F_YUV_CINFIFO_INTERVAL_HBLANK_AR,
	MLSC_F_YUV_CINFIFO_CRC_SEED,
	MLSC_F_YUV_CINFIFO_CRC_RESULT,
	MLSC_F_YUV_RDMACLOAD_EN,
	MLSC_F_YUV_RDMACLOAD_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_RDMACLOAD_MAX_MO,
	MLSC_F_YUV_RDMACLOAD_QURGENT_MO,
	MLSC_F_YUV_RDMACLOAD_LINEGAP,
	MLSC_F_YUV_RDMACLOAD_BUSINFO,
	MLSC_F_YUV_RDMACLOAD_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_RDMACLOAD_IMG_CRC_1P,
	MLSC_F_YUV_RDMACLOAD_MON_STATUS0,
	MLSC_F_YUV_RDMACLOAD_MON_STATUS3,
	MLSC_F_YUV_RDMACLOAD_DEBUG_ENABLE,
	MLSC_F_YUV_RDMAY_EN,
	MLSC_F_YUV_RDMAY_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_RDMAY_SBWC_EN,
	MLSC_F_YUV_RDMAY_SBWC_64B_ALIGN,
	MLSC_F_YUV_RDMAY_SBWC_128B_ALIGN,
	MLSC_F_YUV_RDMAY_DATA_FORMAT_BAYER,
	MLSC_F_YUV_RDMAY_DATA_FORMAT_MSBALIGN,
	MLSC_F_YUV_RDMAY_DATA_FORMAT_MSBALIGN_UNSIGN,
	MLSC_F_YUV_RDMAY_COMP_LOSSY_QUALITY_CONTROL,
	MLSC_F_YUV_RDMAY_WIDTH,
	MLSC_F_YUV_RDMAY_HEIGHT,
	MLSC_F_YUV_RDMAY_IMG_STRIDE_1P,
	MLSC_F_YUV_RDMAY_HEADER_STRIDE_1P,
	MLSC_F_YUV_RDMAY_VOTF_EN,
	MLSC_F_YUV_RDMAY_VOTF_STALL,
	MLSC_F_YUV_RDMAY_VOTF_STALL_LINEBUFFER,
	MLSC_F_YUV_RDMAY_MAX_MO,
	MLSC_F_YUV_RDMAY_QURGENT_MO,
	MLSC_F_YUV_RDMAY_LINEGAP,
	MLSC_F_YUV_RDMAY_BUSINFO,
	MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_RDMAY_IMG_CRC_1P,
	MLSC_F_YUV_RDMAY_HEADER_CRC_1P,
	MLSC_F_YUV_RDMAY_MON_STATUS0,
	MLSC_F_YUV_RDMAY_MON_STATUS3,
	MLSC_F_YUV_RDMAY_32B_PARTIAL_ALLOC_CONTROL,
	MLSC_F_YUV_RDMAY_DEBUG_ENABLE,
	MLSC_F_YUV_RDMAUV_EN,
	MLSC_F_YUV_RDMAUV_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_RDMAUV_SBWC_EN,
	MLSC_F_YUV_RDMAUV_SBWC_64B_ALIGN,
	MLSC_F_YUV_RDMAUV_SBWC_128B_ALIGN,
	MLSC_F_YUV_RDMAUV_DATA_FORMAT_BAYER,
	MLSC_F_YUV_RDMAUV_DATA_FORMAT_MSBALIGN,
	MLSC_F_YUV_RDMAUV_DATA_FORMAT_MSBALIGN_UNSIGN,
	MLSC_F_YUV_RDMAUV_COMP_LOSSY_QUALITY_CONTROL,
	MLSC_F_YUV_RDMAUV_WIDTH,
	MLSC_F_YUV_RDMAUV_HEIGHT,
	MLSC_F_YUV_RDMAUV_IMG_STRIDE_1P,
	MLSC_F_YUV_RDMAUV_HEADER_STRIDE_1P,
	MLSC_F_YUV_RDMAUV_VOTF_EN,
	MLSC_F_YUV_RDMAUV_VOTF_STALL,
	MLSC_F_YUV_RDMAUV_VOTF_STALL_LINEBUFFER,
	MLSC_F_YUV_RDMAUV_MAX_MO,
	MLSC_F_YUV_RDMAUV_QURGENT_MO,
	MLSC_F_YUV_RDMAUV_LINEGAP,
	MLSC_F_YUV_RDMAUV_BUSINFO,
	MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_RDMAUV_IMG_CRC_1P,
	MLSC_F_YUV_RDMAUV_HEADER_CRC_1P,
	MLSC_F_YUV_RDMAUV_MON_STATUS0,
	MLSC_F_YUV_RDMAUV_MON_STATUS3,
	MLSC_F_YUV_RDMAUV_32B_PARTIAL_ALLOC_CONTROL,
	MLSC_F_YUV_RDMAUV_DEBUG_ENABLE,
	MLSC_F_STAT_WDMASVHIST_EN,
	MLSC_F_STAT_WDMASVHIST_CLK_ALWAYS_ON_EN,
	MLSC_F_STAT_WDMASVHIST_DATA_FORMAT_BAYER,
	MLSC_F_STAT_WDMASVHIST_WIDTH,
	MLSC_F_STAT_WDMASVHIST_HEIGHT,
	MLSC_F_STAT_WDMASVHIST_IMG_STRIDE_1P,
	MLSC_F_STAT_WDMASVHIST_MAX_MO,
	MLSC_F_STAT_WDMASVHIST_LINEGAP,
	MLSC_F_STAT_WDMASVHIST_BUSINFO,
	MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_STAT_WDMASVHIST_IMG_CRC_1P,
	MLSC_F_STAT_WDMASVHIST_MON_STATUS0,
	MLSC_F_STAT_WDMASVHIST_MON_STATUS3,
	MLSC_F_STAT_WDMASVHIST_DEBUG_ENABLE,
	MLSC_F_STAT_WDMASVHIST_DEBUG_CAPTURE_ONCE,
	MLSC_F_STAT_WDMASVHIST_DEBUG_CLK_CNT,
	MLSC_F_STAT_WDMASVHIST_AXI_BLK_CNT,
	MLSC_F_STAT_WDMASVHIST_AXI_MO_CNT,
	MLSC_F_STAT_WDMASVHIST_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMAFDPIG_EN,
	MLSC_F_YUV_WDMAFDPIG_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMAFDPIG_DATA_FORMAT_YUV,
	MLSC_F_YUV_WDMAFDPIG_DATA_FORMAT_RGB,
	MLSC_F_YUV_WDMAFDPIG_DATA_FORMAT_MSBALIGN,
	MLSC_F_YUV_WDMAFDPIG_DATA_FORMAT_MSBALIGN_UNSIGN,
	MLSC_F_YUV_WDMAFDPIG_DATA_FORMAT_TYPE,
	MLSC_F_YUV_WDMAFDPIG_WIDTH,
	MLSC_F_YUV_WDMAFDPIG_HEIGHT,
	MLSC_F_YUV_WDMAFDPIG_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMAFDPIG_IMG_STRIDE_2P,
	MLSC_F_YUV_WDMAFDPIG_VOTF_EN,
	MLSC_F_YUV_WDMAFDPIG_VOTF_STALL,
	MLSC_F_YUV_WDMAFDPIG_MAX_MO,
	MLSC_F_YUV_WDMAFDPIG_LINEGAP,
	MLSC_F_YUV_WDMAFDPIG_BUSINFO,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO0,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO1,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO2,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO3,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO4,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO5,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO6,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO7,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAFDPIG_IMG_CRC_1P,
	MLSC_F_YUV_WDMAFDPIG_IMG_CRC_2P,
	MLSC_F_YUV_WDMAFDPIG_MON_STATUS0,
	MLSC_F_YUV_WDMAFDPIG_MON_STATUS1,
	MLSC_F_YUV_WDMAFDPIG_MON_STATUS2,
	MLSC_F_YUV_WDMAFDPIG_MON_STATUS3,
	MLSC_F_YUV_WDMAFDPIG_DEBUG_ENABLE,
	MLSC_F_YUV_WDMAFDPIG_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMAFDPIG_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMAFDPIG_AXI_BLK_CNT,
	MLSC_F_YUV_WDMAFDPIG_AXI_MO_CNT,
	MLSC_F_YUV_WDMAFDPIG_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMACAV_EN,
	MLSC_F_YUV_WDMACAV_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMACAV_DATA_FORMAT_YUV,
	MLSC_F_YUV_WDMACAV_DATA_FORMAT_RGB,
	MLSC_F_YUV_WDMACAV_DATA_FORMAT_MSBALIGN,
	MLSC_F_YUV_WDMACAV_DATA_FORMAT_MSBALIGN_UNSIGN,
	MLSC_F_YUV_WDMACAV_DATA_FORMAT_TYPE,
	MLSC_F_YUV_WDMACAV_WIDTH,
	MLSC_F_YUV_WDMACAV_HEIGHT,
	MLSC_F_YUV_WDMACAV_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMACAV_IMG_STRIDE_2P,
	MLSC_F_YUV_WDMACAV_VOTF_EN,
	MLSC_F_YUV_WDMACAV_VOTF_STALL,
	MLSC_F_YUV_WDMACAV_MAX_MO,
	MLSC_F_YUV_WDMACAV_LINEGAP,
	MLSC_F_YUV_WDMACAV_BUSINFO,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO0,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO1,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO2,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO3,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO4,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO5,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO6,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO7,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMACAV_IMG_CRC_1P,
	MLSC_F_YUV_WDMACAV_IMG_CRC_2P,
	MLSC_F_YUV_WDMACAV_MON_STATUS0,
	MLSC_F_YUV_WDMACAV_MON_STATUS1,
	MLSC_F_YUV_WDMACAV_MON_STATUS2,
	MLSC_F_YUV_WDMACAV_MON_STATUS3,
	MLSC_F_YUV_WDMACAV_DEBUG_ENABLE,
	MLSC_F_YUV_WDMACAV_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMACAV_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMACAV_AXI_BLK_CNT,
	MLSC_F_YUV_WDMACAV_AXI_MO_CNT,
	MLSC_F_YUV_WDMACAV_AXI_AW_BLK_CNT,
	MLSC_F_Y_WDMALME_EN,
	MLSC_F_Y_WDMALME_CLK_ALWAYS_ON_EN,
	MLSC_F_Y_WDMALME_DATA_FORMAT_BAYER,
	MLSC_F_Y_WDMALME_WIDTH,
	MLSC_F_Y_WDMALME_HEIGHT,
	MLSC_F_Y_WDMALME_IMG_STRIDE_1P,
	MLSC_F_Y_WDMALME_MAX_MO,
	MLSC_F_Y_WDMALME_LINEGAP,
	MLSC_F_Y_WDMALME_BUSINFO,
	MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_Y_WDMALME_IMG_CRC_1P,
	MLSC_F_Y_WDMALME_MON_STATUS0,
	MLSC_F_Y_WDMALME_MON_STATUS3,
	MLSC_F_Y_WDMALME_DEBUG_ENABLE,
	MLSC_F_Y_WDMALME_DEBUG_CAPTURE_ONCE,
	MLSC_F_Y_WDMALME_DEBUG_CLK_CNT,
	MLSC_F_Y_WDMALME_AXI_BLK_CNT,
	MLSC_F_Y_WDMALME_AXI_MO_CNT,
	MLSC_F_Y_WDMALME_AXI_AW_BLK_CNT,
	MLSC_F_Y_WDMAGLPGOUTL0_EN,
	MLSC_F_Y_WDMAGLPGOUTL0_CLK_ALWAYS_ON_EN,
	MLSC_F_Y_WDMAGLPGOUTL0_SBWC_EN,
	MLSC_F_Y_WDMAGLPGOUTL0_SBWC_64B_ALIGN,
	MLSC_F_Y_WDMAGLPGOUTL0_SBWC_128B_ALIGN,
	MLSC_F_Y_WDMAGLPGOUTL0_DATA_FORMAT_BAYER,
	MLSC_F_Y_WDMAGLPGOUTL0_COMP_LOSSY_QUALITY_CONTROL,
	MLSC_F_Y_WDMAGLPGOUTL0_WIDTH,
	MLSC_F_Y_WDMAGLPGOUTL0_HEIGHT,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_STRIDE_1P,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_STRIDE_1P,
	MLSC_F_Y_WDMAGLPGOUTL0_MAX_MO,
	MLSC_F_Y_WDMAGLPGOUTL0_LINEGAP,
	MLSC_F_Y_WDMAGLPGOUTL0_BUSINFO,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO0,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO1,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO2,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO3,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO4,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO5,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO6,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO7,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_Y_WDMAGLPGOUTL0_IMG_CRC_1P,
	MLSC_F_Y_WDMAGLPGOUTL0_HEADER_CRC_1P,
	MLSC_F_Y_WDMAGLPGOUTL0_MON_STATUS0,
	MLSC_F_Y_WDMAGLPGOUTL0_MON_STATUS3,
	MLSC_F_Y_WDMAGLPGOUTL0_32B_PARTIAL_ALLOC_CONTROL,
	MLSC_F_Y_WDMAGLPGOUTL0_DEBUG_ENABLE,
	MLSC_F_Y_WDMAGLPGOUTL0_DEBUG_CAPTURE_ONCE,
	MLSC_F_Y_WDMAGLPGOUTL0_DEBUG_CLK_CNT,
	MLSC_F_Y_WDMAGLPGOUTL0_AXI_BLK_CNT,
	MLSC_F_Y_WDMAGLPGOUTL0_AXI_MO_CNT,
	MLSC_F_Y_WDMAGLPGOUTL0_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_EN,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_SBWC_EN,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_SBWC_64B_ALIGN,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_SBWC_128B_ALIGN,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_DATA_FORMAT_BAYER,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_COMP_LOSSY_QUALITY_CONTROL,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_WIDTH,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEIGHT,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_MAX_MO,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_LINEGAP,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_BUSINFO,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_MON_STATUS0,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_MON_STATUS3,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_32B_PARTIAL_ALLOC_CONTROL,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_DEBUG_ENABLE,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_AXI_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_AXI_MO_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL1Y_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL1U_EN,
	MLSC_F_YUV_WDMAGLPGOUTL1U_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMAGLPGOUTL1U_SBWC_EN,
	MLSC_F_YUV_WDMAGLPGOUTL1U_SBWC_64B_ALIGN,
	MLSC_F_YUV_WDMAGLPGOUTL1U_SBWC_128B_ALIGN,
	MLSC_F_YUV_WDMAGLPGOUTL1U_DATA_FORMAT_BAYER,
	MLSC_F_YUV_WDMAGLPGOUTL1U_COMP_LOSSY_QUALITY_CONTROL,
	MLSC_F_YUV_WDMAGLPGOUTL1U_WIDTH,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEIGHT,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTL1U_MAX_MO,
	MLSC_F_YUV_WDMAGLPGOUTL1U_LINEGAP,
	MLSC_F_YUV_WDMAGLPGOUTL1U_BUSINFO,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTL1U_MON_STATUS0,
	MLSC_F_YUV_WDMAGLPGOUTL1U_MON_STATUS3,
	MLSC_F_YUV_WDMAGLPGOUTL1U_32B_PARTIAL_ALLOC_CONTROL,
	MLSC_F_YUV_WDMAGLPGOUTL1U_DEBUG_ENABLE,
	MLSC_F_YUV_WDMAGLPGOUTL1U_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMAGLPGOUTL1U_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL1U_AXI_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL1U_AXI_MO_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL1U_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL1V_EN,
	MLSC_F_YUV_WDMAGLPGOUTL1V_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMAGLPGOUTL1V_SBWC_EN,
	MLSC_F_YUV_WDMAGLPGOUTL1V_SBWC_64B_ALIGN,
	MLSC_F_YUV_WDMAGLPGOUTL1V_SBWC_128B_ALIGN,
	MLSC_F_YUV_WDMAGLPGOUTL1V_DATA_FORMAT_BAYER,
	MLSC_F_YUV_WDMAGLPGOUTL1V_COMP_LOSSY_QUALITY_CONTROL,
	MLSC_F_YUV_WDMAGLPGOUTL1V_WIDTH,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEIGHT,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTL1V_MAX_MO,
	MLSC_F_YUV_WDMAGLPGOUTL1V_LINEGAP,
	MLSC_F_YUV_WDMAGLPGOUTL1V_BUSINFO,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTL1V_MON_STATUS0,
	MLSC_F_YUV_WDMAGLPGOUTL1V_MON_STATUS3,
	MLSC_F_YUV_WDMAGLPGOUTL1V_32B_PARTIAL_ALLOC_CONTROL,
	MLSC_F_YUV_WDMAGLPGOUTL1V_DEBUG_ENABLE,
	MLSC_F_YUV_WDMAGLPGOUTL1V_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMAGLPGOUTL1V_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL1V_AXI_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL1V_AXI_MO_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL1V_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_EN,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_SBWC_EN,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_SBWC_64B_ALIGN,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_SBWC_128B_ALIGN,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_DATA_FORMAT_BAYER,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_COMP_LOSSY_QUALITY_CONTROL,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_WIDTH,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEIGHT,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_MAX_MO,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_LINEGAP,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_BUSINFO,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_MON_STATUS0,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_MON_STATUS3,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_32B_PARTIAL_ALLOC_CONTROL,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_DEBUG_ENABLE,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_AXI_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_AXI_MO_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL2Y_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL2U_EN,
	MLSC_F_YUV_WDMAGLPGOUTL2U_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMAGLPGOUTL2U_SBWC_EN,
	MLSC_F_YUV_WDMAGLPGOUTL2U_SBWC_64B_ALIGN,
	MLSC_F_YUV_WDMAGLPGOUTL2U_SBWC_128B_ALIGN,
	MLSC_F_YUV_WDMAGLPGOUTL2U_DATA_FORMAT_BAYER,
	MLSC_F_YUV_WDMAGLPGOUTL2U_COMP_LOSSY_QUALITY_CONTROL,
	MLSC_F_YUV_WDMAGLPGOUTL2U_WIDTH,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEIGHT,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTL2U_MAX_MO,
	MLSC_F_YUV_WDMAGLPGOUTL2U_LINEGAP,
	MLSC_F_YUV_WDMAGLPGOUTL2U_BUSINFO,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTL2U_MON_STATUS0,
	MLSC_F_YUV_WDMAGLPGOUTL2U_MON_STATUS3,
	MLSC_F_YUV_WDMAGLPGOUTL2U_32B_PARTIAL_ALLOC_CONTROL,
	MLSC_F_YUV_WDMAGLPGOUTL2U_DEBUG_ENABLE,
	MLSC_F_YUV_WDMAGLPGOUTL2U_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMAGLPGOUTL2U_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL2U_AXI_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL2U_AXI_MO_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL2U_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL2V_EN,
	MLSC_F_YUV_WDMAGLPGOUTL2V_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMAGLPGOUTL2V_SBWC_EN,
	MLSC_F_YUV_WDMAGLPGOUTL2V_SBWC_64B_ALIGN,
	MLSC_F_YUV_WDMAGLPGOUTL2V_SBWC_128B_ALIGN,
	MLSC_F_YUV_WDMAGLPGOUTL2V_DATA_FORMAT_BAYER,
	MLSC_F_YUV_WDMAGLPGOUTL2V_COMP_LOSSY_QUALITY_CONTROL,
	MLSC_F_YUV_WDMAGLPGOUTL2V_WIDTH,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEIGHT,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTL2V_MAX_MO,
	MLSC_F_YUV_WDMAGLPGOUTL2V_LINEGAP,
	MLSC_F_YUV_WDMAGLPGOUTL2V_BUSINFO,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTL2V_MON_STATUS0,
	MLSC_F_YUV_WDMAGLPGOUTL2V_MON_STATUS3,
	MLSC_F_YUV_WDMAGLPGOUTL2V_32B_PARTIAL_ALLOC_CONTROL,
	MLSC_F_YUV_WDMAGLPGOUTL2V_DEBUG_ENABLE,
	MLSC_F_YUV_WDMAGLPGOUTL2V_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMAGLPGOUTL2V_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL2V_AXI_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL2V_AXI_MO_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL2V_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_EN,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_DATA_FORMAT_BAYER,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_WIDTH,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_HEIGHT,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_MAX_MO,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_LINEGAP,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_BUSINFO,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_MON_STATUS0,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_MON_STATUS3,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_DEBUG_ENABLE,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_AXI_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_AXI_MO_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL3Y_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL3U_EN,
	MLSC_F_YUV_WDMAGLPGOUTL3U_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMAGLPGOUTL3U_DATA_FORMAT_BAYER,
	MLSC_F_YUV_WDMAGLPGOUTL3U_WIDTH,
	MLSC_F_YUV_WDMAGLPGOUTL3U_HEIGHT,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTL3U_MAX_MO,
	MLSC_F_YUV_WDMAGLPGOUTL3U_LINEGAP,
	MLSC_F_YUV_WDMAGLPGOUTL3U_BUSINFO,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTL3U_MON_STATUS0,
	MLSC_F_YUV_WDMAGLPGOUTL3U_MON_STATUS3,
	MLSC_F_YUV_WDMAGLPGOUTL3U_DEBUG_ENABLE,
	MLSC_F_YUV_WDMAGLPGOUTL3U_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMAGLPGOUTL3U_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL3U_AXI_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL3U_AXI_MO_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL3U_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL3V_EN,
	MLSC_F_YUV_WDMAGLPGOUTL3V_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMAGLPGOUTL3V_DATA_FORMAT_BAYER,
	MLSC_F_YUV_WDMAGLPGOUTL3V_WIDTH,
	MLSC_F_YUV_WDMAGLPGOUTL3V_HEIGHT,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTL3V_MAX_MO,
	MLSC_F_YUV_WDMAGLPGOUTL3V_LINEGAP,
	MLSC_F_YUV_WDMAGLPGOUTL3V_BUSINFO,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTL3V_MON_STATUS0,
	MLSC_F_YUV_WDMAGLPGOUTL3V_MON_STATUS3,
	MLSC_F_YUV_WDMAGLPGOUTL3V_DEBUG_ENABLE,
	MLSC_F_YUV_WDMAGLPGOUTL3V_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMAGLPGOUTL3V_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL3V_AXI_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL3V_AXI_MO_CNT,
	MLSC_F_YUV_WDMAGLPGOUTL3V_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_EN,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_DATA_FORMAT_BAYER,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_WIDTH,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_HEIGHT,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_MAX_MO,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_LINEGAP,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_BUSINFO,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_MON_STATUS0,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_MON_STATUS3,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_DEBUG_ENABLE,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_AXI_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_AXI_MO_CNT,
	MLSC_F_YUV_WDMAGLPGOUTG4Y_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTG4U_EN,
	MLSC_F_YUV_WDMAGLPGOUTG4U_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMAGLPGOUTG4U_DATA_FORMAT_BAYER,
	MLSC_F_YUV_WDMAGLPGOUTG4U_WIDTH,
	MLSC_F_YUV_WDMAGLPGOUTG4U_HEIGHT,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTG4U_MAX_MO,
	MLSC_F_YUV_WDMAGLPGOUTG4U_LINEGAP,
	MLSC_F_YUV_WDMAGLPGOUTG4U_BUSINFO,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTG4U_MON_STATUS0,
	MLSC_F_YUV_WDMAGLPGOUTG4U_MON_STATUS3,
	MLSC_F_YUV_WDMAGLPGOUTG4U_DEBUG_ENABLE,
	MLSC_F_YUV_WDMAGLPGOUTG4U_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMAGLPGOUTG4U_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTG4U_AXI_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTG4U_AXI_MO_CNT,
	MLSC_F_YUV_WDMAGLPGOUTG4U_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTG4V_EN,
	MLSC_F_YUV_WDMAGLPGOUTG4V_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMAGLPGOUTG4V_DATA_FORMAT_BAYER,
	MLSC_F_YUV_WDMAGLPGOUTG4V_WIDTH,
	MLSC_F_YUV_WDMAGLPGOUTG4V_HEIGHT,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMAGLPGOUTG4V_MAX_MO,
	MLSC_F_YUV_WDMAGLPGOUTG4V_LINEGAP,
	MLSC_F_YUV_WDMAGLPGOUTG4V_BUSINFO,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_CRC_1P,
	MLSC_F_YUV_WDMAGLPGOUTG4V_MON_STATUS0,
	MLSC_F_YUV_WDMAGLPGOUTG4V_MON_STATUS3,
	MLSC_F_YUV_WDMAGLPGOUTG4V_DEBUG_ENABLE,
	MLSC_F_YUV_WDMAGLPGOUTG4V_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMAGLPGOUTG4V_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTG4V_AXI_BLK_CNT,
	MLSC_F_YUV_WDMAGLPGOUTG4V_AXI_MO_CNT,
	MLSC_F_YUV_WDMAGLPGOUTG4V_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMAYUV444Y_EN,
	MLSC_F_YUV_WDMAYUV444Y_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMAYUV444Y_DATA_FORMAT_BAYER,
	MLSC_F_YUV_WDMAYUV444Y_WIDTH,
	MLSC_F_YUV_WDMAYUV444Y_HEIGHT,
	MLSC_F_YUV_WDMAYUV444Y_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMAYUV444Y_VOTF_EN,
	MLSC_F_YUV_WDMAYUV444Y_VOTF_STALL,
	MLSC_F_YUV_WDMAYUV444Y_MAX_MO,
	MLSC_F_YUV_WDMAYUV444Y_LINEGAP,
	MLSC_F_YUV_WDMAYUV444Y_BUSINFO,
	MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAYUV444Y_IMG_CRC_1P,
	MLSC_F_YUV_WDMAYUV444Y_MON_STATUS0,
	MLSC_F_YUV_WDMAYUV444Y_MON_STATUS3,
	MLSC_F_YUV_WDMAYUV444Y_DEBUG_ENABLE,
	MLSC_F_YUV_WDMAYUV444Y_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMAYUV444Y_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMAYUV444Y_AXI_BLK_CNT,
	MLSC_F_YUV_WDMAYUV444Y_AXI_MO_CNT,
	MLSC_F_YUV_WDMAYUV444Y_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMAYUV444U_EN,
	MLSC_F_YUV_WDMAYUV444U_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMAYUV444U_DATA_FORMAT_BAYER,
	MLSC_F_YUV_WDMAYUV444U_WIDTH,
	MLSC_F_YUV_WDMAYUV444U_HEIGHT,
	MLSC_F_YUV_WDMAYUV444U_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMAYUV444U_VOTF_EN,
	MLSC_F_YUV_WDMAYUV444U_VOTF_STALL,
	MLSC_F_YUV_WDMAYUV444U_MAX_MO,
	MLSC_F_YUV_WDMAYUV444U_LINEGAP,
	MLSC_F_YUV_WDMAYUV444U_BUSINFO,
	MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAYUV444U_IMG_CRC_1P,
	MLSC_F_YUV_WDMAYUV444U_MON_STATUS0,
	MLSC_F_YUV_WDMAYUV444U_MON_STATUS3,
	MLSC_F_YUV_WDMAYUV444U_DEBUG_ENABLE,
	MLSC_F_YUV_WDMAYUV444U_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMAYUV444U_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMAYUV444U_AXI_BLK_CNT,
	MLSC_F_YUV_WDMAYUV444U_AXI_MO_CNT,
	MLSC_F_YUV_WDMAYUV444U_AXI_AW_BLK_CNT,
	MLSC_F_YUV_WDMAYUV444V_EN,
	MLSC_F_YUV_WDMAYUV444V_CLK_ALWAYS_ON_EN,
	MLSC_F_YUV_WDMAYUV444V_DATA_FORMAT_BAYER,
	MLSC_F_YUV_WDMAYUV444V_WIDTH,
	MLSC_F_YUV_WDMAYUV444V_HEIGHT,
	MLSC_F_YUV_WDMAYUV444V_IMG_STRIDE_1P,
	MLSC_F_YUV_WDMAYUV444V_VOTF_EN,
	MLSC_F_YUV_WDMAYUV444V_VOTF_STALL,
	MLSC_F_YUV_WDMAYUV444V_MAX_MO,
	MLSC_F_YUV_WDMAYUV444V_LINEGAP,
	MLSC_F_YUV_WDMAYUV444V_BUSINFO,
	MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO0,
	MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO1,
	MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO2,
	MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO3,
	MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO4,
	MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO5,
	MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO6,
	MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO7,
	MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MLSC_F_YUV_WDMAYUV444V_IMG_CRC_1P,
	MLSC_F_YUV_WDMAYUV444V_MON_STATUS0,
	MLSC_F_YUV_WDMAYUV444V_MON_STATUS3,
	MLSC_F_YUV_WDMAYUV444V_DEBUG_ENABLE,
	MLSC_F_YUV_WDMAYUV444V_DEBUG_CAPTURE_ONCE,
	MLSC_F_YUV_WDMAYUV444V_DEBUG_CLK_CNT,
	MLSC_F_YUV_WDMAYUV444V_AXI_BLK_CNT,
	MLSC_F_YUV_WDMAYUV444V_AXI_MO_CNT,
	MLSC_F_YUV_WDMAYUV444V_AXI_AW_BLK_CNT,
	MLSC_F_LIC_BYPASS,
	MLSC_F_LIC_DEBUG_ON,
	MLSC_F_LIC_FAKE_GEN_ON,
	MLSC_F_LIC_BIT_MODE,
	MLSC_F_LIC_RDMA_EN,
	MLSC_F_LIC_STALL_MEM_PORTION,
	MLSC_F_LIC_INPUT_STUCK_DETECT,
	MLSC_F_LIC_INPUT_STUCK_DETECT_STALL,
	MLSC_F_LIC_IN_HBLANK_CYCLE,
	MLSC_F_LIC_OUT_HBLANK_CYCLE,
	MLSC_F_LIC_INPUT_STUCK_PERIOD,
	MLSC_F_LIC_RESERVED_0,
	MLSC_F_LIC_RESERVED_1,
	MLSC_F_LIC_RESERVED_2,
	MLSC_F_LIC_RESERVED_3,
	MLSC_F_LIC_ERROR_OVERFLOW,
	MLSC_F_LIC_ERROR_WRONGSIZE,
	MLSC_F_LIC_ERROR_STUCK,
	MLSC_F_LIC_ERROR_FRAME,
	MLSC_F_LIC_ERROR_HCNT,
	MLSC_F_LIC_ERROR_VCNT,
	MLSC_F_LIC_MEM_PERCENT,
	MLSC_F_LIC_DEBUG_IN_HCNT,
	MLSC_F_LIC_DEBUG_IN_VCNT,
	MLSC_F_LIC_DEBUG_IN_FCNT,
	MLSC_F_LIC_DEBUG_OUT_HCNT,
	MLSC_F_LIC_DEBUG_OUT_VCNT,
	MLSC_F_LIC_DEBUG_OUT_FCNT,
	MLSC_F_YUV_YUV420TO422_BYPASS,
	MLSC_F_YUV_YUV420TO422_SOURCE_SAMPLING_POSITION,
	MLSC_F_YUV_YUV420TO422_CURRENT_POSITION,
	MLSC_F_YUV_YUV420TO422_CRC_SEED,
	MLSC_F_YUV_YUV420TO422_CRC_RESULT,
	MLSC_F_YUV_DTP_BYPASS,
	MLSC_F_YUV_DTP_TEST_PATTERN_MODE,
	MLSC_F_YUV_DTP_TEST_DATA_Y,
	MLSC_F_YUV_DTP_TEST_DATA_U,
	MLSC_F_YUV_DTP_TEST_DATA_V,
	MLSC_F_YUV_DTP_YUV_STANDARD,
	MLSC_F_YUV_DTP_CRC_SEED,
	MLSC_F_YUV_DTP_CRC_RESULT,
	MLSC_F_YUV_YUV422TO444_BYPASS,
	MLSC_F_YUV_YUV422TO444_CRC_SEED,
	MLSC_F_YUV_YUV422TO444_CRC_RESULT,
	MLSC_F_YUV_YUVTORGB_BYPASS,
	MLSC_F_YUV_YUVTORGB_COEFF_0_0,
	MLSC_F_YUV_YUVTORGB_COEFF_0_1,
	MLSC_F_YUV_YUVTORGB_COEFF_0_2,
	MLSC_F_YUV_YUVTORGB_COEFF_1_0,
	MLSC_F_YUV_YUVTORGB_COEFF_1_1,
	MLSC_F_YUV_YUVTORGB_COEFF_1_2,
	MLSC_F_YUV_YUVTORGB_COEFF_2_0,
	MLSC_F_YUV_YUVTORGB_COEFF_2_1,
	MLSC_F_YUV_YUVTORGB_COEFF_2_2,
	MLSC_F_YUV_YUVTORGB_LSHIFT,
	MLSC_F_YUV_YUVTORGB_OFFSET_0_0,
	MLSC_F_YUV_YUVTORGB_OFFSET_0_1,
	MLSC_F_YUV_YUVTORGB_OFFSET_0_2,
	MLSC_F_YUV_YUVTORGB_CRC_SEED,
	MLSC_F_YUV_YUVTORGB_CRC_RESULT,
	MLSC_F_RGB_INVGAMMARGB_BYPASS,
	MLSC_F_RGB_INVGAMMARGB_PEDESTAL_EN,
	MLSC_F_RGB_INVGAMMARGB_PEDESTAL_IN,
	MLSC_F_RGB_INVGAMMARGB_PEDESTAL_OUT,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_0,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_1,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_2,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_3,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_4,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_5,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_6,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_7,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_8,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_9,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_10,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_11,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_12,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_13,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_14,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_15,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_16,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_17,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_18,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_19,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_20,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_21,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_22,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_23,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_24,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_25,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_26,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_27,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_28,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_29,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_30,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_31,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_32,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_33,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_34,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_35,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_36,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_37,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_38,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_39,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_40,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_41,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_42,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_43,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_44,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_45,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_46,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_47,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_48,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_49,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_50,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_51,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_52,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_53,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_54,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_55,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_56,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_57,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_58,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_59,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_60,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_61,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_62,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_63,
	MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_64,
	MLSC_F_RGB_INVGAMMARGB_R_DELTA_SIGN,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_0,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_1,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_2,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_3,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_4,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_5,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_6,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_7,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_8,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_9,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_10,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_11,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_12,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_13,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_14,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_15,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_16,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_17,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_18,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_19,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_20,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_21,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_22,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_23,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_24,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_25,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_26,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_27,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_28,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_29,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_30,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_31,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_32,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_33,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_34,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_35,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_36,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_37,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_38,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_39,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_40,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_41,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_42,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_43,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_44,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_45,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_46,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_47,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_48,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_49,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_50,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_51,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_52,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_53,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_54,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_55,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_56,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_57,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_58,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_59,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_60,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_61,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_62,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_63,
	MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_64,
	MLSC_F_RGB_INVGAMMARGB_CRC_SEED,
	MLSC_F_RGB_INVGAMMARGB_CRC_RESULT,
	MLSC_F_RGB_INVCCM33_BYPASS,
	MLSC_F_RGB_INVCCM33_SHIFTINVERSE,
	MLSC_F_RGB_INVCCM33_BLUE_ACC_SHIFT_OUTER,
	MLSC_F_RGB_INVCCM33_GREEN_ACC_SHIFT_OUTER,
	MLSC_F_RGB_INVCCM33_RED_ACC_SHIFT_OUTER,
	MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_0_0,
	MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_0_1,
	MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_0_2,
	MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_1_0,
	MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_1_1,
	MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_1_2,
	MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_2_0,
	MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_2_1,
	MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_2_2,
	MLSC_F_RGB_INVCCM33_CRC_SEED,
	MLSC_F_RGB_INVCCM33_CRC_RESULT,
	MLSC_F_RGB_BLCSTAT_BYPASS,
	MLSC_F_RGB_BLCSTAT_PERIODIC_GAIN_SHIFT_R,
	MLSC_F_RGB_BLCSTAT_PERIODIC_GAIN_SHIFT_G,
	MLSC_F_RGB_BLCSTAT_PERIODIC_GAIN_SHIFT_B,
	MLSC_F_RGB_BLCSTAT_PERIODIC_OFFSETS_BEFORE_GAIN_R,
	MLSC_F_RGB_BLCSTAT_PERIODIC_OFFSETS_BEFORE_GAIN_G,
	MLSC_F_RGB_BLCSTAT_PERIODIC_OFFSETS_BEFORE_GAIN_B,
	MLSC_F_RGB_BLCSTAT_PERIODIC_OFFSETS_AFTER_GAIN_R,
	MLSC_F_RGB_BLCSTAT_PERIODIC_OFFSETS_AFTER_GAIN_G,
	MLSC_F_RGB_BLCSTAT_PERIODIC_OFFSETS_AFTER_GAIN_B,
	MLSC_F_RGB_BLCSTAT_PERIODIC_GAINS_R,
	MLSC_F_RGB_BLCSTAT_PERIODIC_GAINS_G,
	MLSC_F_RGB_BLCSTAT_PERIODIC_GAINS_B,
	MLSC_F_RGB_BLCSTAT_LOWER_LIMIT,
	MLSC_F_RGB_BLCSTAT_HIGHER_LIMIT,
	MLSC_F_RGB_BLCSTAT_PERIODIC_GAINS_EN,
	MLSC_F_RGB_BLCSTAT_PERIODIC_OFFSETS_BEFORE_GAIN_EN,
	MLSC_F_RGB_BLCSTAT_PERIODIC_OFFSETS_AFTER_GAIN_EN,
	MLSC_F_RGB_BLCSTAT_CRC_SEED,
	MLSC_F_RGB_BLCSTAT_CRC_RESULT,
	MLSC_F_RGB_SDRC_BYPASS,
	MLSC_F_RGB_SDRC_IN_POINTS_0_0,
	MLSC_F_RGB_SDRC_IN_POINTS_0_1,
	MLSC_F_RGB_SDRC_IN_POINTS_0_2,
	MLSC_F_RGB_SDRC_IN_POINTS_0_3,
	MLSC_F_RGB_SDRC_IN_POINTS_0_4,
	MLSC_F_RGB_SDRC_IN_POINTS_0_5,
	MLSC_F_RGB_SDRC_IN_POINTS_0_6,
	MLSC_F_RGB_SDRC_IN_POINTS_0_7,
	MLSC_F_RGB_SDRC_IN_POINTS_0_8,
	MLSC_F_RGB_SDRC_IN_POINTS_0_9,
	MLSC_F_RGB_SDRC_IN_POINTS_0_10,
	MLSC_F_RGB_SDRC_IN_POINTS_0_11,
	MLSC_F_RGB_SDRC_IN_POINTS_0_12,
	MLSC_F_RGB_SDRC_IN_POINTS_0_13,
	MLSC_F_RGB_SDRC_IN_POINTS_0_14,
	MLSC_F_RGB_SDRC_IN_POINTS_0_15,
	MLSC_F_RGB_SDRC_IN_POINTS_0_16,
	MLSC_F_RGB_SDRC_IN_POINTS_0_17,
	MLSC_F_RGB_SDRC_IN_POINTS_0_18,
	MLSC_F_RGB_SDRC_IN_POINTS_0_19,
	MLSC_F_RGB_SDRC_IN_POINTS_0_20,
	MLSC_F_RGB_SDRC_IN_POINTS_0_21,
	MLSC_F_RGB_SDRC_IN_POINTS_0_22,
	MLSC_F_RGB_SDRC_IN_POINTS_0_23,
	MLSC_F_RGB_SDRC_IN_POINTS_0_24,
	MLSC_F_RGB_SDRC_IN_POINTS_0_25,
	MLSC_F_RGB_SDRC_IN_POINTS_0_26,
	MLSC_F_RGB_SDRC_IN_POINTS_0_27,
	MLSC_F_RGB_SDRC_IN_POINTS_0_28,
	MLSC_F_RGB_SDRC_IN_POINTS_0_29,
	MLSC_F_RGB_SDRC_IN_POINTS_0_30,
	MLSC_F_RGB_SDRC_IN_POINTS_0_31,
	MLSC_F_RGB_SDRC_IN_POINTS_0_32,
	MLSC_F_RGB_SDRC_IN_POINTS_0_33,
	MLSC_F_RGB_SDRC_IN_POINTS_0_34,
	MLSC_F_RGB_SDRC_IN_POINTS_0_35,
	MLSC_F_RGB_SDRC_IN_POINTS_0_36,
	MLSC_F_RGB_SDRC_IN_POINTS_0_37,
	MLSC_F_RGB_SDRC_IN_POINTS_0_38,
	MLSC_F_RGB_SDRC_IN_POINTS_0_39,
	MLSC_F_RGB_SDRC_IN_POINTS_0_40,
	MLSC_F_RGB_SDRC_IN_POINTS_0_41,
	MLSC_F_RGB_SDRC_IN_POINTS_0_42,
	MLSC_F_RGB_SDRC_IN_POINTS_0_43,
	MLSC_F_RGB_SDRC_IN_POINTS_0_44,
	MLSC_F_RGB_SDRC_IN_POINTS_0_45,
	MLSC_F_RGB_SDRC_IN_POINTS_0_46,
	MLSC_F_RGB_SDRC_IN_POINTS_0_47,
	MLSC_F_RGB_SDRC_IN_POINTS_0_48,
	MLSC_F_RGB_SDRC_IN_POINTS_0_49,
	MLSC_F_RGB_SDRC_IN_POINTS_0_50,
	MLSC_F_RGB_SDRC_IN_POINTS_0_51,
	MLSC_F_RGB_SDRC_IN_POINTS_0_52,
	MLSC_F_RGB_SDRC_IN_POINTS_0_53,
	MLSC_F_RGB_SDRC_IN_POINTS_0_54,
	MLSC_F_RGB_SDRC_IN_POINTS_0_55,
	MLSC_F_RGB_SDRC_IN_POINTS_0_56,
	MLSC_F_RGB_SDRC_IN_POINTS_0_57,
	MLSC_F_RGB_SDRC_IN_POINTS_0_58,
	MLSC_F_RGB_SDRC_IN_POINTS_0_59,
	MLSC_F_RGB_SDRC_IN_POINTS_0_60,
	MLSC_F_RGB_SDRC_IN_POINTS_0_61,
	MLSC_F_RGB_SDRC_IN_POINTS_0_62,
	MLSC_F_RGB_SDRC_IN_POINTS_0_63,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_0,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_1,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_2,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_3,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_4,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_5,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_6,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_7,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_8,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_9,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_10,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_11,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_12,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_13,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_14,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_15,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_16,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_17,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_18,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_19,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_20,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_21,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_22,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_23,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_24,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_25,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_26,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_27,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_28,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_29,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_30,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_31,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_32,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_33,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_34,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_35,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_36,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_37,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_38,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_39,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_40,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_41,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_42,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_43,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_44,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_45,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_46,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_47,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_48,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_49,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_50,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_51,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_52,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_53,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_54,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_55,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_56,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_57,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_58,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_59,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_60,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_61,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_62,
	MLSC_F_RGB_SDRC_OUT_POINTS_0_63,
	MLSC_F_RGB_SDRC_Y_WEIGHT_R,
	MLSC_F_RGB_SDRC_Y_WEIGHT_G,
	MLSC_F_RGB_SDRC_Y_WEIGHT_B,
	MLSC_F_RGB_SDRC_V_BLEND_RATIO,
	MLSC_F_RGB_SDRC_CRC_SEED,
	MLSC_F_RGB_SDRC_CRC_RESULT,
	MLSC_F_RGB_CCM9_BYPASS,
	MLSC_F_RGB_CCM9_SINGLE_MATRIX_EN,
	MLSC_F_RGB_CCM9_OUTER_SINGLE_CCM_EN,
	MLSC_F_RGB_CCM9_SAT_INPUT_EN,
	MLSC_F_RGB_CCM9_SINGLE_MATRIX,
	MLSC_F_RGB_CCM9_CCM_VECTORS_0_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_0_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_0_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_1_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_1_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_1_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_2_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_2_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_2_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_3_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_3_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_3_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_4_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_4_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_4_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_5_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_5_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_5_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_6_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_6_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_6_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_7_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_7_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_7_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_8_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_8_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_8_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_9_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_9_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_9_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_10_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_10_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_10_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_11_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_11_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_11_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_12_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_12_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_12_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_13_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_13_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_13_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_14_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_14_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_14_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_15_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_15_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_15_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_16_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_16_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_16_2,
	MLSC_F_RGB_CCM9_CCM_VECTORS_17_0,
	MLSC_F_RGB_CCM9_CCM_VECTORS_17_1,
	MLSC_F_RGB_CCM9_CCM_VECTORS_17_2,
	MLSC_F_RGB_CCM9_RED_ACC_SHIFT,
	MLSC_F_RGB_CCM9_GREEN_ACC_SHIFT,
	MLSC_F_RGB_CCM9_BLUE_ACC_SHIFT,
	MLSC_F_RGB_CCM9_OUTER_CCM_0_0,
	MLSC_F_RGB_CCM9_OUTER_CCM_0_1,
	MLSC_F_RGB_CCM9_OUTER_CCM_0_2,
	MLSC_F_RGB_CCM9_OUTER_CCM_1_0,
	MLSC_F_RGB_CCM9_OUTER_CCM_1_1,
	MLSC_F_RGB_CCM9_OUTER_CCM_1_2,
	MLSC_F_RGB_CCM9_OUTER_CCM_2_0,
	MLSC_F_RGB_CCM9_OUTER_CCM_2_1,
	MLSC_F_RGB_CCM9_OUTER_CCM_2_2,
	MLSC_F_RGB_CCM9_RED_ACC_SHIFT_OUTER,
	MLSC_F_RGB_CCM9_GREEN_ACC_SHIFT_OUTER,
	MLSC_F_RGB_CCM9_BLUE_ACC_SHIFT_OUTER,
	MLSC_F_RGB_CCM9_SAT_INPUT_THRESHOLD,
	MLSC_F_RGB_CCM9_REG_INTERFACE_VER,
	MLSC_F_RGB_CCM9_BLOCK_ID_CODE,
	MLSC_F_RGB_CCM9_CRC_SEED,
	MLSC_F_RGB_CCM9_CRC_RESULT,
	MLSC_F_RGB_GAMMARGB_BYPASS,
	MLSC_F_RGB_GAMMARGB_PEDESTAL_EN,
	MLSC_F_RGB_GAMMARGB_PEDESTAL_IN,
	MLSC_F_RGB_GAMMARGB_PEDESTAL_OUT,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_0,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_1,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_2,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_3,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_4,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_5,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_6,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_7,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_8,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_9,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_10,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_11,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_12,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_13,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_14,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_15,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_16,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_17,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_18,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_19,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_20,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_21,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_22,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_23,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_24,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_25,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_26,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_27,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_28,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_29,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_30,
	MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_31,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_0,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_1,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_2,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_3,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_4,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_5,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_6,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_7,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_8,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_9,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_10,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_11,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_12,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_13,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_14,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_15,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_16,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_17,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_18,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_19,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_20,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_21,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_22,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_23,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_24,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_25,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_26,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_27,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_28,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_29,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_30,
	MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_31,
	MLSC_F_RGB_GAMMARGB_R_DELTA_SIGN,
	MLSC_F_RGB_GAMMARGB_CRC_SEED,
	MLSC_F_RGB_GAMMARGB_CRC_RESULT,
	MLSC_F_RGB_SVHIST_BYPASS,
	MLSC_F_RGB_SVHIST_GRID_NUM_X,
	MLSC_F_RGB_SVHIST_GRID_NUM_Y,
	MLSC_F_RGB_SVHIST_GRID_SIZE_X,
	MLSC_F_RGB_SVHIST_GRID_SIZE_Y,
	MLSC_F_RGB_SVHIST_SUM_LSB,
	MLSC_F_RGB_SVHIST_SUM_MSB,
	MLSC_F_RGB_SVHIST_SQSUM_LSB,
	MLSC_F_RGB_SVHIST_SQSUM_MSB,
	MLSC_F_RGB_SVHIST_GRID_PIXEL_NUM_0_0,
	MLSC_F_RGB_SVHIST_GRID_PIXEL_NUM_0_1,
	MLSC_F_RGB_SVHIST_GRID_PIXEL_NUM_1_0,
	MLSC_F_RGB_SVHIST_GRID_PIXEL_NUM_1_1,
	MLSC_F_RGB_SVHIST_SELREGISTER_ROS,
	MLSC_F_RGB_SVHIST_SELREGISTER_ROS_OVERRIDE,
	MLSC_F_RGB_SVHIST_CRC_SEED,
	MLSC_F_RGB_SVHIST_CRC_RESULT,
	MLSC_F_RGB_RGBTOYUVFDPIG_BYPASS,
	MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_0_0,
	MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_0_1,
	MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_0_2,
	MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_1_0,
	MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_1_1,
	MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_1_2,
	MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_2_0,
	MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_2_1,
	MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_2_2,
	MLSC_F_RGB_RGBTOYUVFDPIG_LIMITS_0_0,
	MLSC_F_RGB_RGBTOYUVFDPIG_LIMITS_0_1,
	MLSC_F_RGB_RGBTOYUVFDPIG_LIMITS_1_0,
	MLSC_F_RGB_RGBTOYUVFDPIG_LIMITS_1_1,
	MLSC_F_RGB_RGBTOYUVFDPIG_LIMITS_2_0,
	MLSC_F_RGB_RGBTOYUVFDPIG_LIMITS_2_1,
	MLSC_F_RGB_RGBTOYUVFDPIG_LSHIFT,
	MLSC_F_RGB_RGBTOYUVFDPIG_OFFSET_0_0,
	MLSC_F_RGB_RGBTOYUVFDPIG_OFFSET_0_1,
	MLSC_F_RGB_RGBTOYUVFDPIG_OFFSET_0_2,
	MLSC_F_RGB_RGBTOYUVFDPIG_CRC_SEED,
	MLSC_F_RGB_RGBTOYUVFDPIG_CRC_RESULT,
	MLSC_F_YUV_DSFDPIG_BYPASS,
	MLSC_F_YUV_DSFDPIG_OUT_FORMAT_TYPE,
	MLSC_F_YUV_DSFDPIG_OUTPUT_W,
	MLSC_F_YUV_DSFDPIG_OUTPUT_H,
	MLSC_F_YUV_DSFDPIG_SCALE_X,
	MLSC_F_YUV_DSFDPIG_SCALE_Y,
	MLSC_F_YUV_DSFDPIG_INV_SCALE_X,
	MLSC_F_YUV_DSFDPIG_INV_SCALE_Y,
	MLSC_F_YUV_DSFDPIG_INV_SHIFT_X,
	MLSC_F_YUV_DSFDPIG_INV_SHIFT_Y,
	MLSC_F_YUV_DSFDPIG_CROP_EN,
	MLSC_F_YUV_DSFDPIG_CROP_START_X,
	MLSC_F_YUV_DSFDPIG_CROP_START_Y,
	MLSC_F_YUV_DSFDPIG_CROP_SIZE_X,
	MLSC_F_YUV_DSFDPIG_CROP_SIZE_Y,
	MLSC_F_YUV_DSFDPIG_CRC_SEED,
	MLSC_F_YUV_DSFDPIG_CRC_RESULT,
	MLSC_F_RGB_RGBTOYUVCAV_BYPASS,
	MLSC_F_RGB_RGBTOYUVCAV_COEFF_0_0,
	MLSC_F_RGB_RGBTOYUVCAV_COEFF_0_1,
	MLSC_F_RGB_RGBTOYUVCAV_COEFF_0_2,
	MLSC_F_RGB_RGBTOYUVCAV_COEFF_1_0,
	MLSC_F_RGB_RGBTOYUVCAV_COEFF_1_1,
	MLSC_F_RGB_RGBTOYUVCAV_COEFF_1_2,
	MLSC_F_RGB_RGBTOYUVCAV_COEFF_2_0,
	MLSC_F_RGB_RGBTOYUVCAV_COEFF_2_1,
	MLSC_F_RGB_RGBTOYUVCAV_COEFF_2_2,
	MLSC_F_RGB_RGBTOYUVCAV_LIMITS_0_0,
	MLSC_F_RGB_RGBTOYUVCAV_LIMITS_0_1,
	MLSC_F_RGB_RGBTOYUVCAV_LIMITS_1_0,
	MLSC_F_RGB_RGBTOYUVCAV_LIMITS_1_1,
	MLSC_F_RGB_RGBTOYUVCAV_LIMITS_2_0,
	MLSC_F_RGB_RGBTOYUVCAV_LIMITS_2_1,
	MLSC_F_RGB_RGBTOYUVCAV_LSHIFT,
	MLSC_F_RGB_RGBTOYUVCAV_OFFSET_0_0,
	MLSC_F_RGB_RGBTOYUVCAV_OFFSET_0_1,
	MLSC_F_RGB_RGBTOYUVCAV_OFFSET_0_2,
	MLSC_F_RGB_RGBTOYUVCAV_CRC_SEED,
	MLSC_F_RGB_RGBTOYUVCAV_CRC_RESULT,
	MLSC_F_YUV_DSCAV_BYPASS,
	MLSC_F_YUV_DSCAV_OUT_FORMAT_TYPE,
	MLSC_F_YUV_DSCAV_OUTPUT_W,
	MLSC_F_YUV_DSCAV_OUTPUT_H,
	MLSC_F_YUV_DSCAV_SCALE_X,
	MLSC_F_YUV_DSCAV_SCALE_Y,
	MLSC_F_YUV_DSCAV_INV_SCALE_X,
	MLSC_F_YUV_DSCAV_INV_SCALE_Y,
	MLSC_F_YUV_DSCAV_INV_SHIFT_X,
	MLSC_F_YUV_DSCAV_INV_SHIFT_Y,
	MLSC_F_YUV_DSCAV_CROP_EN,
	MLSC_F_YUV_DSCAV_CROP_START_X,
	MLSC_F_YUV_DSCAV_CROP_START_Y,
	MLSC_F_YUV_DSCAV_CROP_SIZE_X,
	MLSC_F_YUV_DSCAV_CROP_SIZE_Y,
	MLSC_F_YUV_DSCAV_CRC_SEED,
	MLSC_F_YUV_DSCAV_CRC_RESULT,
	MLSC_F_RGB_RGB2Y_BYPASS,
	MLSC_F_RGB_RGB2Y_WEIGHT_R,
	MLSC_F_RGB_RGB2Y_WEIGHT_G,
	MLSC_F_RGB_RGB2Y_WEIGHT_B,
	MLSC_F_RGB_RGB2Y_CRC_SEED,
	MLSC_F_RGB_RGB2Y_CRC_RESULT,
	MLSC_F_Y_DSLME_BYPASS,
	MLSC_F_Y_DSLME_OUT_W,
	MLSC_F_Y_DSLME_OUT_H,
	MLSC_F_Y_DSLME_SCALE_FACTOR_X,
	MLSC_F_Y_DSLME_SCALE_FACTOR_Y,
	MLSC_F_Y_DSLME_INV_SCALE_X,
	MLSC_F_Y_DSLME_INV_SCALE_Y,
	MLSC_F_Y_DSLME_INV_SHIFT_X,
	MLSC_F_Y_DSLME_INV_SHIFT_Y,
	MLSC_F_Y_DSLME_CROP_EN,
	MLSC_F_Y_DSLME_CROP_START_X,
	MLSC_F_Y_DSLME_CROP_START_Y,
	MLSC_F_Y_DSLME_CROP_SIZE_X,
	MLSC_F_Y_DSLME_CROP_SIZE_Y,
	MLSC_F_Y_DSLME_CRC_SEED,
	MLSC_F_Y_DSLME_CRC_RESULT,
	MLSC_F_Y_MENR_BYPASS,
	MLSC_F_Y_MENR_BYPASSFALLBACKCALC,
	MLSC_F_Y_MENR_BYPASSVERTICALCALC,
	MLSC_F_Y_MENR_HNORM_RADIAL_CTRL_EN,
	MLSC_F_Y_MENR_VMAP_Y_MULT_RADIAL_CTRL_EN,
	MLSC_F_Y_MENR_VMAP_Y_TH_RADIAL_CTRL_EN,
	MLSC_F_Y_MENR_CENTER_CIRCLE_SQUARED,
	MLSC_F_Y_MENR_CROPX,
	MLSC_F_Y_MENR_CROPY,
	MLSC_F_Y_MENR_HSUPPORT,
	MLSC_F_Y_MENR_LUMA_DEP_THRESH_EN,
	MLSC_F_Y_MENR_MAPY_EN,
	MLSC_F_Y_MENR_MAPYMULT,
	MLSC_F_Y_MENR_MAPYMULT_UP,
	MLSC_F_Y_MENR_MAPYTHRESH,
	MLSC_F_Y_MENR_MAPYTHRESH_UP,
	MLSC_F_Y_MENR_NORM_SHIFTY,
	MLSC_F_Y_MENR_RADIAL_GAIN,
	MLSC_F_Y_MENR_RADIAL_GAIN_SHIFTER,
	MLSC_F_Y_MENR_RADIALGAIN_EN,
	MLSC_F_Y_MENR_DFILTER_ROWS,
	MLSC_F_Y_MENR_VERTFILTERLENGTH,
	MLSC_F_Y_MENR_VERTFILTERLENGTH_MAX_ROW,
	MLSC_F_Y_MENR_VERTFILTERLENGTH_MIN_ROW,
	MLSC_F_Y_MENR_VERTFILTERLENGTH_UP,
	MLSC_F_Y_MENR_WLUMA_IIR_LENGTH_FACTOR,
	MLSC_F_Y_MENR_WLUMA_LUMA_KNEE,
	MLSC_F_Y_MENR_WLUMA_MAPY_THRESH_FACTOR,
	MLSC_F_Y_MENR_WLUMA_MAX_VER_IIR_LENGTH,
	MLSC_F_Y_MENR_WLUMA_MIN_MAPY_THRESH,
	MLSC_F_Y_MENR_X_IMAGE_SIZE,
	MLSC_F_Y_MENR_XBIN,
	MLSC_F_Y_MENR_Y_IMAGE_SIZE,
	MLSC_F_Y_MENR_YBIN,
	MLSC_F_Y_MENR_YMULT_EN,
	MLSC_F_Y_MENR_YNORM,
	MLSC_F_Y_MENR_YNORM_UP,
	MLSC_F_Y_MENR_MENR_XPNTSTBL_0_0,
	MLSC_F_Y_MENR_MENR_XPNTSTBL_0_1,
	MLSC_F_Y_MENR_MENR_XPNTSTBL_0_2,
	MLSC_F_Y_MENR_MENR_XPNTSTBL_0_3,
	MLSC_F_Y_MENR_MENR_XPNTSTBL_0_4,
	MLSC_F_Y_MENR_MENR_XPNTSTBL_0_5,
	MLSC_F_Y_MENR_MENR_XPNTSTBL_0_6,
	MLSC_F_Y_MENR_MENR_XPNTSTBL_0_7,
	MLSC_F_Y_MENR_MENR_H_RGAINTBL_0_0,
	MLSC_F_Y_MENR_MENR_H_RGAINTBL_0_1,
	MLSC_F_Y_MENR_MENR_H_RGAINTBL_0_2,
	MLSC_F_Y_MENR_MENR_H_RGAINTBL_0_3,
	MLSC_F_Y_MENR_MENR_H_RGAINTBL_0_4,
	MLSC_F_Y_MENR_MENR_H_RGAINTBL_0_5,
	MLSC_F_Y_MENR_MENR_H_RGAINTBL_0_6,
	MLSC_F_Y_MENR_MENR_H_RGAINTBL_0_7,
	MLSC_F_Y_MENR_MENR_V_RGAINTBL_0_0,
	MLSC_F_Y_MENR_MENR_V_RGAINTBL_0_1,
	MLSC_F_Y_MENR_MENR_V_RGAINTBL_0_2,
	MLSC_F_Y_MENR_MENR_V_RGAINTBL_0_3,
	MLSC_F_Y_MENR_MENR_V_RGAINTBL_0_4,
	MLSC_F_Y_MENR_MENR_V_RGAINTBL_0_5,
	MLSC_F_Y_MENR_MENR_V_RGAINTBL_0_6,
	MLSC_F_Y_MENR_MENR_V_RGAINTBL_0_7,
	MLSC_F_Y_MENR_ELLIPTIC_FACTOR_A,
	MLSC_F_Y_MENR_ELLIPTIC_FACTOR_B,
	MLSC_F_Y_MENR_CRC_SEED,
	MLSC_F_Y_MENR_CRC_RESULT,
	MLSC_F_Y_EDGESCORE_BYPASS,
	MLSC_F_Y_EDGESCORE_EDGE_SCORE_ACCUM,
	MLSC_F_Y_EDGESCORE_SELREGISTER_ROS,
	MLSC_F_Y_EDGESCORE_SELREGISTER_ROS_OVERRIDE,
	MLSC_F_YUV_GLPGL0_BYPASS,
	MLSC_F_YUV_GLPGL0_BIT_10_MODE_EN,
	MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_0_0,
	MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_0_1,
	MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_0_2,
	MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_1_0,
	MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_1_1,
	MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_1_2,
	MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_2_0,
	MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_2_1,
	MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_2_2,
	MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_0_0,
	MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_0_1,
	MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_0_2,
	MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_1_0,
	MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_1_1,
	MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_1_2,
	MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_2_0,
	MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_2_1,
	MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_2_2,
	MLSC_F_YUV_GLPGL0_LPF_Y_NORM,
	MLSC_F_YUV_GLPGL0_LPF_UV_NORM,
	MLSC_F_YUV_GLPGL0_DOWNSCALER_SRC_VSIZE,
	MLSC_F_YUV_GLPGL0_DOWNSCALER_SRC_HSIZE,
	MLSC_F_YUV_GLPGL0_DOWNSCALER_DST_VSIZE,
	MLSC_F_YUV_GLPGL0_DOWNSCALER_DST_HSIZE,
	MLSC_F_YUV_GLPGL0_CRC_SEED,
	MLSC_F_YUV_GLPGL0_CRC_RESULT,
	MLSC_F_YUV_GLPGL0_GF_CORE_HBI,
	MLSC_F_YUV_GLPGL0_GF_CORE_WGTCNT,
	MLSC_F_YUV_GLPGL0_PIPE_CORE_HBI,
	MLSC_F_YUV_GLPGL0_PIPE_CORE_WGTCNT,
	MLSC_F_YUV_GLPGL1_BYPASS,
	MLSC_F_YUV_GLPGL1_BIT_10_MODE_EN,
	MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_0_0,
	MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_0_1,
	MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_0_2,
	MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_1_0,
	MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_1_1,
	MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_1_2,
	MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_2_0,
	MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_2_1,
	MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_2_2,
	MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_0_0,
	MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_0_1,
	MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_0_2,
	MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_1_0,
	MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_1_1,
	MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_1_2,
	MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_2_0,
	MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_2_1,
	MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_2_2,
	MLSC_F_YUV_GLPGL1_LPF_Y_NORM,
	MLSC_F_YUV_GLPGL1_LPF_UV_NORM,
	MLSC_F_YUV_GLPGL1_DOWNSCALER_SRC_VSIZE,
	MLSC_F_YUV_GLPGL1_DOWNSCALER_SRC_HSIZE,
	MLSC_F_YUV_GLPGL1_DOWNSCALER_DST_VSIZE,
	MLSC_F_YUV_GLPGL1_DOWNSCALER_DST_HSIZE,
	MLSC_F_YUV_GLPGL1_CRC_SEED,
	MLSC_F_YUV_GLPGL1_CRC_RESULT,
	MLSC_F_YUV_GLPGL1_GF_CORE_HBI,
	MLSC_F_YUV_GLPGL1_GF_CORE_WGTCNT,
	MLSC_F_YUV_GLPGL1_PIPE_CORE_HBI,
	MLSC_F_YUV_GLPGL1_PIPE_CORE_WGTCNT,
	MLSC_F_YUV_GLPGL2_BYPASS,
	MLSC_F_YUV_GLPGL2_BIT_10_MODE_EN,
	MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_0_0,
	MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_0_1,
	MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_0_2,
	MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_1_0,
	MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_1_1,
	MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_1_2,
	MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_2_0,
	MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_2_1,
	MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_2_2,
	MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_0_0,
	MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_0_1,
	MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_0_2,
	MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_1_0,
	MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_1_1,
	MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_1_2,
	MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_2_0,
	MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_2_1,
	MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_2_2,
	MLSC_F_YUV_GLPGL2_LPF_Y_NORM,
	MLSC_F_YUV_GLPGL2_LPF_UV_NORM,
	MLSC_F_YUV_GLPGL2_DOWNSCALER_SRC_VSIZE,
	MLSC_F_YUV_GLPGL2_DOWNSCALER_SRC_HSIZE,
	MLSC_F_YUV_GLPGL2_DOWNSCALER_DST_VSIZE,
	MLSC_F_YUV_GLPGL2_DOWNSCALER_DST_HSIZE,
	MLSC_F_YUV_GLPGL2_CRC_SEED,
	MLSC_F_YUV_GLPGL2_CRC_RESULT,
	MLSC_F_YUV_GLPGL2_GF_CORE_HBI,
	MLSC_F_YUV_GLPGL2_GF_CORE_WGTCNT,
	MLSC_F_YUV_GLPGL2_PIPE_CORE_HBI,
	MLSC_F_YUV_GLPGL2_PIPE_CORE_WGTCNT,
	MLSC_F_YUV_GLPGL3_BYPASS,
	MLSC_F_YUV_GLPGL3_BIT_10_MODE_EN,
	MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_0_0,
	MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_0_1,
	MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_0_2,
	MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_1_0,
	MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_1_1,
	MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_1_2,
	MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_2_0,
	MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_2_1,
	MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_2_2,
	MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_0_0,
	MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_0_1,
	MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_0_2,
	MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_1_0,
	MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_1_1,
	MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_1_2,
	MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_2_0,
	MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_2_1,
	MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_2_2,
	MLSC_F_YUV_GLPGL3_LPF_Y_NORM,
	MLSC_F_YUV_GLPGL3_LPF_UV_NORM,
	MLSC_F_YUV_GLPGL3_DOWNSCALER_SRC_VSIZE,
	MLSC_F_YUV_GLPGL3_DOWNSCALER_SRC_HSIZE,
	MLSC_F_YUV_GLPGL3_DOWNSCALER_DST_VSIZE,
	MLSC_F_YUV_GLPGL3_DOWNSCALER_DST_HSIZE,
	MLSC_F_YUV_GLPGL3_CRC_SEED,
	MLSC_F_YUV_GLPGL3_CRC_RESULT,
	MLSC_F_YUV_GLPGL3_GAUSSIAN_CRC_RESULT,
	MLSC_F_YUV_GLPGL3_GF_CORE_HBI,
	MLSC_F_YUV_GLPGL3_GF_CORE_WGTCNT,
	MLSC_F_YUV_GLPGL3_PIPE_CORE_HBI,
	MLSC_F_YUV_GLPGL3_PIPE_CORE_WGTCNT,
	MLSC_REG_FIELD_CNT
};

struct pmio_field_desc mlsc_field_descs[] = {
	[MLSC_F_CMDQ_ENABLE] = PMIO_FIELD_DESC(MLSC_R_CMDQ_ENABLE, 0, 0),
	[MLSC_F_CMDQ_STOP_CRPT_ENABLE] = PMIO_FIELD_DESC(MLSC_R_CMDQ_STOP_CRPT_ENABLE, 0, 0),
	[MLSC_F_SW_RESET] = PMIO_FIELD_DESC(MLSC_R_SW_RESET, 0, 0),
	[MLSC_F_SW_CORE_RESET] = PMIO_FIELD_DESC(MLSC_R_SW_CORE_RESET, 0, 0),
	[MLSC_F_SW_APB_RESET] = PMIO_FIELD_DESC(MLSC_R_SW_APB_RESET, 0, 0),
	[MLSC_F_TRANS_STOP_REQ] = PMIO_FIELD_DESC(MLSC_R_TRANS_STOP_REQ, 0, 0),
	[MLSC_F_TRANS_STOP_REQ_RDY] = PMIO_FIELD_DESC(MLSC_R_TRANS_STOP_REQ_RDY, 0, 0),
	[MLSC_F_IP_CLOCK_DOWN_MODE] = PMIO_FIELD_DESC(MLSC_R_IP_CLOCK_DOWN_MODE, 0, 0),
	[MLSC_F_IP_PROCESSING] = PMIO_FIELD_DESC(MLSC_R_IP_PROCESSING, 0, 0),
	[MLSC_F_FORCE_INTERNAL_CLOCK] = PMIO_FIELD_DESC(MLSC_R_FORCE_INTERNAL_CLOCK, 0, 0),
	[MLSC_F_DEBUG_CLOCK_ENABLE] = PMIO_FIELD_DESC(MLSC_R_DEBUG_CLOCK_ENABLE, 0, 0),
	[MLSC_F_IP_POST_FRAME_GAP] = PMIO_FIELD_DESC(MLSC_R_IP_POST_FRAME_GAP, 0, 31),
	[MLSC_F_IP_DRCG_ENABLE] = PMIO_FIELD_DESC(MLSC_R_IP_DRCG_ENABLE, 0, 0),
	[MLSC_F_AUTO_IGNORE_INTERRUPT_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_AUTO_IGNORE_INTERRUPT_ENABLE, 0, 0),
	[MLSC_F_AUTO_IGNORE_PREADY_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_AUTO_IGNORE_PREADY_ENABLE, 0, 0),
	[MLSC_F_IP_USE_SW_FINISH_COND] = PMIO_FIELD_DESC(MLSC_R_IP_USE_SW_FINISH_COND, 0, 0),
	[MLSC_F_SW_FINISH_COND_ENABLE] = PMIO_FIELD_DESC(MLSC_R_SW_FINISH_COND_ENABLE, 0, 25),
	[MLSC_F_IP_CORRUPTED_COND_ENABLE] = PMIO_FIELD_DESC(MLSC_R_IP_CORRUPTED_COND_ENABLE, 0, 19),
	[MLSC_F_IP_USE_OTF_IN_FOR_PATH_6] = PMIO_FIELD_DESC(MLSC_R_IP_USE_OTF_PATH_67, 0, 0),
	[MLSC_F_IP_USE_OTF_IN_FOR_PATH_7] = PMIO_FIELD_DESC(MLSC_R_IP_USE_OTF_PATH_67, 8, 8),
	[MLSC_F_IP_USE_OTF_IN_FOR_PATH_4] = PMIO_FIELD_DESC(MLSC_R_IP_USE_OTF_PATH_45, 0, 0),
	[MLSC_F_IP_USE_OTF_IN_FOR_PATH_5] = PMIO_FIELD_DESC(MLSC_R_IP_USE_OTF_PATH_45, 8, 8),
	[MLSC_F_IP_USE_OTF_OUT_FOR_PATH_4] = PMIO_FIELD_DESC(MLSC_R_IP_USE_OTF_PATH_45, 16, 16),
	[MLSC_F_IP_USE_OTF_OUT_FOR_PATH_5] = PMIO_FIELD_DESC(MLSC_R_IP_USE_OTF_PATH_45, 24, 24),
	[MLSC_F_IP_USE_OTF_IN_FOR_PATH_2] = PMIO_FIELD_DESC(MLSC_R_IP_USE_OTF_PATH_23, 0, 0),
	[MLSC_F_IP_USE_OTF_IN_FOR_PATH_3] = PMIO_FIELD_DESC(MLSC_R_IP_USE_OTF_PATH_23, 8, 8),
	[MLSC_F_IP_USE_OTF_OUT_FOR_PATH_2] = PMIO_FIELD_DESC(MLSC_R_IP_USE_OTF_PATH_23, 16, 16),
	[MLSC_F_IP_USE_OTF_OUT_FOR_PATH_3] = PMIO_FIELD_DESC(MLSC_R_IP_USE_OTF_PATH_23, 24, 24),
	[MLSC_F_IP_USE_OTF_IN_FOR_PATH_0] = PMIO_FIELD_DESC(MLSC_R_IP_USE_OTF_PATH_01, 0, 0),
	[MLSC_F_IP_USE_OTF_IN_FOR_PATH_1] = PMIO_FIELD_DESC(MLSC_R_IP_USE_OTF_PATH_01, 8, 8),
	[MLSC_F_IP_USE_OTF_OUT_FOR_PATH_0] = PMIO_FIELD_DESC(MLSC_R_IP_USE_OTF_PATH_01, 16, 16),
	[MLSC_F_IP_USE_OTF_OUT_FOR_PATH_1] = PMIO_FIELD_DESC(MLSC_R_IP_USE_OTF_PATH_01, 24, 24),
	[MLSC_F_IP_USE_CINFIFO_NEW_FRAME_IN] =
		PMIO_FIELD_DESC(MLSC_R_IP_USE_CINFIFO_NEW_FRAME_IN, 0, 0),
	[MLSC_F_IP_USE_EXT_MEM_ENABLE] = PMIO_FIELD_DESC(MLSC_R_IP_USE_EXT_MEM_ENABLE, 0, 0),
	[MLSC_F_CHAIN_IMG_WIDTH] = PMIO_FIELD_DESC(MLSC_R_CHAIN_IMG_SIZE, 0, 15),
	[MLSC_F_CHAIN_IMG_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_CHAIN_IMG_SIZE, 16, 31),
	[MLSC_F_FDPIG_IMG_WIDTH] = PMIO_FIELD_DESC(MLSC_R_FDPIG_IMG_SIZE, 0, 15),
	[MLSC_F_FDPIG_IMG_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_FDPIG_IMG_SIZE, 16, 31),
	[MLSC_F_CAV_IMG_WIDTH] = PMIO_FIELD_DESC(MLSC_R_CAV_IMG_SIZE, 0, 15),
	[MLSC_F_CAV_IMG_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_CAV_IMG_SIZE, 16, 31),
	[MLSC_F_LME_IMG_WIDTH] = PMIO_FIELD_DESC(MLSC_R_LME_IMG_SIZE, 0, 15),
	[MLSC_F_LME_IMG_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_LME_IMG_SIZE, 16, 31),
	[MLSC_F_GLPG_L1_IMG_WIDTH] = PMIO_FIELD_DESC(MLSC_R_GLPG_L1_IMG_SIZE, 0, 15),
	[MLSC_F_GLPG_L1_IMG_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_GLPG_L1_IMG_SIZE, 16, 31),
	[MLSC_F_GLPG_L2_IMG_WIDTH] = PMIO_FIELD_DESC(MLSC_R_GLPG_L2_IMG_SIZE, 0, 15),
	[MLSC_F_GLPG_L2_IMG_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_GLPG_L2_IMG_SIZE, 16, 31),
	[MLSC_F_GLPG_L3_IMG_WIDTH] = PMIO_FIELD_DESC(MLSC_R_GLPG_L3_IMG_SIZE, 0, 15),
	[MLSC_F_GLPG_L3_IMG_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_GLPG_L3_IMG_SIZE, 16, 31),
	[MLSC_F_GLPG_G4_IMG_WIDTH] = PMIO_FIELD_DESC(MLSC_R_GLPG_G4_IMG_SIZE, 0, 15),
	[MLSC_F_GLPG_G4_IMG_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_GLPG_G4_IMG_SIZE, 16, 31),
	[MLSC_F_RDMA_IN_YUV_FORMAT] = PMIO_FIELD_DESC(MLSC_R_RDMA_IN_FORMAT, 0, 0),
	[MLSC_F_RDMA_IN_UV_ALIGN] = PMIO_FIELD_DESC(MLSC_R_RDMA_IN_FORMAT, 1, 1),
	[MLSC_F_LMEDS_INPUT_SELECT] = PMIO_FIELD_DESC(MLSC_R_CHAIN_MUX_SELECT, 0, 0),
	[MLSC_F_CHAIN_INPUT_0_SELECT] = PMIO_FIELD_DESC(MLSC_R_CHAIN_INPUT_0_SELECT, 0, 0),
	[MLSC_F_CHAIN_RDMA_CH_SELECT] = PMIO_FIELD_DESC(MLSC_R_CHAIN_RDMA_CH_SELECT, 0, 1),
	[MLSC_F_CHAIN_LBCTRL_OFFSET_GRP0_C0] =
		PMIO_FIELD_DESC(MLSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C0, 0, 15),
	[MLSC_F_CHAIN_LBCTRL_OFFSET_GRP1_C0] =
		PMIO_FIELD_DESC(MLSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C0, 16, 31),
	[MLSC_F_CHAIN_LBCTRL_OFFSET_GRP0_C1] =
		PMIO_FIELD_DESC(MLSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C1, 0, 15),
	[MLSC_F_CHAIN_LBCTRL_OFFSET_GRP1_C1] =
		PMIO_FIELD_DESC(MLSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C1, 16, 31),
	[MLSC_F_CHAIN_LBCTRL_OFFSET_GRP0_C2] =
		PMIO_FIELD_DESC(MLSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C2, 0, 15),
	[MLSC_F_CHAIN_LBCTRL_OFFSET_GRP1_C2] =
		PMIO_FIELD_DESC(MLSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C2, 16, 31),
	[MLSC_F_CHAIN_LBCTRL_OFFSET_GRP0_C3] =
		PMIO_FIELD_DESC(MLSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C3, 0, 15),
	[MLSC_F_CHAIN_LBCTRL_OFFSET_GRP1_C3] =
		PMIO_FIELD_DESC(MLSC_R_CHAIN_LBCTRL_OFFSET_GRP0TO1_C3, 16, 31),
	[MLSC_F_TILE_TO_OTF_ENABLE] = PMIO_FIELD_DESC(MLSC_R_SBWC_32X4_CTRL_0, 0, 0),
	[MLSC_F_OTF_TO_TILE_ENABLE_L0] = PMIO_FIELD_DESC(MLSC_R_SBWC_32X4_CTRL_0, 1, 1),
	[MLSC_F_OTF_TO_TILE_ENABLE_L1] = PMIO_FIELD_DESC(MLSC_R_SBWC_32X4_CTRL_0, 2, 2),
	[MLSC_F_OTF_TO_TILE_ENABLE_L2] = PMIO_FIELD_DESC(MLSC_R_SBWC_32X4_CTRL_0, 3, 3),
	[MLSC_F_OTF_TO_TILE_OUT_HBLANK_L0] = PMIO_FIELD_DESC(MLSC_R_SBWC_32X4_CTRL_0, 16, 31),
	[MLSC_F_OTF_TO_TILE_OUT_HBLANK_L1] = PMIO_FIELD_DESC(MLSC_R_SBWC_32X4_CTRL_1, 0, 15),
	[MLSC_F_OTF_TO_TILE_OUT_HBLANK_L2] = PMIO_FIELD_DESC(MLSC_R_SBWC_32X4_CTRL_1, 16, 31),
	[MLSC_F_GLPGBYPASS_10BIT_OUT_EN] = PMIO_FIELD_DESC(MLSC_R_GLPGBYPASS_OUT_FORMAT, 0, 0),
	[MLSC_F_SVHISTSELREGISTER] = PMIO_FIELD_DESC(MLSC_R_SVHISTSELREGISTER, 0, 0),
	[MLSC_F_SVHISTSELREGISTER_ROS] = PMIO_FIELD_DESC(MLSC_R_SVHISTSELREGISTER, 1, 1),
	[MLSC_F_SVHISTSELREGISTERMODE] = PMIO_FIELD_DESC(MLSC_R_SVHISTSELREGISTERMODE, 0, 0),
	[MLSC_F_SVHIST_SHADOW_DISABLE] = PMIO_FIELD_DESC(MLSC_R_SVHIST_SHADOW_CONTROL, 0, 0),
	[MLSC_F_SVHIST_SHADOW_SW_TRIGGER] = PMIO_FIELD_DESC(MLSC_R_SVHIST_SHADOW_SW_TRIGGER, 0, 0),
	[MLSC_F_EDGESCORESELREGISTER] = PMIO_FIELD_DESC(MLSC_R_EDGESCORESELREGISTER, 0, 0),
	[MLSC_F_EDGESCORESELREGISTER_ROS] = PMIO_FIELD_DESC(MLSC_R_EDGESCORESELREGISTER, 1, 1),
	[MLSC_F_EDGESCORESELREGISTERMODE] = PMIO_FIELD_DESC(MLSC_R_EDGESCORESELREGISTERMODE, 0, 0),
	[MLSC_F_EDGESCORE_SHADOW_DISABLE] = PMIO_FIELD_DESC(MLSC_R_EDGESCORE_SHADOW_CONTROL, 0, 0),
	[MLSC_F_EDGESCORE_SHADOW_SW_TRIGGER] =
		PMIO_FIELD_DESC(MLSC_R_EDGESCORE_SHADOW_SW_TRIGGER, 0, 0),
	[MLSC_F_LIC_CORE_INIT] = PMIO_FIELD_DESC(MLSC_R_LIC_CORE_INIT, 0, 0),
	[MLSC_F_FRO_FRAME_NUM_SVHIST] = PMIO_FIELD_DESC(MLSC_R_FRO_FRAME_NUM, 0, 3),
	[MLSC_F_FRO_FRAME_NUM_DSFDPIG] = PMIO_FIELD_DESC(MLSC_R_FRO_FRAME_NUM, 4, 7),
	[MLSC_F_FRO_FRAME_NUM_DSCAV] = PMIO_FIELD_DESC(MLSC_R_FRO_FRAME_NUM, 8, 11),
	[MLSC_F_FRO_FRAME_NUM_DSLME_EDGESCORE] = PMIO_FIELD_DESC(MLSC_R_FRO_FRAME_NUM, 12, 15),
	[MLSC_F_TRS_VOTF_TOKEN_APB_IN_HIST_EN] = PMIO_FIELD_DESC(MLSC_R_TRS_VOTF_TOKEN_CTRL, 0, 0),
	[MLSC_F_TRS_VOTF_TOKEN_AXI_OUT_HIST_EN] = PMIO_FIELD_DESC(MLSC_R_TRS_VOTF_TOKEN_CTRL, 1, 1),
	[MLSC_F_TRS_VOTF_TOKEN_HIST_INDEX] =
		PMIO_FIELD_DESC(MLSC_R_TRS_VOTF_TOKEN_HIST_INDEX, 0, 31),
	[MLSC_F_TRS_VOTF_TOKEN_APB_IN_HIST_0_TO_3] =
		PMIO_FIELD_DESC(MLSC_R_TRS_VOTF_TOKEN_APB_IN_HIST_0_TO_3, 0, 31),
	[MLSC_F_TRS_VOTF_TOKEN_APB_IN_HIST_4_TO_7] =
		PMIO_FIELD_DESC(MLSC_R_TRS_VOTF_TOKEN_APB_IN_HIST_4_TO_7, 0, 31),
	[MLSC_F_TRS_VOTF_TOKEN_APB_IN_HIST_8_TO_11] =
		PMIO_FIELD_DESC(MLSC_R_TRS_VOTF_TOKEN_APB_IN_HIST_8_TO_11, 0, 31),
	[MLSC_F_TRS_VOTF_TOKEN_AXI_OUT_HIST_0_TO_3] =
		PMIO_FIELD_DESC(MLSC_R_TRS_VOTF_TOKEN_AXI_OUT_HIST_0_TO_3, 0, 31),
	[MLSC_F_TRS_VOTF_TOKEN_AXI_OUT_HIST_4_TO_7] =
		PMIO_FIELD_DESC(MLSC_R_TRS_VOTF_TOKEN_AXI_OUT_HIST_4_TO_7, 0, 31),
	[MLSC_F_TRS_VOTF_TOKEN_AXI_OUT_HIST_8_TO_11] =
		PMIO_FIELD_DESC(MLSC_R_TRS_VOTF_TOKEN_AXI_OUT_HIST_8_TO_11, 0, 31),
	[MLSC_F_TWS_VOTF_TOKEN_APB_IN_HIST_EN] = PMIO_FIELD_DESC(MLSC_R_TWS_VOTF_TOKEN_CTRL, 0, 0),
	[MLSC_F_TWS_VOTF_TOKEN_AXI_OUT_HIST_EN] = PMIO_FIELD_DESC(MLSC_R_TWS_VOTF_TOKEN_CTRL, 1, 1),
	[MLSC_F_TWS_VOTF_TOKEN_HIST_INDEX] =
		PMIO_FIELD_DESC(MLSC_R_TWS_VOTF_TOKEN_HIST_INDEX, 0, 31),
	[MLSC_F_TWS_VOTF_TOKEN_APB_IN_HIST_0_TO_3] =
		PMIO_FIELD_DESC(MLSC_R_TWS_VOTF_TOKEN_APB_IN_HIST_0_TO_3, 0, 31),
	[MLSC_F_TWS_VOTF_TOKEN_APB_IN_HIST_4_TO_7] =
		PMIO_FIELD_DESC(MLSC_R_TWS_VOTF_TOKEN_APB_IN_HIST_4_TO_7, 0, 31),
	[MLSC_F_TWS_VOTF_TOKEN_APB_IN_HIST_8_TO_11] =
		PMIO_FIELD_DESC(MLSC_R_TWS_VOTF_TOKEN_APB_IN_HIST_8_TO_11, 0, 31),
	[MLSC_F_TWS_VOTF_TOKEN_AXI_OUT_HIST_0_TO_3] =
		PMIO_FIELD_DESC(MLSC_R_TWS_VOTF_TOKEN_AXI_OUT_HIST_0_TO_3, 0, 31),
	[MLSC_F_TWS_VOTF_TOKEN_AXI_OUT_HIST_4_TO_7] =
		PMIO_FIELD_DESC(MLSC_R_TWS_VOTF_TOKEN_AXI_OUT_HIST_4_TO_7, 0, 31),
	[MLSC_F_TWS_VOTF_TOKEN_AXI_OUT_HIST_8_TO_11] =
		PMIO_FIELD_DESC(MLSC_R_TWS_VOTF_TOKEN_AXI_OUT_HIST_8_TO_11, 0, 31),
	[MLSC_F_CHAIN_DEBUG_CNT_SEL] = PMIO_FIELD_DESC(MLSC_R_CHAIN_DEBUG_CNT_SEL, 0, 7),
	[MLSC_F_CHAIN_DEBUG_ROW_CNT] = PMIO_FIELD_DESC(MLSC_R_CHAIN_DEBUG_CNT_VAL, 0, 15),
	[MLSC_F_CHAIN_DEBUG_COL_CNT] = PMIO_FIELD_DESC(MLSC_R_CHAIN_DEBUG_CNT_VAL, 16, 31),
	[MLSC_F_ALLOC_SR_ENABLE] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_ENABLE, 0, 0),
	[MLSC_F_ALLOC_SR_GRP0] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_GRP_0TO3, 0, 2),
	[MLSC_F_ALLOC_SR_GRP1] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_GRP_0TO3, 8, 10),
	[MLSC_F_ALLOC_SR_GRP2] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_GRP_0TO3, 16, 18),
	[MLSC_F_ALLOC_SR_GRP3] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_GRP_0TO3, 24, 26),
	[MLSC_F_ALLOC_SR_GRP4] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_GRP_4TO7, 0, 2),
	[MLSC_F_ALLOC_SR_GRP5] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_GRP_4TO7, 8, 10),
	[MLSC_F_ALLOC_SR_GRP6] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_GRP_4TO7, 16, 18),
	[MLSC_F_ALLOC_SR_GRP7] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_GRP_4TO7, 24, 26),
	[MLSC_F_ALLOC_SR_GRP8] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_GRP_8TO11, 0, 2),
	[MLSC_F_ALLOC_SR_GRP9] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_GRP_8TO11, 8, 10),
	[MLSC_F_ALLOC_SR_GRP10] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_GRP_8TO11, 16, 18),
	[MLSC_F_ALLOC_SR_GRP11] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_GRP_8TO11, 24, 26),
	[MLSC_F_ALLOC_SR_GRP12] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_GRP_12TO15, 0, 2),
	[MLSC_F_ALLOC_SR_GRP13] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_GRP_12TO15, 8, 10),
	[MLSC_F_ALLOC_SR_GRP14] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_GRP_12TO15, 16, 18),
	[MLSC_F_ALLOC_SR_GRP15] = PMIO_FIELD_DESC(MLSC_R_ALLOC_SR_GRP_12TO15, 24, 26),
	[MLSC_F_OTF_PLATFORM_INPUT_0_MUX] =
		PMIO_FIELD_DESC(MLSC_R_OTF_PLATFORM_INPUT_MUX_0TO3, 0, 0),
	[MLSC_F_OTF_PLATFORM_INPUT_1_MUX] =
		PMIO_FIELD_DESC(MLSC_R_OTF_PLATFORM_INPUT_MUX_0TO3, 8, 8),
	[MLSC_F_OTF_PLATFORM_INPUT_2_MUX] =
		PMIO_FIELD_DESC(MLSC_R_OTF_PLATFORM_INPUT_MUX_0TO3, 16, 16),
	[MLSC_F_OTF_PLATFORM_INPUT_3_MUX] =
		PMIO_FIELD_DESC(MLSC_R_OTF_PLATFORM_INPUT_MUX_0TO3, 24, 24),
	[MLSC_F_OTF_PLATFORM_INPUT_4_MUX] =
		PMIO_FIELD_DESC(MLSC_R_OTF_PLATFORM_INPUT_MUX_4TO7, 0, 0),
	[MLSC_F_OTF_PLATFORM_INPUT_5_MUX] =
		PMIO_FIELD_DESC(MLSC_R_OTF_PLATFORM_INPUT_MUX_4TO7, 8, 8),
	[MLSC_F_OTF_PLATFORM_INPUT_6_MUX] =
		PMIO_FIELD_DESC(MLSC_R_OTF_PLATFORM_INPUT_MUX_4TO7, 16, 16),
	[MLSC_F_OTF_PLATFORM_INPUT_7_MUX] =
		PMIO_FIELD_DESC(MLSC_R_OTF_PLATFORM_INPUT_MUX_4TO7, 24, 24),
	[MLSC_F_OTF_PLATFORM_OUTPUT_0_DEMUX] =
		PMIO_FIELD_DESC(MLSC_R_OTF_PLATFORM_OUTPUT_DEMUX_0TO3, 0, 0),
	[MLSC_F_OTF_PLATFORM_OUTPUT_1_DEMUX] =
		PMIO_FIELD_DESC(MLSC_R_OTF_PLATFORM_OUTPUT_DEMUX_0TO3, 8, 8),
	[MLSC_F_OTF_PLATFORM_OUTPUT_2_DEMUX] =
		PMIO_FIELD_DESC(MLSC_R_OTF_PLATFORM_OUTPUT_DEMUX_0TO3, 16, 16),
	[MLSC_F_OTF_PLATFORM_OUTPUT_3_DEMUX] =
		PMIO_FIELD_DESC(MLSC_R_OTF_PLATFORM_OUTPUT_DEMUX_0TO3, 24, 24),
	[MLSC_F_OTF_PLATFORM_OUTPUT_4_DEMUX] =
		PMIO_FIELD_DESC(MLSC_R_OTF_PLATFORM_OUTPUT_DEMUX_4TO7, 0, 0),
	[MLSC_F_OTF_PLATFORM_OUTPUT_5_DEMUX] =
		PMIO_FIELD_DESC(MLSC_R_OTF_PLATFORM_OUTPUT_DEMUX_4TO7, 8, 8),
	[MLSC_F_OTF_PLATFORM_OUTPUT_6_DEMUX] =
		PMIO_FIELD_DESC(MLSC_R_OTF_PLATFORM_OUTPUT_DEMUX_4TO7, 16, 16),
	[MLSC_F_OTF_PLATFORM_OUTPUT_7_DEMUX] =
		PMIO_FIELD_DESC(MLSC_R_OTF_PLATFORM_OUTPUT_DEMUX_4TO7, 24, 24),
	[MLSC_F_CMDQ_QUE_CMD_BASE_ADDR] = PMIO_FIELD_DESC(MLSC_R_CMDQ_QUE_CMD_H, 0, 31),
	[MLSC_F_CMDQ_QUE_CMD_HEADER_NUM] = PMIO_FIELD_DESC(MLSC_R_CMDQ_QUE_CMD_M, 0, 11),
	[MLSC_F_CMDQ_QUE_CMD_SETTING_MODE] = PMIO_FIELD_DESC(MLSC_R_CMDQ_QUE_CMD_M, 12, 13),
	[MLSC_F_CMDQ_QUE_CMD_HOLD_MODE] = PMIO_FIELD_DESC(MLSC_R_CMDQ_QUE_CMD_M, 14, 15),
	[MLSC_F_CMDQ_QUE_CMD_FRAME_ID] = PMIO_FIELD_DESC(MLSC_R_CMDQ_QUE_CMD_M, 16, 31),
	[MLSC_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE] = PMIO_FIELD_DESC(MLSC_R_CMDQ_QUE_CMD_L, 0, 7),
	[MLSC_F_CMDQ_QUE_CMD_FRO_INDEX] = PMIO_FIELD_DESC(MLSC_R_CMDQ_QUE_CMD_L, 8, 11),
	[MLSC_F_CMDQ_ADD_TO_QUEUE_0] = PMIO_FIELD_DESC(MLSC_R_CMDQ_ADD_TO_QUEUE_0, 0, 0),
	[MLSC_F_CMDQ_QUE_CMD_BASE_ADDR_NFI1] = PMIO_FIELD_DESC(MLSC_R_CMDQ_QUE_CMD_H_NFI1, 0, 31),
	[MLSC_F_CMDQ_QUE_CMD_HEADER_NUM_NFI1] = PMIO_FIELD_DESC(MLSC_R_CMDQ_QUE_CMD_M_NFI1, 0, 11),
	[MLSC_F_CMDQ_NFI_EN] = PMIO_FIELD_DESC(MLSC_R_CMDQ_NFI_EN, 0, 0),
	[MLSC_F_CMDQ_POP_LOCK] = PMIO_FIELD_DESC(MLSC_R_CMDQ_LOCK, 0, 0),
	[MLSC_F_CMDQ_RELOAD_LOCK] = PMIO_FIELD_DESC(MLSC_R_CMDQ_LOCK, 8, 8),
	[MLSC_F_CMDQ_CTRL_SETSEL_EN] = PMIO_FIELD_DESC(MLSC_R_CMDQ_CTRL_SETSEL_EN, 0, 0),
	[MLSC_F_CMDQ_SETSEL] = PMIO_FIELD_DESC(MLSC_R_CMDQ_SETSEL, 0, 0),
	[MLSC_F_CMDQ_FLUSH_QUEUE_0] = PMIO_FIELD_DESC(MLSC_R_CMDQ_FLUSH_QUEUE_0, 0, 0),
	[MLSC_F_CMDQ_SWAP_QUEUE_0_TRIG] = PMIO_FIELD_DESC(MLSC_R_CMDQ_SWAP_QUEUE_0, 0, 0),
	[MLSC_F_CMDQ_SWAP_QUEUE_0_POS_A] = PMIO_FIELD_DESC(MLSC_R_CMDQ_SWAP_QUEUE_0, 8, 11),
	[MLSC_F_CMDQ_SWAP_QUEUE_0_POS_B] = PMIO_FIELD_DESC(MLSC_R_CMDQ_SWAP_QUEUE_0, 16, 19),
	[MLSC_F_CMDQ_ROTATE_QUEUE_0_TRIG] = PMIO_FIELD_DESC(MLSC_R_CMDQ_ROTATE_QUEUE_0, 0, 0),
	[MLSC_F_CMDQ_ROTATE_QUEUE_0_POS_S] = PMIO_FIELD_DESC(MLSC_R_CMDQ_ROTATE_QUEUE_0, 8, 11),
	[MLSC_F_CMDQ_ROTATE_QUEUE_0_POS_E] = PMIO_FIELD_DESC(MLSC_R_CMDQ_ROTATE_QUEUE_0, 16, 19),
	[MLSC_F_CMDQ_HM_QUEUE_0_TRIG] = PMIO_FIELD_DESC(MLSC_R_CMDQ_HOLD_MARK_QUEUE_0, 0, 0),
	[MLSC_F_CMDQ_HM_QUEUE_0] = PMIO_FIELD_DESC(MLSC_R_CMDQ_HOLD_MARK_QUEUE_0, 8, 9),
	[MLSC_F_CMDQ_HM_FRAME_ID_QUEUE_0] = PMIO_FIELD_DESC(MLSC_R_CMDQ_HOLD_MARK_QUEUE_0, 16, 31),
	[MLSC_F_CMDQ_CHARGED_FRAME_ID] = PMIO_FIELD_DESC(MLSC_R_CMDQ_DEBUG_STATUS_PRE_LOAD, 0, 15),
	[MLSC_F_CMDQ_CHARGED_FOR_NEXT_FRAME] =
		PMIO_FIELD_DESC(MLSC_R_CMDQ_DEBUG_STATUS_PRE_LOAD, 16, 16),
	[MLSC_F_CMDQ_VHD_VBLANK_QRUN_ENABLE] = PMIO_FIELD_DESC(MLSC_R_CMDQ_VHD_CONTROL, 0, 0),
	[MLSC_F_CMDQ_VHD_STALL_ON_QSTOP_ENABLE] = PMIO_FIELD_DESC(MLSC_R_CMDQ_VHD_CONTROL, 24, 24),
	[MLSC_F_CMDQ_FRAME_COUNTER_INC_TYPE] =
		PMIO_FIELD_DESC(MLSC_R_CMDQ_FRAME_COUNTER_INC_TYPE, 0, 0),
	[MLSC_F_CMDQ_FRAME_COUNTER_RESET] = PMIO_FIELD_DESC(MLSC_R_CMDQ_FRAME_COUNTER_RESET, 0, 0),
	[MLSC_F_CMDQ_FRAME_COUNTER] = PMIO_FIELD_DESC(MLSC_R_CMDQ_FRAME_COUNTER, 0, 31),
	[MLSC_F_CMDQ_PRE_FRAME_ID] = PMIO_FIELD_DESC(MLSC_R_CMDQ_FRAME_ID, 0, 15),
	[MLSC_F_CMDQ_CURRENT_FRAME_ID] = PMIO_FIELD_DESC(MLSC_R_CMDQ_FRAME_ID, 16, 31),
	[MLSC_F_CMDQ_QUEUE_0_FULLNESS] = PMIO_FIELD_DESC(MLSC_R_CMDQ_QUEUE_0_INFO, 0, 4),
	[MLSC_F_CMDQ_QUEUE_0_WPTR] = PMIO_FIELD_DESC(MLSC_R_CMDQ_QUEUE_0_INFO, 8, 11),
	[MLSC_F_CMDQ_QUEUE_0_RPTR] = PMIO_FIELD_DESC(MLSC_R_CMDQ_QUEUE_0_INFO, 16, 19),
	[MLSC_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG] =
		PMIO_FIELD_DESC(MLSC_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG, 0, 3),
	[MLSC_F_CMDQ_DEBUG_QUE_0_CMD_H] = PMIO_FIELD_DESC(MLSC_R_CMDQ_DEBUG_QUE_0_CMD_H, 0, 31),
	[MLSC_F_CMDQ_DEBUG_QUE_0_CMD_M] = PMIO_FIELD_DESC(MLSC_R_CMDQ_DEBUG_QUE_0_CMD_M, 0, 31),
	[MLSC_F_CMDQ_DEBUG_QUE_0_CMD_L] = PMIO_FIELD_DESC(MLSC_R_CMDQ_DEBUG_QUE_0_CMD_L, 0, 11),
	[MLSC_F_CMDQ_DEBUG_PROCESS] = PMIO_FIELD_DESC(MLSC_R_CMDQ_DEBUG_STATUS, 0, 4),
	[MLSC_F_CMDQ_DEBUG_HOLD] = PMIO_FIELD_DESC(MLSC_R_CMDQ_DEBUG_STATUS, 8, 9),
	[MLSC_F_CMDQ_DEBUG_PERIOD] = PMIO_FIELD_DESC(MLSC_R_CMDQ_DEBUG_STATUS, 16, 18),
	[MLSC_F_CMDQ_INT] = PMIO_FIELD_DESC(MLSC_R_CMDQ_INT, 0, 9),
	[MLSC_F_CMDQ_INT_ENABLE] = PMIO_FIELD_DESC(MLSC_R_CMDQ_INT_ENABLE, 0, 9),
	[MLSC_F_CMDQ_INT_STATUS] = PMIO_FIELD_DESC(MLSC_R_CMDQ_INT_STATUS, 0, 9),
	[MLSC_F_CMDQ_INT_CLEAR] = PMIO_FIELD_DESC(MLSC_R_CMDQ_INT_CLEAR, 0, 9),
	[MLSC_F_C_LOADER_ENABLE] = PMIO_FIELD_DESC(MLSC_R_C_LOADER_ENABLE, 0, 0),
	[MLSC_F_C_LOADER_RESET] = PMIO_FIELD_DESC(MLSC_R_C_LOADER_RESET, 0, 0),
	[MLSC_F_C_LOADER_FAST_MODE] = PMIO_FIELD_DESC(MLSC_R_C_LOADER_FAST_MODE, 0, 0),
	[MLSC_F_C_LOADER_REMAP_TO_SHADOW_EN] = PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_EN, 0, 0),
	[MLSC_F_C_LOADER_REMAP_TO_DIRECT_EN] = PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_EN, 8, 8),
	[MLSC_F_C_LOADER_REMAP_SETSEL_EN] = PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_EN, 16, 16),
	[MLSC_F_C_LOADER_ACCESS_INTERVAL] = PMIO_FIELD_DESC(MLSC_R_C_LOADER_ACCESS_INTERVAL, 0, 3),
	[MLSC_F_C_LOADER_REMAP_00_SETA_ADDR] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_00_ADDR, 0, 15),
	[MLSC_F_C_LOADER_REMAP_00_SETB_ADDR] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_00_ADDR, 16, 31),
	[MLSC_F_C_LOADER_REMAP_01_SETA_ADDR] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_01_ADDR, 0, 15),
	[MLSC_F_C_LOADER_REMAP_01_SETB_ADDR] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_01_ADDR, 16, 31),
	[MLSC_F_C_LOADER_REMAP_02_SETA_ADDR] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_02_ADDR, 0, 15),
	[MLSC_F_C_LOADER_REMAP_02_SETB_ADDR] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_02_ADDR, 16, 31),
	[MLSC_F_C_LOADER_REMAP_03_SETA_ADDR] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_03_ADDR, 0, 15),
	[MLSC_F_C_LOADER_REMAP_03_SETB_ADDR] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_03_ADDR, 16, 31),
	[MLSC_F_C_LOADER_REMAP_04_SETA_ADDR] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_04_ADDR, 0, 15),
	[MLSC_F_C_LOADER_REMAP_04_SETB_ADDR] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_04_ADDR, 16, 31),
	[MLSC_F_C_LOADER_REMAP_05_SETA_ADDR] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_05_ADDR, 0, 15),
	[MLSC_F_C_LOADER_REMAP_05_SETB_ADDR] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_05_ADDR, 16, 31),
	[MLSC_F_C_LOADER_REMAP_06_SETA_ADDR] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_06_ADDR, 0, 15),
	[MLSC_F_C_LOADER_REMAP_06_SETB_ADDR] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_06_ADDR, 16, 31),
	[MLSC_F_C_LOADER_REMAP_07_SETA_ADDR] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_07_ADDR, 0, 15),
	[MLSC_F_C_LOADER_REMAP_07_SETB_ADDR] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_REMAP_07_ADDR, 16, 31),
	[MLSC_F_C_LOADER_LOGICAL_OFFSET_EN] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_LOGICAL_OFFSET_EN, 0, 0),
	[MLSC_F_C_LOADER_LOGICAL_OFFSET_IP] = PMIO_FIELD_DESC(MLSC_R_C_LOADER_LOGICAL_OFFSET, 0, 3),
	[MLSC_F_C_LOADER_LOGICAL_OFFSET_VOTF_R] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_LOGICAL_OFFSET, 8, 11),
	[MLSC_F_C_LOADER_LOGICAL_OFFSET_VOTF_W] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_LOGICAL_OFFSET, 16, 19),
	[MLSC_F_C_LOADER_BUSY] = PMIO_FIELD_DESC(MLSC_R_C_LOADER_DEBUG_STATUS, 0, 0),
	[MLSC_F_C_LOADER_NUM_OF_HEADER_TO_REQ] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER, 0, 13),
	[MLSC_F_C_LOADER_NUM_OF_HEADER_REQED] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER, 16, 29),
	[MLSC_F_C_LOADER_NUM_OF_HEADER_APBED] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_DEBUG_HEADER_APB_COUNTER, 0, 13),
	[MLSC_F_C_LOADER_NUM_OF_HEADER_SKIPED] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_DEBUG_HEADER_APB_COUNTER, 16, 29),
	[MLSC_F_C_LOADER_HEADER_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_C_LOADER_HEADER_CRC_SEED, 0, 31),
	[MLSC_F_C_LOADER_PAYLOAD_CRC_SEED] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_PAYLOAD_CRC_SEED, 0, 31),
	[MLSC_F_C_LOADER_HEADER_CRC_RESULT] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_HEADER_CRC_RESULT, 0, 31),
	[MLSC_F_C_LOADER_PAYLOAD_CRC_RESULT] =
		PMIO_FIELD_DESC(MLSC_R_C_LOADER_PAYLOAD_CRC_RESULT, 0, 31),
	[MLSC_F_COREX_ENABLE] = PMIO_FIELD_DESC(MLSC_R_COREX_ENABLE, 0, 0),
	[MLSC_F_COREX_RESET] = PMIO_FIELD_DESC(MLSC_R_COREX_RESET, 0, 0),
	[MLSC_F_COREX_FAST_MODE] = PMIO_FIELD_DESC(MLSC_R_COREX_FAST_MODE, 0, 0),
	[MLSC_F_COREX_UPDATE_TYPE_0] = PMIO_FIELD_DESC(MLSC_R_COREX_UPDATE_TYPE_0, 0, 1),
	[MLSC_F_COREX_UPDATE_TYPE_1] = PMIO_FIELD_DESC(MLSC_R_COREX_UPDATE_TYPE_1, 0, 1),
	[MLSC_F_COREX_UPDATE_MODE_0] = PMIO_FIELD_DESC(MLSC_R_COREX_UPDATE_MODE_0, 0, 0),
	[MLSC_F_COREX_UPDATE_MODE_1] = PMIO_FIELD_DESC(MLSC_R_COREX_UPDATE_MODE_1, 0, 0),
	[MLSC_F_COREX_START_0] = PMIO_FIELD_DESC(MLSC_R_COREX_START_0, 0, 0),
	[MLSC_F_COREX_START_1] = PMIO_FIELD_DESC(MLSC_R_COREX_START_1, 0, 0),
	[MLSC_F_COREX_COPY_FROM_IP_0] = PMIO_FIELD_DESC(MLSC_R_COREX_COPY_FROM_IP_0, 0, 0),
	[MLSC_F_COREX_COPY_FROM_IP_1] = PMIO_FIELD_DESC(MLSC_R_COREX_COPY_FROM_IP_1, 0, 0),
	[MLSC_F_COREX_BUSY_0] = PMIO_FIELD_DESC(MLSC_R_COREX_STATUS_0, 0, 0),
	[MLSC_F_COREX_IP_SET_0] = PMIO_FIELD_DESC(MLSC_R_COREX_STATUS_0, 1, 1),
	[MLSC_F_COREX_BUSY_1] = PMIO_FIELD_DESC(MLSC_R_COREX_STATUS_1, 0, 0),
	[MLSC_F_COREX_IP_SET_1] = PMIO_FIELD_DESC(MLSC_R_COREX_STATUS_1, 1, 1),
	[MLSC_F_COREX_PRE_ADDR_CONFIG] = PMIO_FIELD_DESC(MLSC_R_COREX_PRE_ADDR_CONFIG, 0, 31),
	[MLSC_F_COREX_PRE_DATA_CONFIG] = PMIO_FIELD_DESC(MLSC_R_COREX_PRE_DATA_CONFIG, 0, 31),
	[MLSC_F_COREX_POST_ADDR_CONFIG] = PMIO_FIELD_DESC(MLSC_R_COREX_POST_ADDR_CONFIG, 0, 31),
	[MLSC_F_COREX_POST_DATA_CONFIG] = PMIO_FIELD_DESC(MLSC_R_COREX_POST_DATA_CONFIG, 0, 31),
	[MLSC_F_COREX_PRE_CONFIG_EN] = PMIO_FIELD_DESC(MLSC_R_COREX_PRE_POST_CONFIG_EN, 0, 0),
	[MLSC_F_COREX_POST_CONFIG_EN] = PMIO_FIELD_DESC(MLSC_R_COREX_PRE_POST_CONFIG_EN, 1, 1),
	[MLSC_F_COREX_TYPE_WRITE] = PMIO_FIELD_DESC(MLSC_R_COREX_TYPE_WRITE, 0, 31),
	[MLSC_F_COREX_TYPE_WRITE_TRIGGER] = PMIO_FIELD_DESC(MLSC_R_COREX_TYPE_WRITE_TRIGGER, 0, 0),
	[MLSC_F_COREX_TYPE_READ] = PMIO_FIELD_DESC(MLSC_R_COREX_TYPE_READ, 0, 31),
	[MLSC_F_COREX_TYPE_READ_OFFSET] = PMIO_FIELD_DESC(MLSC_R_COREX_TYPE_READ_OFFSET, 0, 8),
	[MLSC_F_COREX_INT] = PMIO_FIELD_DESC(MLSC_R_COREX_INT, 0, 8),
	[MLSC_F_COREX_INT_STATUS] = PMIO_FIELD_DESC(MLSC_R_COREX_INT_STATUS, 0, 8),
	[MLSC_F_COREX_INT_CLEAR] = PMIO_FIELD_DESC(MLSC_R_COREX_INT_CLEAR, 0, 8),
	[MLSC_F_COREX_INT_ENABLE] = PMIO_FIELD_DESC(MLSC_R_COREX_INT_ENABLE, 0, 8),
	[MLSC_F_INT_REQ_INT0] = PMIO_FIELD_DESC(MLSC_R_INT_REQ_INT0, 0, 31),
	[MLSC_F_INT_REQ_INT0_ENABLE] = PMIO_FIELD_DESC(MLSC_R_INT_REQ_INT0_ENABLE, 0, 31),
	[MLSC_F_INT_REQ_INT0_STATUS] = PMIO_FIELD_DESC(MLSC_R_INT_REQ_INT0_STATUS, 0, 31),
	[MLSC_F_INT_REQ_INT0_CLEAR] = PMIO_FIELD_DESC(MLSC_R_INT_REQ_INT0_CLEAR, 0, 31),
	[MLSC_F_INT_REQ_INT1] = PMIO_FIELD_DESC(MLSC_R_INT_REQ_INT1, 0, 31),
	[MLSC_F_INT_REQ_INT1_ENABLE] = PMIO_FIELD_DESC(MLSC_R_INT_REQ_INT1_ENABLE, 0, 31),
	[MLSC_F_INT_REQ_INT1_STATUS] = PMIO_FIELD_DESC(MLSC_R_INT_REQ_INT1_STATUS, 0, 31),
	[MLSC_F_INT_REQ_INT1_CLEAR] = PMIO_FIELD_DESC(MLSC_R_INT_REQ_INT1_CLEAR, 0, 31),
	[MLSC_F_INT_HIST_CURINT0] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_CURINT0, 0, 31),
	[MLSC_F_INT_HIST_CURINT0_ENABLE] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_CURINT0_ENABLE, 0, 31),
	[MLSC_F_INT_HIST_CURINT0_STATUS] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_CURINT0_STATUS, 0, 31),
	[MLSC_F_INT_HIST_CURINT1] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_CURINT1, 0, 31),
	[MLSC_F_INT_HIST_CURINT1_ENABLE] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_CURINT1_ENABLE, 0, 31),
	[MLSC_F_INT_HIST_CURINT1_STATUS] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_CURINT1_STATUS, 0, 31),
	[MLSC_F_INT_HIST_00_FRAME_ID] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_00_FRAME_ID, 0, 15),
	[MLSC_F_INT_HIST_00_INT0] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_00_INT0, 0, 31),
	[MLSC_F_INT_HIST_00_INT1] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_00_INT1, 0, 31),
	[MLSC_F_INT_HIST_01_FRAME_ID] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_01_FRAME_ID, 0, 15),
	[MLSC_F_INT_HIST_01_INT0] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_01_INT0, 0, 31),
	[MLSC_F_INT_HIST_01_INT1] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_01_INT1, 0, 31),
	[MLSC_F_INT_HIST_02_FRAME_ID] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_02_FRAME_ID, 0, 15),
	[MLSC_F_INT_HIST_02_INT0] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_02_INT0, 0, 31),
	[MLSC_F_INT_HIST_02_INT1] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_02_INT1, 0, 31),
	[MLSC_F_INT_HIST_03_FRAME_ID] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_03_FRAME_ID, 0, 15),
	[MLSC_F_INT_HIST_03_INT0] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_03_INT0, 0, 31),
	[MLSC_F_INT_HIST_03_INT1] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_03_INT1, 0, 31),
	[MLSC_F_INT_HIST_04_FRAME_ID] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_04_FRAME_ID, 0, 15),
	[MLSC_F_INT_HIST_04_INT0] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_04_INT0, 0, 31),
	[MLSC_F_INT_HIST_04_INT1] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_04_INT1, 0, 31),
	[MLSC_F_INT_HIST_05_FRAME_ID] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_05_FRAME_ID, 0, 15),
	[MLSC_F_INT_HIST_05_INT0] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_05_INT0, 0, 31),
	[MLSC_F_INT_HIST_05_INT1] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_05_INT1, 0, 31),
	[MLSC_F_INT_HIST_06_FRAME_ID] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_06_FRAME_ID, 0, 15),
	[MLSC_F_INT_HIST_06_INT0] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_06_INT0, 0, 31),
	[MLSC_F_INT_HIST_06_INT1] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_06_INT1, 0, 31),
	[MLSC_F_INT_HIST_07_FRAME_ID] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_07_FRAME_ID, 0, 15),
	[MLSC_F_INT_HIST_07_INT0] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_07_INT0, 0, 31),
	[MLSC_F_INT_HIST_07_INT1] = PMIO_FIELD_DESC(MLSC_R_INT_HIST_07_INT1, 0, 31),
	[MLSC_F_SECU_CTRL_SEQID] = PMIO_FIELD_DESC(MLSC_R_SECU_CTRL_SEQID, 0, 2),
	[MLSC_F_SECU_CTRL_TZINFO_SEQID_0] = PMIO_FIELD_DESC(MLSC_R_SECU_CTRL_TZINFO_SEQID_0, 0, 31),
	[MLSC_F_SECU_CTRL_TZINFO_SEQID_1] = PMIO_FIELD_DESC(MLSC_R_SECU_CTRL_TZINFO_SEQID_1, 0, 31),
	[MLSC_F_SECU_CTRL_TZINFO_SEQID_2] = PMIO_FIELD_DESC(MLSC_R_SECU_CTRL_TZINFO_SEQID_2, 0, 31),
	[MLSC_F_SECU_CTRL_TZINFO_SEQID_3] = PMIO_FIELD_DESC(MLSC_R_SECU_CTRL_TZINFO_SEQID_3, 0, 31),
	[MLSC_F_SECU_CTRL_TZINFO_SEQID_4] = PMIO_FIELD_DESC(MLSC_R_SECU_CTRL_TZINFO_SEQID_4, 0, 31),
	[MLSC_F_SECU_CTRL_TZINFO_SEQID_5] = PMIO_FIELD_DESC(MLSC_R_SECU_CTRL_TZINFO_SEQID_5, 0, 31),
	[MLSC_F_SECU_CTRL_TZINFO_SEQID_6] = PMIO_FIELD_DESC(MLSC_R_SECU_CTRL_TZINFO_SEQID_6, 0, 31),
	[MLSC_F_SECU_CTRL_TZINFO_SEQID_7] = PMIO_FIELD_DESC(MLSC_R_SECU_CTRL_TZINFO_SEQID_7, 0, 31),
	[MLSC_F_SECU_OTF_SEQ_ID_PROT_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_SECU_OTF_SEQ_ID_PROT_ENABLE, 0, 0),
	[MLSC_F_PERF_MONITOR_ENABLE] = PMIO_FIELD_DESC(MLSC_R_PERF_MONITOR_ENABLE, 0, 4),
	[MLSC_F_PERF_MONITOR_CLEAR] = PMIO_FIELD_DESC(MLSC_R_PERF_MONITOR_CLEAR, 0, 4),
	[MLSC_F_PERF_MONITOR_INT_USER_SEL] =
		PMIO_FIELD_DESC(MLSC_R_PERF_MONITOR_INT_USER_SEL, 0, 5),
	[MLSC_F_PERF_MONITOR_INT_START] = PMIO_FIELD_DESC(MLSC_R_PERF_MONITOR_INT_START, 0, 31),
	[MLSC_F_PERF_MONITOR_INT_END] = PMIO_FIELD_DESC(MLSC_R_PERF_MONITOR_INT_END, 0, 31),
	[MLSC_F_PERF_MONITOR_INT_USER] = PMIO_FIELD_DESC(MLSC_R_PERF_MONITOR_INT_USER, 0, 31),
	[MLSC_F_PERF_MONITOR_PROCESS_PRE_CONFIG] =
		PMIO_FIELD_DESC(MLSC_R_PERF_MONITOR_PROCESS_PRE_CONFIG, 0, 31),
	[MLSC_F_PERF_MONITOR_PROCESS_FRAME] =
		PMIO_FIELD_DESC(MLSC_R_PERF_MONITOR_PROCESS_FRAME, 0, 31),
	[MLSC_F_IP_MICRO] = PMIO_FIELD_DESC(MLSC_R_IP_VERSION, 0, 15),
	[MLSC_F_IP_MINOR] = PMIO_FIELD_DESC(MLSC_R_IP_VERSION, 16, 23),
	[MLSC_F_IP_MAJOR] = PMIO_FIELD_DESC(MLSC_R_IP_VERSION, 24, 31),
	[MLSC_F_CTRL_MICRO] = PMIO_FIELD_DESC(MLSC_R_COMMON_CTRL_VERSION, 0, 15),
	[MLSC_F_CTRL_MINOR] = PMIO_FIELD_DESC(MLSC_R_COMMON_CTRL_VERSION, 16, 23),
	[MLSC_F_CTRL_MAJOR] = PMIO_FIELD_DESC(MLSC_R_COMMON_CTRL_VERSION, 24, 31),
	[MLSC_F_QCH_STATUS] = PMIO_FIELD_DESC(MLSC_R_QCH_STATUS, 0, 3),
	[MLSC_F_IDLENESS_STATUS] = PMIO_FIELD_DESC(MLSC_R_IDLENESS_STATUS, 0, 0),
	[MLSC_F_CHAIN_IDLENESS_STATUS] = PMIO_FIELD_DESC(MLSC_R_IDLENESS_STATUS, 16, 16),
	[MLSC_F_IP_BUSY_MONITOR_0] = PMIO_FIELD_DESC(MLSC_R_IP_BUSY_MONITOR_0, 0, 31),
	[MLSC_F_IP_BUSY_MONITOR_1] = PMIO_FIELD_DESC(MLSC_R_IP_BUSY_MONITOR_1, 0, 31),
	[MLSC_F_IP_BUSY_MONITOR_2] = PMIO_FIELD_DESC(MLSC_R_IP_BUSY_MONITOR_2, 0, 31),
	[MLSC_F_IP_BUSY_MONITOR_3] = PMIO_FIELD_DESC(MLSC_R_IP_BUSY_MONITOR_3, 0, 31),
	[MLSC_F_IP_STALL_OUT_STATUS_0] = PMIO_FIELD_DESC(MLSC_R_IP_STALL_OUT_STATUS_0, 0, 31),
	[MLSC_F_IP_STALL_OUT_STATUS_1] = PMIO_FIELD_DESC(MLSC_R_IP_STALL_OUT_STATUS_1, 0, 31),
	[MLSC_F_IP_STALL_OUT_STATUS_2] = PMIO_FIELD_DESC(MLSC_R_IP_STALL_OUT_STATUS_2, 0, 31),
	[MLSC_F_IP_STALL_OUT_STATUS_3] = PMIO_FIELD_DESC(MLSC_R_IP_STALL_OUT_STATUS_3, 0, 31),
	[MLSC_F_STOPEN_CRC_STOP_VALID_COUNT] =
		PMIO_FIELD_DESC(MLSC_R_STOPEN_CRC_STOP_VALID_COUNT, 0, 27),
	[MLSC_F_SFR_ACCESS_LOG_ENABLE] = PMIO_FIELD_DESC(MLSC_R_SFR_ACCESS_LOG_ENABLE, 0, 0),
	[MLSC_F_SFR_ACCESS_LOG_CLEAR] = PMIO_FIELD_DESC(MLSC_R_SFR_ACCESS_LOG_CLEAR, 0, 0),
	[MLSC_F_SFR_ACCESS_LOG_0_ADJUST_RANGE] = PMIO_FIELD_DESC(MLSC_R_SFR_ACCESS_LOG_0, 0, 7),
	[MLSC_F_SFR_ACCESS_LOG_0] = PMIO_FIELD_DESC(MLSC_R_SFR_ACCESS_LOG_0, 8, 31),
	[MLSC_F_SFR_ACCESS_LOG_0_ADDRESS] = PMIO_FIELD_DESC(MLSC_R_SFR_ACCESS_LOG_0_ADDRESS, 0, 31),
	[MLSC_F_SFR_ACCESS_LOG_1_ADJUST_RANGE] = PMIO_FIELD_DESC(MLSC_R_SFR_ACCESS_LOG_1, 0, 7),
	[MLSC_F_SFR_ACCESS_LOG_1] = PMIO_FIELD_DESC(MLSC_R_SFR_ACCESS_LOG_1, 8, 31),
	[MLSC_F_SFR_ACCESS_LOG_1_ADDRESS] = PMIO_FIELD_DESC(MLSC_R_SFR_ACCESS_LOG_1_ADDRESS, 0, 31),
	[MLSC_F_SFR_ACCESS_LOG_2_ADJUST_RANGE] = PMIO_FIELD_DESC(MLSC_R_SFR_ACCESS_LOG_2, 0, 7),
	[MLSC_F_SFR_ACCESS_LOG_2] = PMIO_FIELD_DESC(MLSC_R_SFR_ACCESS_LOG_2, 8, 31),
	[MLSC_F_SFR_ACCESS_LOG_2_ADDRESS] = PMIO_FIELD_DESC(MLSC_R_SFR_ACCESS_LOG_2_ADDRESS, 0, 31),
	[MLSC_F_SFR_ACCESS_LOG_3_ADJUST_RANGE] = PMIO_FIELD_DESC(MLSC_R_SFR_ACCESS_LOG_3, 0, 7),
	[MLSC_F_SFR_ACCESS_LOG_3] = PMIO_FIELD_DESC(MLSC_R_SFR_ACCESS_LOG_3, 8, 31),
	[MLSC_F_SFR_ACCESS_LOG_3_ADDRESS] = PMIO_FIELD_DESC(MLSC_R_SFR_ACCESS_LOG_3_ADDRESS, 0, 31),
	[MLSC_F_IP_ROL_RESET] = PMIO_FIELD_DESC(MLSC_R_IP_ROL_RESET, 0, 0),
	[MLSC_F_IP_ROL_MODE] = PMIO_FIELD_DESC(MLSC_R_IP_ROL_MODE, 0, 1),
	[MLSC_F_IP_ROL_SELECT] = PMIO_FIELD_DESC(MLSC_R_IP_ROL_SELECT, 0, 18),
	[MLSC_F_IP_INT_SRC_SEL] = PMIO_FIELD_DESC(MLSC_R_IP_INT_ON_COL_ROW, 0, 1),
	[MLSC_F_IP_INT_COL_EN] = PMIO_FIELD_DESC(MLSC_R_IP_INT_ON_COL_ROW, 8, 8),
	[MLSC_F_IP_INT_ROW_EN] = PMIO_FIELD_DESC(MLSC_R_IP_INT_ON_COL_ROW, 16, 16),
	[MLSC_F_IP_INT_COL_POS] = PMIO_FIELD_DESC(MLSC_R_IP_INT_ON_COL_ROW_POS, 0, 15),
	[MLSC_F_IP_INT_ROW_POS] = PMIO_FIELD_DESC(MLSC_R_IP_INT_ON_COL_ROW_POS, 16, 31),
	[MLSC_F_FREEZE_FOR_DEBUG] = PMIO_FIELD_DESC(MLSC_R_FREEZE_FOR_DEBUG, 0, 0),
	[MLSC_F_FREEZE_BY_SFR_ENABLE] = PMIO_FIELD_DESC(MLSC_R_FREEZE_EXTENSION_ENABLE, 0, 0),
	[MLSC_F_FREEZE_BY_INT1_ENABLE] = PMIO_FIELD_DESC(MLSC_R_FREEZE_EXTENSION_ENABLE, 8, 8),
	[MLSC_F_FREEZE_BY_INT0_ENABLE] = PMIO_FIELD_DESC(MLSC_R_FREEZE_EXTENSION_ENABLE, 16, 16),
	[MLSC_F_FREEZE_SRC_SEL] = PMIO_FIELD_DESC(MLSC_R_FREEZE_EN, 0, 1),
	[MLSC_F_FREEZE_EN] = PMIO_FIELD_DESC(MLSC_R_FREEZE_EN, 8, 8),
	[MLSC_F_FREEZE_COL_POS] = PMIO_FIELD_DESC(MLSC_R_FREEZE_COL_ROW_POS, 0, 15),
	[MLSC_F_FREEZE_ROW_POS] = PMIO_FIELD_DESC(MLSC_R_FREEZE_COL_ROW_POS, 16, 31),
	[MLSC_F_FREEZE_CORRUPTED_ENABLE] = PMIO_FIELD_DESC(MLSC_R_FREEZE_CORRUPTED_ENABLE, 0, 0),
	[MLSC_F_YUV_CINFIFO_ENABLE] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_ENABLE, 0, 0),
	[MLSC_F_YUV_CINFIFO_STALL_BEFORE_FRAME_START_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_CONFIG, 0, 0),
	[MLSC_F_YUV_CINFIFO_AUTO_RECOVERY_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_CONFIG, 1, 1),
	[MLSC_F_YUV_CINFIFO_ROL_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_CONFIG, 2, 2),
	[MLSC_F_YUV_CINFIFO_ROL_RESET_ON_FRAME_START] =
		PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_CONFIG, 3, 3),
	[MLSC_F_YUV_CINFIFO_DEBUG_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_CONFIG, 4, 4),
	[MLSC_F_YUV_CINFIFO_STRGEN_MODE_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_CONFIG, 5, 5),
	[MLSC_F_YUV_CINFIFO_STRGEN_MODE_DATA_TYPE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_CONFIG, 6, 6),
	[MLSC_F_YUV_CINFIFO_STRGEN_MODE_DATA] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_CONFIG, 16, 31),
	[MLSC_F_YUV_CINFIFO_STALL_THROTTLE_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_STALL_CTRL, 0, 0),
	[MLSC_F_YUV_CINFIFO_INTERVAL_VBLANK] =
		PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_INTERVAL_VBLANK, 0, 31),
	[MLSC_F_YUV_CINFIFO_INTERVAL_HBLANK] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_INTERVALS, 0, 15),
	[MLSC_F_YUV_CINFIFO_INTERVAL_PIXEL] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_INTERVALS, 16, 31),
	[MLSC_F_YUV_CINFIFO_OP_STATE_MONITOR] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_STATUS, 0, 8),
	[MLSC_F_YUV_CINFIFO_ERROR_STATE_MONITOR] =
		PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_STATUS, 16, 24),
	[MLSC_F_YUV_CINFIFO_COL_CNT] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_INPUT_CNT, 0, 15),
	[MLSC_F_YUV_CINFIFO_ROW_CNT] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_INPUT_CNT, 16, 31),
	[MLSC_F_YUV_CINFIFO_STALL_CNT] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_STALL_CNT, 0, 31),
	[MLSC_F_YUV_CINFIFO_FIFO_FULLNESS] =
		PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_FIFO_FULLNESS, 0, 4),
	[MLSC_F_YUV_CINFIFO_INT] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_INT, 0, 3),
	[MLSC_F_YUV_CINFIFO_INT_ENABLE] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_INT_ENABLE, 0, 3),
	[MLSC_F_YUV_CINFIFO_INT_STATUS] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_INT_STATUS, 0, 3),
	[MLSC_F_YUV_CINFIFO_INT_CLEAR] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_INT_CLEAR, 0, 3),
	[MLSC_F_YUV_CINFIFO_CORRUPTED_COND_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_CORRUPTED_COND_ENABLE, 0, 3),
	[MLSC_F_YUV_CINFIFO_ROL_SELECT] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_ROL_SELECT, 0, 3),
	[MLSC_F_YUV_CINFIFO_INTERVAL_VBLANK_AR] =
		PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_INTERVAL_VBLANK_AR, 0, 31),
	[MLSC_F_YUV_CINFIFO_INTERVAL_HBLANK_AR] =
		PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_INTERVAL_HBLANK_AR, 0, 15),
	[MLSC_F_YUV_CINFIFO_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_STREAM_CRC, 0, 7),
	[MLSC_F_YUV_CINFIFO_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_YUV_CINFIFO_STREAM_CRC, 8, 15),
	[MLSC_F_YUV_RDMACLOAD_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMACLOAD_EN, 0, 0),
	[MLSC_F_YUV_RDMACLOAD_CLK_ALWAYS_ON_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMACLOAD_EN, 1, 1),
	[MLSC_F_YUV_RDMACLOAD_MAX_MO] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMACLOAD_MAX_MO, 0, 8),
	[MLSC_F_YUV_RDMACLOAD_QURGENT_MO] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMACLOAD_MAX_MO, 16, 24),
	[MLSC_F_YUV_RDMACLOAD_LINEGAP] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMACLOAD_LINEGAP, 0, 15),
	[MLSC_F_YUV_RDMACLOAD_BUSINFO] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMACLOAD_BUSINFO, 0, 10),
	[MLSC_F_YUV_RDMACLOAD_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMACLOAD_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_RDMACLOAD_IMG_CRC_1P] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMACLOAD_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_RDMACLOAD_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMACLOAD_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_RDMACLOAD_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMACLOAD_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_RDMACLOAD_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMACLOAD_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_RDMAY_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_EN, 0, 0),
	[MLSC_F_YUV_RDMAY_CLK_ALWAYS_ON_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_EN, 1, 1),
	[MLSC_F_YUV_RDMAY_SBWC_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_COMP_CONTROL, 0, 1),
	[MLSC_F_YUV_RDMAY_SBWC_64B_ALIGN] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_COMP_CONTROL, 3, 3),
	[MLSC_F_YUV_RDMAY_SBWC_128B_ALIGN] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_COMP_CONTROL, 6, 6),
	[MLSC_F_YUV_RDMAY_DATA_FORMAT_BAYER] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_RDMAY_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_DATA_FORMAT, 21, 21),
	[MLSC_F_YUV_RDMAY_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_DATA_FORMAT, 22, 22),
	[MLSC_F_YUV_RDMAY_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MLSC_F_YUV_RDMAY_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_WIDTH, 0, 16),
	[MLSC_F_YUV_RDMAY_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEIGHT, 0, 13),
	[MLSC_F_YUV_RDMAY_IMG_STRIDE_1P] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_RDMAY_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_STRIDE_1P, 0, 8),
	[MLSC_F_YUV_RDMAY_VOTF_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_VOTF_EN, 0, 0),
	[MLSC_F_YUV_RDMAY_VOTF_STALL] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_VOTF_EN, 1, 1),
	[MLSC_F_YUV_RDMAY_VOTF_STALL_LINEBUFFER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_VOTF_EN, 16, 29),
	[MLSC_F_YUV_RDMAY_MAX_MO] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_MAX_MO, 0, 8),
	[MLSC_F_YUV_RDMAY_QURGENT_MO] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_MAX_MO, 16, 24),
	[MLSC_F_YUV_RDMAY_LINEGAP] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_LINEGAP, 0, 15),
	[MLSC_F_YUV_RDMAY_BUSINFO] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_BUSINFO, 0, 10),
	[MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAY_IMG_CRC_1P] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_RDMAY_HEADER_CRC_1P] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_HEADER_CRC_1P, 0, 31),
	[MLSC_F_YUV_RDMAY_MON_STATUS0] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_RDMAY_MON_STATUS3] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_RDMAY_32B_PARTIAL_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_CACHE_CONTROL, 1, 1),
	[MLSC_F_YUV_RDMAY_DEBUG_ENABLE] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAY_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_RDMAUV_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_EN, 0, 0),
	[MLSC_F_YUV_RDMAUV_CLK_ALWAYS_ON_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_EN, 1, 1),
	[MLSC_F_YUV_RDMAUV_SBWC_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_COMP_CONTROL, 0, 1),
	[MLSC_F_YUV_RDMAUV_SBWC_64B_ALIGN] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_COMP_CONTROL, 3, 3),
	[MLSC_F_YUV_RDMAUV_SBWC_128B_ALIGN] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_COMP_CONTROL, 6, 6),
	[MLSC_F_YUV_RDMAUV_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_RDMAUV_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_DATA_FORMAT, 21, 21),
	[MLSC_F_YUV_RDMAUV_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_DATA_FORMAT, 22, 22),
	[MLSC_F_YUV_RDMAUV_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MLSC_F_YUV_RDMAUV_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_WIDTH, 0, 16),
	[MLSC_F_YUV_RDMAUV_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEIGHT, 0, 13),
	[MLSC_F_YUV_RDMAUV_IMG_STRIDE_1P] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_RDMAUV_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_STRIDE_1P, 0, 8),
	[MLSC_F_YUV_RDMAUV_VOTF_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_VOTF_EN, 0, 0),
	[MLSC_F_YUV_RDMAUV_VOTF_STALL] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_VOTF_EN, 1, 1),
	[MLSC_F_YUV_RDMAUV_VOTF_STALL_LINEBUFFER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_VOTF_EN, 16, 29),
	[MLSC_F_YUV_RDMAUV_MAX_MO] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_MAX_MO, 0, 8),
	[MLSC_F_YUV_RDMAUV_QURGENT_MO] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_MAX_MO, 16, 24),
	[MLSC_F_YUV_RDMAUV_LINEGAP] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_LINEGAP, 0, 15),
	[MLSC_F_YUV_RDMAUV_BUSINFO] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_BUSINFO, 0, 10),
	[MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_RDMAUV_IMG_CRC_1P] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_RDMAUV_HEADER_CRC_1P] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_HEADER_CRC_1P, 0, 31),
	[MLSC_F_YUV_RDMAUV_MON_STATUS0] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_RDMAUV_MON_STATUS3] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_RDMAUV_32B_PARTIAL_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_CACHE_CONTROL, 1, 1),
	[MLSC_F_YUV_RDMAUV_DEBUG_ENABLE] = PMIO_FIELD_DESC(MLSC_R_YUV_RDMAUV_DEBUG_CONTROL, 0, 0),
	[MLSC_F_STAT_WDMASVHIST_EN] = PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_EN, 0, 0),
	[MLSC_F_STAT_WDMASVHIST_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_EN, 1, 1),
	[MLSC_F_STAT_WDMASVHIST_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_DATA_FORMAT, 0, 4),
	[MLSC_F_STAT_WDMASVHIST_WIDTH] = PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_WIDTH, 0, 16),
	[MLSC_F_STAT_WDMASVHIST_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_HEIGHT, 0, 13),
	[MLSC_F_STAT_WDMASVHIST_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_STAT_WDMASVHIST_MAX_MO] = PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_MAX_MO, 0, 8),
	[MLSC_F_STAT_WDMASVHIST_LINEGAP] = PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_LINEGAP, 0, 15),
	[MLSC_F_STAT_WDMASVHIST_BUSINFO] = PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_BUSINFO, 0, 10),
	[MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_STAT_WDMASVHIST_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_IMG_CRC_1P, 0, 31),
	[MLSC_F_STAT_WDMASVHIST_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_MON_STATUS0, 0, 31),
	[MLSC_F_STAT_WDMASVHIST_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_MON_STATUS3, 0, 31),
	[MLSC_F_STAT_WDMASVHIST_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_DEBUG_CONTROL, 0, 0),
	[MLSC_F_STAT_WDMASVHIST_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_DEBUG_CONTROL, 1, 1),
	[MLSC_F_STAT_WDMASVHIST_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_DEBUG_CONTROL, 16, 31),
	[MLSC_F_STAT_WDMASVHIST_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_DEBUG_0, 0, 31),
	[MLSC_F_STAT_WDMASVHIST_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_DEBUG_1, 0, 31),
	[MLSC_F_STAT_WDMASVHIST_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_STAT_WDMASVHIST_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_EN, 0, 0),
	[MLSC_F_YUV_WDMAFDPIG_CLK_ALWAYS_ON_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_EN, 1, 1),
	[MLSC_F_YUV_WDMAFDPIG_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_DATA_FORMAT, 8, 13),
	[MLSC_F_YUV_WDMAFDPIG_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_DATA_FORMAT, 16, 19),
	[MLSC_F_YUV_WDMAFDPIG_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_DATA_FORMAT, 21, 21),
	[MLSC_F_YUV_WDMAFDPIG_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_DATA_FORMAT, 22, 22),
	[MLSC_F_YUV_WDMAFDPIG_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_DATA_FORMAT, 31, 31),
	[MLSC_F_YUV_WDMAFDPIG_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMAFDPIG_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMAFDPIG_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMAFDPIG_IMG_STRIDE_2P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_STRIDE_2P, 0, 18),
	[MLSC_F_YUV_WDMAFDPIG_VOTF_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_VOTF_EN, 0, 0),
	[MLSC_F_YUV_WDMAFDPIG_VOTF_STALL] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_VOTF_EN, 1, 1),
	[MLSC_F_YUV_WDMAFDPIG_MAX_MO] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMAFDPIG_LINEGAP] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMAFDPIG_BUSINFO] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_BASE_ADDR_2P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAFDPIG_IMG_CRC_1P] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_IMG_CRC_2P] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_IMG_CRC_2P, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_MON_STATUS1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_MON_STATUS1, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_MON_STATUS2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_MON_STATUS2, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMAFDPIG_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAFDPIG_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMAFDPIG_AXI_BLK_CNT] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_AXI_MO_CNT] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMAFDPIG_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAFDPIG_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMACAV_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_EN, 0, 0),
	[MLSC_F_YUV_WDMACAV_CLK_ALWAYS_ON_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_EN, 1, 1),
	[MLSC_F_YUV_WDMACAV_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_DATA_FORMAT, 8, 13),
	[MLSC_F_YUV_WDMACAV_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_DATA_FORMAT, 16, 19),
	[MLSC_F_YUV_WDMACAV_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_DATA_FORMAT, 21, 21),
	[MLSC_F_YUV_WDMACAV_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_DATA_FORMAT, 22, 22),
	[MLSC_F_YUV_WDMACAV_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_DATA_FORMAT, 31, 31),
	[MLSC_F_YUV_WDMACAV_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMACAV_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMACAV_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMACAV_IMG_STRIDE_2P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_STRIDE_2P, 0, 18),
	[MLSC_F_YUV_WDMACAV_VOTF_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_VOTF_EN, 0, 0),
	[MLSC_F_YUV_WDMACAV_VOTF_STALL] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_VOTF_EN, 1, 1),
	[MLSC_F_YUV_WDMACAV_MAX_MO] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMACAV_LINEGAP] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMACAV_BUSINFO] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_BASE_ADDR_2P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMACAV_IMG_CRC_1P] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMACAV_IMG_CRC_2P] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_IMG_CRC_2P, 0, 31),
	[MLSC_F_YUV_WDMACAV_MON_STATUS0] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMACAV_MON_STATUS1] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_MON_STATUS1, 0, 31),
	[MLSC_F_YUV_WDMACAV_MON_STATUS2] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_MON_STATUS2, 0, 31),
	[MLSC_F_YUV_WDMACAV_MON_STATUS3] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMACAV_DEBUG_ENABLE] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMACAV_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMACAV_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMACAV_AXI_BLK_CNT] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMACAV_AXI_MO_CNT] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMACAV_AXI_AW_BLK_CNT] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMACAV_DEBUG_2, 0, 31),
	[MLSC_F_Y_WDMALME_EN] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_EN, 0, 0),
	[MLSC_F_Y_WDMALME_CLK_ALWAYS_ON_EN] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_EN, 1, 1),
	[MLSC_F_Y_WDMALME_DATA_FORMAT_BAYER] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_DATA_FORMAT, 0, 4),
	[MLSC_F_Y_WDMALME_WIDTH] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_WIDTH, 0, 16),
	[MLSC_F_Y_WDMALME_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_HEIGHT, 0, 13),
	[MLSC_F_Y_WDMALME_IMG_STRIDE_1P] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_Y_WDMALME_MAX_MO] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_MAX_MO, 0, 8),
	[MLSC_F_Y_WDMALME_LINEGAP] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_LINEGAP, 0, 15),
	[MLSC_F_Y_WDMALME_BUSINFO] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_BUSINFO, 0, 10),
	[MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMALME_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMALME_IMG_CRC_1P] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_IMG_CRC_1P, 0, 31),
	[MLSC_F_Y_WDMALME_MON_STATUS0] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_MON_STATUS0, 0, 31),
	[MLSC_F_Y_WDMALME_MON_STATUS3] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_MON_STATUS3, 0, 31),
	[MLSC_F_Y_WDMALME_DEBUG_ENABLE] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_DEBUG_CONTROL, 0, 0),
	[MLSC_F_Y_WDMALME_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_DEBUG_CONTROL, 1, 1),
	[MLSC_F_Y_WDMALME_DEBUG_CLK_CNT] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_DEBUG_CONTROL, 16, 31),
	[MLSC_F_Y_WDMALME_AXI_BLK_CNT] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_DEBUG_0, 0, 31),
	[MLSC_F_Y_WDMALME_AXI_MO_CNT] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_DEBUG_1, 0, 31),
	[MLSC_F_Y_WDMALME_AXI_AW_BLK_CNT] = PMIO_FIELD_DESC(MLSC_R_Y_WDMALME_DEBUG_2, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_EN] = PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_EN, 0, 0),
	[MLSC_F_Y_WDMAGLPGOUTL0_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_EN, 1, 1),
	[MLSC_F_Y_WDMAGLPGOUTL0_SBWC_EN] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_COMP_CONTROL, 0, 1),
	[MLSC_F_Y_WDMAGLPGOUTL0_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_COMP_CONTROL, 3, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_COMP_CONTROL, 6, 6),
	[MLSC_F_Y_WDMAGLPGOUTL0_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_DATA_FORMAT, 0, 4),
	[MLSC_F_Y_WDMAGLPGOUTL0_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MLSC_F_Y_WDMAGLPGOUTL0_WIDTH] = PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_WIDTH, 0, 16),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEIGHT, 0, 13),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_STRIDE_1P, 0, 8),
	[MLSC_F_Y_WDMAGLPGOUTL0_MAX_MO] = PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_MAX_MO, 0, 8),
	[MLSC_F_Y_WDMAGLPGOUTL0_LINEGAP] = PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_LINEGAP, 0, 15),
	[MLSC_F_Y_WDMAGLPGOUTL0_BUSINFO] = PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_BUSINFO, 0, 10),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_Y_WDMAGLPGOUTL0_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_IMG_CRC_1P, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_HEADER_CRC_1P, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_MON_STATUS0, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_MON_STATUS3, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_32B_PARTIAL_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_CACHE_CONTROL, 1, 1),
	[MLSC_F_Y_WDMAGLPGOUTL0_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_DEBUG_CONTROL, 0, 0),
	[MLSC_F_Y_WDMAGLPGOUTL0_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_DEBUG_CONTROL, 1, 1),
	[MLSC_F_Y_WDMAGLPGOUTL0_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_DEBUG_CONTROL, 16, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_DEBUG_0, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_DEBUG_1, 0, 31),
	[MLSC_F_Y_WDMAGLPGOUTL0_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_Y_WDMAGLPGOUTL0_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_EN, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_EN, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_SBWC_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_COMP_CONTROL, 0, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_COMP_CONTROL, 3, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_COMP_CONTROL, 6, 6),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEIGHT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_STRIDE_1P, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_MAX_MO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_LINEGAP] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_BUSINFO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_HEADER_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_32B_PARTIAL_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_CACHE_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1Y_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1Y_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_EN, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_EN, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_SBWC_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_COMP_CONTROL, 0, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_COMP_CONTROL, 3, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_COMP_CONTROL, 6, 6),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEIGHT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_STRIDE_1P, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_MAX_MO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_LINEGAP] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_BUSINFO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_HEADER_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_32B_PARTIAL_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_CACHE_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1U_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1U_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_EN, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_EN, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_SBWC_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_COMP_CONTROL, 0, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_COMP_CONTROL, 3, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_COMP_CONTROL, 6, 6),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEIGHT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_STRIDE_1P, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_MAX_MO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_LINEGAP] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_BUSINFO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_HEADER_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_32B_PARTIAL_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_CACHE_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL1V_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL1V_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_EN, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_EN, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_SBWC_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_COMP_CONTROL, 0, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_COMP_CONTROL, 3, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_COMP_CONTROL, 6, 6),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEIGHT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_STRIDE_1P, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_MAX_MO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_LINEGAP] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_BUSINFO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_HEADER_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_32B_PARTIAL_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_CACHE_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2Y_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2Y_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_EN, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_EN, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_SBWC_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_COMP_CONTROL, 0, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_COMP_CONTROL, 3, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_COMP_CONTROL, 6, 6),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEIGHT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_STRIDE_1P, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_MAX_MO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_LINEGAP] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_BUSINFO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_HEADER_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_32B_PARTIAL_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_CACHE_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2U_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2U_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_EN, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_EN, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_SBWC_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_COMP_CONTROL, 0, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_COMP_CONTROL, 3, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_COMP_CONTROL, 6, 6),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEIGHT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_STRIDE_1P, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_MAX_MO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_LINEGAP] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_BUSINFO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_HEADER_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_32B_PARTIAL_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_CACHE_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL2V_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL2V_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_EN, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_EN, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_HEIGHT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_MAX_MO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_LINEGAP] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_BUSINFO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3Y_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3Y_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_EN, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_EN, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_HEIGHT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_MAX_MO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_LINEGAP] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_BUSINFO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3U_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3U_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_EN, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_EN, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_HEIGHT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_MAX_MO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_LINEGAP] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_BUSINFO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTL3V_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTL3V_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_EN, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_EN, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_HEIGHT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_MAX_MO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_LINEGAP] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_BUSINFO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4Y_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4Y_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_EN, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_EN, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_HEIGHT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_MAX_MO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_LINEGAP] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_BUSINFO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4U_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4U_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_EN, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_EN, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_HEIGHT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_MAX_MO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_LINEGAP] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_BUSINFO] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMAGLPGOUTG4V_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAGLPGOUTG4V_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMAYUV444Y_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_EN, 0, 0),
	[MLSC_F_YUV_WDMAYUV444Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_EN, 1, 1),
	[MLSC_F_YUV_WDMAYUV444Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_WDMAYUV444Y_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMAYUV444Y_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMAYUV444Y_VOTF_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_VOTF_EN, 0, 0),
	[MLSC_F_YUV_WDMAYUV444Y_VOTF_STALL] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_VOTF_EN, 1, 1),
	[MLSC_F_YUV_WDMAYUV444Y_MAX_MO] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMAYUV444Y_LINEGAP] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMAYUV444Y_BUSINFO] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444Y_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAYUV444Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMAYUV444Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMAYUV444Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMAYUV444Y_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAYUV444Y_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMAYUV444Y_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMAYUV444Y_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMAYUV444Y_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444Y_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMAYUV444U_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_EN, 0, 0),
	[MLSC_F_YUV_WDMAYUV444U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_EN, 1, 1),
	[MLSC_F_YUV_WDMAYUV444U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_WDMAYUV444U_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMAYUV444U_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMAYUV444U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMAYUV444U_VOTF_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_VOTF_EN, 0, 0),
	[MLSC_F_YUV_WDMAYUV444U_VOTF_STALL] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_VOTF_EN, 1, 1),
	[MLSC_F_YUV_WDMAYUV444U_MAX_MO] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMAYUV444U_LINEGAP] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMAYUV444U_BUSINFO] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444U_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAYUV444U_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMAYUV444U_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMAYUV444U_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMAYUV444U_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAYUV444U_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMAYUV444U_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMAYUV444U_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMAYUV444U_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444U_DEBUG_2, 0, 31),
	[MLSC_F_YUV_WDMAYUV444V_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_EN, 0, 0),
	[MLSC_F_YUV_WDMAYUV444V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_EN, 1, 1),
	[MLSC_F_YUV_WDMAYUV444V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_DATA_FORMAT, 0, 4),
	[MLSC_F_YUV_WDMAYUV444V_WIDTH] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_WIDTH, 0, 16),
	[MLSC_F_YUV_WDMAYUV444V_HEIGHT] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_HEIGHT, 0, 13),
	[MLSC_F_YUV_WDMAYUV444V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_STRIDE_1P, 0, 18),
	[MLSC_F_YUV_WDMAYUV444V_VOTF_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_VOTF_EN, 0, 0),
	[MLSC_F_YUV_WDMAYUV444V_VOTF_STALL] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_VOTF_EN, 1, 1),
	[MLSC_F_YUV_WDMAYUV444V_MAX_MO] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_MAX_MO, 0, 8),
	[MLSC_F_YUV_WDMAYUV444V_LINEGAP] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_LINEGAP, 0, 15),
	[MLSC_F_YUV_WDMAYUV444V_BUSINFO] = PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_BUSINFO, 0, 10),
	[MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MLSC_F_YUV_WDMAYUV444V_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_IMG_CRC_1P, 0, 31),
	[MLSC_F_YUV_WDMAYUV444V_MON_STATUS0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_MON_STATUS0, 0, 31),
	[MLSC_F_YUV_WDMAYUV444V_MON_STATUS3] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_MON_STATUS3, 0, 31),
	[MLSC_F_YUV_WDMAYUV444V_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_DEBUG_CONTROL, 0, 0),
	[MLSC_F_YUV_WDMAYUV444V_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_DEBUG_CONTROL, 1, 1),
	[MLSC_F_YUV_WDMAYUV444V_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_DEBUG_CONTROL, 16, 31),
	[MLSC_F_YUV_WDMAYUV444V_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_DEBUG_0, 0, 31),
	[MLSC_F_YUV_WDMAYUV444V_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_DEBUG_1, 0, 31),
	[MLSC_F_YUV_WDMAYUV444V_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_WDMAYUV444V_DEBUG_2, 0, 31),
	[MLSC_F_LIC_BYPASS] = PMIO_FIELD_DESC(MLSC_R_LIC_INPUT_MODE, 0, 0),
	[MLSC_F_LIC_DEBUG_ON] = PMIO_FIELD_DESC(MLSC_R_LIC_INPUT_MODE, 8, 8),
	[MLSC_F_LIC_FAKE_GEN_ON] = PMIO_FIELD_DESC(MLSC_R_LIC_INPUT_MODE, 16, 16),
	[MLSC_F_LIC_BIT_MODE] = PMIO_FIELD_DESC(MLSC_R_LIC_INPUT_CONFIG_0, 0, 1),
	[MLSC_F_LIC_RDMA_EN] = PMIO_FIELD_DESC(MLSC_R_LIC_INPUT_CONFIG_0, 8, 8),
	[MLSC_F_LIC_STALL_MEM_PORTION] = PMIO_FIELD_DESC(MLSC_R_LIC_INPUT_CONFIG_0, 16, 22),
	[MLSC_F_LIC_INPUT_STUCK_DETECT] = PMIO_FIELD_DESC(MLSC_R_LIC_INPUT_CONFIG_0, 24, 24),
	[MLSC_F_LIC_INPUT_STUCK_DETECT_STALL] = PMIO_FIELD_DESC(MLSC_R_LIC_INPUT_CONFIG_0, 28, 28),
	[MLSC_F_LIC_IN_HBLANK_CYCLE] = PMIO_FIELD_DESC(MLSC_R_LIC_INPUT_BLANK, 0, 15),
	[MLSC_F_LIC_OUT_HBLANK_CYCLE] = PMIO_FIELD_DESC(MLSC_R_LIC_INPUT_BLANK, 16, 31),
	[MLSC_F_LIC_INPUT_STUCK_PERIOD] = PMIO_FIELD_DESC(MLSC_R_LIC_INPUT_STUCK, 0, 31),
	[MLSC_F_LIC_RESERVED_0] = PMIO_FIELD_DESC(MLSC_R_LIC_INPUT_CONFIG_1, 0, 7),
	[MLSC_F_LIC_RESERVED_1] = PMIO_FIELD_DESC(MLSC_R_LIC_INPUT_CONFIG_1, 8, 15),
	[MLSC_F_LIC_RESERVED_2] = PMIO_FIELD_DESC(MLSC_R_LIC_INPUT_CONFIG_1, 16, 23),
	[MLSC_F_LIC_RESERVED_3] = PMIO_FIELD_DESC(MLSC_R_LIC_INPUT_CONFIG_1, 24, 31),
	[MLSC_F_LIC_ERROR_OVERFLOW] = PMIO_FIELD_DESC(MLSC_R_LIC_OUTPUT_ERROR, 0, 0),
	[MLSC_F_LIC_ERROR_WRONGSIZE] = PMIO_FIELD_DESC(MLSC_R_LIC_OUTPUT_ERROR, 4, 4),
	[MLSC_F_LIC_ERROR_STUCK] = PMIO_FIELD_DESC(MLSC_R_LIC_OUTPUT_ERROR, 8, 8),
	[MLSC_F_LIC_ERROR_FRAME] = PMIO_FIELD_DESC(MLSC_R_LIC_OUTPUT_ERROR, 12, 12),
	[MLSC_F_LIC_ERROR_HCNT] = PMIO_FIELD_DESC(MLSC_R_LIC_OUTPUT_POSITION, 0, 15),
	[MLSC_F_LIC_ERROR_VCNT] = PMIO_FIELD_DESC(MLSC_R_LIC_OUTPUT_POSITION, 16, 31),
	[MLSC_F_LIC_MEM_PERCENT] = PMIO_FIELD_DESC(MLSC_R_LIC_OUTPUT_MEM_STATUS, 0, 6),
	[MLSC_F_LIC_DEBUG_IN_HCNT] = PMIO_FIELD_DESC(MLSC_R_LIC_DEBUG_IN_HVCNT, 0, 15),
	[MLSC_F_LIC_DEBUG_IN_VCNT] = PMIO_FIELD_DESC(MLSC_R_LIC_DEBUG_IN_HVCNT, 16, 31),
	[MLSC_F_LIC_DEBUG_IN_FCNT] = PMIO_FIELD_DESC(MLSC_R_LIC_DEBUG_IN_FCNT, 0, 15),
	[MLSC_F_LIC_DEBUG_OUT_HCNT] = PMIO_FIELD_DESC(MLSC_R_LIC_DEBUG_OUT_HVCNT, 0, 15),
	[MLSC_F_LIC_DEBUG_OUT_VCNT] = PMIO_FIELD_DESC(MLSC_R_LIC_DEBUG_OUT_HVCNT, 16, 31),
	[MLSC_F_LIC_DEBUG_OUT_FCNT] = PMIO_FIELD_DESC(MLSC_R_LIC_DEBUG_OUT_FCNT, 0, 15),
	[MLSC_F_YUV_YUV420TO422_BYPASS] = PMIO_FIELD_DESC(MLSC_R_YUV_YUV420TO422_BYPASS, 0, 0),
	[MLSC_F_YUV_YUV420TO422_SOURCE_SAMPLING_POSITION] =
		PMIO_FIELD_DESC(MLSC_R_YUV_YUV420TO422_SOURCE_SAMPLING_POSITION, 0, 0),
	[MLSC_F_YUV_YUV420TO422_CURRENT_POSITION] =
		PMIO_FIELD_DESC(MLSC_R_YUV_YUV420TO422_CURRENT_POSITION, 0, 0),
	[MLSC_F_YUV_YUV420TO422_CRC_SEED] =
		PMIO_FIELD_DESC(MLSC_R_YUV_YUV420TO422_STREAM_CRC, 0, 7),
	[MLSC_F_YUV_YUV420TO422_CRC_RESULT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_YUV420TO422_STREAM_CRC, 8, 15),
	[MLSC_F_YUV_DTP_BYPASS] = PMIO_FIELD_DESC(MLSC_R_YUV_DTP_BYPASS, 0, 0),
	[MLSC_F_YUV_DTP_TEST_PATTERN_MODE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_DTP_TEST_PATTERN_MODE, 0, 1),
	[MLSC_F_YUV_DTP_TEST_DATA_Y] = PMIO_FIELD_DESC(MLSC_R_YUV_DTP_TEST_DATA_Y, 0, 11),
	[MLSC_F_YUV_DTP_TEST_DATA_U] = PMIO_FIELD_DESC(MLSC_R_YUV_DTP_TEST_DATA_U, 0, 11),
	[MLSC_F_YUV_DTP_TEST_DATA_V] = PMIO_FIELD_DESC(MLSC_R_YUV_DTP_TEST_DATA_V, 0, 11),
	[MLSC_F_YUV_DTP_YUV_STANDARD] = PMIO_FIELD_DESC(MLSC_R_YUV_DTP_YUV_STANDARD, 0, 0),
	[MLSC_F_YUV_DTP_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_YUV_DTP_STREAM_CRC, 0, 7),
	[MLSC_F_YUV_DTP_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_YUV_DTP_STREAM_CRC, 8, 15),
	[MLSC_F_YUV_YUV422TO444_BYPASS] = PMIO_FIELD_DESC(MLSC_R_YUV_YUV422TO444_BYPASS, 0, 0),
	[MLSC_F_YUV_YUV422TO444_CRC_SEED] =
		PMIO_FIELD_DESC(MLSC_R_YUV_YUV422TO444_STREAM_CRC, 0, 7),
	[MLSC_F_YUV_YUV422TO444_CRC_RESULT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_YUV422TO444_STREAM_CRC, 8, 15),
	[MLSC_F_YUV_YUVTORGB_BYPASS] = PMIO_FIELD_DESC(MLSC_R_YUV_YUVTORGB_BYPASS, 0, 0),
	[MLSC_F_YUV_YUVTORGB_COEFF_0_0] = PMIO_FIELD_DESC(MLSC_R_YUV_YUVTORGB_COEFF_0_0, 0, 13),
	[MLSC_F_YUV_YUVTORGB_COEFF_0_1] = PMIO_FIELD_DESC(MLSC_R_YUV_YUVTORGB_COEFF_0_1, 0, 13),
	[MLSC_F_YUV_YUVTORGB_COEFF_0_2] = PMIO_FIELD_DESC(MLSC_R_YUV_YUVTORGB_COEFF_0_2, 0, 13),
	[MLSC_F_YUV_YUVTORGB_COEFF_1_0] = PMIO_FIELD_DESC(MLSC_R_YUV_YUVTORGB_COEFF_1_0, 0, 13),
	[MLSC_F_YUV_YUVTORGB_COEFF_1_1] = PMIO_FIELD_DESC(MLSC_R_YUV_YUVTORGB_COEFF_1_1, 0, 13),
	[MLSC_F_YUV_YUVTORGB_COEFF_1_2] = PMIO_FIELD_DESC(MLSC_R_YUV_YUVTORGB_COEFF_1_2, 0, 13),
	[MLSC_F_YUV_YUVTORGB_COEFF_2_0] = PMIO_FIELD_DESC(MLSC_R_YUV_YUVTORGB_COEFF_2_0, 0, 13),
	[MLSC_F_YUV_YUVTORGB_COEFF_2_1] = PMIO_FIELD_DESC(MLSC_R_YUV_YUVTORGB_COEFF_2_1, 0, 13),
	[MLSC_F_YUV_YUVTORGB_COEFF_2_2] = PMIO_FIELD_DESC(MLSC_R_YUV_YUVTORGB_COEFF_2_2, 0, 13),
	[MLSC_F_YUV_YUVTORGB_LSHIFT] = PMIO_FIELD_DESC(MLSC_R_YUV_YUVTORGB_LSHIFT, 0, 1),
	[MLSC_F_YUV_YUVTORGB_OFFSET_0_0] = PMIO_FIELD_DESC(MLSC_R_YUV_YUVTORGB_OFFSET_0_0, 0, 12),
	[MLSC_F_YUV_YUVTORGB_OFFSET_0_1] = PMIO_FIELD_DESC(MLSC_R_YUV_YUVTORGB_OFFSET_0_1, 0, 12),
	[MLSC_F_YUV_YUVTORGB_OFFSET_0_2] = PMIO_FIELD_DESC(MLSC_R_YUV_YUVTORGB_OFFSET_0_2, 0, 12),
	[MLSC_F_YUV_YUVTORGB_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_YUV_YUVTORGB_STREAM_CRC, 0, 7),
	[MLSC_F_YUV_YUVTORGB_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_YUV_YUVTORGB_STREAM_CRC, 8, 15),
	[MLSC_F_RGB_INVGAMMARGB_BYPASS] = PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_BYPASS, 0, 0),
	[MLSC_F_RGB_INVGAMMARGB_PEDESTAL_EN] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_PEDESTAL_EN, 0, 0),
	[MLSC_F_RGB_INVGAMMARGB_PEDESTAL_IN] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_PEDESTAL, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_PEDESTAL_OUT] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_PEDESTAL, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_1, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_3] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_1, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_4] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_2, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_5] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_2, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_6] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_3, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_7] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_3, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_8] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_4, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_9] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_4, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_10] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_5, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_11] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_5, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_12] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_6, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_13] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_6, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_14] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_7, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_15] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_7, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_16] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_8, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_17] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_8, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_18] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_9, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_19] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_9, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_20] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_10, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_21] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_10, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_22] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_11, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_23] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_11, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_24] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_12, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_25] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_12, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_26] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_13, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_27] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_13, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_28] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_14, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_29] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_14, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_30] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_15, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_31] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_15, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_32] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_16, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_33] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_16, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_34] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_17, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_35] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_17, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_36] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_18, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_37] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_18, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_38] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_19, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_39] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_19, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_40] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_20, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_41] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_20, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_42] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_21, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_43] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_21, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_44] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_22, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_45] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_22, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_46] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_23, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_47] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_23, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_48] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_24, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_49] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_24, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_50] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_25, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_51] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_25, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_52] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_26, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_53] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_26, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_54] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_27, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_55] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_27, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_56] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_28, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_57] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_28, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_58] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_29, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_59] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_29, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_60] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_30, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_61] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_30, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_62] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_31, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_63] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_31, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_R_GAMMA_TBL_0_64] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_GAMMA_TBL_32, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_R_DELTA_SIGN] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_R_DELTA_SIGN, 0, 0),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_1, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_3] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_1, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_4] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_2, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_5] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_2, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_6] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_3, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_7] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_3, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_8] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_4, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_9] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_4, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_10] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_5, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_11] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_5, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_12] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_6, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_13] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_6, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_14] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_7, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_15] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_7, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_16] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_8, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_17] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_8, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_18] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_9, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_19] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_9, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_20] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_10, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_21] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_10, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_22] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_11, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_23] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_11, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_24] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_12, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_25] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_12, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_26] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_13, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_27] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_13, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_28] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_14, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_29] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_14, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_30] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_15, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_31] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_15, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_32] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_16, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_33] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_16, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_34] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_17, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_35] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_17, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_36] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_18, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_37] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_18, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_38] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_19, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_39] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_19, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_40] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_20, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_41] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_20, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_42] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_21, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_43] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_21, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_44] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_22, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_45] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_22, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_46] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_23, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_47] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_23, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_48] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_24, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_49] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_24, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_50] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_25, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_51] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_25, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_52] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_26, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_53] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_26, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_54] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_27, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_55] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_27, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_56] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_28, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_57] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_28, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_58] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_29, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_59] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_29, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_60] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_30, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_61] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_30, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_62] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_31, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_63] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_31, 16, 27),
	[MLSC_F_RGB_INVGAMMARGB_X_PNTS_TBL_0_64] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_X_PNTS_TBL_32, 0, 11),
	[MLSC_F_RGB_INVGAMMARGB_CRC_SEED] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_STREAM_CRC, 0, 7),
	[MLSC_F_RGB_INVGAMMARGB_CRC_RESULT] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVGAMMARGB_STREAM_CRC, 8, 15),
	[MLSC_F_RGB_INVCCM33_BYPASS] = PMIO_FIELD_DESC(MLSC_R_RGB_INVCCM33_CONFIG, 0, 0),
	[MLSC_F_RGB_INVCCM33_SHIFTINVERSE] = PMIO_FIELD_DESC(MLSC_R_RGB_INVCCM33_CONFIG, 1, 6),
	[MLSC_F_RGB_INVCCM33_BLUE_ACC_SHIFT_OUTER] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVCCM33_CONFIG, 8, 10),
	[MLSC_F_RGB_INVCCM33_GREEN_ACC_SHIFT_OUTER] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVCCM33_CONFIG, 16, 18),
	[MLSC_F_RGB_INVCCM33_RED_ACC_SHIFT_OUTER] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVCCM33_CONFIG, 24, 26),
	[MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_0_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVCCM33_INVERSE_0_0, 0, 31),
	[MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_0_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVCCM33_INVERSE_0_1, 0, 31),
	[MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_0_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVCCM33_INVERSE_0_2, 0, 31),
	[MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_1_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVCCM33_INVERSE_1_0, 0, 31),
	[MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_1_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVCCM33_INVERSE_1_1, 0, 31),
	[MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_1_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVCCM33_INVERSE_1_2, 0, 31),
	[MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_2_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVCCM33_INVERSE_2_0, 0, 31),
	[MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_2_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVCCM33_INVERSE_2_1, 0, 31),
	[MLSC_F_RGB_INVCCM33_SIMPLECCM_INVERSE_2_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_INVCCM33_INVERSE_2_2, 0, 31),
	[MLSC_F_RGB_INVCCM33_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_RGB_INVCCM33_STREAM_CRC, 0, 7),
	[MLSC_F_RGB_INVCCM33_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_RGB_INVCCM33_STREAM_CRC, 8, 15),
	[MLSC_F_RGB_BLCSTAT_BYPASS] = PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_BYPASS, 0, 0),
	[MLSC_F_RGB_BLCSTAT_PERIODIC_GAIN_SHIFT_R] =
		PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_PERIODIC_GAIN_SHIFT, 0, 2),
	[MLSC_F_RGB_BLCSTAT_PERIODIC_GAIN_SHIFT_G] =
		PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_PERIODIC_GAIN_SHIFT, 4, 6),
	[MLSC_F_RGB_BLCSTAT_PERIODIC_GAIN_SHIFT_B] =
		PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_PERIODIC_GAIN_SHIFT, 8, 10),
	[MLSC_F_RGB_BLCSTAT_PERIODIC_OFFSETS_BEFORE_GAIN_R] =
		PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_PERIODIC_OFFSETS_BEFORE_GAIN_0, 0, 12),
	[MLSC_F_RGB_BLCSTAT_PERIODIC_OFFSETS_BEFORE_GAIN_G] =
		PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_PERIODIC_OFFSETS_BEFORE_GAIN_0, 16, 28),
	[MLSC_F_RGB_BLCSTAT_PERIODIC_OFFSETS_BEFORE_GAIN_B] =
		PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_PERIODIC_OFFSETS_BEFORE_GAIN_1, 0, 12),
	[MLSC_F_RGB_BLCSTAT_PERIODIC_OFFSETS_AFTER_GAIN_R] =
		PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_PERIODIC_OFFSETS_AFTER_GAIN_0, 0, 12),
	[MLSC_F_RGB_BLCSTAT_PERIODIC_OFFSETS_AFTER_GAIN_G] =
		PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_PERIODIC_OFFSETS_AFTER_GAIN_0, 16, 28),
	[MLSC_F_RGB_BLCSTAT_PERIODIC_OFFSETS_AFTER_GAIN_B] =
		PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_PERIODIC_OFFSETS_AFTER_GAIN_1, 0, 12),
	[MLSC_F_RGB_BLCSTAT_PERIODIC_GAINS_R] =
		PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_PERIODIC_GAINS_0, 0, 13),
	[MLSC_F_RGB_BLCSTAT_PERIODIC_GAINS_G] =
		PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_PERIODIC_GAINS_0, 16, 29),
	[MLSC_F_RGB_BLCSTAT_PERIODIC_GAINS_B] =
		PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_PERIODIC_GAINS_1, 0, 13),
	[MLSC_F_RGB_BLCSTAT_LOWER_LIMIT] = PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_LOWER_LIMIT, 0, 12),
	[MLSC_F_RGB_BLCSTAT_HIGHER_LIMIT] = PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_HIGHER_LIMIT, 0, 12),
	[MLSC_F_RGB_BLCSTAT_PERIODIC_GAINS_EN] = PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_CONFIG, 0, 0),
	[MLSC_F_RGB_BLCSTAT_PERIODIC_OFFSETS_BEFORE_GAIN_EN] =
		PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_CONFIG, 1, 1),
	[MLSC_F_RGB_BLCSTAT_PERIODIC_OFFSETS_AFTER_GAIN_EN] =
		PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_CONFIG, 2, 2),
	[MLSC_F_RGB_BLCSTAT_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_STREAM_CRC, 0, 7),
	[MLSC_F_RGB_BLCSTAT_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_RGB_BLCSTAT_STREAM_CRC, 8, 15),
	[MLSC_F_RGB_SDRC_BYPASS] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_BYPASS, 0, 0),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_0] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_0, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_1] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_0, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_2] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_1, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_3] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_1, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_4] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_2, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_5] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_2, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_6] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_3, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_7] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_3, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_8] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_4, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_9] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_4, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_10] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_5, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_11] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_5, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_12] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_6, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_13] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_6, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_14] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_7, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_15] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_7, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_16] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_8, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_17] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_8, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_18] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_9, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_19] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_9, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_20] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_10, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_21] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_10, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_22] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_11, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_23] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_11, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_24] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_12, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_25] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_12, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_26] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_13, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_27] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_13, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_28] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_14, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_29] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_14, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_30] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_15, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_31] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_15, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_32] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_16, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_33] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_16, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_34] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_17, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_35] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_17, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_36] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_18, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_37] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_18, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_38] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_19, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_39] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_19, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_40] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_20, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_41] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_20, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_42] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_21, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_43] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_21, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_44] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_22, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_45] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_22, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_46] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_23, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_47] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_23, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_48] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_24, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_49] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_24, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_50] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_25, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_51] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_25, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_52] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_26, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_53] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_26, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_54] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_27, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_55] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_27, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_56] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_28, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_57] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_28, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_58] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_29, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_59] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_29, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_60] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_30, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_61] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_30, 16, 26),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_62] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_31, 0, 10),
	[MLSC_F_RGB_SDRC_IN_POINTS_0_63] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_IN_POINTS_31, 16, 26),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_0] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_0, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_1] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_0, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_2] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_1, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_3] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_1, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_4] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_2, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_5] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_2, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_6] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_3, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_7] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_3, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_8] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_4, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_9] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_4, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_10] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_5, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_11] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_5, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_12] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_6, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_13] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_6, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_14] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_7, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_15] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_7, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_16] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_8, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_17] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_8, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_18] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_9, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_19] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_9, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_20] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_10, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_21] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_10, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_22] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_11, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_23] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_11, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_24] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_12, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_25] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_12, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_26] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_13, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_27] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_13, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_28] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_14, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_29] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_14, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_30] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_15, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_31] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_15, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_32] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_16, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_33] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_16, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_34] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_17, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_35] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_17, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_36] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_18, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_37] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_18, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_38] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_19, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_39] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_19, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_40] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_20, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_41] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_20, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_42] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_21, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_43] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_21, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_44] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_22, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_45] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_22, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_46] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_23, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_47] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_23, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_48] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_24, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_49] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_24, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_50] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_25, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_51] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_25, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_52] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_26, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_53] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_26, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_54] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_27, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_55] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_27, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_56] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_28, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_57] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_28, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_58] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_29, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_59] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_29, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_60] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_30, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_61] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_30, 16, 30),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_62] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_31, 0, 14),
	[MLSC_F_RGB_SDRC_OUT_POINTS_0_63] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_OUT_POINTS_31, 16, 30),
	[MLSC_F_RGB_SDRC_Y_WEIGHT_R] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_Y_WEIGHT_0, 0, 8),
	[MLSC_F_RGB_SDRC_Y_WEIGHT_G] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_Y_WEIGHT_0, 16, 24),
	[MLSC_F_RGB_SDRC_Y_WEIGHT_B] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_Y_WEIGHT_1, 0, 8),
	[MLSC_F_RGB_SDRC_V_BLEND_RATIO] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_V_BLEND_RATIO, 0, 8),
	[MLSC_F_RGB_SDRC_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_STREAM_CRC, 0, 7),
	[MLSC_F_RGB_SDRC_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_RGB_SDRC_STREAM_CRC, 8, 15),
	[MLSC_F_RGB_CCM9_BYPASS] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_BYPASS, 0, 0),
	[MLSC_F_RGB_CCM9_SINGLE_MATRIX_EN] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_13_CONFIG, 0, 0),
	[MLSC_F_RGB_CCM9_OUTER_SINGLE_CCM_EN] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_13_CONFIG, 2, 2),
	[MLSC_F_RGB_CCM9_SAT_INPUT_EN] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_13_CONFIG, 3, 3),
	[MLSC_F_RGB_CCM9_SINGLE_MATRIX] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_SINGLE_MATRIX, 0, 3),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_0_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_0, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_0_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_0, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_0_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_1, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_1_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_1, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_1_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_2, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_1_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_2, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_2_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_3, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_2_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_3, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_2_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_4, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_3_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_4, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_3_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_5, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_3_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_5, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_4_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_6, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_4_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_6, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_4_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_7, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_5_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_7, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_5_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_8, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_5_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_8, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_6_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_9, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_6_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_9, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_6_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_10, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_7_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_10, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_7_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_11, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_7_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_11, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_8_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_12, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_8_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_12, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_8_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_13, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_9_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_13, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_9_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_14, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_9_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_14, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_10_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_15, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_10_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_15, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_10_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_16, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_11_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_16, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_11_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_17, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_11_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_17, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_12_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_18, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_12_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_18, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_12_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_19, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_13_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_19, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_13_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_20, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_13_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_20, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_14_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_21, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_14_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_21, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_14_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_22, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_15_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_22, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_15_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_23, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_15_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_23, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_16_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_24, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_16_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_24, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_16_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_25, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_17_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_25, 16, 26),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_17_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_26, 0, 10),
	[MLSC_F_RGB_CCM9_CCM_VECTORS_17_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_CCM_VECTORS_26, 16, 26),
	[MLSC_F_RGB_CCM9_RED_ACC_SHIFT] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_RED_ACC_SHIFT, 0, 2),
	[MLSC_F_RGB_CCM9_GREEN_ACC_SHIFT] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_GREEN_ACC_SHIFT, 0, 2),
	[MLSC_F_RGB_CCM9_BLUE_ACC_SHIFT] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_BLUE_ACC_SHIFT, 0, 2),
	[MLSC_F_RGB_CCM9_OUTER_CCM_0_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_OUTER_CCM, 0, 10),
	[MLSC_F_RGB_CCM9_OUTER_CCM_0_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_OUTER_CCM, 16, 26),
	[MLSC_F_RGB_CCM9_OUTER_CCM_0_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_OUTER_CCM_1, 0, 10),
	[MLSC_F_RGB_CCM9_OUTER_CCM_1_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_OUTER_CCM_1, 16, 26),
	[MLSC_F_RGB_CCM9_OUTER_CCM_1_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_OUTER_CCM_2, 0, 10),
	[MLSC_F_RGB_CCM9_OUTER_CCM_1_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_OUTER_CCM_2, 16, 26),
	[MLSC_F_RGB_CCM9_OUTER_CCM_2_0] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_OUTER_CCM_3, 0, 10),
	[MLSC_F_RGB_CCM9_OUTER_CCM_2_1] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_OUTER_CCM_3, 16, 26),
	[MLSC_F_RGB_CCM9_OUTER_CCM_2_2] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_OUTER_CCM_4, 0, 10),
	[MLSC_F_RGB_CCM9_RED_ACC_SHIFT_OUTER] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_RED_ACC_SHIFT_OUTER, 0, 2),
	[MLSC_F_RGB_CCM9_GREEN_ACC_SHIFT_OUTER] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_GREEN_ACC_SHIFT_OUTER, 0, 2),
	[MLSC_F_RGB_CCM9_BLUE_ACC_SHIFT_OUTER] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_BLUE_ACC_SHIFT_OUTER, 0, 2),
	[MLSC_F_RGB_CCM9_SAT_INPUT_THRESHOLD] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_SAT_INPUT_THRESHOLD, 0, 3),
	[MLSC_F_RGB_CCM9_REG_INTERFACE_VER] =
		PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_REG_INTERFACE_VER, 0, 15),
	[MLSC_F_RGB_CCM9_BLOCK_ID_CODE] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_BLOCK_ID_CODE, 0, 31),
	[MLSC_F_RGB_CCM9_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_STREAM_CRC, 0, 7),
	[MLSC_F_RGB_CCM9_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_RGB_CCM9_STREAM_CRC, 8, 15),
	[MLSC_F_RGB_GAMMARGB_BYPASS] = PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_BYPASS, 0, 0),
	[MLSC_F_RGB_GAMMARGB_PEDESTAL_EN] = PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_PEDESTAL_EN, 0, 0),
	[MLSC_F_RGB_GAMMARGB_PEDESTAL_IN] = PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_PEDESTAL, 0, 9),
	[MLSC_F_RGB_GAMMARGB_PEDESTAL_OUT] = PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_PEDESTAL, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_0, 0, 9),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_0, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_1, 0, 9),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_3] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_1, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_4] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_2, 0, 9),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_5] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_2, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_6] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_3, 0, 9),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_7] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_3, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_8] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_4, 0, 9),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_9] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_4, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_10] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_5, 0, 9),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_11] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_5, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_12] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_6, 0, 9),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_13] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_6, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_14] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_7, 0, 9),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_15] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_7, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_16] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_8, 0, 9),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_17] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_8, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_18] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_9, 0, 9),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_19] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_9, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_20] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_10, 0, 9),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_21] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_10, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_22] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_11, 0, 9),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_23] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_11, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_24] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_12, 0, 9),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_25] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_12, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_26] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_13, 0, 9),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_27] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_13, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_28] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_14, 0, 9),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_29] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_14, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_30] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_15, 0, 9),
	[MLSC_F_RGB_GAMMARGB_R_GAMMA_TBL_0_31] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_GAMMA_TBL_15, 16, 25),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_0, 0, 9),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_0, 16, 25),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_1, 0, 9),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_3] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_1, 16, 25),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_4] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_2, 0, 9),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_5] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_2, 16, 25),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_6] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_3, 0, 9),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_7] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_3, 16, 25),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_8] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_4, 0, 9),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_9] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_4, 16, 25),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_10] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_5, 0, 9),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_11] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_5, 16, 25),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_12] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_6, 0, 9),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_13] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_6, 16, 25),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_14] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_7, 0, 9),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_15] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_7, 16, 25),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_16] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_8, 0, 9),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_17] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_8, 16, 25),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_18] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_9, 0, 9),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_19] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_9, 16, 25),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_20] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_10, 0, 9),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_21] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_10, 16, 25),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_22] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_11, 0, 9),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_23] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_11, 16, 25),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_24] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_12, 0, 9),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_25] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_12, 16, 25),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_26] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_13, 0, 9),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_27] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_13, 16, 25),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_28] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_14, 0, 9),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_29] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_14, 16, 25),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_30] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_15, 0, 9),
	[MLSC_F_RGB_GAMMARGB_X_PNTS_TBL_0_31] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_X_PNTS_TBL_15, 16, 25),
	[MLSC_F_RGB_GAMMARGB_R_DELTA_SIGN] =
		PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_R_DELTA_SIGN, 0, 0),
	[MLSC_F_RGB_GAMMARGB_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_STREAM_CRC, 0, 7),
	[MLSC_F_RGB_GAMMARGB_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_RGB_GAMMARGB_STREAM_CRC, 8, 15),
	[MLSC_F_RGB_SVHIST_BYPASS] = PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_BYPASS, 0, 0),
	[MLSC_F_RGB_SVHIST_GRID_NUM_X] = PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_GRID_NUM_X, 0, 3),
	[MLSC_F_RGB_SVHIST_GRID_NUM_Y] = PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_GRID_NUM_Y, 0, 3),
	[MLSC_F_RGB_SVHIST_GRID_SIZE_X] = PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_GRID_SIZE_X, 0, 11),
	[MLSC_F_RGB_SVHIST_GRID_SIZE_Y] = PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_GRID_SIZE_Y, 0, 11),
	[MLSC_F_RGB_SVHIST_SUM_LSB] = PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_SUM_LSB, 0, 31),
	[MLSC_F_RGB_SVHIST_SUM_MSB] = PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_SUM_MSB, 0, 5),
	[MLSC_F_RGB_SVHIST_SQSUM_LSB] = PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_SQSUM_LSB, 0, 31),
	[MLSC_F_RGB_SVHIST_SQSUM_MSB] = PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_SQSUM_MSB, 0, 15),
	[MLSC_F_RGB_SVHIST_GRID_PIXEL_NUM_0_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_GRID_PIXEL_NUM_0_0, 0, 22),
	[MLSC_F_RGB_SVHIST_GRID_PIXEL_NUM_0_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_GRID_PIXEL_NUM_0_1, 0, 22),
	[MLSC_F_RGB_SVHIST_GRID_PIXEL_NUM_1_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_GRID_PIXEL_NUM_1_0, 0, 22),
	[MLSC_F_RGB_SVHIST_GRID_PIXEL_NUM_1_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_GRID_PIXEL_NUM_1_1, 0, 22),
	[MLSC_F_RGB_SVHIST_SELREGISTER_ROS] =
		PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_SELREGISTER_ROS, 0, 0),
	[MLSC_F_RGB_SVHIST_SELREGISTER_ROS_OVERRIDE] =
		PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_SELREGISTER_ROS_OVERRIDE, 0, 0),
	[MLSC_F_RGB_SVHIST_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_STREAM_CRC, 0, 7),
	[MLSC_F_RGB_SVHIST_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_RGB_SVHIST_STREAM_CRC, 8, 15),
	[MLSC_F_RGB_RGBTOYUVFDPIG_BYPASS] = PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_BYPASS, 0, 0),
	[MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_0_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_R1, 0, 10),
	[MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_0_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_R2, 0, 10),
	[MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_0_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_R3, 0, 10),
	[MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_1_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_G1, 0, 10),
	[MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_1_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_G2, 0, 10),
	[MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_1_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_G3, 0, 10),
	[MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_2_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_B1, 0, 10),
	[MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_2_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_B2, 0, 10),
	[MLSC_F_RGB_RGBTOYUVFDPIG_COEFF_2_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_COEFF_B3, 0, 10),
	[MLSC_F_RGB_RGBTOYUVFDPIG_LIMITS_0_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_LIMITS_YMIN, 0, 7),
	[MLSC_F_RGB_RGBTOYUVFDPIG_LIMITS_0_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_LIMITS_YMAX, 0, 7),
	[MLSC_F_RGB_RGBTOYUVFDPIG_LIMITS_1_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_LIMITS_UMIN, 0, 7),
	[MLSC_F_RGB_RGBTOYUVFDPIG_LIMITS_1_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_LIMITS_UMAX, 0, 7),
	[MLSC_F_RGB_RGBTOYUVFDPIG_LIMITS_2_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_LIMITS_VMIN, 0, 7),
	[MLSC_F_RGB_RGBTOYUVFDPIG_LIMITS_2_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_LIMITS_VMAX, 0, 7),
	[MLSC_F_RGB_RGBTOYUVFDPIG_LSHIFT] = PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_LSHIFT, 0, 1),
	[MLSC_F_RGB_RGBTOYUVFDPIG_OFFSET_0_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_OFFSET_Y, 0, 9),
	[MLSC_F_RGB_RGBTOYUVFDPIG_OFFSET_0_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_OFFSET_U, 0, 9),
	[MLSC_F_RGB_RGBTOYUVFDPIG_OFFSET_0_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_OFFSET_V, 0, 9),
	[MLSC_F_RGB_RGBTOYUVFDPIG_CRC_SEED] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_STREAM_CRC, 0, 7),
	[MLSC_F_RGB_RGBTOYUVFDPIG_CRC_RESULT] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVFDPIG_STREAM_CRC, 8, 15),
	[MLSC_F_YUV_DSFDPIG_BYPASS] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_BYPASS, 0, 0),
	[MLSC_F_YUV_DSFDPIG_OUT_FORMAT_TYPE] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_BYPASS, 1, 2),
	[MLSC_F_YUV_DSFDPIG_OUTPUT_W] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_OUTPUT_SIZE, 0, 15),
	[MLSC_F_YUV_DSFDPIG_OUTPUT_H] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_OUTPUT_SIZE, 16, 31),
	[MLSC_F_YUV_DSFDPIG_SCALE_X] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_SCALE_X, 0, 16),
	[MLSC_F_YUV_DSFDPIG_SCALE_Y] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_SCALE_Y, 0, 16),
	[MLSC_F_YUV_DSFDPIG_INV_SCALE_X] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_INV_SCALE, 0, 14),
	[MLSC_F_YUV_DSFDPIG_INV_SCALE_Y] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_INV_SCALE, 16, 30),
	[MLSC_F_YUV_DSFDPIG_INV_SHIFT_X] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_INV_SHIFT, 0, 4),
	[MLSC_F_YUV_DSFDPIG_INV_SHIFT_Y] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_INV_SHIFT, 8, 12),
	[MLSC_F_YUV_DSFDPIG_CROP_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_CROP_EN, 0, 0),
	[MLSC_F_YUV_DSFDPIG_CROP_START_X] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_CROP_START, 0, 15),
	[MLSC_F_YUV_DSFDPIG_CROP_START_Y] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_CROP_START, 16, 31),
	[MLSC_F_YUV_DSFDPIG_CROP_SIZE_X] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_CROP_SIZE, 0, 15),
	[MLSC_F_YUV_DSFDPIG_CROP_SIZE_Y] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_CROP_SIZE, 16, 31),
	[MLSC_F_YUV_DSFDPIG_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_CRC, 0, 7),
	[MLSC_F_YUV_DSFDPIG_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_YUV_DSFDPIG_CRC, 8, 15),
	[MLSC_F_RGB_RGBTOYUVCAV_BYPASS] = PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_BYPASS, 0, 0),
	[MLSC_F_RGB_RGBTOYUVCAV_COEFF_0_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_COEFF_R1, 0, 10),
	[MLSC_F_RGB_RGBTOYUVCAV_COEFF_0_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_COEFF_R2, 0, 10),
	[MLSC_F_RGB_RGBTOYUVCAV_COEFF_0_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_COEFF_R3, 0, 10),
	[MLSC_F_RGB_RGBTOYUVCAV_COEFF_1_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_COEFF_G1, 0, 10),
	[MLSC_F_RGB_RGBTOYUVCAV_COEFF_1_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_COEFF_G2, 0, 10),
	[MLSC_F_RGB_RGBTOYUVCAV_COEFF_1_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_COEFF_G3, 0, 10),
	[MLSC_F_RGB_RGBTOYUVCAV_COEFF_2_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_COEFF_B1, 0, 10),
	[MLSC_F_RGB_RGBTOYUVCAV_COEFF_2_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_COEFF_B2, 0, 10),
	[MLSC_F_RGB_RGBTOYUVCAV_COEFF_2_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_COEFF_B3, 0, 10),
	[MLSC_F_RGB_RGBTOYUVCAV_LIMITS_0_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_LIMITS_YMIN, 0, 7),
	[MLSC_F_RGB_RGBTOYUVCAV_LIMITS_0_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_LIMITS_YMAX, 0, 7),
	[MLSC_F_RGB_RGBTOYUVCAV_LIMITS_1_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_LIMITS_UMIN, 0, 7),
	[MLSC_F_RGB_RGBTOYUVCAV_LIMITS_1_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_LIMITS_UMAX, 0, 7),
	[MLSC_F_RGB_RGBTOYUVCAV_LIMITS_2_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_LIMITS_VMIN, 0, 7),
	[MLSC_F_RGB_RGBTOYUVCAV_LIMITS_2_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_LIMITS_VMAX, 0, 7),
	[MLSC_F_RGB_RGBTOYUVCAV_LSHIFT] = PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_LSHIFT, 0, 1),
	[MLSC_F_RGB_RGBTOYUVCAV_OFFSET_0_0] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_OFFSET_Y, 0, 9),
	[MLSC_F_RGB_RGBTOYUVCAV_OFFSET_0_1] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_OFFSET_U, 0, 9),
	[MLSC_F_RGB_RGBTOYUVCAV_OFFSET_0_2] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_OFFSET_V, 0, 9),
	[MLSC_F_RGB_RGBTOYUVCAV_CRC_SEED] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_STREAM_CRC, 0, 7),
	[MLSC_F_RGB_RGBTOYUVCAV_CRC_RESULT] =
		PMIO_FIELD_DESC(MLSC_R_RGB_RGBTOYUVCAV_STREAM_CRC, 8, 15),
	[MLSC_F_YUV_DSCAV_BYPASS] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_BYPASS, 0, 0),
	[MLSC_F_YUV_DSCAV_OUT_FORMAT_TYPE] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_BYPASS, 1, 2),
	[MLSC_F_YUV_DSCAV_OUTPUT_W] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_OUTPUT_SIZE, 0, 15),
	[MLSC_F_YUV_DSCAV_OUTPUT_H] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_OUTPUT_SIZE, 16, 31),
	[MLSC_F_YUV_DSCAV_SCALE_X] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_SCALE_X, 0, 16),
	[MLSC_F_YUV_DSCAV_SCALE_Y] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_SCALE_Y, 0, 16),
	[MLSC_F_YUV_DSCAV_INV_SCALE_X] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_INV_SCALE, 0, 14),
	[MLSC_F_YUV_DSCAV_INV_SCALE_Y] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_INV_SCALE, 16, 30),
	[MLSC_F_YUV_DSCAV_INV_SHIFT_X] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_INV_SHIFT, 0, 4),
	[MLSC_F_YUV_DSCAV_INV_SHIFT_Y] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_INV_SHIFT, 8, 12),
	[MLSC_F_YUV_DSCAV_CROP_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_CROP_EN, 0, 0),
	[MLSC_F_YUV_DSCAV_CROP_START_X] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_CROP_START, 0, 15),
	[MLSC_F_YUV_DSCAV_CROP_START_Y] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_CROP_START, 16, 31),
	[MLSC_F_YUV_DSCAV_CROP_SIZE_X] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_CROP_SIZE, 0, 15),
	[MLSC_F_YUV_DSCAV_CROP_SIZE_Y] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_CROP_SIZE, 16, 31),
	[MLSC_F_YUV_DSCAV_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_CRC, 0, 7),
	[MLSC_F_YUV_DSCAV_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_YUV_DSCAV_CRC, 8, 15),
	[MLSC_F_RGB_RGB2Y_BYPASS] = PMIO_FIELD_DESC(MLSC_R_RGB_RGB2Y_BYPASS, 0, 0),
	[MLSC_F_RGB_RGB2Y_WEIGHT_R] = PMIO_FIELD_DESC(MLSC_R_RGB_RGB2Y_WEIGHT_R, 0, 9),
	[MLSC_F_RGB_RGB2Y_WEIGHT_G] = PMIO_FIELD_DESC(MLSC_R_RGB_RGB2Y_WEIGHT_G, 0, 9),
	[MLSC_F_RGB_RGB2Y_WEIGHT_B] = PMIO_FIELD_DESC(MLSC_R_RGB_RGB2Y_WEIGHT_B, 0, 9),
	[MLSC_F_RGB_RGB2Y_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_RGB_RGB2Y_CRC, 0, 7),
	[MLSC_F_RGB_RGB2Y_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_RGB_RGB2Y_CRC, 8, 15),
	[MLSC_F_Y_DSLME_BYPASS] = PMIO_FIELD_DESC(MLSC_R_Y_DSLME_BYPASS, 0, 0),
	[MLSC_F_Y_DSLME_OUT_W] = PMIO_FIELD_DESC(MLSC_R_Y_DSLME_OUT, 0, 15),
	[MLSC_F_Y_DSLME_OUT_H] = PMIO_FIELD_DESC(MLSC_R_Y_DSLME_OUT, 16, 31),
	[MLSC_F_Y_DSLME_SCALE_FACTOR_X] = PMIO_FIELD_DESC(MLSC_R_Y_DSLME_X_SCALE, 0, 17),
	[MLSC_F_Y_DSLME_SCALE_FACTOR_Y] = PMIO_FIELD_DESC(MLSC_R_Y_DSLME_Y_SCALE, 0, 17),
	[MLSC_F_Y_DSLME_INV_SCALE_X] = PMIO_FIELD_DESC(MLSC_R_Y_DSLME_INV_SCALE, 0, 14),
	[MLSC_F_Y_DSLME_INV_SCALE_Y] = PMIO_FIELD_DESC(MLSC_R_Y_DSLME_INV_SCALE, 16, 30),
	[MLSC_F_Y_DSLME_INV_SHIFT_X] = PMIO_FIELD_DESC(MLSC_R_Y_DSLME_INV_SHIFT, 0, 4),
	[MLSC_F_Y_DSLME_INV_SHIFT_Y] = PMIO_FIELD_DESC(MLSC_R_Y_DSLME_INV_SHIFT, 8, 12),
	[MLSC_F_Y_DSLME_CROP_EN] = PMIO_FIELD_DESC(MLSC_R_Y_DSLME_CROP_EN, 0, 0),
	[MLSC_F_Y_DSLME_CROP_START_X] = PMIO_FIELD_DESC(MLSC_R_Y_DSLME_CROP_START, 0, 15),
	[MLSC_F_Y_DSLME_CROP_START_Y] = PMIO_FIELD_DESC(MLSC_R_Y_DSLME_CROP_START, 16, 31),
	[MLSC_F_Y_DSLME_CROP_SIZE_X] = PMIO_FIELD_DESC(MLSC_R_Y_DSLME_CROP_SIZE, 0, 15),
	[MLSC_F_Y_DSLME_CROP_SIZE_Y] = PMIO_FIELD_DESC(MLSC_R_Y_DSLME_CROP_SIZE, 16, 31),
	[MLSC_F_Y_DSLME_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_Y_DSLME_STREAM_CRC, 0, 7),
	[MLSC_F_Y_DSLME_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_Y_DSLME_STREAM_CRC, 8, 15),
	[MLSC_F_Y_MENR_BYPASS] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_BYPASS, 0, 0),
	[MLSC_F_Y_MENR_BYPASSFALLBACKCALC] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_BYPASS, 1, 1),
	[MLSC_F_Y_MENR_BYPASSVERTICALCALC] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_BYPASS, 2, 2),
	[MLSC_F_Y_MENR_HNORM_RADIAL_CTRL_EN] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_BYPASS, 3, 3),
	[MLSC_F_Y_MENR_VMAP_Y_MULT_RADIAL_CTRL_EN] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_BYPASS, 4, 4),
	[MLSC_F_Y_MENR_VMAP_Y_TH_RADIAL_CTRL_EN] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_BYPASS, 5, 5),
	[MLSC_F_Y_MENR_CENTER_CIRCLE_SQUARED] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_CENTER_CIRCLE_SQUARED, 0, 29),
	[MLSC_F_Y_MENR_CROPX] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_CROP, 0, 14),
	[MLSC_F_Y_MENR_CROPY] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_CROP, 15, 29),
	[MLSC_F_Y_MENR_HSUPPORT] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_HSUPPORT, 0, 3),
	[MLSC_F_Y_MENR_LUMA_DEP_THRESH_EN] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_LUMA_DEP_THRESH_EN, 0, 0),
	[MLSC_F_Y_MENR_MAPY_EN] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_MAPY, 0, 0),
	[MLSC_F_Y_MENR_MAPYMULT] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_MAPYMULT, 0, 7),
	[MLSC_F_Y_MENR_MAPYMULT_UP] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_MAPYMULT, 8, 15),
	[MLSC_F_Y_MENR_MAPYTHRESH] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_MAPYTHRESH, 0, 9),
	[MLSC_F_Y_MENR_MAPYTHRESH_UP] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_MAPYTHRESH, 16, 25),
	[MLSC_F_Y_MENR_NORM_SHIFTY] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_NORM_SHIFTY, 0, 3),
	[MLSC_F_Y_MENR_RADIAL_GAIN] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_RADIAL_GAIN, 0, 6),
	[MLSC_F_Y_MENR_RADIAL_GAIN_SHIFTER] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_RADIAL_GAIN, 8, 12),
	[MLSC_F_Y_MENR_RADIALGAIN_EN] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_RADIAL_GAIN, 16, 16),
	[MLSC_F_Y_MENR_DFILTER_ROWS] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_DFILTER_ROWS, 0, 3),
	[MLSC_F_Y_MENR_VERTFILTERLENGTH] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_VERTFILTERLENGTH, 0, 2),
	[MLSC_F_Y_MENR_VERTFILTERLENGTH_MAX_ROW] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_VERTFILTERLENGTH, 4, 14),
	[MLSC_F_Y_MENR_VERTFILTERLENGTH_MIN_ROW] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_VERTFILTERLENGTH, 16, 26),
	[MLSC_F_Y_MENR_VERTFILTERLENGTH_UP] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_VERTFILTERLENGTH, 28, 30),
	[MLSC_F_Y_MENR_WLUMA_IIR_LENGTH_FACTOR] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_WLUMA_IIR_LENGTH_FACTOR, 0, 9),
	[MLSC_F_Y_MENR_WLUMA_LUMA_KNEE] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_WLUMA_LUMA_KNEE, 0, 9),
	[MLSC_F_Y_MENR_WLUMA_MAPY_THRESH_FACTOR] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_WLUMA_MAPY_THRESH_FACTOR, 0, 9),
	[MLSC_F_Y_MENR_WLUMA_MAX_VER_IIR_LENGTH] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_WLUMA_MAX_VER_IIR_LENGTH, 0, 2),
	[MLSC_F_Y_MENR_WLUMA_MIN_MAPY_THRESH] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_WLUMA_MIN_MAPY_THRESH, 0, 9),
	[MLSC_F_Y_MENR_X_IMAGE_SIZE] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_X_IMAGE_SIZE, 0, 14),
	[MLSC_F_Y_MENR_XBIN] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_X_IMAGE_SIZE, 16, 30),
	[MLSC_F_Y_MENR_Y_IMAGE_SIZE] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_Y_IMAGE_SIZE, 0, 14),
	[MLSC_F_Y_MENR_YBIN] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_Y_IMAGE_SIZE, 16, 30),
	[MLSC_F_Y_MENR_YMULT_EN] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_YMULT_EN, 0, 0),
	[MLSC_F_Y_MENR_YNORM] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_YNORM, 0, 3),
	[MLSC_F_Y_MENR_YNORM_UP] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_YNORM, 8, 11),
	[MLSC_F_Y_MENR_MENR_XPNTSTBL_0_0] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_XPNTSTBL_0_0, 0, 9),
	[MLSC_F_Y_MENR_MENR_XPNTSTBL_0_1] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_XPNTSTBL_0_0, 16, 25),
	[MLSC_F_Y_MENR_MENR_XPNTSTBL_0_2] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_XPNTSTBL_0_2, 0, 9),
	[MLSC_F_Y_MENR_MENR_XPNTSTBL_0_3] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_XPNTSTBL_0_2, 16, 25),
	[MLSC_F_Y_MENR_MENR_XPNTSTBL_0_4] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_XPNTSTBL_0_4, 0, 9),
	[MLSC_F_Y_MENR_MENR_XPNTSTBL_0_5] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_XPNTSTBL_0_4, 16, 25),
	[MLSC_F_Y_MENR_MENR_XPNTSTBL_0_6] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_XPNTSTBL_0_6, 0, 9),
	[MLSC_F_Y_MENR_MENR_XPNTSTBL_0_7] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_XPNTSTBL_0_6, 16, 25),
	[MLSC_F_Y_MENR_MENR_H_RGAINTBL_0_0] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_H_RGAINTBL_0_0, 0, 8),
	[MLSC_F_Y_MENR_MENR_H_RGAINTBL_0_1] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_H_RGAINTBL_0_0, 16, 24),
	[MLSC_F_Y_MENR_MENR_H_RGAINTBL_0_2] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_H_RGAINTBL_0_2, 0, 8),
	[MLSC_F_Y_MENR_MENR_H_RGAINTBL_0_3] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_H_RGAINTBL_0_2, 16, 24),
	[MLSC_F_Y_MENR_MENR_H_RGAINTBL_0_4] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_H_RGAINTBL_0_4, 0, 8),
	[MLSC_F_Y_MENR_MENR_H_RGAINTBL_0_5] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_H_RGAINTBL_0_4, 16, 24),
	[MLSC_F_Y_MENR_MENR_H_RGAINTBL_0_6] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_H_RGAINTBL_0_6, 0, 8),
	[MLSC_F_Y_MENR_MENR_H_RGAINTBL_0_7] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_H_RGAINTBL_0_6, 16, 24),
	[MLSC_F_Y_MENR_MENR_V_RGAINTBL_0_0] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_V_RGAINTBL_0_0, 0, 8),
	[MLSC_F_Y_MENR_MENR_V_RGAINTBL_0_1] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_V_RGAINTBL_0_0, 16, 24),
	[MLSC_F_Y_MENR_MENR_V_RGAINTBL_0_2] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_V_RGAINTBL_0_2, 0, 8),
	[MLSC_F_Y_MENR_MENR_V_RGAINTBL_0_3] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_V_RGAINTBL_0_2, 16, 24),
	[MLSC_F_Y_MENR_MENR_V_RGAINTBL_0_4] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_V_RGAINTBL_0_4, 0, 8),
	[MLSC_F_Y_MENR_MENR_V_RGAINTBL_0_5] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_V_RGAINTBL_0_4, 16, 24),
	[MLSC_F_Y_MENR_MENR_V_RGAINTBL_0_6] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_V_RGAINTBL_0_6, 0, 8),
	[MLSC_F_Y_MENR_MENR_V_RGAINTBL_0_7] =
		PMIO_FIELD_DESC(MLSC_R_Y_MENR_MENR_V_RGAINTBL_0_6, 16, 24),
	[MLSC_F_Y_MENR_ELLIPTIC_FACTOR_A] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_ELLIPTIC_FACTOR, 0, 3),
	[MLSC_F_Y_MENR_ELLIPTIC_FACTOR_B] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_ELLIPTIC_FACTOR, 16, 19),
	[MLSC_F_Y_MENR_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_CRC, 0, 7),
	[MLSC_F_Y_MENR_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_Y_MENR_CRC, 16, 23),
	[MLSC_F_Y_EDGESCORE_BYPASS] = PMIO_FIELD_DESC(MLSC_R_Y_EDGESCORE_BYPASS, 0, 0),
	[MLSC_F_Y_EDGESCORE_EDGE_SCORE_ACCUM] =
		PMIO_FIELD_DESC(MLSC_R_Y_EDGESCORE_EDGE_SCORE_ACCUM, 0, 31),
	[MLSC_F_Y_EDGESCORE_SELREGISTER_ROS] =
		PMIO_FIELD_DESC(MLSC_R_Y_EDGESCORE_SELREGISTER_ROS, 0, 0),
	[MLSC_F_Y_EDGESCORE_SELREGISTER_ROS_OVERRIDE] =
		PMIO_FIELD_DESC(MLSC_R_Y_EDGESCORE_SELREGISTER_ROS_OVERRIDE, 0, 0),
	[MLSC_F_YUV_GLPGL0_BYPASS] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_BYPASS, 0, 0),
	[MLSC_F_YUV_GLPGL0_BIT_10_MODE_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_BYPASS, 1, 1),
	[MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_0_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_Y_COEFFS_0, 0, 10),
	[MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_0_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_Y_COEFFS_0, 16, 26),
	[MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_0_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_Y_COEFFS_1, 0, 10),
	[MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_1_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_Y_COEFFS_1, 16, 26),
	[MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_1_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_Y_COEFFS_2, 0, 10),
	[MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_1_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_Y_COEFFS_2, 16, 26),
	[MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_2_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_Y_COEFFS_3, 0, 10),
	[MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_2_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_Y_COEFFS_3, 16, 26),
	[MLSC_F_YUV_GLPGL0_LPF_Y_COEFFS_2_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_Y_COEFFS_4, 0, 10),
	[MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_0_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_UV_COEFFS_0, 0, 10),
	[MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_0_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_UV_COEFFS_0, 16, 26),
	[MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_0_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_UV_COEFFS_1, 0, 10),
	[MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_1_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_UV_COEFFS_1, 16, 26),
	[MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_1_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_UV_COEFFS_2, 0, 10),
	[MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_1_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_UV_COEFFS_2, 16, 26),
	[MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_2_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_UV_COEFFS_3, 0, 10),
	[MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_2_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_UV_COEFFS_3, 16, 26),
	[MLSC_F_YUV_GLPGL0_LPF_UV_COEFFS_2_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_UV_COEFFS_4, 0, 10),
	[MLSC_F_YUV_GLPGL0_LPF_Y_NORM] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_NORM, 0, 4),
	[MLSC_F_YUV_GLPGL0_LPF_UV_NORM] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LPF_NORM, 8, 12),
	[MLSC_F_YUV_GLPGL0_DOWNSCALER_SRC_VSIZE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_DOWNSCALER_SRC_SIZE, 0, 15),
	[MLSC_F_YUV_GLPGL0_DOWNSCALER_SRC_HSIZE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_DOWNSCALER_SRC_SIZE, 16, 31),
	[MLSC_F_YUV_GLPGL0_DOWNSCALER_DST_VSIZE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_DOWNSCALER_DST_SIZE, 0, 15),
	[MLSC_F_YUV_GLPGL0_DOWNSCALER_DST_HSIZE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_DOWNSCALER_DST_SIZE, 16, 31),
	[MLSC_F_YUV_GLPGL0_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_STREAM_CRC, 0, 7),
	[MLSC_F_YUV_GLPGL0_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_STREAM_CRC, 8, 15),
	[MLSC_F_YUV_GLPGL0_GF_CORE_HBI] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LINE_CTRL_GF, 0, 15),
	[MLSC_F_YUV_GLPGL0_GF_CORE_WGTCNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LINE_CTRL_GF, 16, 23),
	[MLSC_F_YUV_GLPGL0_PIPE_CORE_HBI] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LINE_CTRL_PIPE, 0, 15),
	[MLSC_F_YUV_GLPGL0_PIPE_CORE_WGTCNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL0_LINE_CTRL_PIPE, 16, 23),
	[MLSC_F_YUV_GLPGL1_BYPASS] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_BYPASS, 0, 0),
	[MLSC_F_YUV_GLPGL1_BIT_10_MODE_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_BYPASS, 1, 1),
	[MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_0_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_Y_COEFFS_0, 0, 10),
	[MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_0_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_Y_COEFFS_0, 16, 26),
	[MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_0_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_Y_COEFFS_1, 0, 10),
	[MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_1_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_Y_COEFFS_1, 16, 26),
	[MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_1_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_Y_COEFFS_2, 0, 10),
	[MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_1_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_Y_COEFFS_2, 16, 26),
	[MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_2_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_Y_COEFFS_3, 0, 10),
	[MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_2_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_Y_COEFFS_3, 16, 26),
	[MLSC_F_YUV_GLPGL1_LPF_Y_COEFFS_2_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_Y_COEFFS_4, 0, 10),
	[MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_0_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_UV_COEFFS_0, 0, 10),
	[MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_0_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_UV_COEFFS_0, 16, 26),
	[MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_0_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_UV_COEFFS_1, 0, 10),
	[MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_1_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_UV_COEFFS_1, 16, 26),
	[MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_1_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_UV_COEFFS_2, 0, 10),
	[MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_1_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_UV_COEFFS_2, 16, 26),
	[MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_2_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_UV_COEFFS_3, 0, 10),
	[MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_2_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_UV_COEFFS_3, 16, 26),
	[MLSC_F_YUV_GLPGL1_LPF_UV_COEFFS_2_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_UV_COEFFS_4, 0, 10),
	[MLSC_F_YUV_GLPGL1_LPF_Y_NORM] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_NORM, 0, 4),
	[MLSC_F_YUV_GLPGL1_LPF_UV_NORM] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LPF_NORM, 8, 12),
	[MLSC_F_YUV_GLPGL1_DOWNSCALER_SRC_VSIZE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_DOWNSCALER_SRC_SIZE, 0, 15),
	[MLSC_F_YUV_GLPGL1_DOWNSCALER_SRC_HSIZE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_DOWNSCALER_SRC_SIZE, 16, 31),
	[MLSC_F_YUV_GLPGL1_DOWNSCALER_DST_VSIZE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_DOWNSCALER_DST_SIZE, 0, 15),
	[MLSC_F_YUV_GLPGL1_DOWNSCALER_DST_HSIZE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_DOWNSCALER_DST_SIZE, 16, 31),
	[MLSC_F_YUV_GLPGL1_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_STREAM_CRC, 0, 7),
	[MLSC_F_YUV_GLPGL1_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_STREAM_CRC, 8, 15),
	[MLSC_F_YUV_GLPGL1_GF_CORE_HBI] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LINE_CTRL_GF, 0, 15),
	[MLSC_F_YUV_GLPGL1_GF_CORE_WGTCNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LINE_CTRL_GF, 16, 23),
	[MLSC_F_YUV_GLPGL1_PIPE_CORE_HBI] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LINE_CTRL_PIPE, 0, 15),
	[MLSC_F_YUV_GLPGL1_PIPE_CORE_WGTCNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL1_LINE_CTRL_PIPE, 16, 23),
	[MLSC_F_YUV_GLPGL2_BYPASS] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_BYPASS, 0, 0),
	[MLSC_F_YUV_GLPGL2_BIT_10_MODE_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_BYPASS, 1, 1),
	[MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_0_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_Y_COEFFS_0, 0, 10),
	[MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_0_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_Y_COEFFS_0, 16, 26),
	[MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_0_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_Y_COEFFS_1, 0, 10),
	[MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_1_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_Y_COEFFS_1, 16, 26),
	[MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_1_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_Y_COEFFS_2, 0, 10),
	[MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_1_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_Y_COEFFS_2, 16, 26),
	[MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_2_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_Y_COEFFS_3, 0, 10),
	[MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_2_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_Y_COEFFS_3, 16, 26),
	[MLSC_F_YUV_GLPGL2_LPF_Y_COEFFS_2_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_Y_COEFFS_4, 0, 10),
	[MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_0_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_UV_COEFFS_0, 0, 10),
	[MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_0_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_UV_COEFFS_0, 16, 26),
	[MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_0_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_UV_COEFFS_1, 0, 10),
	[MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_1_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_UV_COEFFS_1, 16, 26),
	[MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_1_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_UV_COEFFS_2, 0, 10),
	[MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_1_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_UV_COEFFS_2, 16, 26),
	[MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_2_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_UV_COEFFS_3, 0, 10),
	[MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_2_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_UV_COEFFS_3, 16, 26),
	[MLSC_F_YUV_GLPGL2_LPF_UV_COEFFS_2_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_UV_COEFFS_4, 0, 10),
	[MLSC_F_YUV_GLPGL2_LPF_Y_NORM] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_NORM, 0, 4),
	[MLSC_F_YUV_GLPGL2_LPF_UV_NORM] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LPF_NORM, 8, 12),
	[MLSC_F_YUV_GLPGL2_DOWNSCALER_SRC_VSIZE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_DOWNSCALER_SRC_SIZE, 0, 15),
	[MLSC_F_YUV_GLPGL2_DOWNSCALER_SRC_HSIZE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_DOWNSCALER_SRC_SIZE, 16, 31),
	[MLSC_F_YUV_GLPGL2_DOWNSCALER_DST_VSIZE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_DOWNSCALER_DST_SIZE, 0, 15),
	[MLSC_F_YUV_GLPGL2_DOWNSCALER_DST_HSIZE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_DOWNSCALER_DST_SIZE, 16, 31),
	[MLSC_F_YUV_GLPGL2_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_STREAM_CRC, 0, 7),
	[MLSC_F_YUV_GLPGL2_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_STREAM_CRC, 8, 15),
	[MLSC_F_YUV_GLPGL2_GF_CORE_HBI] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LINE_CTRL_GF, 0, 15),
	[MLSC_F_YUV_GLPGL2_GF_CORE_WGTCNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LINE_CTRL_GF, 16, 23),
	[MLSC_F_YUV_GLPGL2_PIPE_CORE_HBI] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LINE_CTRL_PIPE, 0, 15),
	[MLSC_F_YUV_GLPGL2_PIPE_CORE_WGTCNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL2_LINE_CTRL_PIPE, 16, 23),
	[MLSC_F_YUV_GLPGL3_BYPASS] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_BYPASS, 0, 0),
	[MLSC_F_YUV_GLPGL3_BIT_10_MODE_EN] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_BYPASS, 1, 1),
	[MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_0_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_Y_COEFFS_0, 0, 10),
	[MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_0_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_Y_COEFFS_0, 16, 26),
	[MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_0_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_Y_COEFFS_1, 0, 10),
	[MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_1_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_Y_COEFFS_1, 16, 26),
	[MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_1_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_Y_COEFFS_2, 0, 10),
	[MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_1_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_Y_COEFFS_2, 16, 26),
	[MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_2_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_Y_COEFFS_3, 0, 10),
	[MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_2_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_Y_COEFFS_3, 16, 26),
	[MLSC_F_YUV_GLPGL3_LPF_Y_COEFFS_2_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_Y_COEFFS_4, 0, 10),
	[MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_0_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_UV_COEFFS_0, 0, 10),
	[MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_0_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_UV_COEFFS_0, 16, 26),
	[MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_0_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_UV_COEFFS_1, 0, 10),
	[MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_1_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_UV_COEFFS_1, 16, 26),
	[MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_1_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_UV_COEFFS_2, 0, 10),
	[MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_1_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_UV_COEFFS_2, 16, 26),
	[MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_2_0] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_UV_COEFFS_3, 0, 10),
	[MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_2_1] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_UV_COEFFS_3, 16, 26),
	[MLSC_F_YUV_GLPGL3_LPF_UV_COEFFS_2_2] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_UV_COEFFS_4, 0, 10),
	[MLSC_F_YUV_GLPGL3_LPF_Y_NORM] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_NORM, 0, 4),
	[MLSC_F_YUV_GLPGL3_LPF_UV_NORM] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LPF_NORM, 8, 12),
	[MLSC_F_YUV_GLPGL3_DOWNSCALER_SRC_VSIZE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_DOWNSCALER_SRC_SIZE, 0, 15),
	[MLSC_F_YUV_GLPGL3_DOWNSCALER_SRC_HSIZE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_DOWNSCALER_SRC_SIZE, 16, 31),
	[MLSC_F_YUV_GLPGL3_DOWNSCALER_DST_VSIZE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_DOWNSCALER_DST_SIZE, 0, 15),
	[MLSC_F_YUV_GLPGL3_DOWNSCALER_DST_HSIZE] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_DOWNSCALER_DST_SIZE, 16, 31),
	[MLSC_F_YUV_GLPGL3_CRC_SEED] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_STREAM_CRC, 0, 7),
	[MLSC_F_YUV_GLPGL3_CRC_RESULT] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_STREAM_CRC, 8, 15),
	[MLSC_F_YUV_GLPGL3_GAUSSIAN_CRC_RESULT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_STREAM_CRC, 16, 23),
	[MLSC_F_YUV_GLPGL3_GF_CORE_HBI] = PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LINE_CTRL_GF, 0, 15),
	[MLSC_F_YUV_GLPGL3_GF_CORE_WGTCNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LINE_CTRL_GF, 16, 23),
	[MLSC_F_YUV_GLPGL3_PIPE_CORE_HBI] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LINE_CTRL_PIPE, 0, 15),
	[MLSC_F_YUV_GLPGL3_PIPE_CORE_WGTCNT] =
		PMIO_FIELD_DESC(MLSC_R_YUV_GLPGL3_LINE_CTRL_PIPE, 16, 23),
};

static const struct pmio_range mlsc_non_rd_ranges[] = {
	pmio_reg_range(0x100, 0x1ff),
	pmio_reg_range(0x700, 0x7ff),
	pmio_reg_range(0xa00, 0xaff),
	pmio_reg_range(0xc00, 0xdff),
	pmio_reg_range(0x1100, 0x15ff),
	pmio_reg_range(0x4400, 0x4fff),
};

static const struct pmio_access_table mlsc_rd_ranges_table = {
	.no_ranges = mlsc_non_rd_ranges,
	.n_no_ranges = ARRAY_SIZE(mlsc_non_rd_ranges),
};

static const struct pmio_range mlsc_volatile_ranges[] = {
	pmio_reg_range(MLSC_R_CMDQ_ENABLE, MLSC_R_CMDQ_ENABLE),
	pmio_reg_range(MLSC_R_SW_RESET, MLSC_R_SW_APB_RESET),
	pmio_reg_range(MLSC_R_CHAIN_INPUT_0_SELECT, MLSC_R_CHAIN_INPUT_0_SELECT),
	pmio_reg_range(MLSC_R_ALLOC_SR_ENABLE, MLSC_R_ALLOC_SR_GRP_8TO11),
	pmio_reg_range(MLSC_R_CMDQ_QUE_CMD_H, MLSC_R_CMDQ_INT_CLEAR),
	pmio_reg_range(MLSC_R_INT_REQ_INT0, MLSC_R_INT_REQ_INT1_CLEAR),
	pmio_reg_range(MLSC_R_YUV_RDMACLOAD_EN, MLSC_R_YUV_RDMACLOAD_EN),
	pmio_reg_range(MLSC_R_Y_EDGESCORE_EDGE_SCORE_ACCUM, MLSC_R_Y_EDGESCORE_EDGE_SCORE_ACCUM),
};

static const struct pmio_access_table mlsc_volatile_ranges_table = {
	.yes_ranges = mlsc_volatile_ranges,
	.n_yes_ranges = ARRAY_SIZE(mlsc_volatile_ranges),
};

static const struct pmio_range mlsc_cacheable_ranges[] = {};

static const struct pmio_access_table mlsc_cacheable_ranges_table = {
	.yes_ranges = mlsc_cacheable_ranges,
	.n_yes_ranges = ARRAY_SIZE(mlsc_cacheable_ranges),
	.no_ranges = mlsc_cacheable_ranges,
	.n_no_ranges = ARRAY_SIZE(mlsc_cacheable_ranges),
};

static const struct cr_set mlsc_ext_cr_set[] = {
	{ MLSC_R_YUV_RDMAY_EN, 0x0 },
	{ MLSC_R_YUV_RDMAUV_EN, 0x0 },
	{ MLSC_R_STAT_WDMASVHIST_EN, 0x0 },
	{ MLSC_R_YUV_WDMAFDPIG_EN, 0x0 },
	{ MLSC_R_YUV_WDMACAV_EN, 0x0 },
	{ MLSC_R_Y_WDMALME_EN, 0x0 },
	{ MLSC_R_Y_WDMAGLPGOUTL0_EN, 0x0 },
	{ MLSC_R_YUV_WDMAGLPGOUTL1Y_EN, 0x0 },
	{ MLSC_R_YUV_WDMAGLPGOUTL1U_EN, 0x0 },
	{ MLSC_R_YUV_WDMAGLPGOUTL1V_EN, 0x0 },
	{ MLSC_R_YUV_WDMAGLPGOUTL2Y_EN, 0x0 },
	{ MLSC_R_YUV_WDMAGLPGOUTL2U_EN, 0x0 },
	{ MLSC_R_YUV_WDMAGLPGOUTL2V_EN, 0x0 },
	{ MLSC_R_YUV_WDMAGLPGOUTL3Y_EN, 0x0 },
	{ MLSC_R_YUV_WDMAGLPGOUTL3U_EN, 0x0 },
	{ MLSC_R_YUV_WDMAGLPGOUTL3V_EN, 0x0 },
	{ MLSC_R_YUV_WDMAGLPGOUTG4Y_EN, 0x0 },
	{ MLSC_R_YUV_WDMAGLPGOUTG4U_EN, 0x0 },
	{ MLSC_R_YUV_WDMAGLPGOUTG4V_EN, 0x0 },
	{ MLSC_R_YUV_WDMAYUV444Y_EN, 0x0 },
	{ MLSC_R_YUV_WDMAYUV444U_EN, 0x0 },
	{ MLSC_R_YUV_WDMAYUV444V_EN, 0x0 },
};

#endif
