module partsel_00848(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [2:31] x4;
  wire [26:5] x5;
  wire signed [29:6] x6;
  wire signed [3:26] x7;
  wire [26:1] x8;
  wire [24:7] x9;
  wire signed [25:7] x10;
  wire signed [25:2] x11;
  wire signed [1:24] x12;
  wire signed [25:1] x13;
  wire [29:3] x14;
  wire signed [30:0] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [0:30] p0 = 222243074;
  localparam signed [27:6] p1 = 539205272;
  localparam [29:5] p2 = 122916560;
  localparam [25:0] p3 = 938298972;
  assign x4 = p3[4 + s0 +: 7];
  assign x5 = {{p1, ((x3[7 + s3 +: 3] ^ p3[10 +: 2]) - p1[15 + s2])}, {(({((p2[17 +: 3] | (p2 + x1)) + x1[15 +: 1]), x4[15]} ^ p2) ^ p1[5 + s2 -: 4]), p3[5 + s0 +: 3]}};
  assign x6 = (p3[30 + s0 -: 4] & p1[8]);
  assign x7 = {2{((({x5[15 -: 3], x4[9 +: 4]} + (p2[17 +: 1] & p2)) - p3[17]) & p1[7 + s0 -: 3])}};
  assign x8 = {2{((((ctrl[1] || ctrl[3] && !ctrl[3] ? x4 : p0[17 + s0]) ^ {2{x6[9 + s1]}}) & (((x0[11 +: 1] & p2) + x1) + {2{p1[9]}})) ^ ({2{(x5[29 + s2 +: 4] + x6[18])}} + ({2{x1[15 -: 3]}} ^ (p2 ^ p1[11]))))}};
  assign x9 = x2[10 + s1 +: 7];
  assign x10 = p3[6 + s3];
  assign x11 = p2[11 +: 1];
  assign x12 = ({(ctrl[3] && !ctrl[3] || !ctrl[2] ? x11[31 + s3 +: 2] : (!ctrl[3] && !ctrl[3] && ctrl[1] ? {2{(p0[16] ^ x9[21 + s2 -: 1])}} : p3[20])), p0[9]} | p2[17 +: 3]);
  assign x13 = {2{p3[7 + s1 -: 6]}};
  assign x14 = {2{x0[23]}};
  assign x15 = ((p0[26 + s3 +: 4] + x3[30 + s2 +: 5]) ^ ((ctrl[2] || !ctrl[2] || !ctrl[3] ? p2[20 -: 4] : ({2{x2[14 + s2 +: 1]}} | (p1[19 + s0] & p1[12 +: 4]))) ^ (p2 | x13)));
  assign y0 = p2[26 + s2 -: 5];
  assign y1 = x11[20 -: 3];
  assign y2 = p2[21 + s1 -: 1];
  assign y3 = (p1 | p0[19 + s1 -: 1]);
endmodule
