Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sat Dec  9 15:13:38 2017
| Host         : T460p running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   122 |
| Unused register locations in slices containing registers |   156 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             355 |          117 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             190 |           61 |
| Yes          | No                    | No                     |             471 |          133 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             764 |          172 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                 Clock Signal                                                                |                                                                         Enable Signal                                                                         |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/T_i_reg_i_2_n_0                |                                                                                                                                                               | design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/T_i_reg_i_3_n_0              |                1 |              1 |
|  design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/D_i                            |                                                                                                                                                               | design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/D_i_reg_i_2_n_0              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                          |                1 |              2 |
|  design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/phase_reg[2]_i_2_n_0           |                                                                                                                                                               |                                                                                                                                          |                1 |              3 |
|  design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/incr_quad_inst/next_last_phase_reg[2]_i_1_n_0 |                                                                                                                                                               |                                                                                                                                          |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             |                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[4]_i_1_n_0                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             |                                                                                                                                                               | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             |                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[27]             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/p_1_in[7]                                                                                               | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                    | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                    | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                    | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                     | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                    | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                    | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                     | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                    | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/p_1_in[31]                                                                                              | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/p_1_in[23]                                                                                              | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                        | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                    | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                    | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                     | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/p_1_in[15]                                                                                              | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                        | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                         | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                    | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                        | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/p_1_in[31]                                                                         | design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/p_1_in[23]                                                                         | design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/p_1_in[15]                                                                         | design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/p_1_in[7]                                                                          | design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                  | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                  | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                  | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                         | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                        | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                   | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                        | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                         | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                        | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                        | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                        | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                         | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                        | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                        | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                        | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                        | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                   | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                        | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                   | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                  | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                        | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                        | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                        | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                  | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                        | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                         | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                  | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                  | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                        | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                        | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                        | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                         | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                        | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                         | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                         | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                        | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                  | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                  | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                        | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                        | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                        | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                         | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                        | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                        | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             |                                                                                                                                                               | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             |                                                                                                                                                               | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             |                                                                                                                                                               | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             |                                                                                                                                                               | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             |                                                                                                                                                               | design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                          |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                          |                3 |             12 |
|  design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/pwm_gen_inst/next_counter_reg[11]_i_2_n_0                                            |                                                                                                                                                               |                                                                                                                                          |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                          |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                          |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             |                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                          |               10 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                          |               10 |             21 |
|  design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/next_pos_i_reg[31]_i_1_n_0                    |                                                                                                                                                               |                                                                                                                                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                              | design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                       | design_1_i/rgb_led_0/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                   | design_1_i/motor_pwm_0/U0/motor_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                       | design_1_i/rgb_led_1/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                       | design_1_i/rgb_led_2/U0/rgb_led_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                          |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                          |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                          |               14 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             |                                                                                                                                                               | design_1_i/zybo_cart_counter_v1_0_0/U0/zybo_cart_counter_v1_0_S00_AXI_inst/cart_counter_inst/state[1]_i_1_n_0                            |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                          |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                          |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                          |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                          |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                          |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                          |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               13 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                             |                                                                                                                                                               |                                                                                                                                          |              102 |            306 |
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 3      |                     2 |
| 4      |                     6 |
| 5      |                     3 |
| 6      |                     1 |
| 8      |                    69 |
| 9      |                     5 |
| 10     |                     1 |
| 12     |                     5 |
| 13     |                     1 |
| 14     |                     3 |
| 16+    |                    23 |
+--------+-----------------------+


