// Seed: 2180845627
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    input  wor   id_2,
    output wand  id_3,
    input  wor   id_4,
    input  wire  id_5,
    output tri0  id_6
    , id_13,
    output wand  id_7,
    output wand  id_8,
    output uwire id_9,
    input  wire  id_10,
    input  uwire id_11
);
  bit id_14, id_15, id_16, id_17, id_18, id_19;
  always id_16 <= id_15;
  assign id_7 = id_10;
  wire  [  ~  -1  :  -1 'd0 ]  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ;
  wire  id_42;
  logic id_43;
  ;
  assign id_7 = ~1;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output wor   id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  wor   id_5,
    input  wire  id_6
);
  parameter id_8#(
      .id_9 (1),
      .id_10(id_9),
      .id_11(id_9),
      .id_12(-1)
  ) = -1'h0;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_2,
      id_5,
      id_4,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign id_2 = id_6;
  assign id_2 = $signed(39);
  ;
  uwire id_13 = -1;
  assign id_2 = id_5;
  wire id_14;
endmodule
