{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700905622932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700905622939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 04:47:02 2023 " "Processing started: Sat Nov 25 04:47:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700905622939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905622939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905622939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700905623598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/dual_port_ram_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/dual_port_ram_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM_2 " "Found entity 1: dual_port_RAM_2" {  } { { "../rtl/dual_port_RAM_2.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905635427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/dual_port_ram_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/dual_port_ram_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM_1 " "Found entity 1: dual_port_RAM_1" {  } { { "../rtl/dual_port_RAM_1.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905635429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/dual_port_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/dual_port_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM_0 " "Found entity 1: dual_port_RAM_0" {  } { { "../rtl/dual_port_RAM_0.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/dual_port_RAM_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905635430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/Clock_100_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905635434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905635436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/project.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "../rtl/project.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/project.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905635442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/uart_receive_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/uart_receive_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_receive_controller " "Found entity 1: UART_receive_controller" {  } { { "../rtl/UART_receive_controller.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/UART_receive_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905635447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/SRAM_controller.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905635449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "../rtl/VGA_controller.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/VGA_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905635452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/pb_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/pb_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_controller " "Found entity 1: PB_controller" {  } { { "../rtl/PB_controller.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/PB_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905635454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/uart_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/uart_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "../rtl/UART_SRAM_interface.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/UART_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905635457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/vga_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/vga_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "../rtl/VGA_SRAM_interface.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/VGA_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905635460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635460 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "M1.sv(113) " "Verilog HDL information at M1.sv(113): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/M1.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M1.sv" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700905635466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M1 " "Found entity 1: M1" {  } { { "../rtl/M1.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M1.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905635466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/m2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/m2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M2 " "Found entity 1: M2" {  } { { "../rtl/M2.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M2.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905635475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/tb/tb_project_v0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/tb/tb_project_v0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "../tb/tb_project_v0.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/tb/tb_project_v0.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700905635479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635479 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"d\";  expecting \"\}\" M3.sv(310) " "Verilog HDL syntax error at M3.sv(310) near text: \"d\";  expecting \"\}\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../rtl/M3.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv" 310 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1700905635483 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"d\";  expecting \"\}\" M3.sv(311) " "Verilog HDL syntax error at M3.sv(311) near text: \"d\";  expecting \"\}\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../rtl/M3.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv" 311 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1700905635483 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "M3 M3.sv(12) " "Ignored design unit \"M3\" at M3.sv(12) due to previous errors" {  } { { "../rtl/M3.sv" "" { Text "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/rtl/M3.sv" 12 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1700905635484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/m3.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/antho/onedrive/desktop/3dq5/lab 3/project-group08-tuesday/rtl/m3.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/antho/OneDrive/Desktop/3DQ5/Lab 3/project-group08-tuesday/syn/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635532 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700905635675 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 25 04:47:15 2023 " "Processing ended: Sat Nov 25 04:47:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700905635675 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700905635675 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700905635675 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905635675 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700905636467 ""}
