============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 13 2020  11:41:42 am
  Module:                 filter_sharp
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                    Type          Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clock_name)        launch                                          0 R 
in_reg_reg[5][1]/CP                                         0             0 R 
in_reg_reg[5][1]/Q        HS65_LS_DFPRQX18        3 27.5   80  +182     182 F 
fopt5056/A                                                       +0     182   
fopt5056/Z                HS65_LS_BFX71          10 68.5   31   +86     268 F 
S0[0].U0/e1[1] 
  fopt1248/A                                                     +0     268   
  fopt1248/Z              HS65_LS_BFX53           8 33.1   23   +58     326 F 
  csa_tree_U_S15_4_add_59_8_groupi/in_0[2] 
    g2/A                                                         +0     326   
    g2/Z                  HS65_LS_OR2X18          3 13.2   30   +76     402 F 
    g750/B0                                                      +0     402   
    g750/S0               HS65_LS_HA1X18          1  7.2   23  +105     507 F 
    g748/A                                                       +0     508   
    g748/Z                HS65_LS_XOR2X35         2 28.8   35   +99     606 F 
    g286/B                                                       +0     606   
    g286/Z                HS65_LS_NAND2X21        2 15.8   42   +32     639 R 
    g263/C                                                       +0     639   
    g263/Z                HS65_LS_OAI12X18        1 15.7   43   +53     692 F 
    g251/B                                                       +0     692   
    g251/Z                HS65_LS_NOR2X38         4 24.1   43   +43     736 R 
    g250/A                                                       +0     736   
    g250/Z                HS65_LS_IVX18           2 13.0   26   +35     771 F 
    g242/B                                                       +0     771   
    g242/Z                HS65_LS_AOI12X12        1  7.8   51   +39     810 R 
    g239/B                                                       +0     810   
    g239/Z                HS65_LS_XNOR2X18        1 15.6   36   +94     904 F 
  csa_tree_U_S15_4_add_59_8_groupi/out_0[6] 
  csa_tree_U_S15_5_add_59_8_groupi/in_0[6] 
    g418/A0                                                      +0     904   
    g418/S0               HS65_LS_FA1X27          2 15.4   34  +164    1068 R 
    g383/B                                                       +0    1068   
    g383/Z                HS65_LS_NAND2X14        3 16.2   47   +48    1116 F 
    g359/A                                                       +0    1116   
    g359/Z                HS65_LS_NOR2AX6         1  4.0   29   +82    1198 F 
    g315/A                                                       +0    1198   
    g315/Z                HS65_LS_XNOR2X9         1 11.7   48  +124    1322 F 
  csa_tree_U_S15_5_add_59_8_groupi/out_0[6] 
  U_S15_6_add_59_8/A[6] 
    g318/A                                                       +0    1322   
    g318/Z                HS65_LS_PAOI2X11        2 12.1   73   +69    1391 R 
    g316/B                                                       +0    1391   
    g316/Z                HS65_LS_OAI12X12        2 12.3   50   +61    1452 F 
    g315/B                                                       +0    1452   
    g315/Z                HS65_LS_NAND2X14        1 10.0   31   +37    1489 R 
    g313/B                                                       +0    1489   
    g313/Z                HS65_LS_NAND2X21        2 16.2   36   +38    1527 F 
    g311/C                                                       +0    1527   
    g311/Z                HS65_LS_CBI4I6X18       2 17.1   74   +53    1581 R 
    g309/B                                                       +0    1581   
    g309/Z                HS65_LS_OAI12X24        2 14.3   37   +50    1630 F 
    g308/C                                                       +0    1630   
    g308/Z                HS65_LS_OAI21X18        1  9.6   48   +28    1658 R 
    g306/B                                                       +0    1659   
    g306/Z                HS65_LS_NAND2AX21       2 14.2   36   +43    1701 F 
    g305/B                                                       +0    1702   
    g305/Z                HS65_LS_NAND2AX21       1 12.3   27   +30    1731 R 
    g303/B                                                       +0    1731   
    g303/Z                HS65_LS_NAND2AX29       2 15.8   30   +31    1762 F 
    g301/C                                                       +0    1762   
    g301/Z                HS65_LS_CBI4I6X18       2 17.1   74   +50    1812 R 
    g299/B                                                       +0    1812   
    g299/Z                HS65_LS_OAI12X24        2 16.1   40   +51    1864 F 
    g298/C                                                       +0    1864   
    g298/Z                HS65_LS_OAI21X18        1  9.6   47   +29    1893 R 
    g296/B                                                       +0    1893   
    g296/Z                HS65_LS_NAND2AX21       2 15.0   37   +44    1937 F 
    g295/B                                                       +0    1937   
    g295/Z                HS65_LSS_XNOR2X12       1  3.6   37   +68    2005 F 
  U_S15_6_add_59_8/Z[16] 
S0[0].U0/f15[9] 
reg_f15_reg[0][9]/D  <<<  HS65_LS_DFPHQX9                        +0    2005   
reg_f15_reg[0][9]/CP      setup                             0  +165    2170 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)        capture                                      2270 R 
                          adjustments                          -100    2170   
------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : in_reg_reg[5][1]/CP
End-point    : reg_f15_reg[0][9]/D
