
### x86-64 page table entries (1)  {.smaller}

![](/vm/texfig/actualPTE-x86-64-page-table-entries-1.figure.svg)
 

* present = valid\\tikzmark{present}
* R/W = writes allowed?
* U/S = user-mode allowed? (‘‘user/supervisor’’)
* XD = execute-disable?
* A = accessed?\\tikzmark{accessed} (MMU sets to 1 on page read/write)
* D = dirty?\\tikzmark{dirty} (MMU sets to 1 on page write)
 <!--
```
\begin{tikzpicture}[overlay,remember picture]
    \begin{visibleenv}<all:2>
    \node[my callout=accessed,anchor=south west] at ([xshift=-2cm,yshift=-1cm]pic cs:accessed) {
        helps support replacement policies for swapping
    };
    \end{visibleenv}
    \begin{visibleenv}<all:3>
    \node[my callout=dirty,anchor=south west] at ([xshift=-2cm,yshift=-1cm]pic cs:dirty) {
        helps support writeback policy for swapping
    };
    \end{visibleenv}
\end{tikzpicture}
```
-->


### x86-64 page table entries (2)  {.smaller}

![](/vm/texfig/actualPTE-x86-64-page-table-entries-2.figure.svg)
 

* G = global?\\tikzmark{global} (shared between all page tables)
* PWT, PCD, PAT = control how caches work when accessing physical page: 

   * can disable using the cache entirely
   * can disable write-back (use write-through instead)
   * multicore-related cache settings
   * (and some other settings)

 <!--
```
\begin{tikzpicture}[overlay,remember picture]
    \begin{visibleenv}<all:2>
    \node[my callout=global,anchor=south west] at ([xshift=-2cm,yshift=-1cm]pic cs:global) {
        CPU won't evict TLB entries on most page table base registers changes
    };
    \end{visibleenv}
\end{tikzpicture}
```
-->

