;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Ain1
Ain1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Ain1__0__MASK EQU 0x04
Ain1__0__PC EQU CYREG_PRT0_PC2
Ain1__0__PORT EQU 0
Ain1__0__SHIFT EQU 2
Ain1__AG EQU CYREG_PRT0_AG
Ain1__AMUX EQU CYREG_PRT0_AMUX
Ain1__BIE EQU CYREG_PRT0_BIE
Ain1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Ain1__BYP EQU CYREG_PRT0_BYP
Ain1__CTL EQU CYREG_PRT0_CTL
Ain1__DM0 EQU CYREG_PRT0_DM0
Ain1__DM1 EQU CYREG_PRT0_DM1
Ain1__DM2 EQU CYREG_PRT0_DM2
Ain1__DR EQU CYREG_PRT0_DR
Ain1__INP_DIS EQU CYREG_PRT0_INP_DIS
Ain1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Ain1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Ain1__LCD_EN EQU CYREG_PRT0_LCD_EN
Ain1__MASK EQU 0x04
Ain1__PORT EQU 0
Ain1__PRT EQU CYREG_PRT0_PRT
Ain1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Ain1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Ain1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Ain1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Ain1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Ain1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Ain1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Ain1__PS EQU CYREG_PRT0_PS
Ain1__SHIFT EQU 2
Ain1__SLW EQU CYREG_PRT0_SLW

; Ain2
Ain2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Ain2__0__MASK EQU 0x08
Ain2__0__PC EQU CYREG_PRT0_PC3
Ain2__0__PORT EQU 0
Ain2__0__SHIFT EQU 3
Ain2__AG EQU CYREG_PRT0_AG
Ain2__AMUX EQU CYREG_PRT0_AMUX
Ain2__BIE EQU CYREG_PRT0_BIE
Ain2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Ain2__BYP EQU CYREG_PRT0_BYP
Ain2__CTL EQU CYREG_PRT0_CTL
Ain2__DM0 EQU CYREG_PRT0_DM0
Ain2__DM1 EQU CYREG_PRT0_DM1
Ain2__DM2 EQU CYREG_PRT0_DM2
Ain2__DR EQU CYREG_PRT0_DR
Ain2__INP_DIS EQU CYREG_PRT0_INP_DIS
Ain2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Ain2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Ain2__LCD_EN EQU CYREG_PRT0_LCD_EN
Ain2__MASK EQU 0x08
Ain2__PORT EQU 0
Ain2__PRT EQU CYREG_PRT0_PRT
Ain2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Ain2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Ain2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Ain2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Ain2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Ain2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Ain2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Ain2__PS EQU CYREG_PRT0_PS
Ain2__SHIFT EQU 3
Ain2__SLW EQU CYREG_PRT0_SLW

; Bin1
Bin1__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Bin1__0__MASK EQU 0x10
Bin1__0__PC EQU CYREG_PRT0_PC4
Bin1__0__PORT EQU 0
Bin1__0__SHIFT EQU 4
Bin1__AG EQU CYREG_PRT0_AG
Bin1__AMUX EQU CYREG_PRT0_AMUX
Bin1__BIE EQU CYREG_PRT0_BIE
Bin1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Bin1__BYP EQU CYREG_PRT0_BYP
Bin1__CTL EQU CYREG_PRT0_CTL
Bin1__DM0 EQU CYREG_PRT0_DM0
Bin1__DM1 EQU CYREG_PRT0_DM1
Bin1__DM2 EQU CYREG_PRT0_DM2
Bin1__DR EQU CYREG_PRT0_DR
Bin1__INP_DIS EQU CYREG_PRT0_INP_DIS
Bin1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Bin1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Bin1__LCD_EN EQU CYREG_PRT0_LCD_EN
Bin1__MASK EQU 0x10
Bin1__PORT EQU 0
Bin1__PRT EQU CYREG_PRT0_PRT
Bin1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Bin1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Bin1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Bin1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Bin1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Bin1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Bin1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Bin1__PS EQU CYREG_PRT0_PS
Bin1__SHIFT EQU 4
Bin1__SLW EQU CYREG_PRT0_SLW

; Bin2
Bin2__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Bin2__0__MASK EQU 0x20
Bin2__0__PC EQU CYREG_PRT0_PC5
Bin2__0__PORT EQU 0
Bin2__0__SHIFT EQU 5
Bin2__AG EQU CYREG_PRT0_AG
Bin2__AMUX EQU CYREG_PRT0_AMUX
Bin2__BIE EQU CYREG_PRT0_BIE
Bin2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Bin2__BYP EQU CYREG_PRT0_BYP
Bin2__CTL EQU CYREG_PRT0_CTL
Bin2__DM0 EQU CYREG_PRT0_DM0
Bin2__DM1 EQU CYREG_PRT0_DM1
Bin2__DM2 EQU CYREG_PRT0_DM2
Bin2__DR EQU CYREG_PRT0_DR
Bin2__INP_DIS EQU CYREG_PRT0_INP_DIS
Bin2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Bin2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Bin2__LCD_EN EQU CYREG_PRT0_LCD_EN
Bin2__MASK EQU 0x20
Bin2__PORT EQU 0
Bin2__PRT EQU CYREG_PRT0_PRT
Bin2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Bin2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Bin2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Bin2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Bin2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Bin2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Bin2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Bin2__PS EQU CYREG_PRT0_PS
Bin2__SHIFT EQU 5
Bin2__SLW EQU CYREG_PRT0_SLW

; Echo
Echo__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Echo__0__MASK EQU 0x80
Echo__0__PC EQU CYREG_PRT1_PC7
Echo__0__PORT EQU 1
Echo__0__SHIFT EQU 7
Echo__AG EQU CYREG_PRT1_AG
Echo__AMUX EQU CYREG_PRT1_AMUX
Echo__BIE EQU CYREG_PRT1_BIE
Echo__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Echo__BYP EQU CYREG_PRT1_BYP
Echo__CTL EQU CYREG_PRT1_CTL
Echo__DM0 EQU CYREG_PRT1_DM0
Echo__DM1 EQU CYREG_PRT1_DM1
Echo__DM2 EQU CYREG_PRT1_DM2
Echo__DR EQU CYREG_PRT1_DR
Echo__INP_DIS EQU CYREG_PRT1_INP_DIS
Echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Echo__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Echo__LCD_EN EQU CYREG_PRT1_LCD_EN
Echo__MASK EQU 0x80
Echo__PORT EQU 1
Echo__PRT EQU CYREG_PRT1_PRT
Echo__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Echo__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Echo__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Echo__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Echo__PS EQU CYREG_PRT1_PS
Echo__SHIFT EQU 7
Echo__SLW EQU CYREG_PRT1_SLW

; PWMA
PWMA_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWMA_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWMA_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWMA_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWMA_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWMA_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWMA_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWMA_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWMA_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWMA_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWMA_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWMA_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWMA_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
PWMA_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWMA_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
PWMA_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWMA_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWMA_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWMA_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWMA_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
PWMA_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWMA_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWMA_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWMA_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
PWMA_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWMA_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWMA_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWMA_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWMA_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWMA_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
PWMA_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWMA_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
PWMA_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PWMA_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PWMA_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PWMA_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PWMA_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWMA_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PWMA_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PWMA_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PWMA_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
PWMA_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
PWMA_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PWMA_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
PWMA_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
PWMA_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWMA_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PWMA_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
PWMA_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1

; PWMB
PWMB_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWMB_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWMB_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWMB_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWMB_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWMB_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWMB_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWMB_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWMB_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWMB_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWMB_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWMB_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWMB_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWMB_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWMB_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWMB_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWMB_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWMB_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWMB_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWMB_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWMB_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWMB_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWMB_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWMB_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
PWMB_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWMB_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWMB_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWMB_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWMB_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWMB_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
PWMB_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWMB_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWMB_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWMB_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
PWMB_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
PWMB_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
PWMB_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWMB_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWMB_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWMB_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWMB_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWMB_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWMB_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWMB_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWMB_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWMB_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWMB_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWMB_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWMB_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWMB_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWMB_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWMB_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWMB_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWMB_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWMB_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Trig
Trig__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Trig__0__MASK EQU 0x40
Trig__0__PC EQU CYREG_PRT1_PC6
Trig__0__PORT EQU 1
Trig__0__SHIFT EQU 6
Trig__AG EQU CYREG_PRT1_AG
Trig__AMUX EQU CYREG_PRT1_AMUX
Trig__BIE EQU CYREG_PRT1_BIE
Trig__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Trig__BYP EQU CYREG_PRT1_BYP
Trig__CTL EQU CYREG_PRT1_CTL
Trig__DM0 EQU CYREG_PRT1_DM0
Trig__DM1 EQU CYREG_PRT1_DM1
Trig__DM2 EQU CYREG_PRT1_DM2
Trig__DR EQU CYREG_PRT1_DR
Trig__INP_DIS EQU CYREG_PRT1_INP_DIS
Trig__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Trig__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Trig__LCD_EN EQU CYREG_PRT1_LCD_EN
Trig__MASK EQU 0x40
Trig__PORT EQU 1
Trig__PRT EQU CYREG_PRT1_PRT
Trig__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Trig__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Trig__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Trig__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Trig__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Trig__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Trig__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Trig__PS EQU CYREG_PRT1_PS
Trig__SHIFT EQU 6
Trig__SLW EQU CYREG_PRT1_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; stby
stby__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
stby__0__MASK EQU 0x40
stby__0__PC EQU CYREG_PRT0_PC6
stby__0__PORT EQU 0
stby__0__SHIFT EQU 6
stby__AG EQU CYREG_PRT0_AG
stby__AMUX EQU CYREG_PRT0_AMUX
stby__BIE EQU CYREG_PRT0_BIE
stby__BIT_MASK EQU CYREG_PRT0_BIT_MASK
stby__BYP EQU CYREG_PRT0_BYP
stby__CTL EQU CYREG_PRT0_CTL
stby__DM0 EQU CYREG_PRT0_DM0
stby__DM1 EQU CYREG_PRT0_DM1
stby__DM2 EQU CYREG_PRT0_DM2
stby__DR EQU CYREG_PRT0_DR
stby__INP_DIS EQU CYREG_PRT0_INP_DIS
stby__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
stby__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
stby__LCD_EN EQU CYREG_PRT0_LCD_EN
stby__MASK EQU 0x40
stby__PORT EQU 0
stby__PRT EQU CYREG_PRT0_PRT
stby__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
stby__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
stby__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
stby__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
stby__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
stby__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
stby__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
stby__PS EQU CYREG_PRT0_PS
stby__SHIFT EQU 6
stby__SLW EQU CYREG_PRT0_SLW

; PWM_2
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1

; PWM_3
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
PWM_3_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_3_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
PWM_3_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_3_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_3_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_3_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_3_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_3_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; PWM_4
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_4_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
PWM_4_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_4_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
PWM_4_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_4_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_4_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_4_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_4_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_4_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
PWM_4_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_4_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_4_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_4_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_4_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_4_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_4_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_4_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
PWM_4_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
PWM_4_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
PWM_4_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

; PWM_6
PWM_6_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_6_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_6_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
PWM_6_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_6_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_6_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_6_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_6_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_6_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_6_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_6_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
PWM_6_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_6_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_6_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_6_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_6_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_6_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PWM_6_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PWM_6_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
PWM_6_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
PWM_6_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PWM_6_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
PWM_6_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
PWM_6_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PWM_6_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
PWM_6_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
PWM_6_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PWM_6_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
PWM_6_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
PWM_6_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PWM_6_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
PWM_6_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
PWM_6_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PWM_6_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
PWM_6_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
PWM_6_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; Timer_1
Timer_1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x01
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x01
Timer_1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Pin_PWM2
Pin_PWM2__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_PWM2__0__MASK EQU 0x01
Pin_PWM2__0__PC EQU CYREG_PRT2_PC0
Pin_PWM2__0__PORT EQU 2
Pin_PWM2__0__SHIFT EQU 0
Pin_PWM2__AG EQU CYREG_PRT2_AG
Pin_PWM2__AMUX EQU CYREG_PRT2_AMUX
Pin_PWM2__BIE EQU CYREG_PRT2_BIE
Pin_PWM2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_PWM2__BYP EQU CYREG_PRT2_BYP
Pin_PWM2__CTL EQU CYREG_PRT2_CTL
Pin_PWM2__DM0 EQU CYREG_PRT2_DM0
Pin_PWM2__DM1 EQU CYREG_PRT2_DM1
Pin_PWM2__DM2 EQU CYREG_PRT2_DM2
Pin_PWM2__DR EQU CYREG_PRT2_DR
Pin_PWM2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_PWM2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_PWM2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_PWM2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_PWM2__MASK EQU 0x01
Pin_PWM2__PORT EQU 2
Pin_PWM2__PRT EQU CYREG_PRT2_PRT
Pin_PWM2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_PWM2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_PWM2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_PWM2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_PWM2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_PWM2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_PWM2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_PWM2__PS EQU CYREG_PRT2_PS
Pin_PWM2__SHIFT EQU 0
Pin_PWM2__SLW EQU CYREG_PRT2_SLW

; Pin_PWM3
Pin_PWM3__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_PWM3__0__MASK EQU 0x08
Pin_PWM3__0__PC EQU CYREG_PRT2_PC3
Pin_PWM3__0__PORT EQU 2
Pin_PWM3__0__SHIFT EQU 3
Pin_PWM3__AG EQU CYREG_PRT2_AG
Pin_PWM3__AMUX EQU CYREG_PRT2_AMUX
Pin_PWM3__BIE EQU CYREG_PRT2_BIE
Pin_PWM3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_PWM3__BYP EQU CYREG_PRT2_BYP
Pin_PWM3__CTL EQU CYREG_PRT2_CTL
Pin_PWM3__DM0 EQU CYREG_PRT2_DM0
Pin_PWM3__DM1 EQU CYREG_PRT2_DM1
Pin_PWM3__DM2 EQU CYREG_PRT2_DM2
Pin_PWM3__DR EQU CYREG_PRT2_DR
Pin_PWM3__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_PWM3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_PWM3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_PWM3__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_PWM3__MASK EQU 0x08
Pin_PWM3__PORT EQU 2
Pin_PWM3__PRT EQU CYREG_PRT2_PRT
Pin_PWM3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_PWM3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_PWM3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_PWM3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_PWM3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_PWM3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_PWM3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_PWM3__PS EQU CYREG_PRT2_PS
Pin_PWM3__SHIFT EQU 3
Pin_PWM3__SLW EQU CYREG_PRT2_SLW

; Pin_PWM4
Pin_PWM4__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Pin_PWM4__0__MASK EQU 0x10
Pin_PWM4__0__PC EQU CYREG_PRT2_PC4
Pin_PWM4__0__PORT EQU 2
Pin_PWM4__0__SHIFT EQU 4
Pin_PWM4__AG EQU CYREG_PRT2_AG
Pin_PWM4__AMUX EQU CYREG_PRT2_AMUX
Pin_PWM4__BIE EQU CYREG_PRT2_BIE
Pin_PWM4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_PWM4__BYP EQU CYREG_PRT2_BYP
Pin_PWM4__CTL EQU CYREG_PRT2_CTL
Pin_PWM4__DM0 EQU CYREG_PRT2_DM0
Pin_PWM4__DM1 EQU CYREG_PRT2_DM1
Pin_PWM4__DM2 EQU CYREG_PRT2_DM2
Pin_PWM4__DR EQU CYREG_PRT2_DR
Pin_PWM4__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_PWM4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_PWM4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_PWM4__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_PWM4__MASK EQU 0x10
Pin_PWM4__PORT EQU 2
Pin_PWM4__PRT EQU CYREG_PRT2_PRT
Pin_PWM4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_PWM4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_PWM4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_PWM4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_PWM4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_PWM4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_PWM4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_PWM4__PS EQU CYREG_PRT2_PS
Pin_PWM4__SHIFT EQU 4
Pin_PWM4__SLW EQU CYREG_PRT2_SLW

; Pin_PWM6
Pin_PWM6__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_PWM6__0__MASK EQU 0x40
Pin_PWM6__0__PC EQU CYREG_PRT2_PC6
Pin_PWM6__0__PORT EQU 2
Pin_PWM6__0__SHIFT EQU 6
Pin_PWM6__AG EQU CYREG_PRT2_AG
Pin_PWM6__AMUX EQU CYREG_PRT2_AMUX
Pin_PWM6__BIE EQU CYREG_PRT2_BIE
Pin_PWM6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_PWM6__BYP EQU CYREG_PRT2_BYP
Pin_PWM6__CTL EQU CYREG_PRT2_CTL
Pin_PWM6__DM0 EQU CYREG_PRT2_DM0
Pin_PWM6__DM1 EQU CYREG_PRT2_DM1
Pin_PWM6__DM2 EQU CYREG_PRT2_DM2
Pin_PWM6__DR EQU CYREG_PRT2_DR
Pin_PWM6__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_PWM6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_PWM6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_PWM6__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_PWM6__MASK EQU 0x40
Pin_PWM6__PORT EQU 2
Pin_PWM6__PRT EQU CYREG_PRT2_PRT
Pin_PWM6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_PWM6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_PWM6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_PWM6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_PWM6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_PWM6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_PWM6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_PWM6__PS EQU CYREG_PRT2_PS
Pin_PWM6__SHIFT EQU 6
Pin_PWM6__SLW EQU CYREG_PRT2_SLW

; Pin_PWMA
Pin_PWMA__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_PWMA__0__MASK EQU 0x01
Pin_PWMA__0__PC EQU CYREG_PRT0_PC0
Pin_PWMA__0__PORT EQU 0
Pin_PWMA__0__SHIFT EQU 0
Pin_PWMA__AG EQU CYREG_PRT0_AG
Pin_PWMA__AMUX EQU CYREG_PRT0_AMUX
Pin_PWMA__BIE EQU CYREG_PRT0_BIE
Pin_PWMA__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PWMA__BYP EQU CYREG_PRT0_BYP
Pin_PWMA__CTL EQU CYREG_PRT0_CTL
Pin_PWMA__DM0 EQU CYREG_PRT0_DM0
Pin_PWMA__DM1 EQU CYREG_PRT0_DM1
Pin_PWMA__DM2 EQU CYREG_PRT0_DM2
Pin_PWMA__DR EQU CYREG_PRT0_DR
Pin_PWMA__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PWMA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_PWMA__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PWMA__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PWMA__MASK EQU 0x01
Pin_PWMA__PORT EQU 0
Pin_PWMA__PRT EQU CYREG_PRT0_PRT
Pin_PWMA__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PWMA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PWMA__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PWMA__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PWMA__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PWMA__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PWMA__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PWMA__PS EQU CYREG_PRT0_PS
Pin_PWMA__SHIFT EQU 0
Pin_PWMA__SLW EQU CYREG_PRT0_SLW

; Pin_PWMB
Pin_PWMB__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Pin_PWMB__0__MASK EQU 0x02
Pin_PWMB__0__PC EQU CYREG_PRT0_PC1
Pin_PWMB__0__PORT EQU 0
Pin_PWMB__0__SHIFT EQU 1
Pin_PWMB__AG EQU CYREG_PRT0_AG
Pin_PWMB__AMUX EQU CYREG_PRT0_AMUX
Pin_PWMB__BIE EQU CYREG_PRT0_BIE
Pin_PWMB__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PWMB__BYP EQU CYREG_PRT0_BYP
Pin_PWMB__CTL EQU CYREG_PRT0_CTL
Pin_PWMB__DM0 EQU CYREG_PRT0_DM0
Pin_PWMB__DM1 EQU CYREG_PRT0_DM1
Pin_PWMB__DM2 EQU CYREG_PRT0_DM2
Pin_PWMB__DR EQU CYREG_PRT0_DR
Pin_PWMB__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PWMB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_PWMB__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PWMB__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PWMB__MASK EQU 0x02
Pin_PWMB__PORT EQU 0
Pin_PWMB__PRT EQU CYREG_PRT0_PRT
Pin_PWMB__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PWMB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PWMB__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PWMB__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PWMB__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PWMB__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PWMB__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PWMB__PS EQU CYREG_PRT0_PS
Pin_PWMB__SHIFT EQU 1
Pin_PWMB__SLW EQU CYREG_PRT0_SLW

; Clock_PWM
Clock_PWM__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_PWM__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_PWM__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_PWM__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM__INDEX EQU 0x03
Clock_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM__PM_ACT_MSK EQU 0x08
Clock_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM__PM_STBY_MSK EQU 0x08
Clock_PWM_1__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Clock_PWM_1__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Clock_PWM_1__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Clock_PWM_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM_1__INDEX EQU 0x07
Clock_PWM_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM_1__PM_ACT_MSK EQU 0x80
Clock_PWM_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM_1__PM_STBY_MSK EQU 0x80
Clock_PWM_2__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_PWM_2__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_PWM_2__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_PWM_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM_2__INDEX EQU 0x04
Clock_PWM_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM_2__PM_ACT_MSK EQU 0x10
Clock_PWM_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM_2__PM_STBY_MSK EQU 0x10
Clock_PWM_3__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_PWM_3__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_PWM_3__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_PWM_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM_3__INDEX EQU 0x06
Clock_PWM_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM_3__PM_ACT_MSK EQU 0x40
Clock_PWM_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM_3__PM_STBY_MSK EQU 0x40
Clock_PWM_4__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_PWM_4__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_PWM_4__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_PWM_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM_4__INDEX EQU 0x02
Clock_PWM_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM_4__PM_ACT_MSK EQU 0x04
Clock_PWM_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM_4__PM_STBY_MSK EQU 0x04
Clock_PWM_5__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_PWM_5__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_PWM_5__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_PWM_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM_5__INDEX EQU 0x05
Clock_PWM_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM_5__PM_ACT_MSK EQU 0x20
Clock_PWM_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM_5__PM_STBY_MSK EQU 0x20

; isr_uart_rx
isr_uart_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_uart_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_uart_rx__INTC_MASK EQU 0x01
isr_uart_rx__INTC_NUMBER EQU 0
isr_uart_rx__INTC_PRIOR_NUM EQU 7
isr_uart_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_uart_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_uart_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x500
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
