$date
	Fri May 15 17:52:39 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module dff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$var reg 1 & set $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ! qbar $end
$var wire 1 % reset $end
$var wire 1 & set $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
1#
x"
x!
$end
#30
1%
1&
0$
#40
0#
#80
1!
0"
1#
#120
0#
#130
0&
1$
#160
0!
1"
1#
#200
0#
#230
0%
1&
#240
1!
0"
1#
#280
0#
#320
1#
#330
0&
0$
#360
0#
#400
1#
#440
0#
#480
1#
#520
0#
#560
1#
#600
0#
#640
1#
#680
0#
#720
1#
#760
0#
#800
1#
#840
0#
#880
1#
#920
0#
#960
1#
#1000
0#
