$date
	Wed Feb 05 14:02:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_tb $end
$var reg 1 ! CLK $end
$var reg 1 " RST $end
$var integer 32 # i [31:0] $end
$scope module uut $end
$var wire 1 ! CLK $end
$var wire 1 $ EX_MEM_WRITE_in $end
$var wire 1 " RST $end
$var wire 1 % WB_WRITE_ENABLE_out $end
$var wire 32 & WB_WRITE_DATA_out [31:0] $end
$var wire 5 ' WB_RD_out [4:0] $end
$var wire 32 ( NEXT_PC_in [31:0] $end
$var wire 1 ) MEM_WRITE_ENABLE_out $end
$var wire 1 * MEM_WRITE_ENABLE_in $end
$var wire 5 + MEM_RD_out [4:0] $end
$var wire 5 , MEM_RD_in [4:0] $end
$var wire 32 - MEM_JAL_SELECTED_out [31:0] $end
$var wire 32 . MEM_JAL_SELECTED_in [31:0] $end
$var wire 3 / MEM_FUNC3_out [2:0] $end
$var wire 3 0 MEM_FUNC3_in [2:0] $end
$var wire 32 1 MEM_DATA_OUT_out [31:0] $end
$var wire 32 2 MEM_DATA_OUT_in [31:0] $end
$var wire 1 3 MEM_DATA_MEM_SELECT_out $end
$var wire 1 4 MEM_DATA_MEM_SELECT_in $end
$var wire 32 5 IF_PC_out [31:0] $end
$var wire 32 6 IF_PC_in [31:0] $end
$var wire 32 7 IF_PC_PLUS4_out [31:0] $end
$var wire 32 8 IF_PC_PLUS4_in [31:0] $end
$var wire 32 9 IF_INSTRUCTION_out [31:0] $end
$var wire 32 : IF_INSTRUCTION_in [31:0] $end
$var wire 1 ; ID_WRITE_ENABLE_out $end
$var wire 1 < ID_WRITE_ENABLE_in $end
$var wire 32 = ID_READ_DATA2_out [31:0] $end
$var wire 32 > ID_READ_DATA2_in [31:0] $end
$var wire 32 ? ID_READ_DATA1_out [31:0] $end
$var wire 32 @ ID_READ_DATA1_in [31:0] $end
$var wire 5 A ID_RD_out [4:0] $end
$var wire 5 B ID_RD_in [4:0] $end
$var wire 32 C ID_PC_out [31:0] $end
$var wire 32 D ID_PC_in [31:0] $end
$var wire 1 E ID_PC_SELECT_out $end
$var wire 1 F ID_PC_SELECT_in $end
$var wire 32 G ID_PC_PLUS4_out [31:0] $end
$var wire 32 H ID_PC_PLUS4_in [31:0] $end
$var wire 1 I ID_MEM_WRITE_out $end
$var wire 1 J ID_MEM_WRITE_in $end
$var wire 1 K ID_MEM_READ_out $end
$var wire 1 L ID_MEM_READ_in $end
$var wire 1 M ID_JUMP_out $end
$var wire 1 N ID_JUMP_in $end
$var wire 1 O ID_JAL_SELECT_out $end
$var wire 1 P ID_JAL_SELECT_in $end
$var wire 1 Q ID_IMM_SELECT_out $end
$var wire 1 R ID_IMM_SELECT_in $end
$var wire 32 S ID_IMMEDIATE_out [31:0] $end
$var wire 32 T ID_IMMEDIATE_in [31:0] $end
$var wire 3 U ID_FUNC3_out [2:0] $end
$var wire 3 V ID_FUNC3_in [2:0] $end
$var wire 1 W ID_DATA_MEM_SELECT_out $end
$var wire 1 X ID_DATA_MEM_SELECT_in $end
$var wire 1 Y ID_BRANCH_out $end
$var wire 1 Z ID_BRANCH_in $end
$var wire 5 [ ID_ALU_CONTROL_out [4:0] $end
$var wire 5 \ ID_ALU_CONTROL_in [4:0] $end
$var wire 1 ] EX_WRITE_ENABLE_out $end
$var wire 1 ^ EX_WRITE_ENABLE_in $end
$var wire 32 _ EX_READ_DATA2_out [31:0] $end
$var wire 32 ` EX_READ_DATA2_in [31:0] $end
$var wire 5 a EX_RD_out [4:0] $end
$var wire 5 b EX_RD_in [4:0] $end
$var wire 32 c EX_PC_TARGET_out [31:0] $end
$var wire 1 d EX_MEM_WRITE_out $end
$var wire 1 e EX_MEM_READ_out $end
$var wire 1 f EX_MEM_READ_in $end
$var wire 32 g EX_JAL_SELECTED_out [31:0] $end
$var wire 32 h EX_JAL_SELECTED_in [31:0] $end
$var wire 3 i EX_FUNC3_out [2:0] $end
$var wire 3 j EX_FUNC3_in [2:0] $end
$var wire 1 k EX_DATA_MEM_SELECT_out $end
$var wire 1 l EX_DATA_MEM_SELECT_in $end
$var wire 1 m EX_BRANCH_SELECT_out $end
$var wire 1 n EX $end
$scope module ex_mem $end
$var wire 1 ! CLK $end
$var wire 1 " RST $end
$var wire 1 ] EX_WRITE_ENABLE $end
$var wire 32 o EX_READ_DATA2 [31:0] $end
$var wire 5 p EX_RD [4:0] $end
$var wire 1 d EX_MEM_WRITE $end
$var wire 1 e EX_MEM_READ $end
$var wire 32 q EX_JAL_SELECTED [31:0] $end
$var wire 3 r EX_FUNC3 [2:0] $end
$var wire 1 k EX_DATA_MEM_SELECT $end
$var reg 1 l MEM_DATA_MEM_SELECT $end
$var reg 3 s MEM_FUNC3 [2:0] $end
$var reg 32 t MEM_JAL_SELECTED [31:0] $end
$var reg 1 f MEM_MEM_READ $end
$var reg 1 n MEM_MEM_WRITE $end
$var reg 5 u MEM_RD [4:0] $end
$var reg 32 v MEM_READ_DATA2 [31:0] $end
$var reg 1 ^ MEM_WRITE_ENABLE $end
$upscope $end
$scope module ex_stage $end
$var wire 1 ! CLK $end
$var wire 1 k EX_DATA_MEM_SELECT $end
$var wire 3 w EX_FUNC3 [2:0] $end
$var wire 1 e EX_MEM_READ $end
$var wire 1 d EX_MEM_WRITE $end
$var wire 5 x EX_RD [4:0] $end
$var wire 32 y EX_READ_DATA2 [31:0] $end
$var wire 1 ] EX_WRITE_ENABLE $end
$var wire 1 " RST $end
$var wire 32 z PC_SELECTED [31:0] $end
$var wire 32 { IMM_SELECTED [31:0] $end
$var wire 1 < ID_WRITE_ENABLE $end
$var wire 32 | ID_READ_DATA2 [31:0] $end
$var wire 32 } ID_READ_DATA1 [31:0] $end
$var wire 5 ~ ID_RD [4:0] $end
$var wire 1 F ID_PC_SELECT $end
$var wire 32 !" ID_PC_PLUS4 [31:0] $end
$var wire 32 "" ID_PC [31:0] $end
$var wire 1 J ID_MEM_WRITE $end
$var wire 1 L ID_MEM_READ $end
$var wire 1 N ID_JUMP $end
$var wire 1 P ID_JAL_SELECT $end
$var wire 1 R ID_IMM_SELECT $end
$var wire 32 #" ID_IMMEDIATE [31:0] $end
$var wire 3 $" ID_FUNC3 [2:0] $end
$var wire 1 X ID_DATA_MEM_SELECT $end
$var wire 1 Z ID_BRANCH $end
$var wire 5 %" ID_ALU_CONTROL [4:0] $end
$var wire 32 &" EX_PC_TARGET [31:0] $end
$var wire 32 '" EX_JAL_SELECTED [31:0] $end
$var wire 1 m EX_BRANCH_SELECT $end
$var wire 32 (" ALU_RESULT [31:0] $end
$scope module alu $end
$var wire 32 )" xor_out [31:0] $end
$var wire 32 *" subOut [31:0] $end
$var wire 32 +" set_less_than_unsigned_out [31:0] $end
$var wire 32 ," set_less_than_out [31:0] $end
$var wire 32 -" orOut [31:0] $end
$var wire 32 ." logical_shift_right_out [31:0] $end
$var wire 32 /" left_shift_out [31:0] $end
$var wire 32 0" arithmetic_shift_right_out [31:0] $end
$var wire 32 1" andOut [31:0] $end
$var wire 32 2" addOut [31:0] $end
$var wire 32 3" DATA2 [31:0] $end
$var wire 32 4" DATA1 [31:0] $end
$var wire 5 5" ALU_OPERATION [4:0] $end
$var reg 32 6" RESULT [31:0] $end
$scope module add_1 $end
$var wire 32 7" DATA2 [31:0] $end
$var wire 32 8" DATA1 [31:0] $end
$var reg 32 9" addOut [31:0] $end
$upscope $end
$scope module and_1 $end
$var wire 32 :" DATA2 [31:0] $end
$var wire 32 ;" DATA1 [31:0] $end
$var reg 32 <" andOut [31:0] $end
$upscope $end
$scope module left_shift $end
$var wire 32 =" DATA2 [31:0] $end
$var wire 32 >" DATA1 [31:0] $end
$var reg 32 ?" left_shift_out [31:0] $end
$upscope $end
$scope module or_1 $end
$var wire 32 @" DATA2 [31:0] $end
$var wire 32 A" DATA1 [31:0] $end
$var reg 32 B" orOut [31:0] $end
$upscope $end
$scope module set_less_than $end
$var wire 32 C" DATA2 [31:0] $end
$var wire 32 D" DATA1 [31:0] $end
$var reg 32 E" set_less_than_out [31:0] $end
$upscope $end
$scope module set_less_than_unsigned $end
$var wire 32 F" DATA2 [31:0] $end
$var wire 32 G" DATA1 [31:0] $end
$var reg 32 H" set_less_than_unsigned_out [31:0] $end
$upscope $end
$scope module shift_right_arithmetic $end
$var wire 32 I" arithmetic_shift_right_out [31:0] $end
$var wire 32 J" DATA2 [31:0] $end
$var wire 32 K" DATA1 [31:0] $end
$upscope $end
$scope module shift_right_logical $end
$var wire 32 L" logical_shift_right_out [31:0] $end
$var wire 32 M" DATA2 [31:0] $end
$var wire 32 N" DATA1 [31:0] $end
$upscope $end
$scope module sub_1 $end
$var wire 32 O" DATA2 [31:0] $end
$var wire 32 P" DATA1 [31:0] $end
$var reg 32 Q" subOut [31:0] $end
$upscope $end
$scope module xor_1 $end
$var wire 32 R" xor_out [31:0] $end
$var wire 32 S" DATA2 [31:0] $end
$var wire 32 T" DATA1 [31:0] $end
$upscope $end
$upscope $end
$scope module branch_control_unit $end
$var wire 32 U" ALU_RESULT [31:0] $end
$var wire 32 V" OUT2 [31:0] $end
$var wire 32 W" OUT1 [31:0] $end
$var wire 1 N JUMP $end
$var wire 3 X" FUNC3 [2:0] $end
$var wire 1 Z BRANCH $end
$var reg 1 m BRANCH_SELECT $end
$var reg 32 Y" TARGET_ADDRESS [31:0] $end
$upscope $end
$scope module imm_select $end
$var wire 1 R SEL $end
$var wire 32 Z" OUT [31:0] $end
$var wire 32 [" IN1 [31:0] $end
$var wire 32 \" IN0 [31:0] $end
$upscope $end
$scope module jal_select $end
$var wire 32 ]" IN0 [31:0] $end
$var wire 1 P SEL $end
$var wire 32 ^" OUT [31:0] $end
$var wire 32 _" IN1 [31:0] $end
$upscope $end
$scope module pc_select $end
$var wire 1 F SEL $end
$var wire 32 `" OUT [31:0] $end
$var wire 32 a" IN1 [31:0] $end
$var wire 32 b" IN0 [31:0] $end
$upscope $end
$upscope $end
$scope module id_ex $end
$var wire 1 ! CLK $end
$var wire 1 " RST $end
$var wire 1 ; ID_WRITE_ENABLE $end
$var wire 32 c" ID_READ_DATA2 [31:0] $end
$var wire 32 d" ID_READ_DATA1 [31:0] $end
$var wire 5 e" ID_RD [4:0] $end
$var wire 1 E ID_PC_SELECT $end
$var wire 32 f" ID_PC_PLUS4 [31:0] $end
$var wire 32 g" ID_PC [31:0] $end
$var wire 1 I ID_MEM_WRITE $end
$var wire 1 K ID_MEM_READ $end
$var wire 1 M ID_JUMP $end
$var wire 1 O ID_JAL_SELECT $end
$var wire 1 Q ID_IMM_SELECT $end
$var wire 32 h" ID_IMMEDIATE [31:0] $end
$var wire 3 i" ID_FUNC3 [2:0] $end
$var wire 1 W ID_DATA_MEM_SELECT $end
$var wire 1 Y ID_BRANCH $end
$var wire 5 j" ID_ALU_CONTROL [4:0] $end
$var reg 5 k" EX_ALU_CONTROL [4:0] $end
$var reg 1 Z EX_BRANCH $end
$var reg 1 X EX_DATA_MEM_SELECT $end
$var reg 3 l" EX_FUNC3 [2:0] $end
$var reg 32 m" EX_IMMEDIATE [31:0] $end
$var reg 1 R EX_IMM_SELECT $end
$var reg 1 P EX_JAL_SELECT $end
$var reg 1 N EX_JUMP $end
$var reg 1 L EX_MEM_READ $end
$var reg 1 J EX_MEM_WRITE $end
$var reg 32 n" EX_PC [31:0] $end
$var reg 32 o" EX_PC_PLUS4 [31:0] $end
$var reg 1 F EX_PC_SELECT $end
$var reg 5 p" EX_RD [4:0] $end
$var reg 32 q" EX_READ_DATA1 [31:0] $end
$var reg 32 r" EX_READ_DATA2 [31:0] $end
$var reg 1 < EX_WRITE_ENABLE $end
$upscope $end
$scope module id_stage $end
$var wire 1 ! CLK $end
$var wire 32 s" ID_PC [31:0] $end
$var wire 32 t" ID_PC_PLUS4 [31:0] $end
$var wire 1 " RST $end
$var wire 1 % WB_WRITE_ENABLE $end
$var wire 32 u" WB_WRITE_DATA [31:0] $end
$var wire 5 v" WB_RD [4:0] $end
$var wire 3 w" IMM_PICK [2:0] $end
$var wire 32 x" IF_PC_PLUS4 [31:0] $end
$var wire 32 y" IF_PC [31:0] $end
$var wire 32 z" IF_INSTRUCTION [31:0] $end
$var wire 1 ; ID_WRITE_ENABLE $end
$var wire 32 {" ID_READ_DATA2 [31:0] $end
$var wire 32 |" ID_READ_DATA1 [31:0] $end
$var wire 5 }" ID_RD [4:0] $end
$var wire 1 E ID_PC_SELECT $end
$var wire 1 I ID_MEM_WRITE $end
$var wire 1 K ID_MEM_READ $end
$var wire 1 M ID_JUMP $end
$var wire 1 O ID_JAL_SELECT $end
$var wire 1 Q ID_IMM_SELECT $end
$var wire 32 ~" ID_IMMEDIATE [31:0] $end
$var wire 3 !# ID_FUNC3 [2:0] $end
$var wire 1 W ID_DATA_MEM_SELECT $end
$var wire 1 Y ID_BRANCH $end
$var wire 5 "# ID_ALU_CONTROL [4:0] $end
$var wire 3 ## ALU_OP [2:0] $end
$scope module alu_control $end
$var wire 3 $# FUNC3 [2:0] $end
$var wire 7 %# FUNC7 [6:0] $end
$var wire 3 &# ALU_OP [2:0] $end
$var reg 5 '# ALU_CTRL [4:0] $end
$upscope $end
$scope module control_unit $end
$var wire 3 (# FUNC3 [2:0] $end
$var wire 7 )# FUNC7 [6:0] $end
$var wire 7 *# OPCODE [6:0] $end
$var reg 3 +# ALU_OP [2:0] $end
$var reg 1 Y BRANCH $end
$var reg 1 W DATA_MEM_SELECT $end
$var reg 3 ,# IMM_PICK [2:0] $end
$var reg 1 Q IMM_SELECT $end
$var reg 1 O JAL_SELECT $end
$var reg 1 M JUMP $end
$var reg 1 K MEM_READ $end
$var reg 1 I MEM_WRITE $end
$var reg 1 E PC_SELECT $end
$var reg 1 ; WRITE_EN $end
$upscope $end
$scope module imm_pick $end
$var wire 3 -# IMM_PICK [2:0] $end
$var wire 32 .# INSTRUCTION [31:0] $end
$var reg 32 /# IMMEDIATE [31:0] $end
$upscope $end
$scope module register_file $end
$var wire 1 ! CLK $end
$var wire 5 0# READ_REG1 [4:0] $end
$var wire 5 1# READ_REG2 [4:0] $end
$var wire 1 " RST $end
$var wire 5 2# WRITE_REG [4:0] $end
$var wire 1 % WRITE_ENABLE $end
$var wire 32 3# WRITE_DATA [31:0] $end
$var wire 32 4# READ_DATA2 [31:0] $end
$var wire 32 5# READ_DATA1 [31:0] $end
$var integer 32 6# i [31:0] $end
$upscope $end
$upscope $end
$scope module if_id $end
$var wire 1 ! CLK $end
$var wire 1 " RST $end
$var wire 32 7# IF_PC_PLUS4 [31:0] $end
$var wire 32 8# IF_PC [31:0] $end
$var wire 32 9# IF_INSTRUCTION [31:0] $end
$var reg 32 :# ID_INSTRUCTION [31:0] $end
$var reg 32 ;# ID_PC [31:0] $end
$var reg 32 <# ID_PC_PLUS4 [31:0] $end
$upscope $end
$scope module if_stage $end
$var wire 1 ! CLK $end
$var wire 32 =# IF_PC [31:0] $end
$var wire 32 ># IF_PC_PLUS4 [31:0] $end
$var wire 1 " RST $end
$var wire 32 ?# PC_PLUS4 [31:0] $end
$var wire 32 @# PC [31:0] $end
$var wire 32 A# NEXT_PC [31:0] $end
$var wire 32 B# IF_INSTRUCTION [31:0] $end
$scope module PC_INST $end
$var wire 1 ! CLK $end
$var wire 1 " RST $end
$var wire 32 C# PC_PLUS4 [31:0] $end
$var wire 32 D# NEXT_PC [31:0] $end
$var reg 32 E# PC [31:0] $end
$upscope $end
$scope module instruction_memory $end
$var wire 32 F# ADDRESS [31:0] $end
$var wire 32 G# INSTRUCTION [31:0] $end
$var parameter 32 H# MEM_SIZE $end
$upscope $end
$upscope $end
$scope module mem_stage $end
$var wire 1 ! CLK $end
$var wire 1 l EX_DATA_MEM_SELECT $end
$var wire 3 I# EX_FUNC3 [2:0] $end
$var wire 32 J# EX_JAL_SELECTED [31:0] $end
$var wire 1 f EX_MEM_READ $end
$var wire 1 $ EX_MEM_WRITE $end
$var wire 5 K# EX_RD [4:0] $end
$var wire 32 L# EX_READ_DATA2 [31:0] $end
$var wire 1 ^ EX_WRITE_ENABLE $end
$var wire 1 3 MEM_DATA_MEM_SELECT $end
$var wire 3 M# MEM_FUNC3 [2:0] $end
$var wire 32 N# MEM_JAL_SELECTED [31:0] $end
$var wire 5 O# MEM_RD [4:0] $end
$var wire 1 ) MEM_WRITE_ENABLE $end
$var wire 1 " RST $end
$var wire 32 P# MEM_DATA_OUT [31:0] $end
$scope module data_memory $end
$var wire 32 Q# ADDRESS [31:0] $end
$var wire 1 ! CLK $end
$var wire 3 R# FUNC3 [2:0] $end
$var wire 1 f MEM_READ $end
$var wire 1 $ MEM_WRITE $end
$var wire 32 S# WRITE_DATA [31:0] $end
$var parameter 32 T# MEM_SIZE $end
$var reg 32 U# READ_DATA [31:0] $end
$upscope $end
$upscope $end
$scope module mem_wb $end
$var wire 1 ! CLK $end
$var wire 1 3 MEM_DATA_MEM_SELECT $end
$var wire 32 V# MEM_DATA_OUT [31:0] $end
$var wire 3 W# MEM_FUNC3 [2:0] $end
$var wire 32 X# MEM_JAL_SELECTED [31:0] $end
$var wire 5 Y# MEM_RD [4:0] $end
$var wire 1 ) MEM_WRITE_ENABLE $end
$var wire 1 " RST $end
$var reg 1 4 WB_DATA_MEM_SELECT $end
$var reg 32 Z# WB_DATA_OUT [31:0] $end
$var reg 3 [# WB_FUNC3 [2:0] $end
$var reg 32 \# WB_JAL_SELECTED [31:0] $end
$var reg 5 ]# WB_RD [4:0] $end
$var reg 1 * WB_WRITE_ENABLE $end
$upscope $end
$scope module next_pc_mux $end
$var wire 32 ^# IN0 [31:0] $end
$var wire 32 _# IN1 [31:0] $end
$var wire 1 m SEL $end
$var wire 32 `# OUT [31:0] $end
$upscope $end
$scope module wb_stage $end
$var wire 1 ! CLK $end
$var wire 1 4 MEM_DATA_MEM_SELECT $end
$var wire 32 a# MEM_DATA_OUT [31:0] $end
$var wire 3 b# MEM_FUNC3 [2:0] $end
$var wire 32 c# MEM_JAL_SELECTED [31:0] $end
$var wire 5 d# MEM_RD [4:0] $end
$var wire 1 * MEM_WRITE_ENABLE $end
$var wire 1 " RST $end
$var wire 5 e# WB_RD [4:0] $end
$var wire 1 % WB_WRITE_ENABLE $end
$var wire 32 f# WB_WRITE_DATA [31:0] $end
$var wire 32 g# PROCESSED_DATA_OUT [31:0] $end
$scope module data_mem_select $end
$var wire 32 h# IN0 [31:0] $end
$var wire 1 4 SEL $end
$var wire 32 i# OUT [31:0] $end
$var wire 32 j# IN1 [31:0] $end
$upscope $end
$scope module load_processing_unit $end
$var wire 32 k# DATA_OUT [31:0] $end
$var wire 3 l# FUNC3 [2:0] $end
$var reg 32 m# PROCESSED_DATA_OUT [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 n# \REGISTERS[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 o# \REGISTERS[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 p# \REGISTERS[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 q# \REGISTERS[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 r# \REGISTERS[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 s# \REGISTERS[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 t# \REGISTERS[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 u# \REGISTERS[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 v# \REGISTERS[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 w# \REGISTERS[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 x# \REGISTERS[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 y# \REGISTERS[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 z# \REGISTERS[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 {# \REGISTERS[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 |# \REGISTERS[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 }# \REGISTERS[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 ~# \REGISTERS[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 !$ \REGISTERS[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 "$ \REGISTERS[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 #$ \REGISTERS[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 $$ \REGISTERS[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 %$ \REGISTERS[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 &$ \REGISTERS[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 '$ \REGISTERS[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 ($ \REGISTERS[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 )$ \REGISTERS[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 *$ \REGISTERS[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 +$ \REGISTERS[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 ,$ \REGISTERS[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 -$ \REGISTERS[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 .$ \REGISTERS[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module uut $end
$scope module id_stage $end
$scope module register_file $end
$var reg 32 /$ \REGISTERS[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000 T#
b10000000000 H#
$end
#0
$dumpvars
b0 /$
b0 .$
b0 -$
b0 ,$
b0 +$
b0 *$
b0 )$
b0 ($
b0 '$
b0 &$
b0 %$
b0 $$
b0 #$
b0 "$
b0 !$
b0 ~#
b0 }#
b0 |#
b0 {#
b0 z#
b0 y#
b0 x#
b0 w#
b0 v#
b0 u#
b0 t#
b0 s#
b0 r#
b0 q#
b0 p#
b0 o#
b0 n#
b0 m#
b0 l#
b0 k#
b0 j#
b0 i#
b0 h#
b0 g#
b0 f#
b0 e#
b0 d#
b0 c#
b0 b#
b0 a#
b100 `#
b0 _#
b100 ^#
b0 ]#
b0 \#
b0 [#
b0 Z#
b0 Y#
b0 X#
b0 W#
b0 V#
b0 U#
b0 S#
b0 R#
b0 Q#
b0 P#
b0 O#
b0 N#
b0 M#
b0 L#
b0 K#
b0 J#
b0 I#
b10011 G#
b0 F#
b0 E#
b100 D#
b100 C#
b10011 B#
b100 A#
b0 @#
b100 ?#
b100 >#
b0 =#
b0 <#
b0 ;#
b0 :#
b10011 9#
b0 8#
b100 7#
b100000 6#
b0 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b10 '#
b0 &#
b0 %#
b0 $#
b0 ##
b10 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b10 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
bx ^"
bx ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
bx U"
b0 T"
b0 S"
b0 R"
bx Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
bx H"
b0 G"
b0 F"
bx E"
b0 D"
b0 C"
bx B"
b0 A"
b0 @"
bx ?"
b0 >"
b0 ="
bx <"
b0 ;"
b0 :"
bx 9"
b0 8"
b0 7"
bx 6"
b0 5"
b0 4"
b0 3"
bx 2"
bx 1"
b0 0"
bx /"
b0 ."
bx -"
bx ,"
bx +"
bx *"
b0 )"
bx ("
bx '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
bx q
b0 p
b0 o
0n
0m
0l
0k
b0 j
b0 i
b0 h
bx g
0f
0e
0d
b0 c
b0 b
b0 a
b0 `
b0 _
0^
0]
b0 \
b10 [
0Z
0Y
0X
0W
b0 V
b0 U
b0 T
b0 S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
b0 H
b0 G
0F
0E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
0<
0;
b0 :
b10011 9
b0 8
b100 7
b0 6
b0 5
04
03
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
0*
0)
b100 (
b0 '
b0 &
0%
z$
b100000 #
1"
0!
$end
#1000
b0 g
b0 q
b0 '"
b0 ^"
b0 ("
b0 6"
b0 U"
b0 ]"
b0 +"
b0 H"
b0 ,"
b0 E"
b0 /"
b0 ?"
b0 -"
b0 B"
b0 2"
b0 9"
b0 1"
b0 <"
#2000
b0 *"
b0 Q"
#5000
b0 /$
b0 .$
b0 -$
b0 ,$
b0 +$
b0 *$
b0 )$
b0 ($
b0 '$
b0 &$
b0 %$
b0 $$
b0 #$
b0 "$
b0 !$
b0 ~#
b0 }#
b0 |#
b0 {#
b0 z#
b0 y#
b0 x#
b0 w#
b0 v#
b0 u#
b0 t#
b0 s#
b0 r#
b0 q#
b0 p#
b0 o#
b0 n#
b100000 6#
1!
#10000
0!
0"
#15000
b11 ##
b11 &#
b11 +#
1Q
1;
b1000 (
b1000 A#
b1000 D#
b1000 `#
b10011 *#
b1000 7
b1000 7#
b1000 >#
b1000 ^#
b1000 ?#
b1000 C#
b10010011 9
b10010011 9#
b10010011 B#
b10010011 G#
b100 5
b100 8#
b100 =#
b100 @#
b100 E#
b100 F#
b100 G
b100 f"
b100 t"
b100 8
b100 x"
b100 <#
b10011 :
b10011 z"
b10011 .#
b10011 :#
b10 \
b10 %"
b10 5"
b10 k"
1!
#20000
0!
#25000
b1 A
b1 e"
b1 }"
b1100 (
b1100 A#
b1100 D#
b1100 `#
1R
1]
1<
b100 H
b100 !"
b100 _"
b100 o"
b1000 G
b1000 f"
b1000 t"
b1000 8
b1000 x"
b1000 <#
b10010011 :
b10010011 z"
b10010011 .#
b10010011 :#
b100 C
b100 g"
b100 s"
b100 6
b100 y"
b100 ;#
b1100 7
b1100 7#
b1100 >#
b1100 ^#
b1100 ?#
b1100 C#
b10011 9
b10011 9#
b10011 B#
b10011 G#
b1000 5
b1000 8#
b1000 =#
b1000 @#
b1000 E#
b1000 F#
1!
#30000
0!
#35000
b10000 (
b10000 A#
b10000 D#
b10000 `#
b0 A
b0 e"
b0 }"
b10000 7
b10000 7#
b10000 >#
b10000 ^#
b10000 ?#
b10000 C#
b1100 5
b1100 8#
b1100 =#
b1100 @#
b1100 E#
b1100 F#
b1100 G
b1100 f"
b1100 t"
b1100 8
b1100 x"
b1100 <#
b10011 :
b10011 z"
b10011 .#
b10011 :#
b1000 C
b1000 g"
b1000 s"
b1000 6
b1000 y"
b1000 ;#
b1000 H
b1000 !"
b1000 _"
b1000 o"
b1 a
b1 p
b1 x
b1 B
b1 ~
b1 p"
b100 D
b100 ""
b100 a"
b100 n"
1)
1^
1!
#40000
0!
#45000
b10100 (
b10100 A#
b10100 D#
b10100 `#
1%
1*
b1 +
b1 O#
b1 Y#
b1 b
b1 u
b1 K#
b1100 H
b1100 !"
b1100 _"
b1100 o"
b0 a
b0 p
b0 x
b0 B
b0 ~
b0 p"
b1000 D
b1000 ""
b1000 a"
b1000 n"
b10000 G
b10000 f"
b10000 t"
b10000 8
b10000 x"
b10000 <#
b1100 C
b1100 g"
b1100 s"
b1100 6
b1100 y"
b1100 ;#
b10100 7
b10100 7#
b10100 >#
b10100 ^#
b10100 ?#
b10100 C#
b10000 5
b10000 8#
b10000 =#
b10000 @#
b10000 E#
b10000 F#
1!
#50000
0!
#55000
b11000 (
b11000 A#
b11000 D#
b11000 `#
b11000 7
b11000 7#
b11000 >#
b11000 ^#
b11000 ?#
b11000 C#
b100000000000100010011 9
b100000000000100010011 9#
b100000000000100010011 B#
b100000000000100010011 G#
b10100 5
b10100 8#
b10100 =#
b10100 @#
b10100 E#
b10100 F#
b10100 G
b10100 f"
b10100 t"
b10100 8
b10100 x"
b10100 <#
b10000 C
b10000 g"
b10000 s"
b10000 6
b10000 y"
b10000 ;#
b10000 H
b10000 !"
b10000 _"
b10000 o"
b1100 D
b1100 ""
b1100 a"
b1100 n"
b0 +
b0 O#
b0 Y#
b0 b
b0 u
b0 K#
b1 '
b1 v"
b1 2#
b1 e#
b1 ,
b1 ]#
b1 d#
1!
#60000
0!
#65000
b10 A
b10 e"
b10 }"
b1 1#
b1 S
b1 h"
b1 ~"
b1 /#
b11100 (
b11100 A#
b11100 D#
b11100 `#
b0 '
b0 v"
b0 2#
b0 e#
b0 ,
b0 ]#
b0 d#
b10100 H
b10100 !"
b10100 _"
b10100 o"
b10000 D
b10000 ""
b10000 a"
b10000 n"
b0 o#
b11000 G
b11000 f"
b11000 t"
b11000 8
b11000 x"
b11000 <#
b100000000000100010011 :
b100000000000100010011 z"
b100000000000100010011 .#
b100000000000100010011 :#
b10100 C
b10100 g"
b10100 s"
b10100 6
b10100 y"
b10100 ;#
b11100 7
b11100 7#
b11100 >#
b11100 ^#
b11100 ?#
b11100 C#
b10011 9
b10011 9#
b10011 B#
b10011 G#
b11000 5
b11000 8#
b11000 =#
b11000 @#
b11000 E#
b11000 F#
1!
#70000
0!
#75000
b1 )"
b1 R"
b100000 (
b100000 A#
b100000 D#
b100000 `#
b0 A
b0 e"
b0 }"
b0 1#
b0 S
b0 h"
b0 ~"
b0 /#
b1 {
b1 3"
b1 7"
b1 :"
b1 ="
b1 @"
b1 C"
b1 F"
b1 J"
b1 M"
b1 O"
b1 S"
b1 Z"
b100000 7
b100000 7#
b100000 >#
b100000 ^#
b100000 ?#
b100000 C#
b11100 5
b11100 8#
b11100 =#
b11100 @#
b11100 E#
b11100 F#
b11100 G
b11100 f"
b11100 t"
b11100 8
b11100 x"
b11100 <#
b10011 :
b10011 z"
b10011 .#
b10011 :#
b11000 C
b11000 g"
b11000 s"
b11000 6
b11000 y"
b11000 ;#
b11000 H
b11000 !"
b11000 _"
b11000 o"
b10 a
b10 p
b10 x
b10 B
b10 ~
b10 p"
b1 T
b1 #"
b1 ["
b1 m"
b10100 D
b10100 ""
b10100 a"
b10100 n"
1!
#76000
b1 g
b1 q
b1 '"
b1 ^"
b1 ("
b1 6"
b1 U"
b1 ]"
b1 2"
b1 9"
b1 -"
b1 B"
b1 ,"
b1 E"
b1 +"
b1 H"
#77000
b11111111111111111111111111111111 *"
b11111111111111111111111111111111 Q"
#80000
0!
#85000
b0 )"
b0 R"
b0 {
b0 3"
b0 7"
b0 :"
b0 ="
b0 @"
b0 C"
b0 F"
b0 J"
b0 M"
b0 O"
b0 S"
b0 Z"
b100100 (
b100100 A#
b100100 D#
b100100 `#
b10 +
b10 O#
b10 Y#
b10 b
b10 u
b10 K#
b1 -
b1 N#
b1 X#
b1 h
b1 t
b1 J#
b1 Q#
b11100 H
b11100 !"
b11100 _"
b11100 o"
b0 a
b0 p
b0 x
b0 B
b0 ~
b0 p"
b0 T
b0 #"
b0 ["
b0 m"
b11000 D
b11000 ""
b11000 a"
b11000 n"
b100000 G
b100000 f"
b100000 t"
b100000 8
b100000 x"
b100000 <#
b11100 C
b11100 g"
b11100 s"
b11100 6
b11100 y"
b11100 ;#
b100100 7
b100100 7#
b100100 >#
b100100 ^#
b100100 ?#
b100100 C#
b100000 5
b100000 8#
b100000 =#
b100000 @#
b100000 E#
b100000 F#
1!
#86000
b0 g
b0 q
b0 '"
b0 ^"
b0 ("
b0 6"
b0 U"
b0 ]"
b0 +"
b0 H"
b0 ,"
b0 E"
b0 -"
b0 B"
b0 2"
b0 9"
#87000
b0 *"
b0 Q"
#90000
0!
#95000
b101000 (
b101000 A#
b101000 D#
b101000 `#
b1 &
b1 u"
b1 3#
b1 f#
b1 i#
b101000 7
b101000 7#
b101000 >#
b101000 ^#
b101000 ?#
b101000 C#
b1000001000000110110011 9
b1000001000000110110011 9#
b1000001000000110110011 B#
b1000001000000110110011 G#
b100100 5
b100100 8#
b100100 =#
b100100 @#
b100100 E#
b100100 F#
b100100 G
b100100 f"
b100100 t"
b100100 8
b100100 x"
b100100 <#
b100000 C
b100000 g"
b100000 s"
b100000 6
b100000 y"
b100000 ;#
b100000 H
b100000 !"
b100000 _"
b100000 o"
b11100 D
b11100 ""
b11100 a"
b11100 n"
b0 +
b0 O#
b0 Y#
b0 b
b0 u
b0 K#
b0 -
b0 N#
b0 X#
b0 h
b0 t
b0 J#
b0 Q#
b10 '
b10 v"
b10 2#
b10 e#
b10 ,
b10 ]#
b10 d#
b1 .
b1 \#
b1 c#
b1 h#
1!
#100000
0!
#105000
b1 =
b1 c"
b1 {"
b1 4#
b0 ##
b0 &#
b0 +#
0Q
1;
b0 &
b0 u"
b0 3#
b0 f#
b0 i#
b11 A
b11 e"
b11 }"
b10 1#
b1 0#
b110011 *#
b10 S
b10 h"
b10 ~"
b10 /#
b101100 (
b101100 A#
b101100 D#
b101100 `#
b0 '
b0 v"
b0 2#
b0 e#
b0 ,
b0 ]#
b0 d#
b0 .
b0 \#
b0 c#
b0 h#
b100100 H
b100100 !"
b100100 _"
b100100 o"
b100000 D
b100000 ""
b100000 a"
b100000 n"
b1 p#
b101000 G
b101000 f"
b101000 t"
b101000 8
b101000 x"
b101000 <#
b1000001000000110110011 :
b1000001000000110110011 z"
b1000001000000110110011 .#
b1000001000000110110011 :#
b100100 C
b100100 g"
b100100 s"
b100100 6
b100100 y"
b100100 ;#
b101100 7
b101100 7#
b101100 >#
b101100 ^#
b101100 ?#
b101100 C#
b10011 9
b10011 9#
b10011 B#
b10011 G#
b101000 5
b101000 8#
b101000 =#
b101000 @#
b101000 E#
b101000 F#
1!
#110000
0!
#115000
b0 =
b0 c"
b0 {"
b0 4#
b11 ##
b11 &#
b11 +#
1Q
1;
b1 )"
b1 R"
b110000 (
b110000 A#
b110000 D#
b110000 `#
b0 A
b0 e"
b0 }"
b0 1#
b0 0#
b10011 *#
b0 S
b0 h"
b0 ~"
b0 /#
b1 {
b1 3"
b1 7"
b1 :"
b1 ="
b1 @"
b1 C"
b1 F"
b1 J"
b1 M"
b1 O"
b1 S"
b1 Z"
b110000 7
b110000 7#
b110000 >#
b110000 ^#
b110000 ?#
b110000 C#
b101100 5
b101100 8#
b101100 =#
b101100 @#
b101100 E#
b101100 F#
b101100 G
b101100 f"
b101100 t"
b101100 8
b101100 x"
b101100 <#
b10011 :
b10011 z"
b10011 .#
b10011 :#
b101000 C
b101000 g"
b101000 s"
b101000 6
b101000 y"
b101000 ;#
0R
b101000 H
b101000 !"
b101000 _"
b101000 o"
b11 a
b11 p
b11 x
b11 B
b11 ~
b11 p"
b10 T
b10 #"
b10 ["
b10 m"
b1 _
b1 o
b1 y
b1 >
b1 |
b1 V"
b1 \"
b1 r"
b100100 D
b100100 ""
b100100 a"
b100100 n"
1!
#116000
b1 g
b1 q
b1 '"
b1 ^"
b1 ("
b1 6"
b1 U"
b1 ]"
b1 2"
b1 9"
b1 -"
b1 B"
b1 ,"
b1 E"
b1 +"
b1 H"
#117000
b11111111111111111111111111111111 *"
b11111111111111111111111111111111 Q"
#120000
0!
#125000
b0 )"
b0 R"
b0 {
b0 3"
b0 7"
b0 :"
b0 ="
b0 @"
b0 C"
b0 F"
b0 J"
b0 M"
b0 O"
b0 S"
b0 Z"
b110100 (
b110100 A#
b110100 D#
b110100 `#
b11 +
b11 O#
b11 Y#
b11 b
b11 u
b11 K#
b1 `
b1 v
b1 L#
b1 S#
b1 -
b1 N#
b1 X#
b1 h
b1 t
b1 J#
b1 Q#
1R
b101100 H
b101100 !"
b101100 _"
b101100 o"
b0 a
b0 p
b0 x
b0 B
b0 ~
b0 p"
b0 T
b0 #"
b0 ["
b0 m"
b0 _
b0 o
b0 y
b0 >
b0 |
b0 V"
b0 \"
b0 r"
b101000 D
b101000 ""
b101000 a"
b101000 n"
b110000 G
b110000 f"
b110000 t"
b110000 8
b110000 x"
b110000 <#
b101100 C
b101100 g"
b101100 s"
b101100 6
b101100 y"
b101100 ;#
b110100 7
b110100 7#
b110100 >#
b110100 ^#
b110100 ?#
b110100 C#
b110000 5
b110000 8#
b110000 =#
b110000 @#
b110000 E#
b110000 F#
1!
#126000
b0 g
b0 q
b0 '"
b0 ^"
b0 ("
b0 6"
b0 U"
b0 ]"
b0 +"
b0 H"
b0 ,"
b0 E"
b0 -"
b0 B"
b0 2"
b0 9"
#127000
b0 *"
b0 Q"
#130000
0!
#135000
b111000 (
b111000 A#
b111000 D#
b111000 `#
b1 &
b1 u"
b1 3#
b1 f#
b1 i#
b111000 7
b111000 7#
b111000 >#
b111000 ^#
b111000 ?#
b111000 C#
b1100010000000100110011 9
b1100010000000100110011 9#
b1100010000000100110011 B#
b1100010000000100110011 G#
b110100 5
b110100 8#
b110100 =#
b110100 @#
b110100 E#
b110100 F#
b110100 G
b110100 f"
b110100 t"
b110100 8
b110100 x"
b110100 <#
b110000 C
b110000 g"
b110000 s"
b110000 6
b110000 y"
b110000 ;#
b110000 H
b110000 !"
b110000 _"
b110000 o"
b101100 D
b101100 ""
b101100 a"
b101100 n"
b0 +
b0 O#
b0 Y#
b0 b
b0 u
b0 K#
b0 `
b0 v
b0 L#
b0 S#
b0 -
b0 N#
b0 X#
b0 h
b0 t
b0 J#
b0 Q#
b11 '
b11 v"
b11 2#
b11 e#
b11 ,
b11 ]#
b11 d#
b1 .
b1 \#
b1 c#
b1 h#
1!
#140000
0!
#145000
b1 =
b1 c"
b1 {"
b1 4#
b1 ?
b1 d"
b1 |"
b1 5#
b0 ##
b0 &#
b0 +#
0Q
1;
b0 &
b0 u"
b0 3#
b0 f#
b0 i#
b10 A
b10 e"
b10 }"
b11 1#
b10 0#
b110011 *#
b11 S
b11 h"
b11 ~"
b11 /#
b111100 (
b111100 A#
b111100 D#
b111100 `#
b0 '
b0 v"
b0 2#
b0 e#
b0 ,
b0 ]#
b0 d#
b0 .
b0 \#
b0 c#
b0 h#
b110100 H
b110100 !"
b110100 _"
b110100 o"
b110000 D
b110000 ""
b110000 a"
b110000 n"
b1 q#
b111000 G
b111000 f"
b111000 t"
b111000 8
b111000 x"
b111000 <#
b1100010000000100110011 :
b1100010000000100110011 z"
b1100010000000100110011 .#
b1100010000000100110011 :#
b110100 C
b110100 g"
b110100 s"
b110100 6
b110100 y"
b110100 ;#
b111100 7
b111100 7#
b111100 >#
b111100 ^#
b111100 ?#
b111100 C#
b10011 9
b10011 9#
b10011 B#
b10011 G#
b111000 5
b111000 8#
b111000 =#
b111000 @#
b111000 E#
b111000 F#
1!
#150000
0!
#155000
b0 =
b0 c"
b0 {"
b0 4#
b0 ?
b0 d"
b0 |"
b0 5#
b11 ##
b11 &#
b11 +#
1Q
1;
b1000000 (
b1000000 A#
b1000000 D#
b1000000 `#
b0 A
b0 e"
b0 }"
b0 1#
b0 0#
b10011 *#
b0 S
b0 h"
b0 ~"
b0 /#
b1 {
b1 3"
b1 7"
b1 :"
b1 ="
b1 @"
b1 C"
b1 F"
b1 J"
b1 M"
b1 O"
b1 S"
b1 Z"
b0 ."
b0 L"
b0 0"
b0 I"
b1 z
b1 4"
b1 8"
b1 ;"
b1 >"
b1 A"
b1 D"
b1 G"
b1 K"
b1 N"
b1 P"
b1 T"
b1 `"
b1000000 7
b1000000 7#
b1000000 >#
b1000000 ^#
b1000000 ?#
b1000000 C#
b111100 5
b111100 8#
b111100 =#
b111100 @#
b111100 E#
b111100 F#
b111100 G
b111100 f"
b111100 t"
b111100 8
b111100 x"
b111100 <#
b10011 :
b10011 z"
b10011 .#
b10011 :#
b111000 C
b111000 g"
b111000 s"
b111000 6
b111000 y"
b111000 ;#
0R
b111000 H
b111000 !"
b111000 _"
b111000 o"
b10 a
b10 p
b10 x
b10 B
b10 ~
b10 p"
b11 T
b11 #"
b11 ["
b11 m"
b1 _
b1 o
b1 y
b1 >
b1 |
b1 V"
b1 \"
b1 r"
b1 @
b1 }
b1 W"
b1 b"
b1 q"
b110100 D
b110100 ""
b110100 a"
b110100 n"
1!
#156000
b10 g
b10 q
b10 '"
b10 ^"
b10 ("
b10 6"
b10 U"
b10 ]"
b1 1"
b1 <"
b10 2"
b10 9"
b1 -"
b1 B"
b10 /"
b10 ?"
#160000
0!
#165000
b0 {
b0 3"
b0 7"
b0 :"
b0 ="
b0 @"
b0 C"
b0 F"
b0 J"
b0 M"
b0 O"
b0 S"
b0 Z"
b0 z
b0 4"
b0 8"
b0 ;"
b0 >"
b0 A"
b0 D"
b0 G"
b0 K"
b0 N"
b0 P"
b0 T"
b0 `"
b1000100 (
b1000100 A#
b1000100 D#
b1000100 `#
b10 +
b10 O#
b10 Y#
b10 b
b10 u
b10 K#
b1 `
b1 v
b1 L#
b1 S#
b10 -
b10 N#
b10 X#
b10 h
b10 t
b10 J#
b10 Q#
1R
b111100 H
b111100 !"
b111100 _"
b111100 o"
b0 a
b0 p
b0 x
b0 B
b0 ~
b0 p"
b0 T
b0 #"
b0 ["
b0 m"
b0 _
b0 o
b0 y
b0 >
b0 |
b0 V"
b0 \"
b0 r"
b0 @
b0 }
b0 W"
b0 b"
b0 q"
b111000 D
b111000 ""
b111000 a"
b111000 n"
b1000000 G
b1000000 f"
b1000000 t"
b1000000 8
b1000000 x"
b1000000 <#
b111100 C
b111100 g"
b111100 s"
b111100 6
b111100 y"
b111100 ;#
b1000100 7
b1000100 7#
b1000100 >#
b1000100 ^#
b1000100 ?#
b1000100 C#
b1000000 5
b1000000 8#
b1000000 =#
b1000000 @#
b1000000 E#
b1000000 F#
1!
#166000
b0 g
b0 q
b0 '"
b0 ^"
b0 ("
b0 6"
b0 U"
b0 ]"
b0 /"
b0 ?"
b0 -"
b0 B"
b0 2"
b0 9"
b0 1"
b0 <"
#170000
0!
#175000
b1001000 (
b1001000 A#
b1001000 D#
b1001000 `#
b10 &
b10 u"
b10 3#
b10 f#
b10 i#
b1001000 7
b1001000 7#
b1001000 >#
b1001000 ^#
b1001000 ?#
b1001000 C#
b1000000010000011010000110000011 9
b1000000010000011010000110000011 9#
b1000000010000011010000110000011 B#
b1000000010000011010000110000011 G#
b1000100 5
b1000100 8#
b1000100 =#
b1000100 @#
b1000100 E#
b1000100 F#
b1000100 G
b1000100 f"
b1000100 t"
b1000100 8
b1000100 x"
b1000100 <#
b1000000 C
b1000000 g"
b1000000 s"
b1000000 6
b1000000 y"
b1000000 ;#
b1000000 H
b1000000 !"
b1000000 _"
b1000000 o"
b111100 D
b111100 ""
b111100 a"
b111100 n"
b0 +
b0 O#
b0 Y#
b0 b
b0 u
b0 K#
b0 `
b0 v
b0 L#
b0 S#
b0 -
b0 N#
b0 X#
b0 h
b0 t
b0 J#
b0 Q#
b10 '
b10 v"
b10 2#
b10 e#
b10 ,
b10 ]#
b10 d#
b10 .
b10 \#
b10 c#
b10 h#
1!
#180000
0!
#185000
b1 ?
b1 d"
b1 |"
b1 5#
1W
1K
b1 ##
b1 &#
b1 +#
1Q
1;
b0 &
b0 u"
b0 3#
b0 f#
b0 i#
b10 U
b10 i"
b10 !#
b11 A
b11 e"
b11 }"
b10 $#
b100000 %#
b100 1#
b11 0#
b100000 )#
b10 (#
b11 *#
b10000000100 S
b10000000100 h"
b10000000100 ~"
b10000000100 /#
b1001100 (
b1001100 A#
b1001100 D#
b1001100 `#
b0 '
b0 v"
b0 2#
b0 e#
b0 ,
b0 ]#
b0 d#
b0 .
b0 \#
b0 c#
b0 h#
b1000100 H
b1000100 !"
b1000100 _"
b1000100 o"
b1000000 D
b1000000 ""
b1000000 a"
b1000000 n"
b10 p#
b1001000 G
b1001000 f"
b1001000 t"
b1001000 8
b1001000 x"
b1001000 <#
b1000000010000011010000110000011 :
b1000000010000011010000110000011 z"
b1000000010000011010000110000011 .#
b1000000010000011010000110000011 :#
b1000100 C
b1000100 g"
b1000100 s"
b1000100 6
b1000100 y"
b1000100 ;#
b1001100 7
b1001100 7#
b1001100 >#
b1001100 ^#
b1001100 ?#
b1001100 C#
b10011 9
b10011 9#
b10011 B#
b10011 G#
b1001000 5
b1001000 8#
b1001000 =#
b1001000 @#
b1001000 E#
b1001000 F#
1!
#190000
0!
#195000
b0 ?
b0 d"
b0 |"
b0 5#
b11 ##
b11 &#
b11 +#
0W
1Q
0K
1;
b10000000101 )"
b10000000101 R"
b1010000 (
b1010000 A#
b1010000 D#
b1010000 `#
b0 U
b0 i"
b0 !#
b0 A
b0 e"
b0 }"
b0 $#
b0 %#
b0 1#
b0 0#
b0 )#
b0 (#
b10011 *#
b0 S
b0 h"
b0 ~"
b0 /#
b10000000100 {
b10000000100 3"
b10000000100 7"
b10000000100 :"
b10000000100 ="
b10000000100 @"
b10000000100 C"
b10000000100 F"
b10000000100 J"
b10000000100 M"
b10000000100 O"
b10000000100 S"
b10000000100 Z"
b0 ."
b0 L"
b0 0"
b0 I"
b1 z
b1 4"
b1 8"
b1 ;"
b1 >"
b1 A"
b1 D"
b1 G"
b1 K"
b1 N"
b1 P"
b1 T"
b1 `"
b1010000 7
b1010000 7#
b1010000 >#
b1010000 ^#
b1010000 ?#
b1010000 C#
b1001100 5
b1001100 8#
b1001100 =#
b1001100 @#
b1001100 E#
b1001100 F#
b1001100 G
b1001100 f"
b1001100 t"
b1001100 8
b1001100 x"
b1001100 <#
b10011 :
b10011 z"
b10011 .#
b10011 :#
b1001000 C
b1001000 g"
b1001000 s"
b1001000 6
b1001000 y"
b1001000 ;#
1e
1L
1k
1X
b1001000 H
b1001000 !"
b1001000 _"
b1001000 o"
b10 i
b10 r
b10 w
b10 V
b10 $"
b10 X"
b10 l"
b11 a
b11 p
b11 x
b11 B
b11 ~
b11 p"
b10000000100 T
b10000000100 #"
b10000000100 ["
b10000000100 m"
b1 @
b1 }
b1 W"
b1 b"
b1 q"
b1000100 D
b1000100 ""
b1000100 a"
b1000100 n"
1!
#196000
b10000000101 g
b10000000101 q
b10000000101 '"
b10000000101 ^"
b10000000101 ("
b10000000101 6"
b10000000101 U"
b10000000101 ]"
b10000000101 2"
b10000000101 9"
b10000000101 -"
b10000000101 B"
b1 ,"
b1 E"
b1 +"
b1 H"
#197000
b11111111111111111111101111111101 *"
b11111111111111111111101111111101 Q"
#200000
0!
#205000
b0 )"
b0 R"
bx 1
bx P#
bx U#
bx V#
b0 {
b0 3"
b0 7"
b0 :"
b0 ="
b0 @"
b0 C"
b0 F"
b0 J"
b0 M"
b0 O"
b0 S"
b0 Z"
b0 z
b0 4"
b0 8"
b0 ;"
b0 >"
b0 A"
b0 D"
b0 G"
b0 K"
b0 N"
b0 P"
b0 T"
b0 `"
b1010100 (
b1010100 A#
b1010100 D#
b1010100 `#
13
1l
b10 /
b10 M#
b10 W#
b10 j
b10 s
b10 I#
b10 R#
1f
b11 +
b11 O#
b11 Y#
b11 b
b11 u
b11 K#
b10000000101 -
b10000000101 N#
b10000000101 X#
b10000000101 h
b10000000101 t
b10000000101 J#
b10000000101 Q#
0e
0L
0k
0X
b1001100 H
b1001100 !"
b1001100 _"
b1001100 o"
b0 i
b0 r
b0 w
b0 V
b0 $"
b0 X"
b0 l"
b0 a
b0 p
b0 x
b0 B
b0 ~
b0 p"
b0 T
b0 #"
b0 ["
b0 m"
b0 @
b0 }
b0 W"
b0 b"
b0 q"
b1001000 D
b1001000 ""
b1001000 a"
b1001000 n"
b1010000 G
b1010000 f"
b1010000 t"
b1010000 8
b1010000 x"
b1010000 <#
b1001100 C
b1001100 g"
b1001100 s"
b1001100 6
b1001100 y"
b1001100 ;#
b1010100 7
b1010100 7#
b1010100 >#
b1010100 ^#
b1010100 ?#
b1010100 C#
b1010000 5
b1010000 8#
b1010000 =#
b1010000 @#
b1010000 E#
b1010000 F#
1!
#206000
b0 g
b0 q
b0 '"
b0 ^"
b0 ("
b0 6"
b0 U"
b0 ]"
b0 +"
b0 H"
b0 ,"
b0 E"
b0 -"
b0 B"
b0 2"
b0 9"
#207000
b0 *"
b0 Q"
#210000
0!
#215000
bx &
bx u"
bx 3#
bx f#
bx i#
b1011000 (
b1011000 A#
b1011000 D#
b1011000 `#
b0 1
b0 P#
b0 U#
b0 V#
bx g#
bx j#
bx m#
b1011000 7
b1011000 7#
b1011000 >#
b1011000 ^#
b1011000 ?#
b1011000 C#
b1010100 5
b1010100 8#
b1010100 =#
b1010100 @#
b1010100 E#
b1010100 F#
b1010100 G
b1010100 f"
b1010100 t"
b1010100 8
b1010100 x"
b1010100 <#
b1010000 C
b1010000 g"
b1010000 s"
b1010000 6
b1010000 y"
b1010000 ;#
b1010000 H
b1010000 !"
b1010000 _"
b1010000 o"
b1001100 D
b1001100 ""
b1001100 a"
b1001100 n"
03
0l
b0 /
b0 M#
b0 W#
b0 j
b0 s
b0 I#
b0 R#
0f
b0 +
b0 O#
b0 Y#
b0 b
b0 u
b0 K#
b0 -
b0 N#
b0 X#
b0 h
b0 t
b0 J#
b0 Q#
b10 0
b10 [#
b10 b#
b10 l#
14
b11 '
b11 v"
b11 2#
b11 e#
b11 ,
b11 ]#
b11 d#
bx 2
bx Z#
bx a#
bx k#
b10000000101 .
b10000000101 \#
b10000000101 c#
b10000000101 h#
1!
#220000
0!
#225000
b0 &
b0 u"
b0 3#
b0 f#
b0 i#
b0 g#
b0 j#
b0 m#
b1011100 (
b1011100 A#
b1011100 D#
b1011100 `#
b0 0
b0 [#
b0 b#
b0 l#
04
b0 '
b0 v"
b0 2#
b0 e#
b0 ,
b0 ]#
b0 d#
b0 2
b0 Z#
b0 a#
b0 k#
b0 .
b0 \#
b0 c#
b0 h#
b1010100 H
b1010100 !"
b1010100 _"
b1010100 o"
b1010000 D
b1010000 ""
b1010000 a"
b1010000 n"
bx q#
b1011000 G
b1011000 f"
b1011000 t"
b1011000 8
b1011000 x"
b1011000 <#
b1010100 C
b1010100 g"
b1010100 s"
b1010100 6
b1010100 y"
b1010100 ;#
b1011100 7
b1011100 7#
b1011100 >#
b1011100 ^#
b1011100 ?#
b1011100 C#
b1011000 5
b1011000 8#
b1011000 =#
b1011000 @#
b1011000 E#
b1011000 F#
1!
#230000
0!
#235000
b1100000 (
b1100000 A#
b1100000 D#
b1100000 `#
b1100000 7
b1100000 7#
b1100000 >#
b1100000 ^#
b1100000 ?#
b1100000 C#
b1011100 5
b1011100 8#
b1011100 =#
b1011100 @#
b1011100 E#
b1011100 F#
b1011100 G
b1011100 f"
b1011100 t"
b1011100 8
b1011100 x"
b1011100 <#
b1011000 C
b1011000 g"
b1011000 s"
b1011000 6
b1011000 y"
b1011000 ;#
b1011000 H
b1011000 !"
b1011000 _"
b1011000 o"
b1010100 D
b1010100 ""
b1010100 a"
b1010100 n"
1!
#240000
0!
#245000
b1100100 (
b1100100 A#
b1100100 D#
b1100100 `#
b1011100 H
b1011100 !"
b1011100 _"
b1011100 o"
b1011000 D
b1011000 ""
b1011000 a"
b1011000 n"
b1100000 G
b1100000 f"
b1100000 t"
b1100000 8
b1100000 x"
b1100000 <#
b1011100 C
b1011100 g"
b1011100 s"
b1011100 6
b1011100 y"
b1011100 ;#
b1100100 7
b1100100 7#
b1100100 >#
b1100100 ^#
b1100100 ?#
b1100100 C#
bx 9
bx 9#
bx B#
bx G#
b1100000 5
b1100000 8#
b1100000 =#
b1100000 @#
b1100000 E#
b1100000 F#
1!
#250000
0!
#255000
b11111 [
b11111 j"
b11111 "#
b11111 '#
bx =
bx c"
bx {"
bx 4#
bx ?
bx d"
bx |"
bx 5#
b0 ##
b0 &#
b0 +#
0Q
0;
b1101000 (
b1101000 A#
b1101000 D#
b1101000 `#
bx U
bx i"
bx !#
bx A
bx e"
bx }"
bx $#
bx %#
bx 1#
bx 0#
bx )#
bx (#
bx *#
bx S
bx h"
bx ~"
bx /#
b1101000 7
b1101000 7#
b1101000 >#
b1101000 ^#
b1101000 ?#
b1101000 C#
b1100100 5
b1100100 8#
b1100100 =#
b1100100 @#
b1100100 E#
b1100100 F#
b1100100 G
b1100100 f"
b1100100 t"
b1100100 8
b1100100 x"
b1100100 <#
bx :
bx z"
bx .#
bx :#
b1100000 C
b1100000 g"
b1100000 s"
b1100000 6
b1100000 y"
b1100000 ;#
b1100000 H
b1100000 !"
b1100000 _"
b1100000 o"
b1011100 D
b1011100 ""
b1011100 a"
b1011100 n"
1!
#260000
0!
#265000
bx )"
bx R"
bx {
bx 3"
bx 7"
bx :"
bx ="
bx @"
bx C"
bx F"
bx J"
bx M"
bx O"
bx S"
bx Z"
bx ."
bx L"
bx 0"
bx I"
bx z
bx 4"
bx 8"
bx ;"
bx >"
bx A"
bx D"
bx G"
bx K"
bx N"
bx P"
bx T"
bx `"
b1101100 (
b1101100 A#
b1101100 D#
b1101100 `#
0R
0]
0<
b11111 \
b11111 %"
b11111 5"
b11111 k"
b1100100 H
b1100100 !"
b1100100 _"
b1100100 o"
bx i
bx r
bx w
bx V
bx $"
bx X"
bx l"
bx a
bx p
bx x
bx B
bx ~
bx p"
bx T
bx #"
bx ["
bx m"
bx _
bx o
bx y
bx >
bx |
bx V"
bx \"
bx r"
bx @
bx }
bx W"
bx b"
bx q"
b1100000 D
b1100000 ""
b1100000 a"
b1100000 n"
b1101000 G
b1101000 f"
b1101000 t"
b1101000 8
b1101000 x"
b1101000 <#
b1100100 C
b1100100 g"
b1100100 s"
b1100100 6
b1100100 y"
b1100100 ;#
b1101100 7
b1101100 7#
b1101100 >#
b1101100 ^#
b1101100 ?#
b1101100 C#
b1101000 5
b1101000 8#
b1101000 =#
b1101000 @#
b1101000 E#
b1101000 F#
1!
#266000
bx 1"
bx <"
bx 2"
bx 9"
bx -"
bx B"
bx /"
bx ?"
#267000
bx *"
bx Q"
#270000
0!
#275000
b1110000 (
b1110000 A#
b1110000 D#
b1110000 `#
b1110000 7
b1110000 7#
b1110000 >#
b1110000 ^#
b1110000 ?#
b1110000 C#
b1101100 5
b1101100 8#
b1101100 =#
b1101100 @#
b1101100 E#
b1101100 F#
b1101100 G
b1101100 f"
b1101100 t"
b1101100 8
b1101100 x"
b1101100 <#
b1101000 C
b1101000 g"
b1101000 s"
b1101000 6
b1101000 y"
b1101000 ;#
b1101000 H
b1101000 !"
b1101000 _"
b1101000 o"
b1100100 D
b1100100 ""
b1100100 a"
b1100100 n"
0)
0^
bx /
bx M#
bx W#
bx j
bx s
bx I#
bx R#
bx +
bx O#
bx Y#
bx b
bx u
bx K#
bx `
bx v
bx L#
bx S#
1!
#280000
0!
#285000
b1110100 (
b1110100 A#
b1110100 D#
b1110100 `#
bx 0
bx [#
bx b#
bx l#
0%
0*
bx '
bx v"
bx 2#
bx e#
bx ,
bx ]#
bx d#
b1101100 H
b1101100 !"
b1101100 _"
b1101100 o"
b1101000 D
b1101000 ""
b1101000 a"
b1101000 n"
b1110000 G
b1110000 f"
b1110000 t"
b1110000 8
b1110000 x"
b1110000 <#
b1101100 C
b1101100 g"
b1101100 s"
b1101100 6
b1101100 y"
b1101100 ;#
b1110100 7
b1110100 7#
b1110100 >#
b1110100 ^#
b1110100 ?#
b1110100 C#
b1110000 5
b1110000 8#
b1110000 =#
b1110000 @#
b1110000 E#
b1110000 F#
1!
#290000
0!
#295000
b1111000 (
b1111000 A#
b1111000 D#
b1111000 `#
b1111000 7
b1111000 7#
b1111000 >#
b1111000 ^#
b1111000 ?#
b1111000 C#
b1110100 5
b1110100 8#
b1110100 =#
b1110100 @#
b1110100 E#
b1110100 F#
b1110100 G
b1110100 f"
b1110100 t"
b1110100 8
b1110100 x"
b1110100 <#
b1110000 C
b1110000 g"
b1110000 s"
b1110000 6
b1110000 y"
b1110000 ;#
b1110000 H
b1110000 !"
b1110000 _"
b1110000 o"
b1101100 D
b1101100 ""
b1101100 a"
b1101100 n"
1!
#300000
0!
#305000
b1111100 (
b1111100 A#
b1111100 D#
b1111100 `#
b1110100 H
b1110100 !"
b1110100 _"
b1110100 o"
b1110000 D
b1110000 ""
b1110000 a"
b1110000 n"
b1111000 G
b1111000 f"
b1111000 t"
b1111000 8
b1111000 x"
b1111000 <#
b1110100 C
b1110100 g"
b1110100 s"
b1110100 6
b1110100 y"
b1110100 ;#
b1111100 7
b1111100 7#
b1111100 >#
b1111100 ^#
b1111100 ?#
b1111100 C#
b1111000 5
b1111000 8#
b1111000 =#
b1111000 @#
b1111000 E#
b1111000 F#
1!
#310000
0!
#315000
b10000000 (
b10000000 A#
b10000000 D#
b10000000 `#
b10000000 7
b10000000 7#
b10000000 >#
b10000000 ^#
b10000000 ?#
b10000000 C#
b1111100 5
b1111100 8#
b1111100 =#
b1111100 @#
b1111100 E#
b1111100 F#
b1111100 G
b1111100 f"
b1111100 t"
b1111100 8
b1111100 x"
b1111100 <#
b1111000 C
b1111000 g"
b1111000 s"
b1111000 6
b1111000 y"
b1111000 ;#
b1111000 H
b1111000 !"
b1111000 _"
b1111000 o"
b1110100 D
b1110100 ""
b1110100 a"
b1110100 n"
1!
#320000
0!
#325000
b10000100 (
b10000100 A#
b10000100 D#
b10000100 `#
b1111100 H
b1111100 !"
b1111100 _"
b1111100 o"
b1111000 D
b1111000 ""
b1111000 a"
b1111000 n"
b10000000 G
b10000000 f"
b10000000 t"
b10000000 8
b10000000 x"
b10000000 <#
b1111100 C
b1111100 g"
b1111100 s"
b1111100 6
b1111100 y"
b1111100 ;#
b10000100 7
b10000100 7#
b10000100 >#
b10000100 ^#
b10000100 ?#
b10000100 C#
b10000000 5
b10000000 8#
b10000000 =#
b10000000 @#
b10000000 E#
b10000000 F#
1!
#330000
0!
#335000
b10001000 (
b10001000 A#
b10001000 D#
b10001000 `#
b10001000 7
b10001000 7#
b10001000 >#
b10001000 ^#
b10001000 ?#
b10001000 C#
b10000100 5
b10000100 8#
b10000100 =#
b10000100 @#
b10000100 E#
b10000100 F#
b10000100 G
b10000100 f"
b10000100 t"
b10000100 8
b10000100 x"
b10000100 <#
b10000000 C
b10000000 g"
b10000000 s"
b10000000 6
b10000000 y"
b10000000 ;#
b10000000 H
b10000000 !"
b10000000 _"
b10000000 o"
b1111100 D
b1111100 ""
b1111100 a"
b1111100 n"
1!
#340000
0!
#345000
b10001100 (
b10001100 A#
b10001100 D#
b10001100 `#
b10000100 H
b10000100 !"
b10000100 _"
b10000100 o"
b10000000 D
b10000000 ""
b10000000 a"
b10000000 n"
b10001000 G
b10001000 f"
b10001000 t"
b10001000 8
b10001000 x"
b10001000 <#
b10000100 C
b10000100 g"
b10000100 s"
b10000100 6
b10000100 y"
b10000100 ;#
b10001100 7
b10001100 7#
b10001100 >#
b10001100 ^#
b10001100 ?#
b10001100 C#
b10001000 5
b10001000 8#
b10001000 =#
b10001000 @#
b10001000 E#
b10001000 F#
1!
#350000
0!
#355000
b10010000 (
b10010000 A#
b10010000 D#
b10010000 `#
b10010000 7
b10010000 7#
b10010000 >#
b10010000 ^#
b10010000 ?#
b10010000 C#
b10001100 5
b10001100 8#
b10001100 =#
b10001100 @#
b10001100 E#
b10001100 F#
b10001100 G
b10001100 f"
b10001100 t"
b10001100 8
b10001100 x"
b10001100 <#
b10001000 C
b10001000 g"
b10001000 s"
b10001000 6
b10001000 y"
b10001000 ;#
b10001000 H
b10001000 !"
b10001000 _"
b10001000 o"
b10000100 D
b10000100 ""
b10000100 a"
b10000100 n"
1!
#360000
bx g
bx q
bx '"
bx ^"
b0 )"
b0 R"
b10 [
b10 j"
b10 "#
b10 '#
b0 =
b0 c"
b0 {"
b0 4#
b0 ?
b0 d"
b0 |"
b0 5#
bx ("
bx 6"
bx U"
bx ]"
b0 ."
b0 L"
b0 0"
b0 I"
b0 {
b0 3"
b0 7"
b0 :"
b0 ="
b0 @"
b0 C"
b0 F"
b0 J"
b0 M"
b0 O"
b0 S"
b0 Z"
b0 z
b0 4"
b0 8"
b0 ;"
b0 >"
b0 A"
b0 D"
b0 G"
b0 K"
b0 N"
b0 P"
b0 T"
b0 `"
b0 U
b0 i"
b0 !#
b0 A
b0 e"
b0 }"
b0 $#
b0 %#
b0 1#
b0 0#
b0 )#
b0 (#
b0 *#
b0 S
b0 h"
b0 ~"
b0 /#
b100 (
b100 A#
b100 D#
b100 `#
b0 0
b0 [#
b0 b#
b0 l#
b0 '
b0 v"
b0 2#
b0 e#
b0 ,
b0 ]#
b0 d#
b0 /
b0 M#
b0 W#
b0 j
b0 s
b0 I#
b0 R#
b0 +
b0 O#
b0 Y#
b0 b
b0 u
b0 K#
b0 `
b0 v
b0 L#
b0 S#
b0 \
b0 %"
b0 5"
b0 k"
b0 H
b0 !"
b0 _"
b0 o"
b0 i
b0 r
b0 w
b0 V
b0 $"
b0 X"
b0 l"
b0 a
b0 p
b0 x
b0 B
b0 ~
b0 p"
b0 T
b0 #"
b0 ["
b0 m"
b0 _
b0 o
b0 y
b0 >
b0 |
b0 V"
b0 \"
b0 r"
b0 @
b0 }
b0 W"
b0 b"
b0 q"
b0 D
b0 ""
b0 a"
b0 n"
b0 /$
b0 .$
b0 -$
b0 ,$
b0 +$
b0 *$
b0 )$
b0 ($
b0 '$
b0 &$
b0 %$
b0 $$
b0 #$
b0 "$
b0 !$
b0 ~#
b0 }#
b0 |#
b0 {#
b0 z#
b0 y#
b0 x#
b0 w#
b0 v#
b0 u#
b0 t#
b0 s#
b0 r#
b0 q#
b0 p#
b0 o#
b0 n#
b0 G
b0 f"
b0 t"
b0 8
b0 x"
b0 <#
b0 :
b0 z"
b0 .#
b0 :#
b0 C
b0 g"
b0 s"
b0 6
b0 y"
b0 ;#
b100 7
b100 7#
b100 >#
b100 ^#
b100 ?#
b100 C#
b10011 9
b10011 9#
b10011 B#
b10011 G#
b0 5
b0 8#
b0 =#
b0 @#
b0 E#
b0 F#
b100000 6#
0!
1"
#361000
b0 g
b0 q
b0 '"
b0 ^"
b0 ("
b0 6"
b0 U"
b0 ]"
b0 /"
b0 ?"
b0 -"
b0 B"
b0 2"
b0 9"
b0 1"
b0 <"
#362000
b0 *"
b0 Q"
#365000
b0 /$
b0 .$
b0 -$
b0 ,$
b0 +$
b0 *$
b0 )$
b0 ($
b0 '$
b0 &$
b0 %$
b0 $$
b0 #$
b0 "$
b0 !$
b0 ~#
b0 }#
b0 |#
b0 {#
b0 z#
b0 y#
b0 x#
b0 w#
b0 v#
b0 u#
b0 t#
b0 s#
b0 r#
b0 q#
b0 p#
b0 o#
b0 n#
b100000 6#
1!
#370000
0!
0"
#375000
b11 ##
b11 &#
b11 +#
1Q
1;
b10011 *#
b1000 (
b1000 A#
b1000 D#
b1000 `#
b10 \
b10 %"
b10 5"
b10 k"
b100 G
b100 f"
b100 t"
b100 8
b100 x"
b100 <#
b10011 :
b10011 z"
b10011 .#
b10011 :#
b1000 7
b1000 7#
b1000 >#
b1000 ^#
b1000 ?#
b1000 C#
b10010011 9
b10010011 9#
b10010011 B#
b10010011 G#
b100 5
b100 8#
b100 =#
b100 @#
b100 E#
b100 F#
1!
#380000
0!
#385000
b1100 (
b1100 A#
b1100 D#
b1100 `#
b1 A
b1 e"
b1 }"
b1100 7
b1100 7#
b1100 >#
b1100 ^#
b1100 ?#
b1100 C#
b10011 9
b10011 9#
b10011 B#
b10011 G#
b1000 5
b1000 8#
b1000 =#
b1000 @#
b1000 E#
b1000 F#
b1000 G
b1000 f"
b1000 t"
b1000 8
b1000 x"
b1000 <#
b10010011 :
b10010011 z"
b10010011 .#
b10010011 :#
b100 C
b100 g"
b100 s"
b100 6
b100 y"
b100 ;#
1R
1]
1<
b100 H
b100 !"
b100 _"
b100 o"
1!
#390000
0!
#395000
b0 A
b0 e"
b0 }"
b10000 (
b10000 A#
b10000 D#
b10000 `#
1)
1^
b1000 H
b1000 !"
b1000 _"
b1000 o"
b1 a
b1 p
b1 x
b1 B
b1 ~
b1 p"
b100 D
b100 ""
b100 a"
b100 n"
b1100 G
b1100 f"
b1100 t"
b1100 8
b1100 x"
b1100 <#
b10011 :
b10011 z"
b10011 .#
b10011 :#
b1000 C
b1000 g"
b1000 s"
b1000 6
b1000 y"
b1000 ;#
b10000 7
b10000 7#
b10000 >#
b10000 ^#
b10000 ?#
b10000 C#
b1100 5
b1100 8#
b1100 =#
b1100 @#
b1100 E#
b1100 F#
1!
#400000
0!
#405000
b10100 (
b10100 A#
b10100 D#
b10100 `#
b10100 7
b10100 7#
b10100 >#
b10100 ^#
b10100 ?#
b10100 C#
b10000 5
b10000 8#
b10000 =#
b10000 @#
b10000 E#
b10000 F#
b10000 G
b10000 f"
b10000 t"
b10000 8
b10000 x"
b10000 <#
b1100 C
b1100 g"
b1100 s"
b1100 6
b1100 y"
b1100 ;#
b1100 H
b1100 !"
b1100 _"
b1100 o"
b0 a
b0 p
b0 x
b0 B
b0 ~
b0 p"
b1000 D
b1000 ""
b1000 a"
b1000 n"
b1 +
b1 O#
b1 Y#
b1 b
b1 u
b1 K#
1%
1*
1!
#410000
0!
#415000
b11000 (
b11000 A#
b11000 D#
b11000 `#
b1 '
b1 v"
b1 2#
b1 e#
b1 ,
b1 ]#
b1 d#
b0 +
b0 O#
b0 Y#
b0 b
b0 u
b0 K#
b10000 H
b10000 !"
b10000 _"
b10000 o"
b1100 D
b1100 ""
b1100 a"
b1100 n"
b10100 G
b10100 f"
b10100 t"
b10100 8
b10100 x"
b10100 <#
b10000 C
b10000 g"
b10000 s"
b10000 6
b10000 y"
b10000 ;#
b11000 7
b11000 7#
b11000 >#
b11000 ^#
b11000 ?#
b11000 C#
b100000000000100010011 9
b100000000000100010011 9#
b100000000000100010011 B#
b100000000000100010011 G#
b10100 5
b10100 8#
b10100 =#
b10100 @#
b10100 E#
b10100 F#
1!
#420000
0!
#425000
b11100 (
b11100 A#
b11100 D#
b11100 `#
b10 A
b10 e"
b10 }"
b1 1#
b1 S
b1 h"
b1 ~"
b1 /#
b11100 7
b11100 7#
b11100 >#
b11100 ^#
b11100 ?#
b11100 C#
b10011 9
b10011 9#
b10011 B#
b10011 G#
b11000 5
b11000 8#
b11000 =#
b11000 @#
b11000 E#
b11000 F#
b11000 G
b11000 f"
b11000 t"
b11000 8
b11000 x"
b11000 <#
b100000000000100010011 :
b100000000000100010011 z"
b100000000000100010011 .#
b100000000000100010011 :#
b10100 C
b10100 g"
b10100 s"
b10100 6
b10100 y"
b10100 ;#
b0 o#
b10100 H
b10100 !"
b10100 _"
b10100 o"
b10000 D
b10000 ""
b10000 a"
b10000 n"
b0 '
b0 v"
b0 2#
b0 e#
b0 ,
b0 ]#
b0 d#
1!
#430000
0!
#435000
b1 )"
b1 R"
b1 {
b1 3"
b1 7"
b1 :"
b1 ="
b1 @"
b1 C"
b1 F"
b1 J"
b1 M"
b1 O"
b1 S"
b1 Z"
b0 A
b0 e"
b0 }"
b0 1#
b0 S
b0 h"
b0 ~"
b0 /#
b100000 (
b100000 A#
b100000 D#
b100000 `#
b11000 H
b11000 !"
b11000 _"
b11000 o"
b10 a
b10 p
b10 x
b10 B
b10 ~
b10 p"
b1 T
b1 #"
b1 ["
b1 m"
b10100 D
b10100 ""
b10100 a"
b10100 n"
b11100 G
b11100 f"
b11100 t"
b11100 8
b11100 x"
b11100 <#
b10011 :
b10011 z"
b10011 .#
b10011 :#
b11000 C
b11000 g"
b11000 s"
b11000 6
b11000 y"
b11000 ;#
b100000 7
b100000 7#
b100000 >#
b100000 ^#
b100000 ?#
b100000 C#
b11100 5
b11100 8#
b11100 =#
b11100 @#
b11100 E#
b11100 F#
1!
#436000
b1 g
b1 q
b1 '"
b1 ^"
b1 ("
b1 6"
b1 U"
b1 ]"
b1 2"
b1 9"
b1 -"
b1 B"
b1 ,"
b1 E"
b1 +"
b1 H"
#437000
b11111111111111111111111111111111 *"
b11111111111111111111111111111111 Q"
#440000
0!
#445000
b0 )"
b0 R"
b100100 (
b100100 A#
b100100 D#
b100100 `#
b0 {
b0 3"
b0 7"
b0 :"
b0 ="
b0 @"
b0 C"
b0 F"
b0 J"
b0 M"
b0 O"
b0 S"
b0 Z"
b100100 7
b100100 7#
b100100 >#
b100100 ^#
b100100 ?#
b100100 C#
b100000 5
b100000 8#
b100000 =#
b100000 @#
b100000 E#
b100000 F#
b100000 G
b100000 f"
b100000 t"
b100000 8
b100000 x"
b100000 <#
b11100 C
b11100 g"
b11100 s"
b11100 6
b11100 y"
b11100 ;#
b11100 H
b11100 !"
b11100 _"
b11100 o"
b0 a
b0 p
b0 x
b0 B
b0 ~
b0 p"
b0 T
b0 #"
b0 ["
b0 m"
b11000 D
b11000 ""
b11000 a"
b11000 n"
b10 +
b10 O#
b10 Y#
b10 b
b10 u
b10 K#
b1 -
b1 N#
b1 X#
b1 h
b1 t
b1 J#
b1 Q#
1!
#446000
b0 g
b0 q
b0 '"
b0 ^"
b0 ("
b0 6"
b0 U"
b0 ]"
b0 +"
b0 H"
b0 ,"
b0 E"
b0 -"
b0 B"
b0 2"
b0 9"
#447000
b0 *"
b0 Q"
#450000
0!
#455000
b1 &
b1 u"
b1 3#
b1 f#
b1 i#
b101000 (
b101000 A#
b101000 D#
b101000 `#
b10 '
b10 v"
b10 2#
b10 e#
b10 ,
b10 ]#
b10 d#
b1 .
b1 \#
b1 c#
b1 h#
b0 +
b0 O#
b0 Y#
b0 b
b0 u
b0 K#
b0 -
b0 N#
b0 X#
b0 h
b0 t
b0 J#
b0 Q#
b100000 H
b100000 !"
b100000 _"
b100000 o"
b11100 D
b11100 ""
b11100 a"
b11100 n"
b100100 G
b100100 f"
b100100 t"
b100100 8
b100100 x"
b100100 <#
b100000 C
b100000 g"
b100000 s"
b100000 6
b100000 y"
b100000 ;#
b101000 7
b101000 7#
b101000 >#
b101000 ^#
b101000 ?#
b101000 C#
b1000001000000110110011 9
b1000001000000110110011 9#
b1000001000000110110011 B#
b1000001000000110110011 G#
b100100 5
b100100 8#
b100100 =#
b100100 @#
b100100 E#
b100100 F#
1!
#460000
0!
#465000
b1 =
b1 c"
b1 {"
b1 4#
b0 ##
b0 &#
b0 +#
0Q
1;
b101100 (
b101100 A#
b101100 D#
b101100 `#
b11 A
b11 e"
b11 }"
b10 1#
b1 0#
b110011 *#
b10 S
b10 h"
b10 ~"
b10 /#
b0 &
b0 u"
b0 3#
b0 f#
b0 i#
b101100 7
b101100 7#
b101100 >#
b101100 ^#
b101100 ?#
b101100 C#
b10011 9
b10011 9#
b10011 B#
b10011 G#
b101000 5
b101000 8#
b101000 =#
b101000 @#
b101000 E#
b101000 F#
b101000 G
b101000 f"
b101000 t"
b101000 8
b101000 x"
b101000 <#
b1000001000000110110011 :
b1000001000000110110011 z"
b1000001000000110110011 .#
b1000001000000110110011 :#
b100100 C
b100100 g"
b100100 s"
b100100 6
b100100 y"
b100100 ;#
b1 p#
b100100 H
b100100 !"
b100100 _"
b100100 o"
b100000 D
b100000 ""
b100000 a"
b100000 n"
b0 '
b0 v"
b0 2#
b0 e#
b0 ,
b0 ]#
b0 d#
b0 .
b0 \#
b0 c#
b0 h#
1!
#470000
0!
#475000
b1 )"
b1 R"
b0 =
b0 c"
b0 {"
b0 4#
b11 ##
b11 &#
b11 +#
1Q
1;
b1 {
b1 3"
b1 7"
b1 :"
b1 ="
b1 @"
b1 C"
b1 F"
b1 J"
b1 M"
b1 O"
b1 S"
b1 Z"
b0 A
b0 e"
b0 }"
b0 1#
b0 0#
b10011 *#
b0 S
b0 h"
b0 ~"
b0 /#
b110000 (
b110000 A#
b110000 D#
b110000 `#
0R
b101000 H
b101000 !"
b101000 _"
b101000 o"
b11 a
b11 p
b11 x
b11 B
b11 ~
b11 p"
b10 T
b10 #"
b10 ["
b10 m"
b1 _
b1 o
b1 y
b1 >
b1 |
b1 V"
b1 \"
b1 r"
b100100 D
b100100 ""
b100100 a"
b100100 n"
b101100 G
b101100 f"
b101100 t"
b101100 8
b101100 x"
b101100 <#
b10011 :
b10011 z"
b10011 .#
b10011 :#
b101000 C
b101000 g"
b101000 s"
b101000 6
b101000 y"
b101000 ;#
b110000 7
b110000 7#
b110000 >#
b110000 ^#
b110000 ?#
b110000 C#
b101100 5
b101100 8#
b101100 =#
b101100 @#
b101100 E#
b101100 F#
1!
#476000
b1 g
b1 q
b1 '"
b1 ^"
b1 ("
b1 6"
b1 U"
b1 ]"
b1 2"
b1 9"
b1 -"
b1 B"
b1 ,"
b1 E"
b1 +"
b1 H"
#477000
b11111111111111111111111111111111 *"
b11111111111111111111111111111111 Q"
#480000
0!
#485000
b0 )"
b0 R"
b110100 (
b110100 A#
b110100 D#
b110100 `#
b0 {
b0 3"
b0 7"
b0 :"
b0 ="
b0 @"
b0 C"
b0 F"
b0 J"
b0 M"
b0 O"
b0 S"
b0 Z"
b110100 7
b110100 7#
b110100 >#
b110100 ^#
b110100 ?#
b110100 C#
b110000 5
b110000 8#
b110000 =#
b110000 @#
b110000 E#
b110000 F#
b110000 G
b110000 f"
b110000 t"
b110000 8
b110000 x"
b110000 <#
b101100 C
b101100 g"
b101100 s"
b101100 6
b101100 y"
b101100 ;#
1R
b101100 H
b101100 !"
b101100 _"
b101100 o"
b0 a
b0 p
b0 x
b0 B
b0 ~
b0 p"
b0 T
b0 #"
b0 ["
b0 m"
b0 _
b0 o
b0 y
b0 >
b0 |
b0 V"
b0 \"
b0 r"
b101000 D
b101000 ""
b101000 a"
b101000 n"
b11 +
b11 O#
b11 Y#
b11 b
b11 u
b11 K#
b1 `
b1 v
b1 L#
b1 S#
b1 -
b1 N#
b1 X#
b1 h
b1 t
b1 J#
b1 Q#
1!
#486000
b0 g
b0 q
b0 '"
b0 ^"
b0 ("
b0 6"
b0 U"
b0 ]"
b0 +"
b0 H"
b0 ,"
b0 E"
b0 -"
b0 B"
b0 2"
b0 9"
#487000
b0 *"
b0 Q"
#490000
0!
#495000
b1 &
b1 u"
b1 3#
b1 f#
b1 i#
b111000 (
b111000 A#
b111000 D#
b111000 `#
b11 '
b11 v"
b11 2#
b11 e#
b11 ,
b11 ]#
b11 d#
b1 .
b1 \#
b1 c#
b1 h#
b0 +
b0 O#
b0 Y#
b0 b
b0 u
b0 K#
b0 `
b0 v
b0 L#
b0 S#
b0 -
b0 N#
b0 X#
b0 h
b0 t
b0 J#
b0 Q#
b110000 H
b110000 !"
b110000 _"
b110000 o"
b101100 D
b101100 ""
b101100 a"
b101100 n"
b110100 G
b110100 f"
b110100 t"
b110100 8
b110100 x"
b110100 <#
b110000 C
b110000 g"
b110000 s"
b110000 6
b110000 y"
b110000 ;#
b111000 7
b111000 7#
b111000 >#
b111000 ^#
b111000 ?#
b111000 C#
b1100010000000100110011 9
b1100010000000100110011 9#
b1100010000000100110011 B#
b1100010000000100110011 G#
b110100 5
b110100 8#
b110100 =#
b110100 @#
b110100 E#
b110100 F#
1!
#500000
0!
#505000
b1 =
b1 c"
b1 {"
b1 4#
b1 ?
b1 d"
b1 |"
b1 5#
b0 ##
b0 &#
b0 +#
0Q
1;
b111100 (
b111100 A#
b111100 D#
b111100 `#
b10 A
b10 e"
b10 }"
b11 1#
b10 0#
b110011 *#
b11 S
b11 h"
b11 ~"
b11 /#
b0 &
b0 u"
b0 3#
b0 f#
b0 i#
b111100 7
b111100 7#
b111100 >#
b111100 ^#
b111100 ?#
b111100 C#
b10011 9
b10011 9#
b10011 B#
b10011 G#
b111000 5
b111000 8#
b111000 =#
b111000 @#
b111000 E#
b111000 F#
b111000 G
b111000 f"
b111000 t"
b111000 8
b111000 x"
b111000 <#
b1100010000000100110011 :
b1100010000000100110011 z"
b1100010000000100110011 .#
b1100010000000100110011 :#
b110100 C
b110100 g"
b110100 s"
b110100 6
b110100 y"
b110100 ;#
b1 q#
b110100 H
b110100 !"
b110100 _"
b110100 o"
b110000 D
b110000 ""
b110000 a"
b110000 n"
b0 '
b0 v"
b0 2#
b0 e#
b0 ,
b0 ]#
b0 d#
b0 .
b0 \#
b0 c#
b0 h#
1!
#510000
0!
#515000
b0 =
b0 c"
b0 {"
b0 4#
b0 ?
b0 d"
b0 |"
b0 5#
b11 ##
b11 &#
b11 +#
1Q
1;
b1 {
b1 3"
b1 7"
b1 :"
b1 ="
b1 @"
b1 C"
b1 F"
b1 J"
b1 M"
b1 O"
b1 S"
b1 Z"
b0 ."
b0 L"
b0 0"
b0 I"
b1 z
b1 4"
b1 8"
b1 ;"
b1 >"
b1 A"
b1 D"
b1 G"
b1 K"
b1 N"
b1 P"
b1 T"
b1 `"
b0 A
b0 e"
b0 }"
b0 1#
b0 0#
b10011 *#
b0 S
b0 h"
b0 ~"
b0 /#
b1000000 (
b1000000 A#
b1000000 D#
b1000000 `#
0R
b111000 H
b111000 !"
b111000 _"
b111000 o"
b10 a
b10 p
b10 x
b10 B
b10 ~
b10 p"
b11 T
b11 #"
b11 ["
b11 m"
b1 _
b1 o
b1 y
b1 >
b1 |
b1 V"
b1 \"
b1 r"
b1 @
b1 }
b1 W"
b1 b"
b1 q"
b110100 D
b110100 ""
b110100 a"
b110100 n"
b111100 G
b111100 f"
b111100 t"
b111100 8
b111100 x"
b111100 <#
b10011 :
b10011 z"
b10011 .#
b10011 :#
b111000 C
b111000 g"
b111000 s"
b111000 6
b111000 y"
b111000 ;#
b1000000 7
b1000000 7#
b1000000 >#
b1000000 ^#
b1000000 ?#
b1000000 C#
b111100 5
b111100 8#
b111100 =#
b111100 @#
b111100 E#
b111100 F#
1!
#516000
b10 g
b10 q
b10 '"
b10 ^"
b10 ("
b10 6"
b10 U"
b10 ]"
b1 1"
b1 <"
b10 2"
b10 9"
b1 -"
b1 B"
b10 /"
b10 ?"
#520000
0!
#525000
b1000100 (
b1000100 A#
b1000100 D#
b1000100 `#
b0 {
b0 3"
b0 7"
b0 :"
b0 ="
b0 @"
b0 C"
b0 F"
b0 J"
b0 M"
b0 O"
b0 S"
b0 Z"
b0 z
b0 4"
b0 8"
b0 ;"
b0 >"
b0 A"
b0 D"
b0 G"
b0 K"
b0 N"
b0 P"
b0 T"
b0 `"
b1000100 7
b1000100 7#
b1000100 >#
b1000100 ^#
b1000100 ?#
b1000100 C#
b1000000 5
b1000000 8#
b1000000 =#
b1000000 @#
b1000000 E#
b1000000 F#
b1000000 G
b1000000 f"
b1000000 t"
b1000000 8
b1000000 x"
b1000000 <#
b111100 C
b111100 g"
b111100 s"
b111100 6
b111100 y"
b111100 ;#
1R
b111100 H
b111100 !"
b111100 _"
b111100 o"
b0 a
b0 p
b0 x
b0 B
b0 ~
b0 p"
b0 T
b0 #"
b0 ["
b0 m"
b0 _
b0 o
b0 y
b0 >
b0 |
b0 V"
b0 \"
b0 r"
b0 @
b0 }
b0 W"
b0 b"
b0 q"
b111000 D
b111000 ""
b111000 a"
b111000 n"
b10 +
b10 O#
b10 Y#
b10 b
b10 u
b10 K#
b1 `
b1 v
b1 L#
b1 S#
b10 -
b10 N#
b10 X#
b10 h
b10 t
b10 J#
b10 Q#
1!
#526000
b0 g
b0 q
b0 '"
b0 ^"
b0 ("
b0 6"
b0 U"
b0 ]"
b0 /"
b0 ?"
b0 -"
b0 B"
b0 2"
b0 9"
b0 1"
b0 <"
#530000
0!
#535000
b10 &
b10 u"
b10 3#
b10 f#
b10 i#
b1001000 (
b1001000 A#
b1001000 D#
b1001000 `#
b10 '
b10 v"
b10 2#
b10 e#
b10 ,
b10 ]#
b10 d#
b10 .
b10 \#
b10 c#
b10 h#
b0 +
b0 O#
b0 Y#
b0 b
b0 u
b0 K#
b0 `
b0 v
b0 L#
b0 S#
b0 -
b0 N#
b0 X#
b0 h
b0 t
b0 J#
b0 Q#
b1000000 H
b1000000 !"
b1000000 _"
b1000000 o"
b111100 D
b111100 ""
b111100 a"
b111100 n"
b1000100 G
b1000100 f"
b1000100 t"
b1000100 8
b1000100 x"
b1000100 <#
b1000000 C
b1000000 g"
b1000000 s"
b1000000 6
b1000000 y"
b1000000 ;#
b1001000 7
b1001000 7#
b1001000 >#
b1001000 ^#
b1001000 ?#
b1001000 C#
b1000000010000011010000110000011 9
b1000000010000011010000110000011 9#
b1000000010000011010000110000011 B#
b1000000010000011010000110000011 G#
b1000100 5
b1000100 8#
b1000100 =#
b1000100 @#
b1000100 E#
b1000100 F#
1!
#540000
0!
#545000
b1 ?
b1 d"
b1 |"
b1 5#
1W
1K
b1 ##
b1 &#
b1 +#
1Q
1;
b1001100 (
b1001100 A#
b1001100 D#
b1001100 `#
b10 U
b10 i"
b10 !#
b11 A
b11 e"
b11 }"
b10 $#
b100000 %#
b100 1#
b11 0#
b100000 )#
b10 (#
b11 *#
b10000000100 S
b10000000100 h"
b10000000100 ~"
b10000000100 /#
b0 &
b0 u"
b0 3#
b0 f#
b0 i#
b1001100 7
b1001100 7#
b1001100 >#
b1001100 ^#
b1001100 ?#
b1001100 C#
b10011 9
b10011 9#
b10011 B#
b10011 G#
b1001000 5
b1001000 8#
b1001000 =#
b1001000 @#
b1001000 E#
b1001000 F#
b1001000 G
b1001000 f"
b1001000 t"
b1001000 8
b1001000 x"
b1001000 <#
b1000000010000011010000110000011 :
b1000000010000011010000110000011 z"
b1000000010000011010000110000011 .#
b1000000010000011010000110000011 :#
b1000100 C
b1000100 g"
b1000100 s"
b1000100 6
b1000100 y"
b1000100 ;#
b10 p#
b1000100 H
b1000100 !"
b1000100 _"
b1000100 o"
b1000000 D
b1000000 ""
b1000000 a"
b1000000 n"
b0 '
b0 v"
b0 2#
b0 e#
b0 ,
b0 ]#
b0 d#
b0 .
b0 \#
b0 c#
b0 h#
1!
#550000
0!
#555000
b10000000101 )"
b10000000101 R"
b0 ?
b0 d"
b0 |"
b0 5#
b11 ##
b11 &#
b11 +#
0W
1Q
0K
1;
b10000000100 {
b10000000100 3"
b10000000100 7"
b10000000100 :"
b10000000100 ="
b10000000100 @"
b10000000100 C"
b10000000100 F"
b10000000100 J"
b10000000100 M"
b10000000100 O"
b10000000100 S"
b10000000100 Z"
b0 ."
b0 L"
b0 0"
b0 I"
b1 z
b1 4"
b1 8"
b1 ;"
b1 >"
b1 A"
b1 D"
b1 G"
b1 K"
b1 N"
b1 P"
b1 T"
b1 `"
b0 U
b0 i"
b0 !#
b0 A
b0 e"
b0 }"
b0 $#
b0 %#
b0 1#
b0 0#
b0 )#
b0 (#
b10011 *#
b0 S
b0 h"
b0 ~"
b0 /#
b1010000 (
b1010000 A#
b1010000 D#
b1010000 `#
1e
1L
1k
1X
b1001000 H
b1001000 !"
b1001000 _"
b1001000 o"
b10 i
b10 r
b10 w
b10 V
b10 $"
b10 X"
b10 l"
b11 a
b11 p
b11 x
b11 B
b11 ~
b11 p"
b10000000100 T
b10000000100 #"
b10000000100 ["
b10000000100 m"
b1 @
b1 }
b1 W"
b1 b"
b1 q"
b1000100 D
b1000100 ""
b1000100 a"
b1000100 n"
b1001100 G
b1001100 f"
b1001100 t"
b1001100 8
b1001100 x"
b1001100 <#
b10011 :
b10011 z"
b10011 .#
b10011 :#
b1001000 C
b1001000 g"
b1001000 s"
b1001000 6
b1001000 y"
b1001000 ;#
b1010000 7
b1010000 7#
b1010000 >#
b1010000 ^#
b1010000 ?#
b1010000 C#
b1001100 5
b1001100 8#
b1001100 =#
b1001100 @#
b1001100 E#
b1001100 F#
1!
#556000
b10000000101 g
b10000000101 q
b10000000101 '"
b10000000101 ^"
b10000000101 ("
b10000000101 6"
b10000000101 U"
b10000000101 ]"
b10000000101 2"
b10000000101 9"
b10000000101 -"
b10000000101 B"
b1 ,"
b1 E"
b1 +"
b1 H"
#557000
b11111111111111111111101111111101 *"
b11111111111111111111101111111101 Q"
#560000
0!
#565000
b0 )"
b0 R"
b1010100 (
b1010100 A#
b1010100 D#
b1010100 `#
b0 {
b0 3"
b0 7"
b0 :"
b0 ="
b0 @"
b0 C"
b0 F"
b0 J"
b0 M"
b0 O"
b0 S"
b0 Z"
b0 z
b0 4"
b0 8"
b0 ;"
b0 >"
b0 A"
b0 D"
b0 G"
b0 K"
b0 N"
b0 P"
b0 T"
b0 `"
bx 1
bx P#
bx U#
bx V#
b1010100 7
b1010100 7#
b1010100 >#
b1010100 ^#
b1010100 ?#
b1010100 C#
b1010000 5
b1010000 8#
b1010000 =#
b1010000 @#
b1010000 E#
b1010000 F#
b1010000 G
b1010000 f"
b1010000 t"
b1010000 8
b1010000 x"
b1010000 <#
b1001100 C
b1001100 g"
b1001100 s"
b1001100 6
b1001100 y"
b1001100 ;#
0e
0L
0k
0X
b1001100 H
b1001100 !"
b1001100 _"
b1001100 o"
b0 i
b0 r
b0 w
b0 V
b0 $"
b0 X"
b0 l"
b0 a
b0 p
b0 x
b0 B
b0 ~
b0 p"
b0 T
b0 #"
b0 ["
b0 m"
b0 @
b0 }
b0 W"
b0 b"
b0 q"
b1001000 D
b1001000 ""
b1001000 a"
b1001000 n"
13
1l
b10 /
b10 M#
b10 W#
b10 j
b10 s
b10 I#
b10 R#
1f
b11 +
b11 O#
b11 Y#
b11 b
b11 u
b11 K#
b10000000101 -
b10000000101 N#
b10000000101 X#
b10000000101 h
b10000000101 t
b10000000101 J#
b10000000101 Q#
1!
#566000
b0 g
b0 q
b0 '"
b0 ^"
b0 ("
b0 6"
b0 U"
b0 ]"
b0 +"
b0 H"
b0 ,"
b0 E"
b0 -"
b0 B"
b0 2"
b0 9"
#567000
b0 *"
b0 Q"
#570000
0!
