T_1 T_2 F_1 ( void )\r\n{\r\nT_1 clock ;\r\nF_2 () ;\r\nclock = F_3 () ;\r\nF_4 () ;\r\nreturn clock ;\r\n}\r\nT_1 T_2 F_5 ( void )\r\n{\r\nreturn F_6 () ;\r\n}\r\nT_1 T_2 F_7 ( void )\r\n{\r\nreturn F_8 ( V_1 - V_2 ) ;\r\n}\r\nT_1 T_2 F_9 ( void )\r\n{\r\nunsigned long V_3 ;\r\nint V_4 ;\r\nT_1 V_5 ;\r\nF_10 ( V_3 ) ;\r\nV_4 = F_11 () ;\r\nV_5 = F_12 ( V_4 ) ;\r\nif ( F_13 ( F_14 () ) )\r\ngoto V_6;\r\nF_15 ( & V_7 . V_8 ) ;\r\nif ( ( V_9 ) ( V_5 - V_7 . V_10 ) < 0 )\r\nV_5 = V_7 . V_10 + 1 ;\r\nV_7 . V_10 = V_5 ;\r\nF_16 ( & V_7 . V_8 ) ;\r\nV_6:\r\nF_17 ( V_3 ) ;\r\nreturn V_5 ;\r\n}\r\nT_1 T_2 F_18 ( void )\r\n{\r\nreturn F_19 ( 1 , & V_11 ) ;\r\n}
