ARM GAS  /tmp/ccpCfCrm.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB140:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <mpu6050.h>
  25:Core/Src/main.c **** #include <kalman_filter.h>
  26:Core/Src/main.c **** #include <bmp180_for_stm32_hal.h>
  27:Core/Src/main.c **** #include <HMC5883L.h>
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  /tmp/ccpCfCrm.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  49:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  50:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim2_ch2_ch4;
  51:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim2_up_ch3;
  52:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim3_ch2;
  53:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim3_ch1_trig;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** UART_HandleTypeDef huart1;
  56:Core/Src/main.c **** UART_HandleTypeDef huart2;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE BEGIN PV */
  59:Core/Src/main.c **** typedef struct
  60:Core/Src/main.c **** {
  61:Core/Src/main.c ****   int8_t Error;
  62:Core/Src/main.c ****   int8_t PreviousError;
  63:Core/Src/main.c ****   int8_t P;
  64:Core/Src/main.c ****   int8_t I;
  65:Core/Src/main.c ****   int8_t D;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c ****   float Kp;
  68:Core/Src/main.c ****   float Ki;
  69:Core/Src/main.c ****   float Kd;
  70:Core/Src/main.c ****   float PID;
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   uint16_t Roll_M;
  73:Core/Src/main.c ****   uint16_t Pitch_M;
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   uint16_t M1; 
  76:Core/Src/main.c ****   uint16_t M2; 
  77:Core/Src/main.c ****   uint16_t M3; 
  78:Core/Src/main.c ****   uint16_t M4; 
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** }MotorControl;
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** mpu6050_t IMU; 
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** MotorControl motor = 
  85:Core/Src/main.c **** { 
  86:Core/Src/main.c ****   .Kp = 8, 
  87:Core/Src/main.c ****   .Ki = 15, 
  88:Core/Src/main.c ****   .Kd = 1 
ARM GAS  /tmp/ccpCfCrm.s 			page 3


  89:Core/Src/main.c **** };
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** kalman_t Kalman =
  92:Core/Src/main.c **** {
  93:Core/Src/main.c ****   .Q_theta = 0.003f,
  94:Core/Src/main.c ****   .Q_theta_dot = 0.001f,
  95:Core/Src/main.c ****   .R = 0.01f
  96:Core/Src/main.c **** };
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** double KalmanX;
 100:Core/Src/main.c **** double KalmanY;
 101:Core/Src/main.c **** float Roll_Input;
 102:Core/Src/main.c **** float Pitch_Input;
 103:Core/Src/main.c **** uint16_t Throttle_Input = 100;
 104:Core/Src/main.c **** float Yaw_Input = 0;
 105:Core/Src/main.c **** char Roll[30];
 106:Core/Src/main.c **** char Pitch[30];
 107:Core/Src/main.c **** char elapsedTimer[30];
 108:Core/Src/main.c **** uint32_t last_time;
 109:Core/Src/main.c **** 
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** 
 112:Core/Src/main.c **** /* USER CODE END PV */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 115:Core/Src/main.c **** void SystemClock_Config(void);
 116:Core/Src/main.c **** static void MX_GPIO_Init(void);
 117:Core/Src/main.c **** static void MX_DMA_Init(void);
 118:Core/Src/main.c **** static void MX_I2C1_Init(void);
 119:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
 120:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
 121:Core/Src/main.c **** static void MX_TIM2_Init(void);
 122:Core/Src/main.c **** static void MX_TIM3_Init(void);
 123:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** /* USER CODE END PFP */
 126:Core/Src/main.c **** 
 127:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 128:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** 
 131:Core/Src/main.c **** double PID_Control(double Desired_Angle ,double Angle, float dt)
 132:Core/Src/main.c **** {
 133:Core/Src/main.c ****   /* PID calculation */
 134:Core/Src/main.c ****   motor.Error = Desired_Angle - Angle;
 135:Core/Src/main.c ****   motor.P =  motor.Error;
 136:Core/Src/main.c ****   motor.I += (motor.Error*dt);
 137:Core/Src/main.c ****   /* prevent I term saturation*/
 138:Core/Src/main.c ****   if(motor.I > 400) motor.I = 400;
 139:Core/Src/main.c ****   else if(motor.I < -400) motor.I = -400;
 140:Core/Src/main.c ****   motor.D = ((motor.PreviousError - motor.Error)/dt);
 141:Core/Src/main.c ****   motor.PID = motor.Kp*motor.P + motor.Ki*motor.I + motor.Kd*motor.D;
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   return motor.PID;
 144:Core/Src/main.c **** }
 145:Core/Src/main.c **** 
ARM GAS  /tmp/ccpCfCrm.s 			page 4


 146:Core/Src/main.c **** void motorControl(int Throttle, double Roll, double Pitch, double Yaw)
 147:Core/Src/main.c **** {
 148:Core/Src/main.c ****   motor.M1 = 1100 + Throttle - Roll - Pitch + Yaw; // CCW - Front left   - D3 
 149:Core/Src/main.c ****   motor.M2 = 1100 + Throttle + Roll - Pitch - Yaw; // CW  - Back right   - D6 
 150:Core/Src/main.c ****   motor.M3 = 1100 + Throttle + Roll + Pitch + Yaw; // CCW - Front right  - D5 
 151:Core/Src/main.c ****   motor.M4 = 1100 + Throttle + Roll - Pitch - Yaw; // CW  - Back left    - D4  
 152:Core/Src/main.c ****  
 153:Core/Src/main.c ****   if (motor.M1 > 1500) motor.M1 = 1500;
 154:Core/Src/main.c ****   if (motor.M2 > 1500) motor.M2 = 1500;
 155:Core/Src/main.c ****   if (motor.M3 > 1500) motor.M3 = 1500;
 156:Core/Src/main.c ****   if (motor.M4 > 1500) motor.M4 = 1500;
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   // prevent.motor cut-off
 159:Core/Src/main.c ****   if (motor.M1 < 1150) motor.M1 = 1150; 
 160:Core/Src/main.c ****   if (motor.M2 < 1150) motor.M2 = 1150;
 161:Core/Src/main.c ****   if (motor.M3 < 1150) motor.M3 = 1150;
 162:Core/Src/main.c ****   if (motor.M4 < 1150) motor.M4 = 1150;
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   TIM2->CCR2 = motor.M1; // PB3  - D3 
 165:Core/Src/main.c ****   TIM2->CCR3 = motor.M2; // PB10 - D6
 166:Core/Src/main.c ****   TIM3->CCR1 = motor.M3; // PB4  - D5  
 167:Core/Src/main.c ****   TIM3->CCR2 = motor.M4; // PB5  - D4 
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 170:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_3);
 171:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 172:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 173:Core/Src/main.c **** }
 174:Core/Src/main.c **** 
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** /* USER CODE END 0 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** /**
 179:Core/Src/main.c ****   * @brief  The application entry point.
 180:Core/Src/main.c ****   * @retval int
 181:Core/Src/main.c ****   */
 182:Core/Src/main.c **** int main(void)
 183:Core/Src/main.c **** {
 184:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /* USER CODE END 1 */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 191:Core/Src/main.c ****   HAL_Init();
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /* USER CODE END Init */
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /* Configure the system clock */
 198:Core/Src/main.c ****   SystemClock_Config();
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE END SysInit */
ARM GAS  /tmp/ccpCfCrm.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* Initialize all configured peripherals */
 205:Core/Src/main.c ****   MX_GPIO_Init();
 206:Core/Src/main.c ****   MX_DMA_Init();
 207:Core/Src/main.c ****   MX_I2C1_Init();
 208:Core/Src/main.c ****   MX_USART1_UART_Init();
 209:Core/Src/main.c ****   MX_USART2_UART_Init();
 210:Core/Src/main.c ****   MX_TIM2_Init();
 211:Core/Src/main.c ****   MX_TIM3_Init();
 212:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 213:Core/Src/main.c ****   MPU6050_Init();
 214:Core/Src/main.c ****   BMP180_Init(&hi2c1);
 215:Core/Src/main.c **** 	BMP180_SetOversampling(BMP180_ULTRA);
 216:Core/Src/main.c ****   BMP180_UpdateCalibrationData();
 217:Core/Src/main.c ****   
 218:Core/Src/main.c ****   for(int callib=0; callib < 2000; callib++)
 219:Core/Src/main.c ****   {
 220:Core/Src/main.c ****       MPU6050_Read(&IMU);
 221:Core/Src/main.c ****       IMU.Gx_Callib+=IMU.Gx;
 222:Core/Src/main.c ****       IMU.Gy_Callib+=IMU.Gy;
 223:Core/Src/main.c ****       IMU.Gz_Callib+=IMU.Gz;
 224:Core/Src/main.c ****       HAL_Delay(1);
 225:Core/Src/main.c ****   }
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   IMU.Gx_Callib/=2000;
 228:Core/Src/main.c ****   IMU.Gy_Callib/=2000;
 229:Core/Src/main.c ****   IMU.Gz_Callib/=2000;
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   
 232:Core/Src/main.c ****   /* USER CODE END 2 */
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* Infinite loop */
 235:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 236:Core/Src/main.c ****   while (1)
 237:Core/Src/main.c ****   {
 238:Core/Src/main.c ****     uint32_t current_time = HAL_GetTick();
 239:Core/Src/main.c ****   float dt =(float)(current_time - last_time) / 1.0; // 250 Hz deriverive 
 240:Core/Src/main.c ****   
 241:Core/Src/main.c ****     MPU6050_Read(&IMU);
 242:Core/Src/main.c ****     IMU.Gx -= IMU.Gx_Callib;
 243:Core/Src/main.c ****     IMU.Gy -= IMU.Gy_Callib;
 244:Core/Src/main.c ****     IMU.Gz -= IMU.Gz_Callib;
 245:Core/Src/main.c ****     /* USER CODE END WHILE */
 246:Core/Src/main.c ****     
 247:Core/Src/main.c ****     KalmanY  = Kalman_Filter(&Kalman, IMU.Gx, IMU.Roll, dt);
 248:Core/Src/main.c ****     KalmanX = Kalman_Filter(&Kalman, IMU.Gy, IMU.Pitch, dt);
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****     Roll_Input  = PID_Control(0, KalmanX, dt);
 251:Core/Src/main.c ****     Pitch_Input = PID_Control(0, KalmanY, dt);
 252:Core/Src/main.c ****  
 253:Core/Src/main.c ****     motorControl(Throttle_Input, Roll_Input, Pitch_Input, Yaw_Input);
 254:Core/Src/main.c ****     last_time = current_time;
 255:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 256:Core/Src/main.c ****     sprintf(Roll,"Roll_Input: %.2f ",KalmanY);
 257:Core/Src/main.c ****     sprintf(Pitch,"Pitch_Input: %.2f\n",KalmanX);
 258:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, Roll, sizeof(Roll),100);
 259:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, Pitch, sizeof(Pitch),100);
ARM GAS  /tmp/ccpCfCrm.s 			page 6


 260:Core/Src/main.c ****     /**
 261:Core/Src/main.c ****   
 262:Core/Src/main.c ****     * sprintf(Pitch,"Pitch: %.2f\n",KalmanPitch);
 263:Core/Src/main.c ****     * HAL_UART_Transmit(&huart2, Pitch, sizeof(Pitch),100);
 264:Core/Src/main.c ****     **/
 265:Core/Src/main.c ****     // sprintf(Roll,"Timer: %.2f\n",dt);
 266:Core/Src/main.c ****     // HAL_UART_Transmit(&huart2, Roll, sizeof(Roll),100);
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****     HAL_Delay(300);   
 269:Core/Src/main.c ****   }
 270:Core/Src/main.c ****   /* USER CODE END 3 */
 271:Core/Src/main.c **** }
 272:Core/Src/main.c **** 
 273:Core/Src/main.c **** /**
 274:Core/Src/main.c ****   * @brief System Clock Configuration
 275:Core/Src/main.c ****   * @retval None
 276:Core/Src/main.c ****   */
 277:Core/Src/main.c **** void SystemClock_Config(void)
 278:Core/Src/main.c **** {
 279:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 280:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 283:Core/Src/main.c ****   */
 284:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 285:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 288:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 289:Core/Src/main.c ****   */
 290:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 291:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 292:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 293:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 294:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 295:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 180;
 296:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 297:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 298:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 299:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 300:Core/Src/main.c ****   {
 301:Core/Src/main.c ****     Error_Handler();
 302:Core/Src/main.c ****   }
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   /** Activate the Over-Drive mode
 305:Core/Src/main.c ****   */
 306:Core/Src/main.c ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 307:Core/Src/main.c ****   {
 308:Core/Src/main.c ****     Error_Handler();
 309:Core/Src/main.c ****   }
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 312:Core/Src/main.c ****   */
 313:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 314:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 315:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 316:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  /tmp/ccpCfCrm.s 			page 7


 317:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 318:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 321:Core/Src/main.c ****   {
 322:Core/Src/main.c ****     Error_Handler();
 323:Core/Src/main.c ****   }
 324:Core/Src/main.c **** }
 325:Core/Src/main.c **** 
 326:Core/Src/main.c **** /**
 327:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 328:Core/Src/main.c ****   * @param None
 329:Core/Src/main.c ****   * @retval None
 330:Core/Src/main.c ****   */
 331:Core/Src/main.c **** static void MX_I2C1_Init(void)
 332:Core/Src/main.c **** {
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 341:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 342:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 343:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 344:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 345:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 346:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 347:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 348:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 349:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 350:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 351:Core/Src/main.c ****   {
 352:Core/Src/main.c ****     Error_Handler();
 353:Core/Src/main.c ****   }
 354:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 357:Core/Src/main.c **** 
 358:Core/Src/main.c **** }
 359:Core/Src/main.c **** 
 360:Core/Src/main.c **** /**
 361:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 362:Core/Src/main.c ****   * @param None
 363:Core/Src/main.c ****   * @retval None
 364:Core/Src/main.c ****   */
 365:Core/Src/main.c **** static void MX_TIM2_Init(void)
 366:Core/Src/main.c **** {
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 369:Core/Src/main.c **** 
 370:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 373:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
ARM GAS  /tmp/ccpCfCrm.s 			page 8


 374:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 377:Core/Src/main.c **** 
 378:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 379:Core/Src/main.c ****   htim2.Instance = TIM2;
 380:Core/Src/main.c ****   htim2.Init.Prescaler = 90-1;
 381:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 382:Core/Src/main.c ****   htim2.Init.Period = 20000-1;
 383:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 384:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 385:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 386:Core/Src/main.c ****   {
 387:Core/Src/main.c ****     Error_Handler();
 388:Core/Src/main.c ****   }
 389:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 390:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 391:Core/Src/main.c ****   {
 392:Core/Src/main.c ****     Error_Handler();
 393:Core/Src/main.c ****   }
 394:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 395:Core/Src/main.c ****   {
 396:Core/Src/main.c ****     Error_Handler();
 397:Core/Src/main.c ****   }
 398:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 399:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 400:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 401:Core/Src/main.c ****   {
 402:Core/Src/main.c ****     Error_Handler();
 403:Core/Src/main.c ****   }
 404:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 405:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 406:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 407:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 408:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 409:Core/Src/main.c ****   {
 410:Core/Src/main.c ****     Error_Handler();
 411:Core/Src/main.c ****   }
 412:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 413:Core/Src/main.c ****   {
 414:Core/Src/main.c ****     Error_Handler();
 415:Core/Src/main.c ****   }
 416:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 417:Core/Src/main.c **** 
 418:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 419:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 420:Core/Src/main.c **** 
 421:Core/Src/main.c **** }
 422:Core/Src/main.c **** 
 423:Core/Src/main.c **** /**
 424:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 425:Core/Src/main.c ****   * @param None
 426:Core/Src/main.c ****   * @retval None
 427:Core/Src/main.c ****   */
 428:Core/Src/main.c **** static void MX_TIM3_Init(void)
 429:Core/Src/main.c **** {
 430:Core/Src/main.c **** 
ARM GAS  /tmp/ccpCfCrm.s 			page 9


 431:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 434:Core/Src/main.c **** 
 435:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 436:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 437:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 440:Core/Src/main.c **** 
 441:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 442:Core/Src/main.c ****   htim3.Instance = TIM3;
 443:Core/Src/main.c ****   htim3.Init.Prescaler = 90-1;
 444:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 445:Core/Src/main.c ****   htim3.Init.Period = 20000-1;
 446:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 447:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 448:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 449:Core/Src/main.c ****   {
 450:Core/Src/main.c ****     Error_Handler();
 451:Core/Src/main.c ****   }
 452:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 453:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 454:Core/Src/main.c ****   {
 455:Core/Src/main.c ****     Error_Handler();
 456:Core/Src/main.c ****   }
 457:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 458:Core/Src/main.c ****   {
 459:Core/Src/main.c ****     Error_Handler();
 460:Core/Src/main.c ****   }
 461:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 462:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 463:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 464:Core/Src/main.c ****   {
 465:Core/Src/main.c ****     Error_Handler();
 466:Core/Src/main.c ****   }
 467:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 468:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 469:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 470:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 471:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 472:Core/Src/main.c ****   {
 473:Core/Src/main.c ****     Error_Handler();
 474:Core/Src/main.c ****   }
 475:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 476:Core/Src/main.c ****   {
 477:Core/Src/main.c ****     Error_Handler();
 478:Core/Src/main.c ****   }
 479:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 480:Core/Src/main.c **** 
 481:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 482:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 483:Core/Src/main.c **** 
 484:Core/Src/main.c **** }
 485:Core/Src/main.c **** 
 486:Core/Src/main.c **** /**
 487:Core/Src/main.c ****   * @brief USART1 Initialization Function
ARM GAS  /tmp/ccpCfCrm.s 			page 10


 488:Core/Src/main.c ****   * @param None
 489:Core/Src/main.c ****   * @retval None
 490:Core/Src/main.c ****   */
 491:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 492:Core/Src/main.c **** {
 493:Core/Src/main.c **** 
 494:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 495:Core/Src/main.c **** 
 496:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 497:Core/Src/main.c **** 
 498:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 499:Core/Src/main.c **** 
 500:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 501:Core/Src/main.c ****   huart1.Instance = USART1;
 502:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 503:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 504:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 505:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 506:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 507:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 508:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 509:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 510:Core/Src/main.c ****   {
 511:Core/Src/main.c ****     Error_Handler();
 512:Core/Src/main.c ****   }
 513:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 514:Core/Src/main.c **** 
 515:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 516:Core/Src/main.c **** 
 517:Core/Src/main.c **** }
 518:Core/Src/main.c **** 
 519:Core/Src/main.c **** /**
 520:Core/Src/main.c ****   * @brief USART2 Initialization Function
 521:Core/Src/main.c ****   * @param None
 522:Core/Src/main.c ****   * @retval None
 523:Core/Src/main.c ****   */
 524:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 525:Core/Src/main.c **** {
 526:Core/Src/main.c **** 
 527:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 528:Core/Src/main.c **** 
 529:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 530:Core/Src/main.c **** 
 531:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 532:Core/Src/main.c **** 
 533:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 534:Core/Src/main.c ****   huart2.Instance = USART2;
 535:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 536:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 537:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 538:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 539:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 540:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 541:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 542:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 543:Core/Src/main.c ****   {
 544:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/ccpCfCrm.s 			page 11


 545:Core/Src/main.c ****   }
 546:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 547:Core/Src/main.c **** 
 548:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 549:Core/Src/main.c **** 
 550:Core/Src/main.c **** }
 551:Core/Src/main.c **** 
 552:Core/Src/main.c **** /**
 553:Core/Src/main.c ****   * Enable DMA controller clock
 554:Core/Src/main.c ****   */
 555:Core/Src/main.c **** static void MX_DMA_Init(void)
 556:Core/Src/main.c **** {
 557:Core/Src/main.c **** 
 558:Core/Src/main.c ****   /* DMA controller clock enable */
 559:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 560:Core/Src/main.c **** 
 561:Core/Src/main.c ****   /* DMA interrupt init */
 562:Core/Src/main.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
 563:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 564:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 565:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 566:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 567:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 568:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 569:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 570:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 571:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 572:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 573:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 574:Core/Src/main.c **** 
 575:Core/Src/main.c **** }
 576:Core/Src/main.c **** 
 577:Core/Src/main.c **** /**
 578:Core/Src/main.c ****   * @brief GPIO Initialization Function
 579:Core/Src/main.c ****   * @param None
 580:Core/Src/main.c ****   * @retval None
 581:Core/Src/main.c ****   */
 582:Core/Src/main.c **** static void MX_GPIO_Init(void)
 583:Core/Src/main.c **** {
  28              		.loc 1 583 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 84B0     		sub	sp, sp, #16
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
 584:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 585:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 586:Core/Src/main.c **** 
 587:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 588:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  36              		.loc 1 588 3 view .LVU1
  37              	.LBB4:
  38              		.loc 1 588 3 view .LVU2
  39 0002 0022     		movs	r2, #0
  40 0004 0092     		str	r2, [sp]
ARM GAS  /tmp/ccpCfCrm.s 			page 12


  41              		.loc 1 588 3 view .LVU3
  42 0006 154B     		ldr	r3, .L3
  43 0008 196B     		ldr	r1, [r3, #48]
  44 000a 41F00401 		orr	r1, r1, #4
  45 000e 1963     		str	r1, [r3, #48]
  46              		.loc 1 588 3 view .LVU4
  47 0010 196B     		ldr	r1, [r3, #48]
  48 0012 01F00401 		and	r1, r1, #4
  49 0016 0091     		str	r1, [sp]
  50              		.loc 1 588 3 view .LVU5
  51 0018 0099     		ldr	r1, [sp]
  52              	.LBE4:
  53              		.loc 1 588 3 view .LVU6
 589:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  54              		.loc 1 589 3 view .LVU7
  55              	.LBB5:
  56              		.loc 1 589 3 view .LVU8
  57 001a 0192     		str	r2, [sp, #4]
  58              		.loc 1 589 3 view .LVU9
  59 001c 196B     		ldr	r1, [r3, #48]
  60 001e 41F08001 		orr	r1, r1, #128
  61 0022 1963     		str	r1, [r3, #48]
  62              		.loc 1 589 3 view .LVU10
  63 0024 196B     		ldr	r1, [r3, #48]
  64 0026 01F08001 		and	r1, r1, #128
  65 002a 0191     		str	r1, [sp, #4]
  66              		.loc 1 589 3 view .LVU11
  67 002c 0199     		ldr	r1, [sp, #4]
  68              	.LBE5:
  69              		.loc 1 589 3 view .LVU12
 590:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  70              		.loc 1 590 3 view .LVU13
  71              	.LBB6:
  72              		.loc 1 590 3 view .LVU14
  73 002e 0292     		str	r2, [sp, #8]
  74              		.loc 1 590 3 view .LVU15
  75 0030 196B     		ldr	r1, [r3, #48]
  76 0032 41F00101 		orr	r1, r1, #1
  77 0036 1963     		str	r1, [r3, #48]
  78              		.loc 1 590 3 view .LVU16
  79 0038 196B     		ldr	r1, [r3, #48]
  80 003a 01F00101 		and	r1, r1, #1
  81 003e 0291     		str	r1, [sp, #8]
  82              		.loc 1 590 3 view .LVU17
  83 0040 0299     		ldr	r1, [sp, #8]
  84              	.LBE6:
  85              		.loc 1 590 3 view .LVU18
 591:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  86              		.loc 1 591 3 view .LVU19
  87              	.LBB7:
  88              		.loc 1 591 3 view .LVU20
  89 0042 0392     		str	r2, [sp, #12]
  90              		.loc 1 591 3 view .LVU21
  91 0044 1A6B     		ldr	r2, [r3, #48]
  92 0046 42F00202 		orr	r2, r2, #2
  93 004a 1A63     		str	r2, [r3, #48]
  94              		.loc 1 591 3 view .LVU22
ARM GAS  /tmp/ccpCfCrm.s 			page 13


  95 004c 1B6B     		ldr	r3, [r3, #48]
  96 004e 03F00203 		and	r3, r3, #2
  97 0052 0393     		str	r3, [sp, #12]
  98              		.loc 1 591 3 view .LVU23
  99 0054 039B     		ldr	r3, [sp, #12]
 100              	.LBE7:
 101              		.loc 1 591 3 view .LVU24
 592:Core/Src/main.c **** 
 593:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 594:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 595:Core/Src/main.c **** }
 102              		.loc 1 595 1 is_stmt 0 view .LVU25
 103 0056 04B0     		add	sp, sp, #16
 104              	.LCFI1:
 105              		.cfi_def_cfa_offset 0
 106              		@ sp needed
 107 0058 7047     		bx	lr
 108              	.L4:
 109 005a 00BF     		.align	2
 110              	.L3:
 111 005c 00380240 		.word	1073887232
 112              		.cfi_endproc
 113              	.LFE140:
 115              		.section	.text.MX_DMA_Init,"ax",%progbits
 116              		.align	1
 117              		.syntax unified
 118              		.thumb
 119              		.thumb_func
 121              	MX_DMA_Init:
 122              	.LFB139:
 556:Core/Src/main.c **** 
 123              		.loc 1 556 1 is_stmt 1 view -0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 8
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127 0000 10B5     		push	{r4, lr}
 128              	.LCFI2:
 129              		.cfi_def_cfa_offset 8
 130              		.cfi_offset 4, -8
 131              		.cfi_offset 14, -4
 132 0002 82B0     		sub	sp, sp, #8
 133              	.LCFI3:
 134              		.cfi_def_cfa_offset 16
 559:Core/Src/main.c **** 
 135              		.loc 1 559 3 view .LVU27
 136              	.LBB8:
 559:Core/Src/main.c **** 
 137              		.loc 1 559 3 view .LVU28
 138 0004 0024     		movs	r4, #0
 139 0006 0194     		str	r4, [sp, #4]
 559:Core/Src/main.c **** 
 140              		.loc 1 559 3 view .LVU29
 141 0008 154B     		ldr	r3, .L7
 142 000a 1A6B     		ldr	r2, [r3, #48]
 143 000c 42F40012 		orr	r2, r2, #2097152
 144 0010 1A63     		str	r2, [r3, #48]
 559:Core/Src/main.c **** 
ARM GAS  /tmp/ccpCfCrm.s 			page 14


 145              		.loc 1 559 3 view .LVU30
 146 0012 1B6B     		ldr	r3, [r3, #48]
 147 0014 03F40013 		and	r3, r3, #2097152
 148 0018 0193     		str	r3, [sp, #4]
 559:Core/Src/main.c **** 
 149              		.loc 1 559 3 view .LVU31
 150 001a 019B     		ldr	r3, [sp, #4]
 151              	.LBE8:
 559:Core/Src/main.c **** 
 152              		.loc 1 559 3 view .LVU32
 563:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 153              		.loc 1 563 3 view .LVU33
 154 001c 2246     		mov	r2, r4
 155 001e 2146     		mov	r1, r4
 156 0020 0C20     		movs	r0, #12
 157 0022 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 158              	.LVL0:
 564:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 159              		.loc 1 564 3 view .LVU34
 160 0026 0C20     		movs	r0, #12
 161 0028 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 162              	.LVL1:
 566:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 163              		.loc 1 566 3 view .LVU35
 164 002c 2246     		mov	r2, r4
 165 002e 2146     		mov	r1, r4
 166 0030 0F20     		movs	r0, #15
 167 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 168              	.LVL2:
 567:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 169              		.loc 1 567 3 view .LVU36
 170 0036 0F20     		movs	r0, #15
 171 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 172              	.LVL3:
 569:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 173              		.loc 1 569 3 view .LVU37
 174 003c 2246     		mov	r2, r4
 175 003e 2146     		mov	r1, r4
 176 0040 1020     		movs	r0, #16
 177 0042 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 178              	.LVL4:
 570:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 179              		.loc 1 570 3 view .LVU38
 180 0046 1020     		movs	r0, #16
 181 0048 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 182              	.LVL5:
 572:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 183              		.loc 1 572 3 view .LVU39
 184 004c 2246     		mov	r2, r4
 185 004e 2146     		mov	r1, r4
 186 0050 1120     		movs	r0, #17
 187 0052 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 188              	.LVL6:
 573:Core/Src/main.c **** 
 189              		.loc 1 573 3 view .LVU40
 190 0056 1120     		movs	r0, #17
 191 0058 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccpCfCrm.s 			page 15


 192              	.LVL7:
 575:Core/Src/main.c **** 
 193              		.loc 1 575 1 is_stmt 0 view .LVU41
 194 005c 02B0     		add	sp, sp, #8
 195              	.LCFI4:
 196              		.cfi_def_cfa_offset 8
 197              		@ sp needed
 198 005e 10BD     		pop	{r4, pc}
 199              	.L8:
 200              		.align	2
 201              	.L7:
 202 0060 00380240 		.word	1073887232
 203              		.cfi_endproc
 204              	.LFE139:
 206              		.global	__aeabi_dsub
 207              		.global	__aeabi_d2iz
 208              		.global	__aeabi_f2d
 209              		.section	.text.PID_Control,"ax",%progbits
 210              		.align	1
 211              		.global	PID_Control
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 216              	PID_Control:
 217              	.LVL8:
 218              	.LFB130:
 132:Core/Src/main.c ****   /* PID calculation */
 219              		.loc 1 132 1 is_stmt 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 8
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 132:Core/Src/main.c ****   /* PID calculation */
 223              		.loc 1 132 1 is_stmt 0 view .LVU43
 224 0000 00B5     		push	{lr}
 225              	.LCFI5:
 226              		.cfi_def_cfa_offset 4
 227              		.cfi_offset 14, -4
 228 0002 2DED028B 		vpush.64	{d8}
 229              	.LCFI6:
 230              		.cfi_def_cfa_offset 12
 231              		.cfi_offset 80, -12
 232              		.cfi_offset 81, -8
 233 0006 83B0     		sub	sp, sp, #12
 234              	.LCFI7:
 235              		.cfi_def_cfa_offset 24
 236 0008 51EC100B 		vmov	r0, r1, d0
 237 000c 53EC112B 		vmov	r2, r3, d1
 238 0010 B0EE428A 		vmov.f32	s16, s4
 134:Core/Src/main.c ****   motor.P =  motor.Error;
 239              		.loc 1 134 3 is_stmt 1 view .LVU44
 134:Core/Src/main.c ****   motor.P =  motor.Error;
 240              		.loc 1 134 31 is_stmt 0 view .LVU45
 241 0014 FFF7FEFF 		bl	__aeabi_dsub
 242              	.LVL9:
 134:Core/Src/main.c ****   motor.P =  motor.Error;
 243              		.loc 1 134 15 view .LVU46
 244 0018 FFF7FEFF 		bl	__aeabi_d2iz
ARM GAS  /tmp/ccpCfCrm.s 			page 16


 245              	.LVL10:
 246 001c 40B2     		sxtb	r0, r0
 247 001e 264B     		ldr	r3, .L11
 248 0020 1870     		strb	r0, [r3]
 135:Core/Src/main.c ****   motor.I += (motor.Error*dt);
 249              		.loc 1 135 3 is_stmt 1 view .LVU47
 135:Core/Src/main.c ****   motor.I += (motor.Error*dt);
 250              		.loc 1 135 11 is_stmt 0 view .LVU48
 251 0022 9870     		strb	r0, [r3, #2]
 136:Core/Src/main.c ****   /* prevent I term saturation*/
 252              		.loc 1 136 3 is_stmt 1 view .LVU49
 136:Core/Src/main.c ****   /* prevent I term saturation*/
 253              		.loc 1 136 26 is_stmt 0 view .LVU50
 254 0024 07EE900A 		vmov	s15, r0	@ int
 255 0028 F8EEE77A 		vcvt.f32.s32	s15, s15
 256 002c 67EE886A 		vmul.f32	s13, s15, s16
 136:Core/Src/main.c ****   /* prevent I term saturation*/
 257              		.loc 1 136 11 view .LVU51
 258 0030 93F90320 		ldrsb	r2, [r3, #3]
 259 0034 07EE102A 		vmov	s14, r2	@ int
 260 0038 B8EEC77A 		vcvt.f32.s32	s14, s14
 261 003c 37EE267A 		vadd.f32	s14, s14, s13
 262 0040 BDEEC77A 		vcvt.s32.f32	s14, s14
 263 0044 8DED017A 		vstr.32	s14, [sp, #4]	@ int
 264 0048 9DF90410 		ldrsb	r1, [sp, #4]
 265 004c D970     		strb	r1, [r3, #3]
 138:Core/Src/main.c ****   else if(motor.I < -400) motor.I = -400;
 266              		.loc 1 138 3 is_stmt 1 view .LVU52
 139:Core/Src/main.c ****   motor.D = ((motor.PreviousError - motor.Error)/dt);
 267              		.loc 1 139 8 view .LVU53
 140:Core/Src/main.c ****   motor.PID = motor.Kp*motor.P + motor.Ki*motor.I + motor.Kd*motor.D;
 268              		.loc 1 140 3 view .LVU54
 140:Core/Src/main.c ****   motor.PID = motor.Kp*motor.P + motor.Ki*motor.I + motor.Kd*motor.D;
 269              		.loc 1 140 20 is_stmt 0 view .LVU55
 270 004e 93F90120 		ldrsb	r2, [r3, #1]
 140:Core/Src/main.c ****   motor.PID = motor.Kp*motor.P + motor.Ki*motor.I + motor.Kd*motor.D;
 271              		.loc 1 140 35 view .LVU56
 272 0052 101A     		subs	r0, r2, r0
 140:Core/Src/main.c ****   motor.PID = motor.Kp*motor.P + motor.Ki*motor.I + motor.Kd*motor.D;
 273              		.loc 1 140 49 view .LVU57
 274 0054 07EE100A 		vmov	s14, r0	@ int
 275 0058 B8EEC77A 		vcvt.f32.s32	s14, s14
 276 005c C7EE086A 		vdiv.f32	s13, s14, s16
 140:Core/Src/main.c ****   motor.PID = motor.Kp*motor.P + motor.Ki*motor.I + motor.Kd*motor.D;
 277              		.loc 1 140 11 view .LVU58
 278 0060 BDEEE67A 		vcvt.s32.f32	s14, s13
 279 0064 8DED017A 		vstr.32	s14, [sp, #4]	@ int
 280 0068 9DF90420 		ldrsb	r2, [sp, #4]
 281 006c 1A71     		strb	r2, [r3, #4]
 141:Core/Src/main.c **** 
 282              		.loc 1 141 3 is_stmt 1 view .LVU59
 141:Core/Src/main.c **** 
 283              		.loc 1 141 20 is_stmt 0 view .LVU60
 284 006e 93ED027A 		vldr.32	s14, [r3, #8]
 141:Core/Src/main.c **** 
 285              		.loc 1 141 23 view .LVU61
 286 0072 67EE877A 		vmul.f32	s15, s15, s14
ARM GAS  /tmp/ccpCfCrm.s 			page 17


 141:Core/Src/main.c **** 
 287              		.loc 1 141 39 view .LVU62
 288 0076 D3ED036A 		vldr.32	s13, [r3, #12]
 141:Core/Src/main.c **** 
 289              		.loc 1 141 42 view .LVU63
 290 007a 07EE101A 		vmov	s14, r1	@ int
 291 007e B8EEC77A 		vcvt.f32.s32	s14, s14
 292 0082 27EE267A 		vmul.f32	s14, s14, s13
 141:Core/Src/main.c **** 
 293              		.loc 1 141 32 view .LVU64
 294 0086 77EE877A 		vadd.f32	s15, s15, s14
 141:Core/Src/main.c **** 
 295              		.loc 1 141 58 view .LVU65
 296 008a D3ED046A 		vldr.32	s13, [r3, #16]
 141:Core/Src/main.c **** 
 297              		.loc 1 141 61 view .LVU66
 298 008e 07EE102A 		vmov	s14, r2	@ int
 299 0092 B8EEC77A 		vcvt.f32.s32	s14, s14
 300 0096 27EE267A 		vmul.f32	s14, s14, s13
 141:Core/Src/main.c **** 
 301              		.loc 1 141 51 view .LVU67
 302 009a 77EE877A 		vadd.f32	s15, s15, s14
 141:Core/Src/main.c **** 
 303              		.loc 1 141 13 view .LVU68
 304 009e C3ED057A 		vstr.32	s15, [r3, #20]
 143:Core/Src/main.c **** }
 305              		.loc 1 143 3 is_stmt 1 view .LVU69
 143:Core/Src/main.c **** }
 306              		.loc 1 143 15 is_stmt 0 view .LVU70
 307 00a2 17EE900A 		vmov	r0, s15
 308 00a6 FFF7FEFF 		bl	__aeabi_f2d
 309              	.LVL11:
 144:Core/Src/main.c **** 
 310              		.loc 1 144 1 view .LVU71
 311 00aa 41EC100B 		vmov	d0, r0, r1
 312 00ae 03B0     		add	sp, sp, #12
 313              	.LCFI8:
 314              		.cfi_def_cfa_offset 12
 315              		@ sp needed
 316 00b0 BDEC028B 		vldm	sp!, {d8}
 317              	.LCFI9:
 318              		.cfi_restore 80
 319              		.cfi_restore 81
 320              		.cfi_def_cfa_offset 4
 321              	.LVL12:
 144:Core/Src/main.c **** 
 322              		.loc 1 144 1 view .LVU72
 323 00b4 5DF804FB 		ldr	pc, [sp], #4
 324              	.L12:
 325              		.align	2
 326              	.L11:
 327 00b8 00000000 		.word	.LANCHOR0
 328              		.cfi_endproc
 329              	.LFE130:
 331              		.global	__aeabi_i2d
 332              		.global	__aeabi_dadd
 333              		.global	__aeabi_d2uiz
ARM GAS  /tmp/ccpCfCrm.s 			page 18


 334              		.section	.text.motorControl,"ax",%progbits
 335              		.align	1
 336              		.global	motorControl
 337              		.syntax unified
 338              		.thumb
 339              		.thumb_func
 341              	motorControl:
 342              	.LVL13:
 343              	.LFB131:
 147:Core/Src/main.c ****   motor.M1 = 1100 + Throttle - Roll - Pitch + Yaw; // CCW - Front left   - D3 
 344              		.loc 1 147 1 is_stmt 1 view -0
 345              		.cfi_startproc
 346              		@ args = 0, pretend = 0, frame = 8
 347              		@ frame_needed = 0, uses_anonymous_args = 0
 147:Core/Src/main.c ****   motor.M1 = 1100 + Throttle - Roll - Pitch + Yaw; // CCW - Front left   - D3 
 348              		.loc 1 147 1 is_stmt 0 view .LVU74
 349 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 350              	.LCFI10:
 351              		.cfi_def_cfa_offset 36
 352              		.cfi_offset 4, -36
 353              		.cfi_offset 5, -32
 354              		.cfi_offset 6, -28
 355              		.cfi_offset 7, -24
 356              		.cfi_offset 8, -20
 357              		.cfi_offset 9, -16
 358              		.cfi_offset 10, -12
 359              		.cfi_offset 11, -8
 360              		.cfi_offset 14, -4
 361 0004 83B0     		sub	sp, sp, #12
 362              	.LCFI11:
 363              		.cfi_def_cfa_offset 48
 364 0006 59EC108B 		vmov	r8, r9, d0
 365 000a 57EC116B 		vmov	r6, r7, d1
 366 000e 55EC124B 		vmov	r4, r5, d2
 148:Core/Src/main.c ****   motor.M2 = 1100 + Throttle + Roll - Pitch - Yaw; // CW  - Back right   - D6 
 367              		.loc 1 148 3 is_stmt 1 view .LVU75
 148:Core/Src/main.c ****   motor.M2 = 1100 + Throttle + Roll - Pitch - Yaw; // CW  - Back right   - D6 
 368              		.loc 1 148 30 is_stmt 0 view .LVU76
 369 0012 00F24C40 		addw	r0, r0, #1100
 370              	.LVL14:
 148:Core/Src/main.c ****   motor.M2 = 1100 + Throttle + Roll - Pitch - Yaw; // CW  - Back right   - D6 
 371              		.loc 1 148 30 view .LVU77
 372 0016 FFF7FEFF 		bl	__aeabi_i2d
 373              	.LVL15:
 148:Core/Src/main.c ****   motor.M2 = 1100 + Throttle + Roll - Pitch - Yaw; // CW  - Back right   - D6 
 374              		.loc 1 148 30 view .LVU78
 375 001a 0246     		mov	r2, r0
 376 001c 0B46     		mov	r3, r1
 377 001e CDE90023 		strd	r2, [sp]
 378 0022 4246     		mov	r2, r8
 379 0024 4B46     		mov	r3, r9
 380 0026 FFF7FEFF 		bl	__aeabi_dsub
 381              	.LVL16:
 148:Core/Src/main.c ****   motor.M2 = 1100 + Throttle + Roll - Pitch - Yaw; // CW  - Back right   - D6 
 382              		.loc 1 148 37 view .LVU79
 383 002a 3246     		mov	r2, r6
 384 002c 3B46     		mov	r3, r7
ARM GAS  /tmp/ccpCfCrm.s 			page 19


 385 002e FFF7FEFF 		bl	__aeabi_dsub
 386              	.LVL17:
 148:Core/Src/main.c ****   motor.M2 = 1100 + Throttle + Roll - Pitch - Yaw; // CW  - Back right   - D6 
 387              		.loc 1 148 45 view .LVU80
 388 0032 2246     		mov	r2, r4
 389 0034 2B46     		mov	r3, r5
 390 0036 FFF7FEFF 		bl	__aeabi_dadd
 391              	.LVL18:
 148:Core/Src/main.c ****   motor.M2 = 1100 + Throttle + Roll - Pitch - Yaw; // CW  - Back right   - D6 
 392              		.loc 1 148 12 view .LVU81
 393 003a FFF7FEFF 		bl	__aeabi_d2uiz
 394              	.LVL19:
 395 003e 1FFA80FA 		uxth	r10, r0
 396 0042 DFF82CB1 		ldr	fp, .L23
 397 0046 ABF81CA0 		strh	r10, [fp, #28]	@ movhi
 149:Core/Src/main.c ****   motor.M3 = 1100 + Throttle + Roll + Pitch + Yaw; // CCW - Front right  - D5 
 398              		.loc 1 149 3 is_stmt 1 view .LVU82
 149:Core/Src/main.c ****   motor.M3 = 1100 + Throttle + Roll + Pitch + Yaw; // CCW - Front right  - D5 
 399              		.loc 1 149 30 is_stmt 0 view .LVU83
 400 004a 4246     		mov	r2, r8
 401 004c 4B46     		mov	r3, r9
 402 004e DDE90001 		ldrd	r0, [sp]
 403 0052 FFF7FEFF 		bl	__aeabi_dadd
 404              	.LVL20:
 405 0056 0246     		mov	r2, r0
 406 0058 0B46     		mov	r3, r1
 407 005a CDE90023 		strd	r2, [sp]
 149:Core/Src/main.c ****   motor.M3 = 1100 + Throttle + Roll + Pitch + Yaw; // CCW - Front right  - D5 
 408              		.loc 1 149 37 view .LVU84
 409 005e 3246     		mov	r2, r6
 410 0060 3B46     		mov	r3, r7
 411 0062 FFF7FEFF 		bl	__aeabi_dsub
 412              	.LVL21:
 149:Core/Src/main.c ****   motor.M3 = 1100 + Throttle + Roll + Pitch + Yaw; // CCW - Front right  - D5 
 413              		.loc 1 149 45 view .LVU85
 414 0066 2246     		mov	r2, r4
 415 0068 2B46     		mov	r3, r5
 416 006a FFF7FEFF 		bl	__aeabi_dsub
 417              	.LVL22:
 149:Core/Src/main.c ****   motor.M3 = 1100 + Throttle + Roll + Pitch + Yaw; // CCW - Front right  - D5 
 418              		.loc 1 149 12 view .LVU86
 419 006e FFF7FEFF 		bl	__aeabi_d2uiz
 420              	.LVL23:
 421 0072 1FFA80F8 		uxth	r8, r0
 422              	.LVL24:
 149:Core/Src/main.c ****   motor.M3 = 1100 + Throttle + Roll + Pitch + Yaw; // CCW - Front right  - D5 
 423              		.loc 1 149 12 view .LVU87
 424 0076 ABF81E80 		strh	r8, [fp, #30]	@ movhi
 150:Core/Src/main.c ****   motor.M4 = 1100 + Throttle + Roll - Pitch - Yaw; // CW  - Back left    - D4  
 425              		.loc 1 150 3 is_stmt 1 view .LVU88
 150:Core/Src/main.c ****   motor.M4 = 1100 + Throttle + Roll - Pitch - Yaw; // CW  - Back left    - D4  
 426              		.loc 1 150 37 is_stmt 0 view .LVU89
 427 007a 3246     		mov	r2, r6
 428 007c 3B46     		mov	r3, r7
 429 007e DDE90001 		ldrd	r0, [sp]
 430 0082 FFF7FEFF 		bl	__aeabi_dadd
 431              	.LVL25:
ARM GAS  /tmp/ccpCfCrm.s 			page 20


 150:Core/Src/main.c ****   motor.M4 = 1100 + Throttle + Roll - Pitch - Yaw; // CW  - Back left    - D4  
 432              		.loc 1 150 45 view .LVU90
 433 0086 2246     		mov	r2, r4
 434 0088 2B46     		mov	r3, r5
 435 008a FFF7FEFF 		bl	__aeabi_dadd
 436              	.LVL26:
 150:Core/Src/main.c ****   motor.M4 = 1100 + Throttle + Roll - Pitch - Yaw; // CW  - Back left    - D4  
 437              		.loc 1 150 12 view .LVU91
 438 008e FFF7FEFF 		bl	__aeabi_d2uiz
 439              	.LVL27:
 440 0092 80B2     		uxth	r0, r0
 441 0094 ABF82000 		strh	r0, [fp, #32]	@ movhi
 151:Core/Src/main.c ****  
 442              		.loc 1 151 3 is_stmt 1 view .LVU92
 151:Core/Src/main.c ****  
 443              		.loc 1 151 12 is_stmt 0 view .LVU93
 444 0098 ABF82280 		strh	r8, [fp, #34]	@ movhi
 153:Core/Src/main.c ****   if (motor.M2 > 1500) motor.M2 = 1500;
 445              		.loc 1 153 3 is_stmt 1 view .LVU94
 153:Core/Src/main.c ****   if (motor.M2 > 1500) motor.M2 = 1500;
 446              		.loc 1 153 6 is_stmt 0 view .LVU95
 447 009c 40F2DC53 		movw	r3, #1500
 448 00a0 9A45     		cmp	r10, r3
 449 00a2 03D9     		bls	.L14
 153:Core/Src/main.c ****   if (motor.M2 > 1500) motor.M2 = 1500;
 450              		.loc 1 153 24 is_stmt 1 discriminator 1 view .LVU96
 153:Core/Src/main.c ****   if (motor.M2 > 1500) motor.M2 = 1500;
 451              		.loc 1 153 33 is_stmt 0 discriminator 1 view .LVU97
 452 00a4 40F2DC52 		movw	r2, #1500
 453 00a8 ABF81C20 		strh	r2, [fp, #28]	@ movhi
 454              	.L14:
 154:Core/Src/main.c ****   if (motor.M3 > 1500) motor.M3 = 1500;
 455              		.loc 1 154 3 is_stmt 1 view .LVU98
 154:Core/Src/main.c ****   if (motor.M3 > 1500) motor.M3 = 1500;
 456              		.loc 1 154 6 is_stmt 0 view .LVU99
 457 00ac 40F2DC53 		movw	r3, #1500
 458 00b0 9845     		cmp	r8, r3
 459 00b2 03D9     		bls	.L15
 154:Core/Src/main.c ****   if (motor.M3 > 1500) motor.M3 = 1500;
 460              		.loc 1 154 24 is_stmt 1 discriminator 1 view .LVU100
 154:Core/Src/main.c ****   if (motor.M3 > 1500) motor.M3 = 1500;
 461              		.loc 1 154 33 is_stmt 0 discriminator 1 view .LVU101
 462 00b4 2E4B     		ldr	r3, .L23
 463 00b6 40F2DC52 		movw	r2, #1500
 464 00ba DA83     		strh	r2, [r3, #30]	@ movhi
 465              	.L15:
 155:Core/Src/main.c ****   if (motor.M4 > 1500) motor.M4 = 1500;
 466              		.loc 1 155 3 is_stmt 1 view .LVU102
 155:Core/Src/main.c ****   if (motor.M4 > 1500) motor.M4 = 1500;
 467              		.loc 1 155 6 is_stmt 0 view .LVU103
 468 00bc 40F2DC53 		movw	r3, #1500
 469 00c0 9842     		cmp	r0, r3
 470 00c2 03D9     		bls	.L16
 155:Core/Src/main.c ****   if (motor.M4 > 1500) motor.M4 = 1500;
 471              		.loc 1 155 24 is_stmt 1 discriminator 1 view .LVU104
 155:Core/Src/main.c ****   if (motor.M4 > 1500) motor.M4 = 1500;
 472              		.loc 1 155 33 is_stmt 0 discriminator 1 view .LVU105
ARM GAS  /tmp/ccpCfCrm.s 			page 21


 473 00c4 2A4B     		ldr	r3, .L23
 474 00c6 40F2DC52 		movw	r2, #1500
 475 00ca 1A84     		strh	r2, [r3, #32]	@ movhi
 476              	.L16:
 156:Core/Src/main.c **** 
 477              		.loc 1 156 3 is_stmt 1 view .LVU106
 156:Core/Src/main.c **** 
 478              		.loc 1 156 6 is_stmt 0 view .LVU107
 479 00cc 40F2DC53 		movw	r3, #1500
 480 00d0 9845     		cmp	r8, r3
 481 00d2 03D9     		bls	.L17
 156:Core/Src/main.c **** 
 482              		.loc 1 156 24 is_stmt 1 discriminator 1 view .LVU108
 156:Core/Src/main.c **** 
 483              		.loc 1 156 33 is_stmt 0 discriminator 1 view .LVU109
 484 00d4 264B     		ldr	r3, .L23
 485 00d6 40F2DC52 		movw	r2, #1500
 486 00da 5A84     		strh	r2, [r3, #34]	@ movhi
 487              	.L17:
 159:Core/Src/main.c ****   if (motor.M2 < 1150) motor.M2 = 1150;
 488              		.loc 1 159 3 is_stmt 1 view .LVU110
 159:Core/Src/main.c ****   if (motor.M2 < 1150) motor.M2 = 1150;
 489              		.loc 1 159 12 is_stmt 0 view .LVU111
 490 00dc 244B     		ldr	r3, .L23
 491 00de 9A8B     		ldrh	r2, [r3, #28]
 159:Core/Src/main.c ****   if (motor.M2 < 1150) motor.M2 = 1150;
 492              		.loc 1 159 6 view .LVU112
 493 00e0 40F27D43 		movw	r3, #1149
 494 00e4 9A42     		cmp	r2, r3
 495 00e6 03D8     		bhi	.L18
 159:Core/Src/main.c ****   if (motor.M2 < 1150) motor.M2 = 1150;
 496              		.loc 1 159 24 is_stmt 1 discriminator 1 view .LVU113
 159:Core/Src/main.c ****   if (motor.M2 < 1150) motor.M2 = 1150;
 497              		.loc 1 159 33 is_stmt 0 discriminator 1 view .LVU114
 498 00e8 214B     		ldr	r3, .L23
 499 00ea 40F27E42 		movw	r2, #1150
 500 00ee 9A83     		strh	r2, [r3, #28]	@ movhi
 501              	.L18:
 160:Core/Src/main.c ****   if (motor.M3 < 1150) motor.M3 = 1150;
 502              		.loc 1 160 3 is_stmt 1 view .LVU115
 160:Core/Src/main.c ****   if (motor.M3 < 1150) motor.M3 = 1150;
 503              		.loc 1 160 12 is_stmt 0 view .LVU116
 504 00f0 1F4B     		ldr	r3, .L23
 505 00f2 DA8B     		ldrh	r2, [r3, #30]
 160:Core/Src/main.c ****   if (motor.M3 < 1150) motor.M3 = 1150;
 506              		.loc 1 160 6 view .LVU117
 507 00f4 40F27D43 		movw	r3, #1149
 508 00f8 9A42     		cmp	r2, r3
 509 00fa 03D8     		bhi	.L19
 160:Core/Src/main.c ****   if (motor.M3 < 1150) motor.M3 = 1150;
 510              		.loc 1 160 24 is_stmt 1 discriminator 1 view .LVU118
 160:Core/Src/main.c ****   if (motor.M3 < 1150) motor.M3 = 1150;
 511              		.loc 1 160 33 is_stmt 0 discriminator 1 view .LVU119
 512 00fc 1C4B     		ldr	r3, .L23
 513 00fe 40F27E42 		movw	r2, #1150
 514 0102 DA83     		strh	r2, [r3, #30]	@ movhi
 515              	.L19:
ARM GAS  /tmp/ccpCfCrm.s 			page 22


 161:Core/Src/main.c ****   if (motor.M4 < 1150) motor.M4 = 1150;
 516              		.loc 1 161 3 is_stmt 1 view .LVU120
 161:Core/Src/main.c ****   if (motor.M4 < 1150) motor.M4 = 1150;
 517              		.loc 1 161 12 is_stmt 0 view .LVU121
 518 0104 1A4B     		ldr	r3, .L23
 519 0106 1A8C     		ldrh	r2, [r3, #32]
 161:Core/Src/main.c ****   if (motor.M4 < 1150) motor.M4 = 1150;
 520              		.loc 1 161 6 view .LVU122
 521 0108 40F27D43 		movw	r3, #1149
 522 010c 9A42     		cmp	r2, r3
 523 010e 03D8     		bhi	.L20
 161:Core/Src/main.c ****   if (motor.M4 < 1150) motor.M4 = 1150;
 524              		.loc 1 161 24 is_stmt 1 discriminator 1 view .LVU123
 161:Core/Src/main.c ****   if (motor.M4 < 1150) motor.M4 = 1150;
 525              		.loc 1 161 33 is_stmt 0 discriminator 1 view .LVU124
 526 0110 174B     		ldr	r3, .L23
 527 0112 40F27E42 		movw	r2, #1150
 528 0116 1A84     		strh	r2, [r3, #32]	@ movhi
 529              	.L20:
 162:Core/Src/main.c **** 
 530              		.loc 1 162 3 is_stmt 1 view .LVU125
 162:Core/Src/main.c **** 
 531              		.loc 1 162 12 is_stmt 0 view .LVU126
 532 0118 154B     		ldr	r3, .L23
 533 011a 5A8C     		ldrh	r2, [r3, #34]
 162:Core/Src/main.c **** 
 534              		.loc 1 162 6 view .LVU127
 535 011c 40F27D43 		movw	r3, #1149
 536 0120 9A42     		cmp	r2, r3
 537 0122 03D8     		bhi	.L21
 162:Core/Src/main.c **** 
 538              		.loc 1 162 24 is_stmt 1 discriminator 1 view .LVU128
 162:Core/Src/main.c **** 
 539              		.loc 1 162 33 is_stmt 0 discriminator 1 view .LVU129
 540 0124 124B     		ldr	r3, .L23
 541 0126 40F27E42 		movw	r2, #1150
 542 012a 5A84     		strh	r2, [r3, #34]	@ movhi
 543              	.L21:
 164:Core/Src/main.c ****   TIM2->CCR3 = motor.M2; // PB10 - D6
 544              		.loc 1 164 3 is_stmt 1 view .LVU130
 164:Core/Src/main.c ****   TIM2->CCR3 = motor.M2; // PB10 - D6
 545              		.loc 1 164 21 is_stmt 0 view .LVU131
 546 012c 104B     		ldr	r3, .L23
 547 012e 998B     		ldrh	r1, [r3, #28]
 164:Core/Src/main.c ****   TIM2->CCR3 = motor.M2; // PB10 - D6
 548              		.loc 1 164 14 view .LVU132
 549 0130 4FF08042 		mov	r2, #1073741824
 550 0134 9163     		str	r1, [r2, #56]
 165:Core/Src/main.c ****   TIM3->CCR1 = motor.M3; // PB4  - D5  
 551              		.loc 1 165 3 is_stmt 1 view .LVU133
 165:Core/Src/main.c ****   TIM3->CCR1 = motor.M3; // PB4  - D5  
 552              		.loc 1 165 21 is_stmt 0 view .LVU134
 553 0136 D98B     		ldrh	r1, [r3, #30]
 165:Core/Src/main.c ****   TIM3->CCR1 = motor.M3; // PB4  - D5  
 554              		.loc 1 165 14 view .LVU135
 555 0138 D163     		str	r1, [r2, #60]
 166:Core/Src/main.c ****   TIM3->CCR2 = motor.M4; // PB5  - D4 
ARM GAS  /tmp/ccpCfCrm.s 			page 23


 556              		.loc 1 166 3 is_stmt 1 view .LVU136
 166:Core/Src/main.c ****   TIM3->CCR2 = motor.M4; // PB5  - D4 
 557              		.loc 1 166 21 is_stmt 0 view .LVU137
 558 013a 198C     		ldrh	r1, [r3, #32]
 166:Core/Src/main.c ****   TIM3->CCR2 = motor.M4; // PB5  - D4 
 559              		.loc 1 166 14 view .LVU138
 560 013c 02F58062 		add	r2, r2, #1024
 561 0140 5163     		str	r1, [r2, #52]
 167:Core/Src/main.c **** 
 562              		.loc 1 167 3 is_stmt 1 view .LVU139
 167:Core/Src/main.c **** 
 563              		.loc 1 167 21 is_stmt 0 view .LVU140
 564 0142 5B8C     		ldrh	r3, [r3, #34]
 167:Core/Src/main.c **** 
 565              		.loc 1 167 14 view .LVU141
 566 0144 9363     		str	r3, [r2, #56]
 169:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_3);
 567              		.loc 1 169 3 is_stmt 1 view .LVU142
 568 0146 0B4C     		ldr	r4, .L23+4
 569              	.LVL28:
 169:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_3);
 570              		.loc 1 169 3 is_stmt 0 view .LVU143
 571 0148 0421     		movs	r1, #4
 572 014a 2046     		mov	r0, r4
 573 014c FFF7FEFF 		bl	HAL_TIM_PWM_Start
 574              	.LVL29:
 170:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 575              		.loc 1 170 3 is_stmt 1 view .LVU144
 576 0150 0821     		movs	r1, #8
 577 0152 2046     		mov	r0, r4
 578 0154 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 579              	.LVL30:
 171:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 580              		.loc 1 171 3 view .LVU145
 581 0158 074C     		ldr	r4, .L23+8
 582 015a 0021     		movs	r1, #0
 583 015c 2046     		mov	r0, r4
 584 015e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 585              	.LVL31:
 172:Core/Src/main.c **** }
 586              		.loc 1 172 3 view .LVU146
 587 0162 0421     		movs	r1, #4
 588 0164 2046     		mov	r0, r4
 589 0166 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 590              	.LVL32:
 173:Core/Src/main.c **** 
 591              		.loc 1 173 1 is_stmt 0 view .LVU147
 592 016a 03B0     		add	sp, sp, #12
 593              	.LCFI12:
 594              		.cfi_def_cfa_offset 36
 595              		@ sp needed
 596 016c BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 597              	.LVL33:
 598              	.L24:
 173:Core/Src/main.c **** 
 599              		.loc 1 173 1 view .LVU148
 600              		.align	2
ARM GAS  /tmp/ccpCfCrm.s 			page 24


 601              	.L23:
 602 0170 00000000 		.word	.LANCHOR0
 603 0174 00000000 		.word	.LANCHOR1
 604 0178 00000000 		.word	.LANCHOR2
 605              		.cfi_endproc
 606              	.LFE131:
 608              		.section	.text.Error_Handler,"ax",%progbits
 609              		.align	1
 610              		.global	Error_Handler
 611              		.syntax unified
 612              		.thumb
 613              		.thumb_func
 615              	Error_Handler:
 616              	.LFB141:
 596:Core/Src/main.c **** 
 597:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 598:Core/Src/main.c **** 
 599:Core/Src/main.c **** /* USER CODE END 4 */
 600:Core/Src/main.c **** 
 601:Core/Src/main.c **** /**
 602:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 603:Core/Src/main.c ****   * @retval None
 604:Core/Src/main.c ****   */
 605:Core/Src/main.c **** void Error_Handler(void)
 606:Core/Src/main.c **** {
 617              		.loc 1 606 1 is_stmt 1 view -0
 618              		.cfi_startproc
 619              		@ Volatile: function does not return.
 620              		@ args = 0, pretend = 0, frame = 0
 621              		@ frame_needed = 0, uses_anonymous_args = 0
 622              		@ link register save eliminated.
 607:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 608:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 609:Core/Src/main.c ****   __disable_irq();
 623              		.loc 1 609 3 view .LVU150
 624              	.LBB9:
 625              	.LBI9:
 626              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  /tmp/ccpCfCrm.s 			page 25


  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
ARM GAS  /tmp/ccpCfCrm.s 			page 26


  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccpCfCrm.s 			page 27


 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 627              		.loc 2 140 27 view .LVU151
 628              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 629              		.loc 2 142 3 view .LVU152
 630              		.syntax unified
 631              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 632 0000 72B6     		cpsid i
 633              	@ 0 "" 2
 634              		.thumb
 635              		.syntax unified
 636              	.L26:
 637              	.LBE10:
 638              	.LBE9:
 610:Core/Src/main.c ****   while (1)
 639              		.loc 1 610 3 discriminator 1 view .LVU153
 611:Core/Src/main.c ****   {
 612:Core/Src/main.c ****   }
 640              		.loc 1 612 3 discriminator 1 view .LVU154
 610:Core/Src/main.c ****   while (1)
 641              		.loc 1 610 9 discriminator 1 view .LVU155
 642 0002 FEE7     		b	.L26
 643              		.cfi_endproc
 644              	.LFE141:
 646              		.section	.text.MX_I2C1_Init,"ax",%progbits
 647              		.align	1
 648              		.syntax unified
 649              		.thumb
 650              		.thumb_func
 652              	MX_I2C1_Init:
 653              	.LFB134:
 332:Core/Src/main.c **** 
 654              		.loc 1 332 1 view -0
 655              		.cfi_startproc
 656              		@ args = 0, pretend = 0, frame = 0
 657              		@ frame_needed = 0, uses_anonymous_args = 0
 658 0000 08B5     		push	{r3, lr}
 659              	.LCFI13:
 660              		.cfi_def_cfa_offset 8
 661              		.cfi_offset 3, -8
 662              		.cfi_offset 14, -4
 341:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 663              		.loc 1 341 3 view .LVU157
 341:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 664              		.loc 1 341 18 is_stmt 0 view .LVU158
 665 0002 0A48     		ldr	r0, .L31
 666 0004 0A4B     		ldr	r3, .L31+4
 667 0006 0360     		str	r3, [r0]
 342:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 668              		.loc 1 342 3 is_stmt 1 view .LVU159
ARM GAS  /tmp/ccpCfCrm.s 			page 28


 342:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 669              		.loc 1 342 25 is_stmt 0 view .LVU160
 670 0008 0A4B     		ldr	r3, .L31+8
 671 000a 4360     		str	r3, [r0, #4]
 343:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 672              		.loc 1 343 3 is_stmt 1 view .LVU161
 343:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 673              		.loc 1 343 24 is_stmt 0 view .LVU162
 674 000c 0023     		movs	r3, #0
 675 000e 8360     		str	r3, [r0, #8]
 344:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 676              		.loc 1 344 3 is_stmt 1 view .LVU163
 344:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 677              		.loc 1 344 26 is_stmt 0 view .LVU164
 678 0010 C360     		str	r3, [r0, #12]
 345:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 679              		.loc 1 345 3 is_stmt 1 view .LVU165
 345:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 680              		.loc 1 345 29 is_stmt 0 view .LVU166
 681 0012 4FF48042 		mov	r2, #16384
 682 0016 0261     		str	r2, [r0, #16]
 346:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 683              		.loc 1 346 3 is_stmt 1 view .LVU167
 346:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 684              		.loc 1 346 30 is_stmt 0 view .LVU168
 685 0018 4361     		str	r3, [r0, #20]
 347:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 686              		.loc 1 347 3 is_stmt 1 view .LVU169
 347:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 687              		.loc 1 347 26 is_stmt 0 view .LVU170
 688 001a 8361     		str	r3, [r0, #24]
 348:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 689              		.loc 1 348 3 is_stmt 1 view .LVU171
 348:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 690              		.loc 1 348 30 is_stmt 0 view .LVU172
 691 001c C361     		str	r3, [r0, #28]
 349:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 692              		.loc 1 349 3 is_stmt 1 view .LVU173
 349:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 693              		.loc 1 349 28 is_stmt 0 view .LVU174
 694 001e 0362     		str	r3, [r0, #32]
 350:Core/Src/main.c ****   {
 695              		.loc 1 350 3 is_stmt 1 view .LVU175
 350:Core/Src/main.c ****   {
 696              		.loc 1 350 7 is_stmt 0 view .LVU176
 697 0020 FFF7FEFF 		bl	HAL_I2C_Init
 698              	.LVL34:
 350:Core/Src/main.c ****   {
 699              		.loc 1 350 6 view .LVU177
 700 0024 00B9     		cbnz	r0, .L30
 358:Core/Src/main.c **** 
 701              		.loc 1 358 1 view .LVU178
 702 0026 08BD     		pop	{r3, pc}
 703              	.L30:
 352:Core/Src/main.c ****   }
 704              		.loc 1 352 5 is_stmt 1 view .LVU179
 705 0028 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccpCfCrm.s 			page 29


 706              	.LVL35:
 707              	.L32:
 708              		.align	2
 709              	.L31:
 710 002c 00000000 		.word	.LANCHOR3
 711 0030 00540040 		.word	1073763328
 712 0034 A0860100 		.word	100000
 713              		.cfi_endproc
 714              	.LFE134:
 716              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 717              		.align	1
 718              		.syntax unified
 719              		.thumb
 720              		.thumb_func
 722              	MX_USART1_UART_Init:
 723              	.LFB137:
 492:Core/Src/main.c **** 
 724              		.loc 1 492 1 view -0
 725              		.cfi_startproc
 726              		@ args = 0, pretend = 0, frame = 0
 727              		@ frame_needed = 0, uses_anonymous_args = 0
 728 0000 08B5     		push	{r3, lr}
 729              	.LCFI14:
 730              		.cfi_def_cfa_offset 8
 731              		.cfi_offset 3, -8
 732              		.cfi_offset 14, -4
 501:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 733              		.loc 1 501 3 view .LVU181
 501:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 734              		.loc 1 501 19 is_stmt 0 view .LVU182
 735 0002 0A48     		ldr	r0, .L37
 736 0004 0A4B     		ldr	r3, .L37+4
 737 0006 0360     		str	r3, [r0]
 502:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 738              		.loc 1 502 3 is_stmt 1 view .LVU183
 502:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 739              		.loc 1 502 24 is_stmt 0 view .LVU184
 740 0008 4FF4E133 		mov	r3, #115200
 741 000c 4360     		str	r3, [r0, #4]
 503:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 742              		.loc 1 503 3 is_stmt 1 view .LVU185
 503:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 743              		.loc 1 503 26 is_stmt 0 view .LVU186
 744 000e 0023     		movs	r3, #0
 745 0010 8360     		str	r3, [r0, #8]
 504:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 746              		.loc 1 504 3 is_stmt 1 view .LVU187
 504:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 747              		.loc 1 504 24 is_stmt 0 view .LVU188
 748 0012 C360     		str	r3, [r0, #12]
 505:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 749              		.loc 1 505 3 is_stmt 1 view .LVU189
 505:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 750              		.loc 1 505 22 is_stmt 0 view .LVU190
 751 0014 0361     		str	r3, [r0, #16]
 506:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 752              		.loc 1 506 3 is_stmt 1 view .LVU191
ARM GAS  /tmp/ccpCfCrm.s 			page 30


 506:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 753              		.loc 1 506 20 is_stmt 0 view .LVU192
 754 0016 0C22     		movs	r2, #12
 755 0018 4261     		str	r2, [r0, #20]
 507:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 756              		.loc 1 507 3 is_stmt 1 view .LVU193
 507:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 757              		.loc 1 507 25 is_stmt 0 view .LVU194
 758 001a 8361     		str	r3, [r0, #24]
 508:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 759              		.loc 1 508 3 is_stmt 1 view .LVU195
 508:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 760              		.loc 1 508 28 is_stmt 0 view .LVU196
 761 001c C361     		str	r3, [r0, #28]
 509:Core/Src/main.c ****   {
 762              		.loc 1 509 3 is_stmt 1 view .LVU197
 509:Core/Src/main.c ****   {
 763              		.loc 1 509 7 is_stmt 0 view .LVU198
 764 001e FFF7FEFF 		bl	HAL_UART_Init
 765              	.LVL36:
 509:Core/Src/main.c ****   {
 766              		.loc 1 509 6 view .LVU199
 767 0022 00B9     		cbnz	r0, .L36
 517:Core/Src/main.c **** 
 768              		.loc 1 517 1 view .LVU200
 769 0024 08BD     		pop	{r3, pc}
 770              	.L36:
 511:Core/Src/main.c ****   }
 771              		.loc 1 511 5 is_stmt 1 view .LVU201
 772 0026 FFF7FEFF 		bl	Error_Handler
 773              	.LVL37:
 774              	.L38:
 775 002a 00BF     		.align	2
 776              	.L37:
 777 002c 00000000 		.word	.LANCHOR4
 778 0030 00100140 		.word	1073811456
 779              		.cfi_endproc
 780              	.LFE137:
 782              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 783              		.align	1
 784              		.syntax unified
 785              		.thumb
 786              		.thumb_func
 788              	MX_USART2_UART_Init:
 789              	.LFB138:
 525:Core/Src/main.c **** 
 790              		.loc 1 525 1 view -0
 791              		.cfi_startproc
 792              		@ args = 0, pretend = 0, frame = 0
 793              		@ frame_needed = 0, uses_anonymous_args = 0
 794 0000 08B5     		push	{r3, lr}
 795              	.LCFI15:
 796              		.cfi_def_cfa_offset 8
 797              		.cfi_offset 3, -8
 798              		.cfi_offset 14, -4
 534:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 799              		.loc 1 534 3 view .LVU203
ARM GAS  /tmp/ccpCfCrm.s 			page 31


 534:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 800              		.loc 1 534 19 is_stmt 0 view .LVU204
 801 0002 0A48     		ldr	r0, .L43
 802 0004 0A4B     		ldr	r3, .L43+4
 803 0006 0360     		str	r3, [r0]
 535:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 804              		.loc 1 535 3 is_stmt 1 view .LVU205
 535:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 805              		.loc 1 535 24 is_stmt 0 view .LVU206
 806 0008 4FF4E133 		mov	r3, #115200
 807 000c 4360     		str	r3, [r0, #4]
 536:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 808              		.loc 1 536 3 is_stmt 1 view .LVU207
 536:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 809              		.loc 1 536 26 is_stmt 0 view .LVU208
 810 000e 0023     		movs	r3, #0
 811 0010 8360     		str	r3, [r0, #8]
 537:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 812              		.loc 1 537 3 is_stmt 1 view .LVU209
 537:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 813              		.loc 1 537 24 is_stmt 0 view .LVU210
 814 0012 C360     		str	r3, [r0, #12]
 538:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 815              		.loc 1 538 3 is_stmt 1 view .LVU211
 538:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 816              		.loc 1 538 22 is_stmt 0 view .LVU212
 817 0014 0361     		str	r3, [r0, #16]
 539:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 818              		.loc 1 539 3 is_stmt 1 view .LVU213
 539:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 819              		.loc 1 539 20 is_stmt 0 view .LVU214
 820 0016 0C22     		movs	r2, #12
 821 0018 4261     		str	r2, [r0, #20]
 540:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 822              		.loc 1 540 3 is_stmt 1 view .LVU215
 540:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 823              		.loc 1 540 25 is_stmt 0 view .LVU216
 824 001a 8361     		str	r3, [r0, #24]
 541:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 825              		.loc 1 541 3 is_stmt 1 view .LVU217
 541:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 826              		.loc 1 541 28 is_stmt 0 view .LVU218
 827 001c C361     		str	r3, [r0, #28]
 542:Core/Src/main.c ****   {
 828              		.loc 1 542 3 is_stmt 1 view .LVU219
 542:Core/Src/main.c ****   {
 829              		.loc 1 542 7 is_stmt 0 view .LVU220
 830 001e FFF7FEFF 		bl	HAL_UART_Init
 831              	.LVL38:
 542:Core/Src/main.c ****   {
 832              		.loc 1 542 6 view .LVU221
 833 0022 00B9     		cbnz	r0, .L42
 550:Core/Src/main.c **** 
 834              		.loc 1 550 1 view .LVU222
 835 0024 08BD     		pop	{r3, pc}
 836              	.L42:
 544:Core/Src/main.c ****   }
ARM GAS  /tmp/ccpCfCrm.s 			page 32


 837              		.loc 1 544 5 is_stmt 1 view .LVU223
 838 0026 FFF7FEFF 		bl	Error_Handler
 839              	.LVL39:
 840              	.L44:
 841 002a 00BF     		.align	2
 842              	.L43:
 843 002c 00000000 		.word	.LANCHOR5
 844 0030 00440040 		.word	1073759232
 845              		.cfi_endproc
 846              	.LFE138:
 848              		.section	.text.MX_TIM2_Init,"ax",%progbits
 849              		.align	1
 850              		.syntax unified
 851              		.thumb
 852              		.thumb_func
 854              	MX_TIM2_Init:
 855              	.LFB135:
 366:Core/Src/main.c **** 
 856              		.loc 1 366 1 view -0
 857              		.cfi_startproc
 858              		@ args = 0, pretend = 0, frame = 56
 859              		@ frame_needed = 0, uses_anonymous_args = 0
 860 0000 00B5     		push	{lr}
 861              	.LCFI16:
 862              		.cfi_def_cfa_offset 4
 863              		.cfi_offset 14, -4
 864 0002 8FB0     		sub	sp, sp, #60
 865              	.LCFI17:
 866              		.cfi_def_cfa_offset 64
 372:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 867              		.loc 1 372 3 view .LVU225
 372:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 868              		.loc 1 372 26 is_stmt 0 view .LVU226
 869 0004 0023     		movs	r3, #0
 870 0006 0A93     		str	r3, [sp, #40]
 871 0008 0B93     		str	r3, [sp, #44]
 872 000a 0C93     		str	r3, [sp, #48]
 873 000c 0D93     		str	r3, [sp, #52]
 373:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 874              		.loc 1 373 3 is_stmt 1 view .LVU227
 373:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 875              		.loc 1 373 27 is_stmt 0 view .LVU228
 876 000e 0893     		str	r3, [sp, #32]
 877 0010 0993     		str	r3, [sp, #36]
 374:Core/Src/main.c **** 
 878              		.loc 1 374 3 is_stmt 1 view .LVU229
 374:Core/Src/main.c **** 
 879              		.loc 1 374 22 is_stmt 0 view .LVU230
 880 0012 0193     		str	r3, [sp, #4]
 881 0014 0293     		str	r3, [sp, #8]
 882 0016 0393     		str	r3, [sp, #12]
 883 0018 0493     		str	r3, [sp, #16]
 884 001a 0593     		str	r3, [sp, #20]
 885 001c 0693     		str	r3, [sp, #24]
 886 001e 0793     		str	r3, [sp, #28]
 379:Core/Src/main.c ****   htim2.Init.Prescaler = 90-1;
 887              		.loc 1 379 3 is_stmt 1 view .LVU231
ARM GAS  /tmp/ccpCfCrm.s 			page 33


 379:Core/Src/main.c ****   htim2.Init.Prescaler = 90-1;
 888              		.loc 1 379 18 is_stmt 0 view .LVU232
 889 0020 2348     		ldr	r0, .L59
 890 0022 4FF08042 		mov	r2, #1073741824
 891 0026 0260     		str	r2, [r0]
 380:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 892              		.loc 1 380 3 is_stmt 1 view .LVU233
 380:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 893              		.loc 1 380 24 is_stmt 0 view .LVU234
 894 0028 5922     		movs	r2, #89
 895 002a 4260     		str	r2, [r0, #4]
 381:Core/Src/main.c ****   htim2.Init.Period = 20000-1;
 896              		.loc 1 381 3 is_stmt 1 view .LVU235
 381:Core/Src/main.c ****   htim2.Init.Period = 20000-1;
 897              		.loc 1 381 26 is_stmt 0 view .LVU236
 898 002c 8360     		str	r3, [r0, #8]
 382:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 899              		.loc 1 382 3 is_stmt 1 view .LVU237
 382:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 900              		.loc 1 382 21 is_stmt 0 view .LVU238
 901 002e 44F61F62 		movw	r2, #19999
 902 0032 C260     		str	r2, [r0, #12]
 383:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 903              		.loc 1 383 3 is_stmt 1 view .LVU239
 383:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 904              		.loc 1 383 28 is_stmt 0 view .LVU240
 905 0034 0361     		str	r3, [r0, #16]
 384:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 906              		.loc 1 384 3 is_stmt 1 view .LVU241
 384:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 907              		.loc 1 384 32 is_stmt 0 view .LVU242
 908 0036 8361     		str	r3, [r0, #24]
 385:Core/Src/main.c ****   {
 909              		.loc 1 385 3 is_stmt 1 view .LVU243
 385:Core/Src/main.c ****   {
 910              		.loc 1 385 7 is_stmt 0 view .LVU244
 911 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 912              	.LVL40:
 385:Core/Src/main.c ****   {
 913              		.loc 1 385 6 view .LVU245
 914 003c 60BB     		cbnz	r0, .L53
 389:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 915              		.loc 1 389 3 is_stmt 1 view .LVU246
 389:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 916              		.loc 1 389 34 is_stmt 0 view .LVU247
 917 003e 4FF48053 		mov	r3, #4096
 918 0042 0A93     		str	r3, [sp, #40]
 390:Core/Src/main.c ****   {
 919              		.loc 1 390 3 is_stmt 1 view .LVU248
 390:Core/Src/main.c ****   {
 920              		.loc 1 390 7 is_stmt 0 view .LVU249
 921 0044 0AA9     		add	r1, sp, #40
 922 0046 1A48     		ldr	r0, .L59
 923 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 924              	.LVL41:
 390:Core/Src/main.c ****   {
 925              		.loc 1 390 6 view .LVU250
ARM GAS  /tmp/ccpCfCrm.s 			page 34


 926 004c 30BB     		cbnz	r0, .L54
 394:Core/Src/main.c ****   {
 927              		.loc 1 394 3 is_stmt 1 view .LVU251
 394:Core/Src/main.c ****   {
 928              		.loc 1 394 7 is_stmt 0 view .LVU252
 929 004e 1848     		ldr	r0, .L59
 930 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 931              	.LVL42:
 394:Core/Src/main.c ****   {
 932              		.loc 1 394 6 view .LVU253
 933 0054 20BB     		cbnz	r0, .L55
 398:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 934              		.loc 1 398 3 is_stmt 1 view .LVU254
 398:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 935              		.loc 1 398 37 is_stmt 0 view .LVU255
 936 0056 0023     		movs	r3, #0
 937 0058 0893     		str	r3, [sp, #32]
 399:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 938              		.loc 1 399 3 is_stmt 1 view .LVU256
 399:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 939              		.loc 1 399 33 is_stmt 0 view .LVU257
 940 005a 0993     		str	r3, [sp, #36]
 400:Core/Src/main.c ****   {
 941              		.loc 1 400 3 is_stmt 1 view .LVU258
 400:Core/Src/main.c ****   {
 942              		.loc 1 400 7 is_stmt 0 view .LVU259
 943 005c 08A9     		add	r1, sp, #32
 944 005e 1448     		ldr	r0, .L59
 945 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 946              	.LVL43:
 400:Core/Src/main.c ****   {
 947              		.loc 1 400 6 view .LVU260
 948 0064 F0B9     		cbnz	r0, .L56
 404:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 949              		.loc 1 404 3 is_stmt 1 view .LVU261
 404:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 950              		.loc 1 404 20 is_stmt 0 view .LVU262
 951 0066 6023     		movs	r3, #96
 952 0068 0193     		str	r3, [sp, #4]
 405:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 953              		.loc 1 405 3 is_stmt 1 view .LVU263
 405:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 954              		.loc 1 405 19 is_stmt 0 view .LVU264
 955 006a 0023     		movs	r3, #0
 956 006c 0293     		str	r3, [sp, #8]
 406:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 957              		.loc 1 406 3 is_stmt 1 view .LVU265
 406:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 958              		.loc 1 406 24 is_stmt 0 view .LVU266
 959 006e 0393     		str	r3, [sp, #12]
 407:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 960              		.loc 1 407 3 is_stmt 1 view .LVU267
 407:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 961              		.loc 1 407 24 is_stmt 0 view .LVU268
 962 0070 0593     		str	r3, [sp, #20]
 408:Core/Src/main.c ****   {
 963              		.loc 1 408 3 is_stmt 1 view .LVU269
ARM GAS  /tmp/ccpCfCrm.s 			page 35


 408:Core/Src/main.c ****   {
 964              		.loc 1 408 7 is_stmt 0 view .LVU270
 965 0072 0422     		movs	r2, #4
 966 0074 0DEB0201 		add	r1, sp, r2
 967 0078 0D48     		ldr	r0, .L59
 968 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 969              	.LVL44:
 408:Core/Src/main.c ****   {
 970              		.loc 1 408 6 view .LVU271
 971 007e 98B9     		cbnz	r0, .L57
 412:Core/Src/main.c ****   {
 972              		.loc 1 412 3 is_stmt 1 view .LVU272
 412:Core/Src/main.c ****   {
 973              		.loc 1 412 7 is_stmt 0 view .LVU273
 974 0080 0822     		movs	r2, #8
 975 0082 01A9     		add	r1, sp, #4
 976 0084 0A48     		ldr	r0, .L59
 977 0086 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 978              	.LVL45:
 412:Core/Src/main.c ****   {
 979              		.loc 1 412 6 view .LVU274
 980 008a 78B9     		cbnz	r0, .L58
 419:Core/Src/main.c **** 
 981              		.loc 1 419 3 is_stmt 1 view .LVU275
 982 008c 0848     		ldr	r0, .L59
 983 008e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 984              	.LVL46:
 421:Core/Src/main.c **** 
 985              		.loc 1 421 1 is_stmt 0 view .LVU276
 986 0092 0FB0     		add	sp, sp, #60
 987              	.LCFI18:
 988              		.cfi_remember_state
 989              		.cfi_def_cfa_offset 4
 990              		@ sp needed
 991 0094 5DF804FB 		ldr	pc, [sp], #4
 992              	.L53:
 993              	.LCFI19:
 994              		.cfi_restore_state
 387:Core/Src/main.c ****   }
 995              		.loc 1 387 5 is_stmt 1 view .LVU277
 996 0098 FFF7FEFF 		bl	Error_Handler
 997              	.LVL47:
 998              	.L54:
 392:Core/Src/main.c ****   }
 999              		.loc 1 392 5 view .LVU278
 1000 009c FFF7FEFF 		bl	Error_Handler
 1001              	.LVL48:
 1002              	.L55:
 396:Core/Src/main.c ****   }
 1003              		.loc 1 396 5 view .LVU279
 1004 00a0 FFF7FEFF 		bl	Error_Handler
 1005              	.LVL49:
 1006              	.L56:
 402:Core/Src/main.c ****   }
 1007              		.loc 1 402 5 view .LVU280
 1008 00a4 FFF7FEFF 		bl	Error_Handler
 1009              	.LVL50:
ARM GAS  /tmp/ccpCfCrm.s 			page 36


 1010              	.L57:
 410:Core/Src/main.c ****   }
 1011              		.loc 1 410 5 view .LVU281
 1012 00a8 FFF7FEFF 		bl	Error_Handler
 1013              	.LVL51:
 1014              	.L58:
 414:Core/Src/main.c ****   }
 1015              		.loc 1 414 5 view .LVU282
 1016 00ac FFF7FEFF 		bl	Error_Handler
 1017              	.LVL52:
 1018              	.L60:
 1019              		.align	2
 1020              	.L59:
 1021 00b0 00000000 		.word	.LANCHOR1
 1022              		.cfi_endproc
 1023              	.LFE135:
 1025              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1026              		.align	1
 1027              		.syntax unified
 1028              		.thumb
 1029              		.thumb_func
 1031              	MX_TIM3_Init:
 1032              	.LFB136:
 429:Core/Src/main.c **** 
 1033              		.loc 1 429 1 view -0
 1034              		.cfi_startproc
 1035              		@ args = 0, pretend = 0, frame = 56
 1036              		@ frame_needed = 0, uses_anonymous_args = 0
 1037 0000 00B5     		push	{lr}
 1038              	.LCFI20:
 1039              		.cfi_def_cfa_offset 4
 1040              		.cfi_offset 14, -4
 1041 0002 8FB0     		sub	sp, sp, #60
 1042              	.LCFI21:
 1043              		.cfi_def_cfa_offset 64
 435:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1044              		.loc 1 435 3 view .LVU284
 435:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1045              		.loc 1 435 26 is_stmt 0 view .LVU285
 1046 0004 0023     		movs	r3, #0
 1047 0006 0A93     		str	r3, [sp, #40]
 1048 0008 0B93     		str	r3, [sp, #44]
 1049 000a 0C93     		str	r3, [sp, #48]
 1050 000c 0D93     		str	r3, [sp, #52]
 436:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1051              		.loc 1 436 3 is_stmt 1 view .LVU286
 436:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1052              		.loc 1 436 27 is_stmt 0 view .LVU287
 1053 000e 0893     		str	r3, [sp, #32]
 1054 0010 0993     		str	r3, [sp, #36]
 437:Core/Src/main.c **** 
 1055              		.loc 1 437 3 is_stmt 1 view .LVU288
 437:Core/Src/main.c **** 
 1056              		.loc 1 437 22 is_stmt 0 view .LVU289
 1057 0012 0193     		str	r3, [sp, #4]
 1058 0014 0293     		str	r3, [sp, #8]
 1059 0016 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccpCfCrm.s 			page 37


 1060 0018 0493     		str	r3, [sp, #16]
 1061 001a 0593     		str	r3, [sp, #20]
 1062 001c 0693     		str	r3, [sp, #24]
 1063 001e 0793     		str	r3, [sp, #28]
 442:Core/Src/main.c ****   htim3.Init.Prescaler = 90-1;
 1064              		.loc 1 442 3 is_stmt 1 view .LVU290
 442:Core/Src/main.c ****   htim3.Init.Prescaler = 90-1;
 1065              		.loc 1 442 18 is_stmt 0 view .LVU291
 1066 0020 2248     		ldr	r0, .L75
 1067 0022 234A     		ldr	r2, .L75+4
 1068 0024 0260     		str	r2, [r0]
 443:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1069              		.loc 1 443 3 is_stmt 1 view .LVU292
 443:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1070              		.loc 1 443 24 is_stmt 0 view .LVU293
 1071 0026 5922     		movs	r2, #89
 1072 0028 4260     		str	r2, [r0, #4]
 444:Core/Src/main.c ****   htim3.Init.Period = 20000-1;
 1073              		.loc 1 444 3 is_stmt 1 view .LVU294
 444:Core/Src/main.c ****   htim3.Init.Period = 20000-1;
 1074              		.loc 1 444 26 is_stmt 0 view .LVU295
 1075 002a 8360     		str	r3, [r0, #8]
 445:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1076              		.loc 1 445 3 is_stmt 1 view .LVU296
 445:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1077              		.loc 1 445 21 is_stmt 0 view .LVU297
 1078 002c 44F61F62 		movw	r2, #19999
 1079 0030 C260     		str	r2, [r0, #12]
 446:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1080              		.loc 1 446 3 is_stmt 1 view .LVU298
 446:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1081              		.loc 1 446 28 is_stmt 0 view .LVU299
 1082 0032 0361     		str	r3, [r0, #16]
 447:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1083              		.loc 1 447 3 is_stmt 1 view .LVU300
 447:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1084              		.loc 1 447 32 is_stmt 0 view .LVU301
 1085 0034 8361     		str	r3, [r0, #24]
 448:Core/Src/main.c ****   {
 1086              		.loc 1 448 3 is_stmt 1 view .LVU302
 448:Core/Src/main.c ****   {
 1087              		.loc 1 448 7 is_stmt 0 view .LVU303
 1088 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1089              	.LVL53:
 448:Core/Src/main.c ****   {
 1090              		.loc 1 448 6 view .LVU304
 1091 003a 58BB     		cbnz	r0, .L69
 452:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1092              		.loc 1 452 3 is_stmt 1 view .LVU305
 452:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1093              		.loc 1 452 34 is_stmt 0 view .LVU306
 1094 003c 4FF48053 		mov	r3, #4096
 1095 0040 0A93     		str	r3, [sp, #40]
 453:Core/Src/main.c ****   {
 1096              		.loc 1 453 3 is_stmt 1 view .LVU307
 453:Core/Src/main.c ****   {
 1097              		.loc 1 453 7 is_stmt 0 view .LVU308
ARM GAS  /tmp/ccpCfCrm.s 			page 38


 1098 0042 0AA9     		add	r1, sp, #40
 1099 0044 1948     		ldr	r0, .L75
 1100 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1101              	.LVL54:
 453:Core/Src/main.c ****   {
 1102              		.loc 1 453 6 view .LVU309
 1103 004a 28BB     		cbnz	r0, .L70
 457:Core/Src/main.c ****   {
 1104              		.loc 1 457 3 is_stmt 1 view .LVU310
 457:Core/Src/main.c ****   {
 1105              		.loc 1 457 7 is_stmt 0 view .LVU311
 1106 004c 1748     		ldr	r0, .L75
 1107 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1108              	.LVL55:
 457:Core/Src/main.c ****   {
 1109              		.loc 1 457 6 view .LVU312
 1110 0052 18BB     		cbnz	r0, .L71
 461:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1111              		.loc 1 461 3 is_stmt 1 view .LVU313
 461:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1112              		.loc 1 461 37 is_stmt 0 view .LVU314
 1113 0054 0023     		movs	r3, #0
 1114 0056 0893     		str	r3, [sp, #32]
 462:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1115              		.loc 1 462 3 is_stmt 1 view .LVU315
 462:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1116              		.loc 1 462 33 is_stmt 0 view .LVU316
 1117 0058 0993     		str	r3, [sp, #36]
 463:Core/Src/main.c ****   {
 1118              		.loc 1 463 3 is_stmt 1 view .LVU317
 463:Core/Src/main.c ****   {
 1119              		.loc 1 463 7 is_stmt 0 view .LVU318
 1120 005a 08A9     		add	r1, sp, #32
 1121 005c 1348     		ldr	r0, .L75
 1122 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1123              	.LVL56:
 463:Core/Src/main.c ****   {
 1124              		.loc 1 463 6 view .LVU319
 1125 0062 E8B9     		cbnz	r0, .L72
 467:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1126              		.loc 1 467 3 is_stmt 1 view .LVU320
 467:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1127              		.loc 1 467 20 is_stmt 0 view .LVU321
 1128 0064 6023     		movs	r3, #96
 1129 0066 0193     		str	r3, [sp, #4]
 468:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1130              		.loc 1 468 3 is_stmt 1 view .LVU322
 468:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1131              		.loc 1 468 19 is_stmt 0 view .LVU323
 1132 0068 0022     		movs	r2, #0
 1133 006a 0292     		str	r2, [sp, #8]
 469:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1134              		.loc 1 469 3 is_stmt 1 view .LVU324
 469:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1135              		.loc 1 469 24 is_stmt 0 view .LVU325
 1136 006c 0392     		str	r2, [sp, #12]
 470:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
ARM GAS  /tmp/ccpCfCrm.s 			page 39


 1137              		.loc 1 470 3 is_stmt 1 view .LVU326
 470:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1138              		.loc 1 470 24 is_stmt 0 view .LVU327
 1139 006e 0592     		str	r2, [sp, #20]
 471:Core/Src/main.c ****   {
 1140              		.loc 1 471 3 is_stmt 1 view .LVU328
 471:Core/Src/main.c ****   {
 1141              		.loc 1 471 7 is_stmt 0 view .LVU329
 1142 0070 01A9     		add	r1, sp, #4
 1143 0072 0E48     		ldr	r0, .L75
 1144 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1145              	.LVL57:
 471:Core/Src/main.c ****   {
 1146              		.loc 1 471 6 view .LVU330
 1147 0078 A0B9     		cbnz	r0, .L73
 475:Core/Src/main.c ****   {
 1148              		.loc 1 475 3 is_stmt 1 view .LVU331
 475:Core/Src/main.c ****   {
 1149              		.loc 1 475 7 is_stmt 0 view .LVU332
 1150 007a 0422     		movs	r2, #4
 1151 007c 0DEB0201 		add	r1, sp, r2
 1152 0080 0A48     		ldr	r0, .L75
 1153 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1154              	.LVL58:
 475:Core/Src/main.c ****   {
 1155              		.loc 1 475 6 view .LVU333
 1156 0086 78B9     		cbnz	r0, .L74
 482:Core/Src/main.c **** 
 1157              		.loc 1 482 3 is_stmt 1 view .LVU334
 1158 0088 0848     		ldr	r0, .L75
 1159 008a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1160              	.LVL59:
 484:Core/Src/main.c **** 
 1161              		.loc 1 484 1 is_stmt 0 view .LVU335
 1162 008e 0FB0     		add	sp, sp, #60
 1163              	.LCFI22:
 1164              		.cfi_remember_state
 1165              		.cfi_def_cfa_offset 4
 1166              		@ sp needed
 1167 0090 5DF804FB 		ldr	pc, [sp], #4
 1168              	.L69:
 1169              	.LCFI23:
 1170              		.cfi_restore_state
 450:Core/Src/main.c ****   }
 1171              		.loc 1 450 5 is_stmt 1 view .LVU336
 1172 0094 FFF7FEFF 		bl	Error_Handler
 1173              	.LVL60:
 1174              	.L70:
 455:Core/Src/main.c ****   }
 1175              		.loc 1 455 5 view .LVU337
 1176 0098 FFF7FEFF 		bl	Error_Handler
 1177              	.LVL61:
 1178              	.L71:
 459:Core/Src/main.c ****   }
 1179              		.loc 1 459 5 view .LVU338
 1180 009c FFF7FEFF 		bl	Error_Handler
 1181              	.LVL62:
ARM GAS  /tmp/ccpCfCrm.s 			page 40


 1182              	.L72:
 465:Core/Src/main.c ****   }
 1183              		.loc 1 465 5 view .LVU339
 1184 00a0 FFF7FEFF 		bl	Error_Handler
 1185              	.LVL63:
 1186              	.L73:
 473:Core/Src/main.c ****   }
 1187              		.loc 1 473 5 view .LVU340
 1188 00a4 FFF7FEFF 		bl	Error_Handler
 1189              	.LVL64:
 1190              	.L74:
 477:Core/Src/main.c ****   }
 1191              		.loc 1 477 5 view .LVU341
 1192 00a8 FFF7FEFF 		bl	Error_Handler
 1193              	.LVL65:
 1194              	.L76:
 1195              		.align	2
 1196              	.L75:
 1197 00ac 00000000 		.word	.LANCHOR2
 1198 00b0 00040040 		.word	1073742848
 1199              		.cfi_endproc
 1200              	.LFE136:
 1202              		.section	.text.SystemClock_Config,"ax",%progbits
 1203              		.align	1
 1204              		.global	SystemClock_Config
 1205              		.syntax unified
 1206              		.thumb
 1207              		.thumb_func
 1209              	SystemClock_Config:
 1210              	.LFB133:
 278:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1211              		.loc 1 278 1 view -0
 1212              		.cfi_startproc
 1213              		@ args = 0, pretend = 0, frame = 80
 1214              		@ frame_needed = 0, uses_anonymous_args = 0
 1215 0000 00B5     		push	{lr}
 1216              	.LCFI24:
 1217              		.cfi_def_cfa_offset 4
 1218              		.cfi_offset 14, -4
 1219 0002 95B0     		sub	sp, sp, #84
 1220              	.LCFI25:
 1221              		.cfi_def_cfa_offset 88
 279:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1222              		.loc 1 279 3 view .LVU343
 279:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1223              		.loc 1 279 22 is_stmt 0 view .LVU344
 1224 0004 3422     		movs	r2, #52
 1225 0006 0021     		movs	r1, #0
 1226 0008 07A8     		add	r0, sp, #28
 1227 000a FFF7FEFF 		bl	memset
 1228              	.LVL66:
 280:Core/Src/main.c **** 
 1229              		.loc 1 280 3 is_stmt 1 view .LVU345
 280:Core/Src/main.c **** 
 1230              		.loc 1 280 22 is_stmt 0 view .LVU346
 1231 000e 0023     		movs	r3, #0
 1232 0010 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/ccpCfCrm.s 			page 41


 1233 0012 0393     		str	r3, [sp, #12]
 1234 0014 0493     		str	r3, [sp, #16]
 1235 0016 0593     		str	r3, [sp, #20]
 1236 0018 0693     		str	r3, [sp, #24]
 284:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1237              		.loc 1 284 3 is_stmt 1 view .LVU347
 1238              	.LBB11:
 284:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1239              		.loc 1 284 3 view .LVU348
 1240 001a 0093     		str	r3, [sp]
 284:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1241              		.loc 1 284 3 view .LVU349
 1242 001c 234A     		ldr	r2, .L85
 1243 001e 116C     		ldr	r1, [r2, #64]
 1244 0020 41F08051 		orr	r1, r1, #268435456
 1245 0024 1164     		str	r1, [r2, #64]
 284:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1246              		.loc 1 284 3 view .LVU350
 1247 0026 126C     		ldr	r2, [r2, #64]
 1248 0028 02F08052 		and	r2, r2, #268435456
 1249 002c 0092     		str	r2, [sp]
 284:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1250              		.loc 1 284 3 view .LVU351
 1251 002e 009A     		ldr	r2, [sp]
 1252              	.LBE11:
 284:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1253              		.loc 1 284 3 view .LVU352
 285:Core/Src/main.c **** 
 1254              		.loc 1 285 3 view .LVU353
 1255              	.LBB12:
 285:Core/Src/main.c **** 
 1256              		.loc 1 285 3 view .LVU354
 1257 0030 0193     		str	r3, [sp, #4]
 285:Core/Src/main.c **** 
 1258              		.loc 1 285 3 view .LVU355
 1259 0032 1F4B     		ldr	r3, .L85+4
 1260 0034 1A68     		ldr	r2, [r3]
 1261 0036 42F44042 		orr	r2, r2, #49152
 1262 003a 1A60     		str	r2, [r3]
 285:Core/Src/main.c **** 
 1263              		.loc 1 285 3 view .LVU356
 1264 003c 1B68     		ldr	r3, [r3]
 1265 003e 03F44043 		and	r3, r3, #49152
 1266 0042 0193     		str	r3, [sp, #4]
 285:Core/Src/main.c **** 
 1267              		.loc 1 285 3 view .LVU357
 1268 0044 019B     		ldr	r3, [sp, #4]
 1269              	.LBE12:
 285:Core/Src/main.c **** 
 1270              		.loc 1 285 3 view .LVU358
 290:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1271              		.loc 1 290 3 view .LVU359
 290:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1272              		.loc 1 290 36 is_stmt 0 view .LVU360
 1273 0046 0123     		movs	r3, #1
 1274 0048 0793     		str	r3, [sp, #28]
 291:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
ARM GAS  /tmp/ccpCfCrm.s 			page 42


 1275              		.loc 1 291 3 is_stmt 1 view .LVU361
 291:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1276              		.loc 1 291 30 is_stmt 0 view .LVU362
 1277 004a 4FF48033 		mov	r3, #65536
 1278 004e 0893     		str	r3, [sp, #32]
 292:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1279              		.loc 1 292 3 is_stmt 1 view .LVU363
 292:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1280              		.loc 1 292 34 is_stmt 0 view .LVU364
 1281 0050 0223     		movs	r3, #2
 1282 0052 0D93     		str	r3, [sp, #52]
 293:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1283              		.loc 1 293 3 is_stmt 1 view .LVU365
 293:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1284              		.loc 1 293 35 is_stmt 0 view .LVU366
 1285 0054 4FF48002 		mov	r2, #4194304
 1286 0058 0E92     		str	r2, [sp, #56]
 294:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 180;
 1287              		.loc 1 294 3 is_stmt 1 view .LVU367
 294:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 180;
 1288              		.loc 1 294 30 is_stmt 0 view .LVU368
 1289 005a 0422     		movs	r2, #4
 1290 005c 0F92     		str	r2, [sp, #60]
 295:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1291              		.loc 1 295 3 is_stmt 1 view .LVU369
 295:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1292              		.loc 1 295 30 is_stmt 0 view .LVU370
 1293 005e B422     		movs	r2, #180
 1294 0060 1092     		str	r2, [sp, #64]
 296:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 1295              		.loc 1 296 3 is_stmt 1 view .LVU371
 296:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 1296              		.loc 1 296 30 is_stmt 0 view .LVU372
 1297 0062 1193     		str	r3, [sp, #68]
 297:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1298              		.loc 1 297 3 is_stmt 1 view .LVU373
 297:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1299              		.loc 1 297 30 is_stmt 0 view .LVU374
 1300 0064 1293     		str	r3, [sp, #72]
 298:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1301              		.loc 1 298 3 is_stmt 1 view .LVU375
 298:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1302              		.loc 1 298 30 is_stmt 0 view .LVU376
 1303 0066 1393     		str	r3, [sp, #76]
 299:Core/Src/main.c ****   {
 1304              		.loc 1 299 3 is_stmt 1 view .LVU377
 299:Core/Src/main.c ****   {
 1305              		.loc 1 299 7 is_stmt 0 view .LVU378
 1306 0068 07A8     		add	r0, sp, #28
 1307 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1308              	.LVL67:
 299:Core/Src/main.c ****   {
 1309              		.loc 1 299 6 view .LVU379
 1310 006e B0B9     		cbnz	r0, .L82
 306:Core/Src/main.c ****   {
 1311              		.loc 1 306 3 is_stmt 1 view .LVU380
 306:Core/Src/main.c ****   {
ARM GAS  /tmp/ccpCfCrm.s 			page 43


 1312              		.loc 1 306 7 is_stmt 0 view .LVU381
 1313 0070 FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 1314              	.LVL68:
 306:Core/Src/main.c ****   {
 1315              		.loc 1 306 6 view .LVU382
 1316 0074 A8B9     		cbnz	r0, .L83
 313:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1317              		.loc 1 313 3 is_stmt 1 view .LVU383
 313:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1318              		.loc 1 313 31 is_stmt 0 view .LVU384
 1319 0076 0F23     		movs	r3, #15
 1320 0078 0293     		str	r3, [sp, #8]
 315:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1321              		.loc 1 315 3 is_stmt 1 view .LVU385
 315:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1322              		.loc 1 315 34 is_stmt 0 view .LVU386
 1323 007a 0223     		movs	r3, #2
 1324 007c 0393     		str	r3, [sp, #12]
 316:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1325              		.loc 1 316 3 is_stmt 1 view .LVU387
 316:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1326              		.loc 1 316 35 is_stmt 0 view .LVU388
 1327 007e 0023     		movs	r3, #0
 1328 0080 0493     		str	r3, [sp, #16]
 317:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1329              		.loc 1 317 3 is_stmt 1 view .LVU389
 317:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1330              		.loc 1 317 36 is_stmt 0 view .LVU390
 1331 0082 4FF4A053 		mov	r3, #5120
 1332 0086 0593     		str	r3, [sp, #20]
 318:Core/Src/main.c **** 
 1333              		.loc 1 318 3 is_stmt 1 view .LVU391
 318:Core/Src/main.c **** 
 1334              		.loc 1 318 36 is_stmt 0 view .LVU392
 1335 0088 4FF48053 		mov	r3, #4096
 1336 008c 0693     		str	r3, [sp, #24]
 320:Core/Src/main.c ****   {
 1337              		.loc 1 320 3 is_stmt 1 view .LVU393
 320:Core/Src/main.c ****   {
 1338              		.loc 1 320 7 is_stmt 0 view .LVU394
 1339 008e 0521     		movs	r1, #5
 1340 0090 02A8     		add	r0, sp, #8
 1341 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1342              	.LVL69:
 320:Core/Src/main.c ****   {
 1343              		.loc 1 320 6 view .LVU395
 1344 0096 30B9     		cbnz	r0, .L84
 324:Core/Src/main.c **** 
 1345              		.loc 1 324 1 view .LVU396
 1346 0098 15B0     		add	sp, sp, #84
 1347              	.LCFI26:
 1348              		.cfi_remember_state
 1349              		.cfi_def_cfa_offset 4
 1350              		@ sp needed
 1351 009a 5DF804FB 		ldr	pc, [sp], #4
 1352              	.L82:
 1353              	.LCFI27:
ARM GAS  /tmp/ccpCfCrm.s 			page 44


 1354              		.cfi_restore_state
 301:Core/Src/main.c ****   }
 1355              		.loc 1 301 5 is_stmt 1 view .LVU397
 1356 009e FFF7FEFF 		bl	Error_Handler
 1357              	.LVL70:
 1358              	.L83:
 308:Core/Src/main.c ****   }
 1359              		.loc 1 308 5 view .LVU398
 1360 00a2 FFF7FEFF 		bl	Error_Handler
 1361              	.LVL71:
 1362              	.L84:
 322:Core/Src/main.c ****   }
 1363              		.loc 1 322 5 view .LVU399
 1364 00a6 FFF7FEFF 		bl	Error_Handler
 1365              	.LVL72:
 1366              	.L86:
 1367 00aa 00BF     		.align	2
 1368              	.L85:
 1369 00ac 00380240 		.word	1073887232
 1370 00b0 00700040 		.word	1073770496
 1371              		.cfi_endproc
 1372              	.LFE133:
 1374              		.global	__aeabi_d2f
 1375              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1376              		.align	2
 1377              	.LC0:
 1378 0000 526F6C6C 		.ascii	"Roll_Input: %.2f \000"
 1378      5F496E70 
 1378      75743A20 
 1378      252E3266 
 1378      2000
 1379 0012 0000     		.align	2
 1380              	.LC1:
 1381 0014 50697463 		.ascii	"Pitch_Input: %.2f\012\000"
 1381      685F496E 
 1381      7075743A 
 1381      20252E32 
 1381      660A00
 1382              		.section	.text.main,"ax",%progbits
 1383              		.align	1
 1384              		.global	main
 1385              		.syntax unified
 1386              		.thumb
 1387              		.thumb_func
 1389              	main:
 1390              	.LFB132:
 183:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1391              		.loc 1 183 1 view -0
 1392              		.cfi_startproc
 1393              		@ args = 0, pretend = 0, frame = 0
 1394              		@ frame_needed = 0, uses_anonymous_args = 0
 1395 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 1396              	.LCFI28:
 1397              		.cfi_def_cfa_offset 32
 1398              		.cfi_offset 3, -32
 1399              		.cfi_offset 4, -28
 1400              		.cfi_offset 5, -24
ARM GAS  /tmp/ccpCfCrm.s 			page 45


 1401              		.cfi_offset 6, -20
 1402              		.cfi_offset 7, -16
 1403              		.cfi_offset 8, -12
 1404              		.cfi_offset 9, -8
 1405              		.cfi_offset 14, -4
 1406 0004 2DED048B 		vpush.64	{d8, d9}
 1407              	.LCFI29:
 1408              		.cfi_def_cfa_offset 48
 1409              		.cfi_offset 80, -48
 1410              		.cfi_offset 81, -44
 1411              		.cfi_offset 82, -40
 1412              		.cfi_offset 83, -36
 191:Core/Src/main.c **** 
 1413              		.loc 1 191 3 view .LVU401
 1414 0008 FFF7FEFF 		bl	HAL_Init
 1415              	.LVL73:
 198:Core/Src/main.c **** 
 1416              		.loc 1 198 3 view .LVU402
 1417 000c FFF7FEFF 		bl	SystemClock_Config
 1418              	.LVL74:
 205:Core/Src/main.c ****   MX_DMA_Init();
 1419              		.loc 1 205 3 view .LVU403
 1420 0010 FFF7FEFF 		bl	MX_GPIO_Init
 1421              	.LVL75:
 206:Core/Src/main.c ****   MX_I2C1_Init();
 1422              		.loc 1 206 3 view .LVU404
 1423 0014 FFF7FEFF 		bl	MX_DMA_Init
 1424              	.LVL76:
 207:Core/Src/main.c ****   MX_USART1_UART_Init();
 1425              		.loc 1 207 3 view .LVU405
 1426 0018 FFF7FEFF 		bl	MX_I2C1_Init
 1427              	.LVL77:
 208:Core/Src/main.c ****   MX_USART2_UART_Init();
 1428              		.loc 1 208 3 view .LVU406
 1429 001c FFF7FEFF 		bl	MX_USART1_UART_Init
 1430              	.LVL78:
 209:Core/Src/main.c ****   MX_TIM2_Init();
 1431              		.loc 1 209 3 view .LVU407
 1432 0020 FFF7FEFF 		bl	MX_USART2_UART_Init
 1433              	.LVL79:
 210:Core/Src/main.c ****   MX_TIM3_Init();
 1434              		.loc 1 210 3 view .LVU408
 1435 0024 FFF7FEFF 		bl	MX_TIM2_Init
 1436              	.LVL80:
 211:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1437              		.loc 1 211 3 view .LVU409
 1438 0028 FFF7FEFF 		bl	MX_TIM3_Init
 1439              	.LVL81:
 213:Core/Src/main.c ****   BMP180_Init(&hi2c1);
 1440              		.loc 1 213 3 view .LVU410
 1441 002c FFF7FEFF 		bl	MPU6050_Init
 1442              	.LVL82:
 214:Core/Src/main.c **** 	BMP180_SetOversampling(BMP180_ULTRA);
 1443              		.loc 1 214 3 view .LVU411
 1444 0030 8348     		ldr	r0, .L92+8
 1445 0032 FFF7FEFF 		bl	BMP180_Init
 1446              	.LVL83:
ARM GAS  /tmp/ccpCfCrm.s 			page 46


 215:Core/Src/main.c ****   BMP180_UpdateCalibrationData();
 1447              		.loc 1 215 2 view .LVU412
 1448 0036 0320     		movs	r0, #3
 1449 0038 FFF7FEFF 		bl	BMP180_SetOversampling
 1450              	.LVL84:
 216:Core/Src/main.c ****   
 1451              		.loc 1 216 3 view .LVU413
 1452 003c FFF7FEFF 		bl	BMP180_UpdateCalibrationData
 1453              	.LVL85:
 218:Core/Src/main.c ****   {
 1454              		.loc 1 218 3 view .LVU414
 1455              	.LBB13:
 218:Core/Src/main.c ****   {
 1456              		.loc 1 218 7 view .LVU415
 218:Core/Src/main.c ****   {
 1457              		.loc 1 218 11 is_stmt 0 view .LVU416
 1458 0040 0025     		movs	r5, #0
 218:Core/Src/main.c ****   {
 1459              		.loc 1 218 3 view .LVU417
 1460 0042 1FE0     		b	.L88
 1461              	.LVL86:
 1462              	.L89:
 220:Core/Src/main.c ****       IMU.Gx_Callib+=IMU.Gx;
 1463              		.loc 1 220 7 is_stmt 1 discriminator 3 view .LVU418
 1464 0044 7F4C     		ldr	r4, .L92+12
 1465 0046 2046     		mov	r0, r4
 1466 0048 FFF7FEFF 		bl	MPU6050_Read
 1467              	.LVL87:
 221:Core/Src/main.c ****       IMU.Gy_Callib+=IMU.Gy;
 1468              		.loc 1 221 7 discriminator 3 view .LVU419
 221:Core/Src/main.c ****       IMU.Gy_Callib+=IMU.Gy;
 1469              		.loc 1 221 25 is_stmt 0 discriminator 3 view .LVU420
 1470 004c 94ED007A 		vldr.32	s14, [r4]
 221:Core/Src/main.c ****       IMU.Gy_Callib+=IMU.Gy;
 1471              		.loc 1 221 20 discriminator 3 view .LVU421
 1472 0050 D4ED037A 		vldr.32	s15, [r4, #12]
 1473 0054 77EE877A 		vadd.f32	s15, s15, s14
 1474 0058 C4ED037A 		vstr.32	s15, [r4, #12]
 222:Core/Src/main.c ****       IMU.Gz_Callib+=IMU.Gz;
 1475              		.loc 1 222 7 is_stmt 1 discriminator 3 view .LVU422
 222:Core/Src/main.c ****       IMU.Gz_Callib+=IMU.Gz;
 1476              		.loc 1 222 25 is_stmt 0 discriminator 3 view .LVU423
 1477 005c 94ED017A 		vldr.32	s14, [r4, #4]
 222:Core/Src/main.c ****       IMU.Gz_Callib+=IMU.Gz;
 1478              		.loc 1 222 20 discriminator 3 view .LVU424
 1479 0060 D4ED047A 		vldr.32	s15, [r4, #16]
 1480 0064 77EE877A 		vadd.f32	s15, s15, s14
 1481 0068 C4ED047A 		vstr.32	s15, [r4, #16]
 223:Core/Src/main.c ****       HAL_Delay(1);
 1482              		.loc 1 223 7 is_stmt 1 discriminator 3 view .LVU425
 223:Core/Src/main.c ****       HAL_Delay(1);
 1483              		.loc 1 223 25 is_stmt 0 discriminator 3 view .LVU426
 1484 006c 94ED027A 		vldr.32	s14, [r4, #8]
 223:Core/Src/main.c ****       HAL_Delay(1);
 1485              		.loc 1 223 20 discriminator 3 view .LVU427
 1486 0070 D4ED057A 		vldr.32	s15, [r4, #20]
 1487 0074 77EE877A 		vadd.f32	s15, s15, s14
ARM GAS  /tmp/ccpCfCrm.s 			page 47


 1488 0078 C4ED057A 		vstr.32	s15, [r4, #20]
 224:Core/Src/main.c ****   }
 1489              		.loc 1 224 7 is_stmt 1 discriminator 3 view .LVU428
 1490 007c 0120     		movs	r0, #1
 1491 007e FFF7FEFF 		bl	HAL_Delay
 1492              	.LVL88:
 218:Core/Src/main.c ****   {
 1493              		.loc 1 218 36 discriminator 3 view .LVU429
 218:Core/Src/main.c ****   {
 1494              		.loc 1 218 42 is_stmt 0 discriminator 3 view .LVU430
 1495 0082 0135     		adds	r5, r5, #1
 1496              	.LVL89:
 1497              	.L88:
 218:Core/Src/main.c ****   {
 1498              		.loc 1 218 21 is_stmt 1 discriminator 1 view .LVU431
 218:Core/Src/main.c ****   {
 1499              		.loc 1 218 3 is_stmt 0 discriminator 1 view .LVU432
 1500 0084 B5F5FA6F 		cmp	r5, #2000
 1501 0088 DCDB     		blt	.L89
 1502              	.LBE13:
 227:Core/Src/main.c ****   IMU.Gy_Callib/=2000;
 1503              		.loc 1 227 3 is_stmt 1 view .LVU433
 227:Core/Src/main.c ****   IMU.Gy_Callib/=2000;
 1504              		.loc 1 227 16 is_stmt 0 view .LVU434
 1505 008a 6E4B     		ldr	r3, .L92+12
 1506 008c D3ED036A 		vldr.32	s13, [r3, #12]
 1507 0090 DFED6D7A 		vldr.32	s15, .L92+16
 1508 0094 86EEA77A 		vdiv.f32	s14, s13, s15
 1509 0098 83ED037A 		vstr.32	s14, [r3, #12]
 228:Core/Src/main.c ****   IMU.Gz_Callib/=2000;
 1510              		.loc 1 228 3 is_stmt 1 view .LVU435
 228:Core/Src/main.c ****   IMU.Gz_Callib/=2000;
 1511              		.loc 1 228 16 is_stmt 0 view .LVU436
 1512 009c D3ED046A 		vldr.32	s13, [r3, #16]
 1513 00a0 86EEA77A 		vdiv.f32	s14, s13, s15
 1514 00a4 83ED047A 		vstr.32	s14, [r3, #16]
 229:Core/Src/main.c **** 
 1515              		.loc 1 229 3 is_stmt 1 view .LVU437
 229:Core/Src/main.c **** 
 1516              		.loc 1 229 16 is_stmt 0 view .LVU438
 1517 00a8 D3ED056A 		vldr.32	s13, [r3, #20]
 1518 00ac 86EEA77A 		vdiv.f32	s14, s13, s15
 1519 00b0 83ED057A 		vstr.32	s14, [r3, #20]
 1520              	.LVL90:
 1521              	.L90:
 236:Core/Src/main.c ****   {
 1522              		.loc 1 236 3 is_stmt 1 discriminator 1 view .LVU439
 1523              	.LBB14:
 238:Core/Src/main.c ****   float dt =(float)(current_time - last_time) / 1.0; // 250 Hz deriverive 
 1524              		.loc 1 238 5 discriminator 1 view .LVU440
 238:Core/Src/main.c ****   float dt =(float)(current_time - last_time) / 1.0; // 250 Hz deriverive 
 1525              		.loc 1 238 29 is_stmt 0 discriminator 1 view .LVU441
 1526 00b4 FFF7FEFF 		bl	HAL_GetTick
 1527              	.LVL91:
 1528 00b8 0546     		mov	r5, r0
 1529              	.LVL92:
 239:Core/Src/main.c ****   
ARM GAS  /tmp/ccpCfCrm.s 			page 48


 1530              		.loc 1 239 3 is_stmt 1 discriminator 1 view .LVU442
 239:Core/Src/main.c ****   
 1531              		.loc 1 239 34 is_stmt 0 discriminator 1 view .LVU443
 1532 00ba DFF8B881 		ldr	r8, .L92+60
 1533 00be D8F80030 		ldr	r3, [r8]
 1534 00c2 C31A     		subs	r3, r0, r3
 239:Core/Src/main.c ****   
 1535              		.loc 1 239 9 discriminator 1 view .LVU444
 1536 00c4 07EE903A 		vmov	s15, r3	@ int
 1537 00c8 B8EE678A 		vcvt.f32.u32	s16, s15
 1538              	.LVL93:
 241:Core/Src/main.c ****     IMU.Gx -= IMU.Gx_Callib;
 1539              		.loc 1 241 5 is_stmt 1 discriminator 1 view .LVU445
 1540 00cc 5D4C     		ldr	r4, .L92+12
 1541 00ce 2046     		mov	r0, r4
 1542              	.LVL94:
 241:Core/Src/main.c ****     IMU.Gx -= IMU.Gx_Callib;
 1543              		.loc 1 241 5 is_stmt 0 discriminator 1 view .LVU446
 1544 00d0 FFF7FEFF 		bl	MPU6050_Read
 1545              	.LVL95:
 242:Core/Src/main.c ****     IMU.Gy -= IMU.Gy_Callib;
 1546              		.loc 1 242 5 is_stmt 1 discriminator 1 view .LVU447
 242:Core/Src/main.c ****     IMU.Gy -= IMU.Gy_Callib;
 1547              		.loc 1 242 18 is_stmt 0 discriminator 1 view .LVU448
 1548 00d4 D4ED037A 		vldr.32	s15, [r4, #12]
 242:Core/Src/main.c ****     IMU.Gy -= IMU.Gy_Callib;
 1549              		.loc 1 242 12 discriminator 1 view .LVU449
 1550 00d8 D4ED008A 		vldr.32	s17, [r4]
 1551 00dc 78EEE78A 		vsub.f32	s17, s17, s15
 1552 00e0 C4ED008A 		vstr.32	s17, [r4]
 243:Core/Src/main.c ****     IMU.Gz -= IMU.Gz_Callib;
 1553              		.loc 1 243 5 is_stmt 1 discriminator 1 view .LVU450
 243:Core/Src/main.c ****     IMU.Gz -= IMU.Gz_Callib;
 1554              		.loc 1 243 18 is_stmt 0 discriminator 1 view .LVU451
 1555 00e4 94ED047A 		vldr.32	s14, [r4, #16]
 243:Core/Src/main.c ****     IMU.Gz -= IMU.Gz_Callib;
 1556              		.loc 1 243 12 discriminator 1 view .LVU452
 1557 00e8 D4ED017A 		vldr.32	s15, [r4, #4]
 1558 00ec 77EEC77A 		vsub.f32	s15, s15, s14
 1559 00f0 C4ED017A 		vstr.32	s15, [r4, #4]
 244:Core/Src/main.c ****     /* USER CODE END WHILE */
 1560              		.loc 1 244 5 is_stmt 1 discriminator 1 view .LVU453
 244:Core/Src/main.c ****     /* USER CODE END WHILE */
 1561              		.loc 1 244 18 is_stmt 0 discriminator 1 view .LVU454
 1562 00f4 94ED057A 		vldr.32	s14, [r4, #20]
 244:Core/Src/main.c ****     /* USER CODE END WHILE */
 1563              		.loc 1 244 12 discriminator 1 view .LVU455
 1564 00f8 D4ED027A 		vldr.32	s15, [r4, #8]
 1565 00fc 77EEC77A 		vsub.f32	s15, s15, s14
 1566 0100 C4ED027A 		vstr.32	s15, [r4, #8]
 247:Core/Src/main.c ****     KalmanX = Kalman_Filter(&Kalman, IMU.Gy, IMU.Pitch, dt);
 1567              		.loc 1 247 5 is_stmt 1 discriminator 1 view .LVU456
 247:Core/Src/main.c ****     KalmanX = Kalman_Filter(&Kalman, IMU.Gy, IMU.Pitch, dt);
 1568              		.loc 1 247 16 is_stmt 0 discriminator 1 view .LVU457
 1569 0104 206B     		ldr	r0, [r4, #48]	@ float
 1570 0106 FFF7FEFF 		bl	__aeabi_f2d
 1571              	.LVL96:
ARM GAS  /tmp/ccpCfCrm.s 			page 49


 1572 010a 41EC190B 		vmov	d9, r0, r1
 1573 010e 18EE900A 		vmov	r0, s17
 1574 0112 FFF7FEFF 		bl	__aeabi_f2d
 1575              	.LVL97:
 1576 0116 4D4F     		ldr	r7, .L92+20
 1577 0118 B0EE482A 		vmov.f32	s4, s16
 1578 011c B0EE491A 		vmov.f32	s2, s18
 1579 0120 F0EE691A 		vmov.f32	s3, s19
 1580 0124 41EC100B 		vmov	d0, r0, r1
 1581 0128 3846     		mov	r0, r7
 1582 012a FFF7FEFF 		bl	Kalman_Filter
 1583              	.LVL98:
 247:Core/Src/main.c ****     KalmanX = Kalman_Filter(&Kalman, IMU.Gy, IMU.Pitch, dt);
 1584              		.loc 1 247 14 discriminator 1 view .LVU458
 1585 012e 484E     		ldr	r6, .L92+24
 1586 0130 86ED000B 		vstr.64	d0, [r6]
 248:Core/Src/main.c **** 
 1587              		.loc 1 248 5 is_stmt 1 discriminator 1 view .LVU459
 248:Core/Src/main.c **** 
 1588              		.loc 1 248 41 is_stmt 0 discriminator 1 view .LVU460
 1589 0134 D4F80490 		ldr	r9, [r4, #4]	@ float
 248:Core/Src/main.c **** 
 1590              		.loc 1 248 15 discriminator 1 view .LVU461
 1591 0138 606B     		ldr	r0, [r4, #52]	@ float
 1592 013a FFF7FEFF 		bl	__aeabi_f2d
 1593              	.LVL99:
 1594 013e 41EC190B 		vmov	d9, r0, r1
 1595 0142 4846     		mov	r0, r9	@ float
 1596 0144 FFF7FEFF 		bl	__aeabi_f2d
 1597              	.LVL100:
 1598 0148 B0EE482A 		vmov.f32	s4, s16
 1599 014c B0EE491A 		vmov.f32	s2, s18
 1600 0150 F0EE691A 		vmov.f32	s3, s19
 1601 0154 41EC100B 		vmov	d0, r0, r1
 1602 0158 3846     		mov	r0, r7
 1603 015a FFF7FEFF 		bl	Kalman_Filter
 1604              	.LVL101:
 1605 015e B0EE401A 		vmov.f32	s2, s0
 1606 0162 F0EE601A 		vmov.f32	s3, s1
 248:Core/Src/main.c **** 
 1607              		.loc 1 248 13 discriminator 1 view .LVU462
 1608 0166 3B4F     		ldr	r7, .L92+28
 1609 0168 87ED000B 		vstr.64	d0, [r7]
 250:Core/Src/main.c ****     Pitch_Input = PID_Control(0, KalmanY, dt);
 1610              		.loc 1 250 5 is_stmt 1 discriminator 1 view .LVU463
 250:Core/Src/main.c ****     Pitch_Input = PID_Control(0, KalmanY, dt);
 1611              		.loc 1 250 19 is_stmt 0 discriminator 1 view .LVU464
 1612 016c 9FED329B 		vldr.64	d9, .L92
 1613 0170 B0EE482A 		vmov.f32	s4, s16
 1614 0174 B0EE490A 		vmov.f32	s0, s18
 1615 0178 F0EE690A 		vmov.f32	s1, s19
 1616 017c FFF7FEFF 		bl	PID_Control
 1617              	.LVL102:
 1618 0180 51EC100B 		vmov	r0, r1, d0
 1619 0184 FFF7FEFF 		bl	__aeabi_d2f
 1620              	.LVL103:
 250:Core/Src/main.c ****     Pitch_Input = PID_Control(0, KalmanY, dt);
ARM GAS  /tmp/ccpCfCrm.s 			page 50


 1621              		.loc 1 250 17 discriminator 1 view .LVU465
 1622 0188 DFF8EC90 		ldr	r9, .L92+64
 1623 018c C9F80000 		str	r0, [r9]	@ float
 251:Core/Src/main.c ****  
 1624              		.loc 1 251 5 is_stmt 1 discriminator 1 view .LVU466
 251:Core/Src/main.c ****  
 1625              		.loc 1 251 19 is_stmt 0 discriminator 1 view .LVU467
 1626 0190 B0EE482A 		vmov.f32	s4, s16
 1627 0194 96ED001B 		vldr.64	d1, [r6]
 1628 0198 B0EE490A 		vmov.f32	s0, s18
 1629 019c F0EE690A 		vmov.f32	s1, s19
 1630 01a0 FFF7FEFF 		bl	PID_Control
 1631              	.LVL104:
 1632 01a4 51EC100B 		vmov	r0, r1, d0
 1633 01a8 FFF7FEFF 		bl	__aeabi_d2f
 1634              	.LVL105:
 1635 01ac 0446     		mov	r4, r0	@ float
 251:Core/Src/main.c ****  
 1636              		.loc 1 251 17 discriminator 1 view .LVU468
 1637 01ae 2A4B     		ldr	r3, .L92+32
 1638 01b0 1860     		str	r0, [r3]	@ float
 253:Core/Src/main.c ****     last_time = current_time;
 1639              		.loc 1 253 5 is_stmt 1 discriminator 1 view .LVU469
 1640 01b2 2A4B     		ldr	r3, .L92+36
 1641 01b4 1868     		ldr	r0, [r3]	@ float
 1642 01b6 FFF7FEFF 		bl	__aeabi_f2d
 1643              	.LVL106:
 1644 01ba 41EC190B 		vmov	d9, r0, r1
 1645 01be 2046     		mov	r0, r4	@ float
 1646 01c0 FFF7FEFF 		bl	__aeabi_f2d
 1647              	.LVL107:
 1648 01c4 41EC180B 		vmov	d8, r0, r1
 1649              	.LVL108:
 253:Core/Src/main.c ****     last_time = current_time;
 1650              		.loc 1 253 5 is_stmt 0 discriminator 1 view .LVU470
 1651 01c8 D9F80000 		ldr	r0, [r9]	@ float
 1652 01cc FFF7FEFF 		bl	__aeabi_f2d
 1653              	.LVL109:
 1654 01d0 B0EE492A 		vmov.f32	s4, s18
 1655 01d4 F0EE692A 		vmov.f32	s5, s19
 1656 01d8 B0EE481A 		vmov.f32	s2, s16
 1657 01dc F0EE681A 		vmov.f32	s3, s17
 1658 01e0 41EC100B 		vmov	d0, r0, r1
 1659 01e4 1E4B     		ldr	r3, .L92+40
 1660 01e6 1888     		ldrh	r0, [r3]
 1661 01e8 FFF7FEFF 		bl	motorControl
 1662              	.LVL110:
 254:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 1663              		.loc 1 254 5 is_stmt 1 discriminator 1 view .LVU471
 254:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 1664              		.loc 1 254 15 is_stmt 0 discriminator 1 view .LVU472
 1665 01ec C8F80050 		str	r5, [r8]
 256:Core/Src/main.c ****     sprintf(Pitch,"Pitch_Input: %.2f\n",KalmanX);
 1666              		.loc 1 256 5 is_stmt 1 discriminator 1 view .LVU473
 1667 01f0 DFF88880 		ldr	r8, .L92+68
 1668 01f4 D6E90023 		ldrd	r2, [r6]
 1669 01f8 1A49     		ldr	r1, .L92+44
ARM GAS  /tmp/ccpCfCrm.s 			page 51


 1670 01fa 4046     		mov	r0, r8
 1671 01fc FFF7FEFF 		bl	sprintf
 1672              	.LVL111:
 257:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, Roll, sizeof(Roll),100);
 1673              		.loc 1 257 5 discriminator 1 view .LVU474
 1674 0200 194D     		ldr	r5, .L92+48
 1675              	.LVL112:
 257:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, Roll, sizeof(Roll),100);
 1676              		.loc 1 257 5 is_stmt 0 discriminator 1 view .LVU475
 1677 0202 D7E90023 		ldrd	r2, [r7]
 1678 0206 1949     		ldr	r1, .L92+52
 1679 0208 2846     		mov	r0, r5
 1680 020a FFF7FEFF 		bl	sprintf
 1681              	.LVL113:
 258:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, Pitch, sizeof(Pitch),100);
 1682              		.loc 1 258 5 is_stmt 1 discriminator 1 view .LVU476
 1683 020e 184C     		ldr	r4, .L92+56
 1684 0210 6423     		movs	r3, #100
 1685 0212 1E22     		movs	r2, #30
 1686 0214 4146     		mov	r1, r8
 1687 0216 2046     		mov	r0, r4
 1688 0218 FFF7FEFF 		bl	HAL_UART_Transmit
 1689              	.LVL114:
 259:Core/Src/main.c ****     /**
 1690              		.loc 1 259 5 discriminator 1 view .LVU477
 1691 021c 6423     		movs	r3, #100
 1692 021e 1E22     		movs	r2, #30
 1693 0220 2946     		mov	r1, r5
 1694 0222 2046     		mov	r0, r4
 1695 0224 FFF7FEFF 		bl	HAL_UART_Transmit
 1696              	.LVL115:
 268:Core/Src/main.c ****   }
 1697              		.loc 1 268 5 discriminator 1 view .LVU478
 1698 0228 4FF49670 		mov	r0, #300
 1699 022c FFF7FEFF 		bl	HAL_Delay
 1700              	.LVL116:
 1701              	.LBE14:
 236:Core/Src/main.c ****   {
 1702              		.loc 1 236 9 discriminator 1 view .LVU479
 1703 0230 40E7     		b	.L90
 1704              	.L93:
 1705 0232 00BFAFF3 		.align	3
 1705      0080
 1706              	.L92:
 1707 0238 00000000 		.word	0
 1708 023c 00000000 		.word	0
 1709 0240 00000000 		.word	.LANCHOR3
 1710 0244 00000000 		.word	.LANCHOR6
 1711 0248 0000FA44 		.word	1157234688
 1712 024c 00000000 		.word	.LANCHOR8
 1713 0250 00000000 		.word	.LANCHOR9
 1714 0254 00000000 		.word	.LANCHOR10
 1715 0258 00000000 		.word	.LANCHOR12
 1716 025c 00000000 		.word	.LANCHOR13
 1717 0260 00000000 		.word	.LANCHOR14
 1718 0264 00000000 		.word	.LC0
 1719 0268 00000000 		.word	.LANCHOR16
ARM GAS  /tmp/ccpCfCrm.s 			page 52


 1720 026c 14000000 		.word	.LC1
 1721 0270 00000000 		.word	.LANCHOR5
 1722 0274 00000000 		.word	.LANCHOR7
 1723 0278 00000000 		.word	.LANCHOR11
 1724 027c 00000000 		.word	.LANCHOR15
 1725              		.cfi_endproc
 1726              	.LFE132:
 1728              		.global	last_time
 1729              		.global	elapsedTimer
 1730              		.global	Pitch
 1731              		.global	Roll
 1732              		.global	Yaw_Input
 1733              		.global	Throttle_Input
 1734              		.global	Pitch_Input
 1735              		.global	Roll_Input
 1736              		.global	KalmanY
 1737              		.global	KalmanX
 1738              		.global	Kalman
 1739              		.global	motor
 1740              		.global	IMU
 1741              		.global	huart2
 1742              		.global	huart1
 1743              		.global	hdma_tim3_ch1_trig
 1744              		.global	hdma_tim3_ch2
 1745              		.global	hdma_tim2_up_ch3
 1746              		.global	hdma_tim2_ch2_ch4
 1747              		.global	htim3
 1748              		.global	htim2
 1749              		.global	hi2c1
 1750              		.section	.bss.IMU,"aw",%nobits
 1751              		.align	2
 1752              		.set	.LANCHOR6,. + 0
 1755              	IMU:
 1756 0000 00000000 		.space	64
 1756      00000000 
 1756      00000000 
 1756      00000000 
 1756      00000000 
 1757              		.section	.bss.KalmanX,"aw",%nobits
 1758              		.align	3
 1759              		.set	.LANCHOR10,. + 0
 1762              	KalmanX:
 1763 0000 00000000 		.space	8
 1763      00000000 
 1764              		.section	.bss.KalmanY,"aw",%nobits
 1765              		.align	3
 1766              		.set	.LANCHOR9,. + 0
 1769              	KalmanY:
 1770 0000 00000000 		.space	8
 1770      00000000 
 1771              		.section	.bss.Pitch,"aw",%nobits
 1772              		.align	2
 1773              		.set	.LANCHOR16,. + 0
 1776              	Pitch:
 1777 0000 00000000 		.space	30
 1777      00000000 
 1777      00000000 
ARM GAS  /tmp/ccpCfCrm.s 			page 53


 1777      00000000 
 1777      00000000 
 1778              		.section	.bss.Pitch_Input,"aw",%nobits
 1779              		.align	2
 1780              		.set	.LANCHOR12,. + 0
 1783              	Pitch_Input:
 1784 0000 00000000 		.space	4
 1785              		.section	.bss.Roll,"aw",%nobits
 1786              		.align	2
 1787              		.set	.LANCHOR15,. + 0
 1790              	Roll:
 1791 0000 00000000 		.space	30
 1791      00000000 
 1791      00000000 
 1791      00000000 
 1791      00000000 
 1792              		.section	.bss.Roll_Input,"aw",%nobits
 1793              		.align	2
 1794              		.set	.LANCHOR11,. + 0
 1797              	Roll_Input:
 1798 0000 00000000 		.space	4
 1799              		.section	.bss.Yaw_Input,"aw",%nobits
 1800              		.align	2
 1801              		.set	.LANCHOR13,. + 0
 1804              	Yaw_Input:
 1805 0000 00000000 		.space	4
 1806              		.section	.bss.elapsedTimer,"aw",%nobits
 1807              		.align	2
 1810              	elapsedTimer:
 1811 0000 00000000 		.space	30
 1811      00000000 
 1811      00000000 
 1811      00000000 
 1811      00000000 
 1812              		.section	.bss.hdma_tim2_ch2_ch4,"aw",%nobits
 1813              		.align	2
 1816              	hdma_tim2_ch2_ch4:
 1817 0000 00000000 		.space	96
 1817      00000000 
 1817      00000000 
 1817      00000000 
 1817      00000000 
 1818              		.section	.bss.hdma_tim2_up_ch3,"aw",%nobits
 1819              		.align	2
 1822              	hdma_tim2_up_ch3:
 1823 0000 00000000 		.space	96
 1823      00000000 
 1823      00000000 
 1823      00000000 
 1823      00000000 
 1824              		.section	.bss.hdma_tim3_ch1_trig,"aw",%nobits
 1825              		.align	2
 1828              	hdma_tim3_ch1_trig:
 1829 0000 00000000 		.space	96
 1829      00000000 
 1829      00000000 
 1829      00000000 
ARM GAS  /tmp/ccpCfCrm.s 			page 54


 1829      00000000 
 1830              		.section	.bss.hdma_tim3_ch2,"aw",%nobits
 1831              		.align	2
 1834              	hdma_tim3_ch2:
 1835 0000 00000000 		.space	96
 1835      00000000 
 1835      00000000 
 1835      00000000 
 1835      00000000 
 1836              		.section	.bss.hi2c1,"aw",%nobits
 1837              		.align	2
 1838              		.set	.LANCHOR3,. + 0
 1841              	hi2c1:
 1842 0000 00000000 		.space	84
 1842      00000000 
 1842      00000000 
 1842      00000000 
 1842      00000000 
 1843              		.section	.bss.htim2,"aw",%nobits
 1844              		.align	2
 1845              		.set	.LANCHOR1,. + 0
 1848              	htim2:
 1849 0000 00000000 		.space	72
 1849      00000000 
 1849      00000000 
 1849      00000000 
 1849      00000000 
 1850              		.section	.bss.htim3,"aw",%nobits
 1851              		.align	2
 1852              		.set	.LANCHOR2,. + 0
 1855              	htim3:
 1856 0000 00000000 		.space	72
 1856      00000000 
 1856      00000000 
 1856      00000000 
 1856      00000000 
 1857              		.section	.bss.huart1,"aw",%nobits
 1858              		.align	2
 1859              		.set	.LANCHOR4,. + 0
 1862              	huart1:
 1863 0000 00000000 		.space	68
 1863      00000000 
 1863      00000000 
 1863      00000000 
 1863      00000000 
 1864              		.section	.bss.huart2,"aw",%nobits
 1865              		.align	2
 1866              		.set	.LANCHOR5,. + 0
 1869              	huart2:
 1870 0000 00000000 		.space	68
 1870      00000000 
 1870      00000000 
 1870      00000000 
 1870      00000000 
 1871              		.section	.bss.last_time,"aw",%nobits
 1872              		.align	2
 1873              		.set	.LANCHOR7,. + 0
ARM GAS  /tmp/ccpCfCrm.s 			page 55


 1876              	last_time:
 1877 0000 00000000 		.space	4
 1878              		.section	.data.Kalman,"aw"
 1879              		.align	2
 1880              		.set	.LANCHOR8,. + 0
 1883              	Kalman:
 1884 0000 00000000 		.space	32
 1884      00000000 
 1884      00000000 
 1884      00000000 
 1884      00000000 
 1885 0020 6F12833A 		.word	981668463
 1886 0024 A69B443B 		.word	994352038
 1887 0028 0AD7233C 		.word	1008981770
 1888              		.section	.data.Throttle_Input,"aw"
 1889              		.align	1
 1890              		.set	.LANCHOR14,. + 0
 1893              	Throttle_Input:
 1894 0000 6400     		.short	100
 1895              		.section	.data.motor,"aw"
 1896              		.align	2
 1897              		.set	.LANCHOR0,. + 0
 1900              	motor:
 1901 0000 00000000 		.space	8
 1901      00000000 
 1902 0008 00000041 		.word	1090519040
 1903 000c 00007041 		.word	1097859072
 1904 0010 0000803F 		.word	1065353216
 1905 0014 00000000 		.space	16
 1905      00000000 
 1905      00000000 
 1905      00000000 
 1906              		.text
 1907              	.Letext0:
 1908              		.file 3 "/home/triet/Documents/gcc-arm-none-eabi-10.3-2021.10-x86_64-linux/gcc-arm-none-eabi-10.3-
 1909              		.file 4 "/home/triet/Documents/gcc-arm-none-eabi-10.3-2021.10-x86_64-linux/gcc-arm-none-eabi-10.3-
 1910              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1911              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1912              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1913              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1914              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1915              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1916              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1917              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1918              		.file 13 "Core/Inc/mpu6050.h"
 1919              		.file 14 "Core/Inc/kalman_filter.h"
 1920              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1921              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1922              		.file 17 "Core/Inc/main.h"
 1923              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h"
 1924              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1925              		.file 20 "<built-in>"
 1926              		.file 21 "Core/Inc/bmp180_for_stm32_hal.h"
ARM GAS  /tmp/ccpCfCrm.s 			page 56


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccpCfCrm.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccpCfCrm.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccpCfCrm.s:111    .text.MX_GPIO_Init:000000000000005c $d
     /tmp/ccpCfCrm.s:116    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccpCfCrm.s:121    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccpCfCrm.s:202    .text.MX_DMA_Init:0000000000000060 $d
     /tmp/ccpCfCrm.s:210    .text.PID_Control:0000000000000000 $t
     /tmp/ccpCfCrm.s:216    .text.PID_Control:0000000000000000 PID_Control
     /tmp/ccpCfCrm.s:327    .text.PID_Control:00000000000000b8 $d
     /tmp/ccpCfCrm.s:335    .text.motorControl:0000000000000000 $t
     /tmp/ccpCfCrm.s:341    .text.motorControl:0000000000000000 motorControl
     /tmp/ccpCfCrm.s:602    .text.motorControl:0000000000000170 $d
     /tmp/ccpCfCrm.s:609    .text.Error_Handler:0000000000000000 $t
     /tmp/ccpCfCrm.s:615    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccpCfCrm.s:647    .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/ccpCfCrm.s:652    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/ccpCfCrm.s:710    .text.MX_I2C1_Init:000000000000002c $d
     /tmp/ccpCfCrm.s:717    .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/ccpCfCrm.s:722    .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/ccpCfCrm.s:777    .text.MX_USART1_UART_Init:000000000000002c $d
     /tmp/ccpCfCrm.s:783    .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccpCfCrm.s:788    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccpCfCrm.s:843    .text.MX_USART2_UART_Init:000000000000002c $d
     /tmp/ccpCfCrm.s:849    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccpCfCrm.s:854    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccpCfCrm.s:1021   .text.MX_TIM2_Init:00000000000000b0 $d
     /tmp/ccpCfCrm.s:1026   .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/ccpCfCrm.s:1031   .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/ccpCfCrm.s:1197   .text.MX_TIM3_Init:00000000000000ac $d
     /tmp/ccpCfCrm.s:1203   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccpCfCrm.s:1209   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccpCfCrm.s:1369   .text.SystemClock_Config:00000000000000ac $d
     /tmp/ccpCfCrm.s:1376   .rodata.main.str1.4:0000000000000000 $d
     /tmp/ccpCfCrm.s:1383   .text.main:0000000000000000 $t
     /tmp/ccpCfCrm.s:1389   .text.main:0000000000000000 main
     /tmp/ccpCfCrm.s:1707   .text.main:0000000000000238 $d
     /tmp/ccpCfCrm.s:1876   .bss.last_time:0000000000000000 last_time
     /tmp/ccpCfCrm.s:1810   .bss.elapsedTimer:0000000000000000 elapsedTimer
     /tmp/ccpCfCrm.s:1776   .bss.Pitch:0000000000000000 Pitch
     /tmp/ccpCfCrm.s:1790   .bss.Roll:0000000000000000 Roll
     /tmp/ccpCfCrm.s:1804   .bss.Yaw_Input:0000000000000000 Yaw_Input
     /tmp/ccpCfCrm.s:1893   .data.Throttle_Input:0000000000000000 Throttle_Input
     /tmp/ccpCfCrm.s:1783   .bss.Pitch_Input:0000000000000000 Pitch_Input
     /tmp/ccpCfCrm.s:1797   .bss.Roll_Input:0000000000000000 Roll_Input
     /tmp/ccpCfCrm.s:1769   .bss.KalmanY:0000000000000000 KalmanY
     /tmp/ccpCfCrm.s:1762   .bss.KalmanX:0000000000000000 KalmanX
     /tmp/ccpCfCrm.s:1883   .data.Kalman:0000000000000000 Kalman
     /tmp/ccpCfCrm.s:1900   .data.motor:0000000000000000 motor
     /tmp/ccpCfCrm.s:1755   .bss.IMU:0000000000000000 IMU
     /tmp/ccpCfCrm.s:1869   .bss.huart2:0000000000000000 huart2
     /tmp/ccpCfCrm.s:1862   .bss.huart1:0000000000000000 huart1
     /tmp/ccpCfCrm.s:1828   .bss.hdma_tim3_ch1_trig:0000000000000000 hdma_tim3_ch1_trig
     /tmp/ccpCfCrm.s:1834   .bss.hdma_tim3_ch2:0000000000000000 hdma_tim3_ch2
     /tmp/ccpCfCrm.s:1822   .bss.hdma_tim2_up_ch3:0000000000000000 hdma_tim2_up_ch3
     /tmp/ccpCfCrm.s:1816   .bss.hdma_tim2_ch2_ch4:0000000000000000 hdma_tim2_ch2_ch4
ARM GAS  /tmp/ccpCfCrm.s 			page 57


     /tmp/ccpCfCrm.s:1855   .bss.htim3:0000000000000000 htim3
     /tmp/ccpCfCrm.s:1848   .bss.htim2:0000000000000000 htim2
     /tmp/ccpCfCrm.s:1841   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccpCfCrm.s:1751   .bss.IMU:0000000000000000 $d
     /tmp/ccpCfCrm.s:1758   .bss.KalmanX:0000000000000000 $d
     /tmp/ccpCfCrm.s:1765   .bss.KalmanY:0000000000000000 $d
     /tmp/ccpCfCrm.s:1772   .bss.Pitch:0000000000000000 $d
     /tmp/ccpCfCrm.s:1779   .bss.Pitch_Input:0000000000000000 $d
     /tmp/ccpCfCrm.s:1786   .bss.Roll:0000000000000000 $d
     /tmp/ccpCfCrm.s:1793   .bss.Roll_Input:0000000000000000 $d
     /tmp/ccpCfCrm.s:1800   .bss.Yaw_Input:0000000000000000 $d
     /tmp/ccpCfCrm.s:1807   .bss.elapsedTimer:0000000000000000 $d
     /tmp/ccpCfCrm.s:1813   .bss.hdma_tim2_ch2_ch4:0000000000000000 $d
     /tmp/ccpCfCrm.s:1819   .bss.hdma_tim2_up_ch3:0000000000000000 $d
     /tmp/ccpCfCrm.s:1825   .bss.hdma_tim3_ch1_trig:0000000000000000 $d
     /tmp/ccpCfCrm.s:1831   .bss.hdma_tim3_ch2:0000000000000000 $d
     /tmp/ccpCfCrm.s:1837   .bss.hi2c1:0000000000000000 $d
     /tmp/ccpCfCrm.s:1844   .bss.htim2:0000000000000000 $d
     /tmp/ccpCfCrm.s:1851   .bss.htim3:0000000000000000 $d
     /tmp/ccpCfCrm.s:1858   .bss.huart1:0000000000000000 $d
     /tmp/ccpCfCrm.s:1865   .bss.huart2:0000000000000000 $d
     /tmp/ccpCfCrm.s:1872   .bss.last_time:0000000000000000 $d
     /tmp/ccpCfCrm.s:1879   .data.Kalman:0000000000000000 $d
     /tmp/ccpCfCrm.s:1889   .data.Throttle_Input:0000000000000000 $d
     /tmp/ccpCfCrm.s:1896   .data.motor:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
__aeabi_dsub
__aeabi_d2iz
__aeabi_f2d
__aeabi_i2d
__aeabi_dadd
__aeabi_d2uiz
HAL_TIM_PWM_Start
HAL_I2C_Init
HAL_UART_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
memset
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
HAL_RCC_ClockConfig
__aeabi_d2f
HAL_Init
MPU6050_Init
BMP180_Init
BMP180_SetOversampling
BMP180_UpdateCalibrationData
MPU6050_Read
HAL_Delay
HAL_GetTick
ARM GAS  /tmp/ccpCfCrm.s 			page 58


Kalman_Filter
sprintf
HAL_UART_Transmit
