// Seed: 175059960
module module_0 (
    input  wire  id_0,
    input  wand  id_1,
    output wand  id_2,
    output uwire id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  uwire id_6,
    output uwire id_7,
    input  tri   id_8
);
endmodule
module module_1 (
    input wire  id_0,
    input uwire id_1
);
  wand id_3, id_4, id_5, id_6, id_7, id_8;
  tri0 id_9, id_10, id_11, id_12 = id_11, id_13;
  module_0(
      id_11, id_5, id_8, id_5, id_11, id_12, id_7, id_12, id_10
  );
  assign id_12 = id_4;
  wire id_14;
  wire id_15, id_16, id_17, id_18;
  tri id_19 = id_0;
  assign id_3 = 1;
  id_20(
      id_1, 1'd0, id_4, id_1
  );
  assign id_5 = 1;
endmodule
