{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686670889666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686670889666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 17:41:29 2023 " "Processing started: Tue Jun 13 17:41:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686670889666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670889666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670889666 ""}
{ "Info" "IQEXE_INI_FILE" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/quartus.ini " "Using INI file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670889666 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670890020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686670890097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686670890097 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "fir.qsys " "Elaborating Platform Designer system entity \"fir.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670903318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:41:49 Progress: Loading fir/fir.qsys " "2023.06.13.17:41:49 Progress: Loading fir/fir.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670909082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:41:49 Progress: Reading input file " "2023.06.13.17:41:49 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670909975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:41:50 Progress: Adding fir_internal_inst \[fir_internal 1.0\] " "2023.06.13.17:41:50 Progress: Adding fir_internal_inst \[fir_internal 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670910053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:41:51 Progress: Parameterizing module fir_internal_inst " "2023.06.13.17:41:51 Progress: Parameterizing module fir_internal_inst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670911300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:41:51 Progress: Building connections " "2023.06.13.17:41:51 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670911306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:41:51 Progress: Parameterizing connections " "2023.06.13.17:41:51 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670911307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:41:51 Progress: Validating " "2023.06.13.17:41:51 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670911339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:41:51 Progress: Done reading input file " "2023.06.13.17:41:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670911490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fir: Generating fir \"fir\" for QUARTUS_SYNTH " "Fir: Generating fir \"fir\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670912588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fir_internal_inst: \"fir\" instantiated fir_internal \"fir_internal_inst\" " "Fir_internal_inst: \"fir\" instantiated fir_internal \"fir_internal_inst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670914845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fir: Done \"fir\" with 2 modules, 164 files " "Fir: Done \"fir\" with 2 modules, 164 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670914949 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "fir.qsys " "Finished elaborating Platform Designer system entity \"fir.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670915706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_compile.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_compile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quartus_compile " "Found entity 1: quartus_compile" {  } { { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/quartus_compile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670915865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670915877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_aligned_burst_coalesced_lsu.v 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/fir/submodules/acl_aligned_burst_coalesced_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_aligned_burst_coalesced_lsu " "Found entity 1: acl_aligned_burst_coalesced_lsu" {  } { { "db/ip/fir/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_aligned_burst_coalesced_lsu.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915903 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_interface " "Found entity 2: avalon_interface" {  } { { "db/ip/fir/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_aligned_burst_coalesced_lsu.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915903 ""} { "Info" "ISGN_ENTITY_NAME" "3 valid_generator " "Found entity 3: valid_generator" {  } { { "db/ip/fir/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_aligned_burst_coalesced_lsu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915903 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_lsu_buffers " "Found entity 4: acl_lsu_buffers" {  } { { "db/ip/fir/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_aligned_burst_coalesced_lsu.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915903 ""} { "Info" "ISGN_ENTITY_NAME" "5 acl_burst_coalescer " "Found entity 5: acl_burst_coalescer" {  } { { "db/ip/fir/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_aligned_burst_coalesced_lsu.v" 767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915903 ""} { "Info" "ISGN_ENTITY_NAME" "6 acl_registered_comparison " "Found entity 6: acl_registered_comparison" {  } { { "db/ip/fir/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_aligned_burst_coalesced_lsu.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670915903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_altera_syncram_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_altera_syncram_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_altera_syncram_wrapped " "Found entity 1: acl_altera_syncram_wrapped" {  } { { "db/ip/fir/submodules/acl_altera_syncram_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_altera_syncram_wrapped.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670915919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_arb2.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/fir/submodules/acl_arb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb2 " "Found entity 1: acl_arb2" {  } { { "db/ip/fir/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_arb2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915931 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_pipeline_reg " "Found entity 2: acl_arb_pipeline_reg" {  } { { "db/ip/fir/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_arb2.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915931 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_arb_staging_reg " "Found entity 3: acl_arb_staging_reg" {  } { { "db/ip/fir/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_arb2.v" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670915931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fir/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "db/ip/fir/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_arb_intf.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915935 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "db/ip/fir/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_arb_intf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670915935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "db/ip/fir/submodules/acl_avm_to_ic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_avm_to_ic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670915939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "db/ip/fir/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_data_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670915951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "db/ip/fir/submodules/acl_debug_mem.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_debug_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670915956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "db/ip/fir/submodules/acl_dspba_buffer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670915960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "db/ip/fir/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670915968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_ecc_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fir/submodules/acl_ecc_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_decoder " "Found entity 1: acl_ecc_decoder" {  } { { "db/ip/fir/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ecc_decoder.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915987 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_decoder " "Found entity 2: secded_decoder" {  } { { "db/ip/fir/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ecc_decoder.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670915987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_ecc_encoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fir/submodules/acl_ecc_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_encoder " "Found entity 1: acl_ecc_encoder" {  } { { "db/ip/fir/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ecc_encoder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915997 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_encoder " "Found entity 2: secded_encoder" {  } { { "db/ip/fir/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ecc_encoder.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670915997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670915997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_ecc_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/fir/submodules/acl_ecc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acl_ecc_pkg (SystemVerilog) (fir) " "Found design unit 1: acl_ecc_pkg (SystemVerilog) (fir)" {  } { { "db/ip/fir/submodules/acl_ecc_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ecc_pkg.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "db/ip/fir/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_enable_sink.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "db/ip/fir/submodules/acl_fanout_pipeline.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_ffwddst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_ffwddst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwddst " "Found entity 1: acl_ffwddst" {  } { { "db/ip/fir/submodules/acl_ffwddst.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ffwddst.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_ffwdsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_ffwdsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwdsrc " "Found entity 1: acl_ffwdsrc" {  } { { "db/ip/fir/submodules/acl_ffwdsrc.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ffwdsrc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "db/ip/fir/submodules/acl_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_fifo_stall_valid_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_fifo_stall_valid_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo_stall_valid_lookahead " "Found entity 1: acl_fifo_stall_valid_lookahead" {  } { { "db/ip/fir/submodules/acl_fifo_stall_valid_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_fifo_stall_valid_lookahead.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fir/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "db/ip/fir/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_high_speed_fifo.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916069 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "db/ip/fir/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_high_speed_fifo.sv" 1304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_ic_agent_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_ic_agent_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_endpoint " "Found entity 1: acl_ic_agent_endpoint" {  } { { "db/ip/fir/submodules/acl_ic_agent_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_agent_endpoint.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_ic_agent_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_ic_agent_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_rrp " "Found entity 1: acl_ic_agent_rrp" {  } { { "db/ip/fir/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_agent_rrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_ic_agent_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_ic_agent_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_wrp " "Found entity 1: acl_ic_agent_wrp" {  } { { "db/ip/fir/submodules/acl_ic_agent_wrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_agent_wrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID id acl_ic_host_endpoint.v(35) " "Verilog HDL Declaration information at acl_ic_host_endpoint.v(35): object \"ID\" differs only in case from object \"id\" in the same scope" {  } { { "db/ip/fir/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_host_endpoint.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686670916095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_ic_host_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_ic_host_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_host_endpoint " "Found entity 1: acl_ic_host_endpoint" {  } { { "db/ip/fir/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_host_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/fir/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "db/ip/fir/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_intf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916101 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "db/ip/fir/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_intf.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916101 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_host_intf " "Found entity 3: acl_ic_host_intf" {  } { { "db/ip/fir/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_intf.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_ic_to_avm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_ic_to_avm.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_to_avm " "Found entity 1: acl_ic_to_avm" {  } { { "db/ip/fir/submodules/acl_ic_to_avm.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_to_avm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_latency_one_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_one_ram_fifo " "Found entity 1: acl_latency_one_ram_fifo" {  } { { "db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_latency_zero_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_latency_zero_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_zero_ram_fifo " "Found entity 1: acl_latency_zero_ram_fifo" {  } { { "db/ip/fir/submodules/acl_latency_zero_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_latency_zero_ram_fifo.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/fir/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "db/ip/fir/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_lfsr.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916168 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "db/ip/fir/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_lfsr.sv" 1621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916168 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "db/ip/fir/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_lfsr.sv" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "db/ip/fir/submodules/acl_ll_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ll_fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "db/ip/fir/submodules/acl_ll_ram_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ll_ram_fifo.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "db/ip/fir/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_loop_limiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "db/ip/fir/submodules/acl_low_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_low_latency_fifo.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_mid_speed_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_mid_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mid_speed_fifo " "Found entity 1: acl_mid_speed_fifo" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_mlab_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_mlab_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mlab_fifo " "Found entity 1: acl_mlab_fifo" {  } { { "db/ip/fir/submodules/acl_mlab_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mlab_fifo.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_parameter_assert.svh 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fir/submodules/acl_parameter_assert.svh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "db/ip/fir/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_pipeline.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(62) " "Verilog HDL Declaration information at acl_pop.v(62): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "db/ip/fir/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_pop.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686670916262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "db/ip/fir/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_pop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916263 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(147) " "Verilog HDL warning at acl_push.v(147): extended using \"x\" or \"z\"" {  } { { "db/ip/fir/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_push.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686670916273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "db/ip/fir/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_push.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_reset_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "db/ip/fir/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_reset_handler.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "db/ip/fir/submodules/acl_reset_wire.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_scfifo_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_scfifo_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_scfifo_wrapped " "Found entity 1: acl_scfifo_wrapped" {  } { { "db/ip/fir/submodules/acl_scfifo_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_scfifo_wrapped.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_shift_register_no_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_shift_register_no_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register_no_reset " "Found entity 1: acl_shift_register_no_reset" {  } { { "db/ip/fir/submodules/acl_shift_register_no_reset.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_shift_register_no_reset.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "db/ip/fir/submodules/acl_staging_reg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_staging_reg.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "db/ip/fir/submodules/acl_std_synchronizer_nocut.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_std_synchronizer_nocut.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "db/ip/fir/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "db/ip/fir/submodules/acl_toggle_detect.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_toggle_detect.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "db/ip/fir/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_token_fifo_counter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "db/ip/fir/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_valid_fifo_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "db/ip/fir/submodules/acl_zero_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_zero_latency_fifo.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/fir/submodules/dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay_ver " "Found entity 1: dspba_delay_ver" {  } { { "db/ip/fir/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/dspba_library_ver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916403 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg_ver " "Found entity 2: dspba_sync_reg_ver" {  } { { "db/ip/fir/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/dspba_library_ver.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916403 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "db/ip/fir/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/dspba_library_ver.sv" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916403 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_dcfifo_mixed_widths " "Found entity 4: dspba_dcfifo_mixed_widths" {  } { { "db/ip/fir/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/dspba_library_ver.sv" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_b0_runonce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_b0_runonce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_B0_runOnce_branch " "Found entity 1: fir_B0_runOnce_branch" {  } { { "db/ip/fir/submodules/fir_b0_runonce_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_b0_runonce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_b0_runonce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_b0_runonce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_B0_runOnce_merge " "Found entity 1: fir_B0_runOnce_merge" {  } { { "db/ip/fir/submodules/fir_b0_runonce_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_b0_runonce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_b0_runonce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_b0_runonce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_B0_runOnce_merge_reg " "Found entity 1: fir_B0_runOnce_merge_reg" {  } { { "db/ip/fir/submodules/fir_b0_runonce_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_b0_runonce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_b1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_b1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_B1_start_branch " "Found entity 1: fir_B1_start_branch" {  } { { "db/ip/fir/submodules/fir_b1_start_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_b1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_b1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_b1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_B1_start_merge " "Found entity 1: fir_B1_start_merge" {  } { { "db/ip/fir/submodules/fir_b1_start_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_b1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_b1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_b1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_B1_start_merge_reg " "Found entity 1: fir_B1_start_merge_reg" {  } { { "db/ip/fir/submodules/fir_b1_start_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_b1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_b2_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_b2_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_B2_branch " "Found entity 1: fir_B2_branch" {  } { { "db/ip/fir/submodules/fir_b2_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_b2_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_b2_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_b2_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_B2_merge " "Found entity 1: fir_B2_merge" {  } { { "db/ip/fir/submodules/fir_b2_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_b2_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_b2_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_b2_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_B2_merge_reg " "Found entity 1: fir_B2_merge_reg" {  } { { "db/ip/fir/submodules/fir_b2_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_b2_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_b3_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_b3_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_B3_branch " "Found entity 1: fir_B3_branch" {  } { { "db/ip/fir/submodules/fir_b3_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_b3_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_b3_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_b3_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_B3_merge " "Found entity 1: fir_B3_merge" {  } { { "db/ip/fir/submodules/fir_b3_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_b3_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_bb_b0_runonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_bb_b0_runonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_bb_B0_runOnce " "Found entity 1: fir_bb_B0_runOnce" {  } { { "db/ip/fir/submodules/fir_bb_b0_runonce.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b0_runonce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_bb_b0_runonce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_bb_b0_runonce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_bb_B0_runOnce_stall_region " "Found entity 1: fir_bb_B0_runOnce_stall_region" {  } { { "db/ip/fir/submodules/fir_bb_b0_runonce_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b0_runonce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_bb_b1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_bb_b1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_bb_B1_start " "Found entity 1: fir_bb_B1_start" {  } { { "db/ip/fir/submodules/fir_bb_b1_start.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_bb_b1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_bb_b1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_bb_B1_start_stall_region " "Found entity 1: fir_bb_B1_start_stall_region" {  } { { "db/ip/fir/submodules/fir_bb_b1_start_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_bb_b2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_bb_b2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_bb_B2 " "Found entity 1: fir_bb_B2" {  } { { "db/ip/fir/submodules/fir_bb_b2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_bb_b2_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_bb_b2_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_bb_B2_sr_1 " "Found entity 1: fir_bb_B2_sr_1" {  } { { "db/ip/fir/submodules/fir_bb_b2_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b2_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_bb_b2_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_bb_b2_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_bb_B2_stall_region " "Found entity 1: fir_bb_B2_stall_region" {  } { { "db/ip/fir/submodules/fir_bb_b2_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b2_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_bb_b3.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_bb_b3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_bb_B3 " "Found entity 1: fir_bb_B3" {  } { { "db/ip/fir/submodules/fir_bb_b3.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_bb_b3_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_bb_b3_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_bb_B3_sr_0 " "Found entity 1: fir_bb_B3_sr_0" {  } { { "db/ip/fir/submodules/fir_bb_b3_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b3_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_bb_b3_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_bb_b3_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_bb_B3_stall_region " "Found entity 1: fir_bb_B3_stall_region" {  } { { "db/ip/fir/submodules/fir_bb_b3_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b3_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_function " "Found entity 1: fir_function" {  } { { "db/ip/fir/submodules/fir_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_function_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_function_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_function_wrapper " "Found entity 1: fir_function_wrapper" {  } { { "db/ip/fir/submodules/fir_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function_wrapper.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_iord_bl_call_unnamed_fir2_fir0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_iord_bl_call_unnamed_fir2_fir0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_iord_bl_call_unnamed_fir2_fir0 " "Found entity 1: fir_i_iord_bl_call_unnamed_fir2_fir0" {  } { { "db/ip/fir/submodules/fir_i_iord_bl_call_unnamed_fir2_fir0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_iord_bl_call_unnamed_fir2_fir0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_iowr_bl_return_unnamed_fir11_fir0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_iowr_bl_return_unnamed_fir11_fir0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_iowr_bl_return_unnamed_fir11_fir0 " "Found entity 1: fir_i_iowr_bl_return_unnamed_fir11_fir0" {  } { { "db/ip/fir/submodules/fir_i_iowr_bl_return_unnamed_fir11_fir0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_iowr_bl_return_unnamed_fir11_fir0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_dest_i32_add3_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_dest_i32_add3_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_ffwd_dest_i32_add3_0 " "Found entity 1: fir_i_llvm_fpga_ffwd_dest_i32_add3_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_dest_i32_add3_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_dest_i32_add3_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0 " "Found entity 1: fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0 " "Found entity 1: fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0 " "Found entity 1: fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_fir0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_fir0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_fir0 " "Found entity 1: fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_fir0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_fir0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_fir0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0 " "Found entity 1: fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_mem_unnamed_7_fir0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_mem_unnamed_7_fir0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_mem_unnamed_7_fir0 " "Found entity 1: fir_i_llvm_fpga_mem_unnamed_7_fir0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_mem_unnamed_7_fir0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_mem_unnamed_7_fir0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_mem_unnamed_8_fir0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_mem_unnamed_8_fir0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_mem_unnamed_8_fir0 " "Found entity 1: fir_i_llvm_fpga_mem_unnamed_8_fir0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_mem_unnamed_8_fir0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_mem_unnamed_8_fir0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going6_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going6_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_pipeline_keep_going6_0 " "Found entity 1: fir_i_llvm_fpga_pipeline_keep_going6_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going6_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going6_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going6_1_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going6_1_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_pipeline_keep_going6_1_sr " "Found entity 1: fir_i_llvm_fpga_pipeline_keep_going6_1_sr" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going6_1_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going6_1_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going6_1_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going6_1_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_pipeline_keep_going6_1_valid_fifo " "Found entity 1: fir_i_llvm_fpga_pipeline_keep_going6_1_valid_fifo" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going6_1_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going6_1_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_pipeline_keep_going_0 " "Found entity 1: fir_i_llvm_fpga_pipeline_keep_going_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going_6_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going_6_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_pipeline_keep_going_6_sr " "Found entity 1: fir_i_llvm_fpga_pipeline_keep_going_6_sr" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going_6_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going_6_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_pipeline_keep_going_6_valid_fifo " "Found entity 1: fir_i_llvm_fpga_pipeline_keep_going_6_valid_fifo" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0 " "Found entity 1: fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_pop_i32_i_019_pop8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_pop_i32_i_019_pop8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_pop_i32_i_019_pop8_0 " "Found entity 1: fir_i_llvm_fpga_pop_i32_i_019_pop8_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pop_i32_i_019_pop8_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pop_i32_i_019_pop8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_pop_i32_tmp_020_pop7_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_pop_i32_tmp_020_pop7_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_pop_i32_tmp_020_pop7_0 " "Found entity 1: fir_i_llvm_fpga_pop_i32_tmp_020_pop7_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pop_i32_tmp_020_pop7_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pop_i32_tmp_020_pop7_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_pop_i4_cleanups_pop10_0 " "Found entity 1: fir_i_llvm_fpga_pop_i4_cleanups_pop10_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_pop_i4_initerations_pop9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_pop_i4_initerations_pop9_0 " "Found entity 1: fir_i_llvm_fpga_pop_i4_initerations_pop9_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 " "Found entity 1: fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg " "Found entity 1: fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_pop_token_i1_wt_limpop_0 " "Found entity 1: fir_i_llvm_fpga_pop_token_i1_wt_limpop_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg " "Found entity 1: fir_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0 " "Found entity 1: fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_lastiniteration_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_lastiniteration_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_push_i1_lastiniteration_0 " "Found entity 1: fir_i_llvm_fpga_push_i1_lastiniteration_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_lastiniteration_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_lastiniteration_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_notexitcond7_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_notexitcond7_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_push_i1_notexitcond7_0 " "Found entity 1: fir_i_llvm_fpga_push_i1_notexitcond7_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_notexitcond7_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_notexitcond7_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_notexitcond_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_notexitcond_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_push_i1_notexitcond_0 " "Found entity 1: fir_i_llvm_fpga_push_i1_notexitcond_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_notexitcond_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_notexitcond_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_push_i32_i_019_push8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_push_i32_i_019_push8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_push_i32_i_019_push8_0 " "Found entity 1: fir_i_llvm_fpga_push_i32_i_019_push8_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_i32_i_019_push8_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_i32_i_019_push8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_push_i32_tmp_020_push7_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_push_i32_tmp_020_push7_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_push_i32_tmp_020_push7_0 " "Found entity 1: fir_i_llvm_fpga_push_i32_tmp_020_push7_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_i32_tmp_020_push7_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_i32_tmp_020_push7_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_push_i4_cleanups_push10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_push_i4_cleanups_push10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_push_i4_cleanups_push10_0 " "Found entity 1: fir_i_llvm_fpga_push_i4_cleanups_push10_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_i4_cleanups_push10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_i4_cleanups_push10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_push_i4_initerations_push9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_push_i4_initerations_push9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_push_i4_initerations_push9_0 " "Found entity 1: fir_i_llvm_fpga_push_i4_initerations_push9_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_i4_initerations_push9_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_i4_initerations_push9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_throttle_push_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_throttle_push_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_push_token_i1_throttle_push_0 " "Found entity 1: fir_i_llvm_fpga_push_token_i1_throttle_push_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_push_token_i1_throttle_push_2_reg " "Found entity 1: fir_i_llvm_fpga_push_token_i1_throttle_push_2_reg" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_wt_limpush_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_push_token_i1_wt_limpush_0 " "Found entity 1: fir_i_llvm_fpga_push_token_i1_wt_limpush_0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_push_token_i1_wt_limpush_1_reg " "Found entity 1: fir_i_llvm_fpga_push_token_i1_wt_limpush_1_reg" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit11_fir0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit11_fir0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit11_fir0 " "Found entity 1: fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit11_fir0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit11_fir0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit11_fir0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0 " "Found entity 1: fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0 " "Found entity 1: fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0 " "Found entity 1: fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0 " "Found entity 1: fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0 " "Found entity 1: fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1 " "Found entity 1: fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1" {  } { { "db/ip/fir/submodules/fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0 " "Found entity 1: fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0" {  } { { "db/ip/fir/submodules/fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6 " "Found entity 1: fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6" {  } { { "db/ip/fir/submodules/fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670916996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670916996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fir/submodules/fir_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_internal " "Found entity 1: fir_internal" {  } { { "db/ip/fir/submodules/fir_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917009 ""} { "Info" "ISGN_ENTITY_NAME" "2 fir_internal_ic_11171317216813168177 " "Found entity 2: fir_internal_ic_11171317216813168177" {  } { { "db/ip/fir/submodules/fir_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_loop_limiter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_loop_limiter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_loop_limiter_0 " "Found entity 1: fir_loop_limiter_0" {  } { { "db/ip/fir/submodules/fir_loop_limiter_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_loop_limiter_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_readdata_reg_unnamed_7_fir0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_readdata_reg_unnamed_7_fir0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_readdata_reg_unnamed_7_fir0 " "Found entity 1: fir_readdata_reg_unnamed_7_fir0" {  } { { "db/ip/fir/submodules/fir_readdata_reg_unnamed_7_fir0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_readdata_reg_unnamed_7_fir0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/fir_readdata_reg_unnamed_8_fir1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/fir_readdata_reg_unnamed_8_fir1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_readdata_reg_unnamed_8_fir1 " "Found entity 1: fir_readdata_reg_unnamed_8_fir1" {  } { { "db/ip/fir/submodules/fir_readdata_reg_unnamed_8_fir1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_readdata_reg_unnamed_8_fir1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917021 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(322) " "Verilog HDL Attribute warning at hld_fifo.sv(322): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/fir/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_fifo.sv" 322 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686670917030 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(326) " "Verilog HDL Attribute warning at hld_fifo.sv(326): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/fir/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_fifo.sv" 326 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686670917030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "db/ip/fir/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_fifo.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "db/ip/fir/submodules/hld_fifo_zero_width.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_fifo_zero_width.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_global_load_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_global_load_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_global_load_store " "Found entity 1: hld_global_load_store" {  } { { "db/ip/fir/submodules/hld_global_load_store.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_global_load_store.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_iord.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord " "Found entity 1: hld_iord" {  } { { "db/ip/fir/submodules/hld_iord.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_iord.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_iord_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_iord_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_latency " "Found entity 1: hld_iord_stall_latency" {  } { { "db/ip/fir/submodules/hld_iord_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_iord_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_iord_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_iord_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_valid " "Found entity 1: hld_iord_stall_valid" {  } { { "db/ip/fir/submodules/hld_iord_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_iord_stall_valid.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_iowr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_iowr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr " "Found entity 1: hld_iowr" {  } { { "db/ip/fir/submodules/hld_iowr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_iowr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_iowr_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_iowr_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_latency " "Found entity 1: hld_iowr_stall_latency" {  } { { "db/ip/fir/submodules/hld_iowr_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_iowr_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_iowr_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_iowr_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_valid " "Found entity 1: hld_iowr_stall_valid" {  } { { "db/ip/fir/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_iowr_stall_valid.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_loop_profiler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_loop_profiler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_loop_profiler " "Found entity 1: hld_loop_profiler" {  } { { "db/ip/fir/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_loop_profiler.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu " "Found entity 1: hld_lsu" {  } { { "db/ip/fir/submodules/hld_lsu.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_lsu.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_lsu_burst_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_lsu_burst_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_burst_coalescer " "Found entity 1: hld_lsu_burst_coalescer" {  } { { "db/ip/fir/submodules/hld_lsu_burst_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_lsu_burst_coalescer.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_lsu_coalescer_dynamic_timeout.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_lsu_coalescer_dynamic_timeout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_coalescer_dynamic_timeout " "Found entity 1: hld_lsu_coalescer_dynamic_timeout" {  } { { "db/ip/fir/submodules/hld_lsu_coalescer_dynamic_timeout.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_lsu_coalescer_dynamic_timeout.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_lsu_data_aligner.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_lsu_data_aligner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_data_aligner " "Found entity 1: hld_lsu_data_aligner" {  } { { "db/ip/fir/submodules/hld_lsu_data_aligner.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_lsu_data_aligner.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_lsu_read_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fir/submodules/hld_lsu_read_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_cache " "Found entity 1: hld_lsu_read_cache" {  } { { "db/ip/fir/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_lsu_read_cache.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917227 ""} { "Info" "ISGN_ENTITY_NAME" "2 hld_lsu_read_cache_simple_dual_port_ram " "Found entity 2: hld_lsu_read_cache_simple_dual_port_ram" {  } { { "db/ip/fir/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_lsu_read_cache.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_lsu_read_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_lsu_read_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_data_alignment " "Found entity 1: hld_lsu_read_data_alignment" {  } { { "db/ip/fir/submodules/hld_lsu_read_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_lsu_read_data_alignment.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_lsu_unaligned_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_lsu_unaligned_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_unaligned_controller " "Found entity 1: hld_lsu_unaligned_controller" {  } { { "db/ip/fir/submodules/hld_lsu_unaligned_controller.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_lsu_unaligned_controller.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_lsu_word_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_lsu_word_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_word_coalescer " "Found entity 1: hld_lsu_word_coalescer" {  } { { "db/ip/fir/submodules/hld_lsu_word_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_lsu_word_coalescer.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_enable LOAD_ENABLE hld_lsu_write_data_alignment.sv(123) " "Verilog HDL Declaration information at hld_lsu_write_data_alignment.sv(123): object \"load_enable\" differs only in case from object \"LOAD_ENABLE\" in the same scope" {  } { { "db/ip/fir/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_lsu_write_data_alignment.sv" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686670917293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_lsu_write_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_lsu_write_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_data_alignment " "Found entity 1: hld_lsu_write_data_alignment" {  } { { "db/ip/fir/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_lsu_write_data_alignment.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_lsu_write_kernel_downstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_lsu_write_kernel_downstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_kernel_downstream " "Found entity 1: hld_lsu_write_kernel_downstream" {  } { { "db/ip/fir/submodules/hld_lsu_write_kernel_downstream.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_lsu_write_kernel_downstream.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_memory_depth_quantization_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/fir/submodules/hld_memory_depth_quantization_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hld_memory_depth_quantization_pkg (SystemVerilog) (fir) " "Found design unit 1: hld_memory_depth_quantization_pkg (SystemVerilog) (fir)" {  } { { "db/ip/fir/submodules/hld_memory_depth_quantization_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_memory_depth_quantization_pkg.sv" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/hld_sim_latency_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/hld_sim_latency_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_sim_latency_tracker " "Found entity 1: hld_sim_latency_tracker" {  } { { "db/ip/fir/submodules/hld_sim_latency_tracker.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_sim_latency_tracker.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "db/ip/fir/submodules/lsu_atomic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_atomic.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(564) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(564): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/fir/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_basic_coalescer.v" 564 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686670917343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/fir/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "db/ip/fir/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_basic_coalescer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917345 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "db/ip/fir/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_basic_coalescer.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917345 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "db/ip/fir/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_basic_coalescer.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917345 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "db/ip/fir/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_basic_coalescer.v" 557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_burst_coalesced_pipelined_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/lsu_burst_coalesced_pipelined_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_read " "Found entity 1: lsu_burst_coalesced_pipelined_read" {  } { { "db/ip/fir/submodules/lsu_burst_coalesced_pipelined_read.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_burst_coalesced_pipelined_read.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_burst_coalesced_pipelined_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/lsu_burst_coalesced_pipelined_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_write " "Found entity 1: lsu_burst_coalesced_pipelined_write" {  } { { "db/ip/fir/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_burst_coalesced_pipelined_write.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_burst_host.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/lsu_burst_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_host " "Found entity 1: lsu_burst_read_host" {  } { { "db/ip/fir/submodules/lsu_burst_host.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_burst_host.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917430 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(1100) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1100): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "db/ip/fir/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_bursting_load_stores.v" 1100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686670917462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(1101) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1101): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "db/ip/fir/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_bursting_load_stores.v" 1101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686670917463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1960) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1960): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/fir/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_bursting_load_stores.v" 1960 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686670917470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_NOT_ALL_BE timeout_not_all_be lsu_bursting_load_stores.v(1961) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1961): object \"TIMEOUT_NOT_ALL_BE\" differs only in case from object \"timeout_not_all_be\" in the same scope" {  } { { "db/ip/fir/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_bursting_load_stores.v" 1961 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686670917471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/fir/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "db/ip/fir/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_bursting_load_stores.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917476 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "db/ip/fir/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_bursting_load_stores.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917476 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "db/ip/fir/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_bursting_load_stores.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917476 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "db/ip/fir/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_bursting_load_stores.v" 1085 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917476 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "db/ip/fir/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_bursting_load_stores.v" 1280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917476 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "db/ip/fir/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_bursting_load_stores.v" 1474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917476 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "db/ip/fir/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_bursting_load_stores.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_enabled.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fir/submodules/lsu_enabled.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_enabled_read " "Found entity 1: lsu_enabled_read" {  } { { "db/ip/fir/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_enabled.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917497 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_enabled_write " "Found entity 2: lsu_enabled_write" {  } { { "db/ip/fir/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_enabled.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fir/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "db/ip/fir/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_non_aligned_write.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917532 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "db/ip/fir/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_non_aligned_write.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_permute_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/lsu_permute_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_permute_address " "Found entity 1: lsu_permute_address" {  } { { "db/ip/fir/submodules/lsu_permute_address.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_permute_address.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fir/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "db/ip/fir/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_pipelined.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917576 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "db/ip/fir/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_pipelined.v" 591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "db/ip/fir/submodules/lsu_prefetch_block.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_prefetch_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "db/ip/fir/submodules/lsu_read_cache.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_read_cache.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fir/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "db/ip/fir/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_simple.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917645 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "db/ip/fir/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_simple.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917645 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(192) " "Verilog HDL information at lsu_streaming.v(192): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/fir/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_streaming.v" 192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686670917664 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(810) " "Verilog HDL information at lsu_streaming.v(810): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/fir/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_streaming.v" 810 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686670917666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/fir/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "db/ip/fir/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_streaming.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917672 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "db/ip/fir/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_streaming.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_streaming_prefetch.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/fir/submodules/lsu_streaming_prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_prefetch_read " "Found entity 1: lsu_streaming_prefetch_read" {  } { { "db/ip/fir/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_streaming_prefetch.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917704 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_prefetch_fifo " "Found entity 2: lsu_streaming_prefetch_fifo" {  } { { "db/ip/fir/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_streaming_prefetch.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917704 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_streaming_prefetch_avalon_burst_host " "Found entity 3: lsu_streaming_prefetch_avalon_burst_host" {  } { { "db/ip/fir/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_streaming_prefetch.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917704 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(916) " "Verilog HDL warning at lsu_top.v(916): extended using \"x\" or \"z\"" {  } { { "db/ip/fir/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_top.v" 916 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686670917784 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(993) " "Verilog HDL warning at lsu_top.v(993): extended using \"x\" or \"z\"" {  } { { "db/ip/fir/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_top.v" 993 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686670917785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "db/ip/fir/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "db/ip/fir/submodules/lsu_wide_wrapper.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_wide_wrapper.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670917842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670917842 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lsu_top.v(1054) " "Verilog HDL Instantiation warning at lsu_top.v(1054): instance has no name" {  } { { "db/ip/fir/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_top.v" 1054 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686670918075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quartus_compile " "Elaborating entity \"quartus_compile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686670918481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir fir:fir_inst " "Elaborating entity \"fir\" for hierarchy \"fir:fir_inst\"" {  } { { "quartus_compile.sv" "fir_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_internal fir:fir_inst\|fir_internal:fir_internal_inst " "Elaborating entity \"fir_internal\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\"" {  } { { "db/ip/fir/fir.v" "fir_internal_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_function_wrapper fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal " "Elaborating entity \"fir_function_wrapper\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\"" {  } { { "db/ip/fir/submodules/fir_internal.v" "fir_internal" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_function fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function " "Elaborating entity \"fir_function\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\"" {  } { { "db/ip/fir/submodules/fir_function_wrapper.sv" "thefir_function" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function_wrapper.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_pipeline_keep_going6_1_valid_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_i_llvm_fpga_pipeline_keep_going6_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo " "Elaborating entity \"fir_i_llvm_fpga_pipeline_keep_going6_1_valid_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_i_llvm_fpga_pipeline_keep_going6_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo\"" {  } { { "db/ip/fir/submodules/fir_function.sv" "thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_i_llvm_fpga_pipeline_keep_going6_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_i_llvm_fpga_pipeline_keep_going6_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going6_1_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going6_1_valid_fifo.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_i_llvm_fpga_pipeline_keep_going6_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_i_llvm_fpga_pipeline_keep_going6_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/fir/submodules/acl_data_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_data_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_pipeline_keep_going_6_valid_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_fir6_valid_fifo " "Elaborating entity \"fir_i_llvm_fpga_pipeline_keep_going_6_valid_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_fir6_valid_fifo\"" {  } { { "db/ip/fir/submodules/fir_function.sv" "thei_llvm_fpga_pipeline_keep_going_fir6_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_bb_B3_sr_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3_sr_0:thebb_fir_B3_sr_0_aunroll_x " "Elaborating entity \"fir_bb_B3_sr_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3_sr_0:thebb_fir_B3_sr_0_aunroll_x\"" {  } { { "db/ip/fir/submodules/fir_function.sv" "thebb_fir_B3_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_pipeline_keep_going_6_sr fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_fir6_sr " "Elaborating entity \"fir_i_llvm_fpga_pipeline_keep_going_6_sr\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_fir6_sr\"" {  } { { "db/ip/fir/submodules/fir_function.sv" "thei_llvm_fpga_pipeline_keep_going_fir6_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_bb_B2 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2 " "Elaborating entity \"fir_bb_B2\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\"" {  } { { "db/ip/fir/submodules/fir_function.sv" "thebb_fir_B2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_B2_branch fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_B2_branch:thefir_B2_branch " "Elaborating entity \"fir_B2_branch\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_B2_branch:thefir_B2_branch\"" {  } { { "db/ip/fir/submodules/fir_bb_b2.sv" "thefir_B2_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b2.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_B2_merge fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_B2_merge:thefir_B2_merge " "Elaborating entity \"fir_B2_merge\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_B2_merge:thefir_B2_merge\"" {  } { { "db/ip/fir/submodules/fir_bb_b2.sv" "thefir_B2_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b2.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_bb_B2_stall_region fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region " "Elaborating entity \"fir_bb_B2_stall_region\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\"" {  } { { "db/ip/fir/submodules/fir_bb_b2.sv" "thebb_fir_B2_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b2.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\"" {  } { { "db/ip/fir/submodules/fir_bb_b2_stall_region.sv" "thecoalesced_delay_0_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b2_stall_region.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/fir/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/fir/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670918838 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/fir/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670918859 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670918877 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686670919008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Parameter \"width_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919022 ""}  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670919022 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_8v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/altera_syncram_8v62.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670919124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_8v62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_8v62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_8v62 " "Found entity 1: altera_syncram_8v62" {  } { { "db/altera_syncram_8v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/altera_syncram_8v62.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670919125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670919125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_8v62 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8v62:auto_generated " "Elaborating entity \"altera_syncram_8v62\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8v62:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j4b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j4b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j4b4 " "Found entity 1: altsyncram_j4b4" {  } { { "db/altsyncram_j4b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/altsyncram_j4b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670919195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670919195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j4b4 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8v62:auto_generated\|altsyncram_j4b4:altsyncram1 " "Elaborating entity \"altsyncram_j4b4\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8v62:auto_generated\|altsyncram_j4b4:altsyncram1\"" {  } { { "db/altera_syncram_8v62.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/altera_syncram_8v62.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/fir/submodules/acl_lfsr.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_lfsr.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/fir/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/fir/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670919310 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670919329 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670919371 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x " "Elaborating entity \"fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\"" {  } { { "db/ip/fir/submodules/fir_bb_b2_stall_region.sv" "thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b2_stall_region.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x " "Elaborating entity \"fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6.sv" "thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_push_i32_tmp_020_push7_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5 " "Elaborating entity \"fir_i_llvm_fpga_push_i32_tmp_020_push7_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0.sv" "thei_llvm_fpga_push_i32_tmp_020_push7_fir5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5\|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1 " "Elaborating entity \"acl_push\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5\|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_i32_tmp_020_push7_0.sv" "thei_llvm_fpga_push_i32_tmp_020_push7_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_i32_tmp_020_push7_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5\|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5\|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1\|acl_data_fifo:fifo\"" {  } { { "db/ip/fir/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670919538 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670919538 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|fir_i_llvm_fpga_push_i32_tmp_020_push7_0:thei_llvm_fpga_push_i32_tmp_020_push7_fir5|acl_push:thei_llvm_fpga_push_i32_tmp_020_push7_fir1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_pop_i32_tmp_020_pop7_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|fir_i_llvm_fpga_pop_i32_tmp_020_pop7_0:thei_llvm_fpga_pop_i32_tmp_020_pop7_fir3 " "Elaborating entity \"fir_i_llvm_fpga_pop_i32_tmp_020_pop7_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|fir_i_llvm_fpga_pop_i32_tmp_020_pop7_0:thei_llvm_fpga_pop_i32_tmp_020_pop7_fir3\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0.sv" "thei_llvm_fpga_pop_i32_tmp_020_pop7_fir3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|fir_i_llvm_fpga_pop_i32_tmp_020_pop7_0:thei_llvm_fpga_pop_i32_tmp_020_pop7_fir3\|acl_pop:thei_llvm_fpga_pop_i32_tmp_020_pop7_fir1 " "Elaborating entity \"acl_pop\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|fir_i_llvm_fpga_pop_i32_tmp_020_pop7_0:thei_llvm_fpga_pop_i32_tmp_020_pop7_fir3\|acl_pop:thei_llvm_fpga_pop_i32_tmp_020_pop7_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pop_i32_tmp_020_pop7_0.sv" "thei_llvm_fpga_pop_i32_tmp_020_pop7_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pop_i32_tmp_020_pop7_0.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|dspba_delay_ver:i_mul_fir2_ma3_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|dspba_delay_ver:i_mul_fir2_ma3_cma_delay\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0.sv" "i_mul_fir2_ma3_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|dspba_delay_ver:i_mul_fir2_im8_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|dspba_delay_ver:i_mul_fir2_im8_cma_delay\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0.sv" "i_mul_fir2_im8_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0.sv" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|dspba_delay_ver:i_mul_fir2_im0_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|dspba_delay_ver:i_mul_fir2_im0_cma_delay\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0.sv" "i_mul_fir2_im0_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0.sv" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0:thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir6 " "Elaborating entity \"fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0:thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir6\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir6" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0:thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir6\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_sfc_logic_s_c1_in_for_body_s_c1_enter_fir0:thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x\|fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0:thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir6\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_source_i32_unnamed_9_fir0.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x " "Elaborating entity \"fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670919713 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670919714 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c1_in_for_body_s_c1_enter_fir6:thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x\|fir_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_fir0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/fir/submodules/acl_enable_sink.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_enable_sink.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\"" {  } { { "db/ip/fir/submodules/fir_bb_b2_stall_region.sv" "theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b2_stall_region.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/fir/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/fir/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670919854 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/fir/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670919875 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686670919959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670919967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670919968 ""}  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670919968 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_4v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670920045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_4v62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_4v62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_4v62 " "Found entity 1: altera_syncram_4v62" {  } { { "db/altera_syncram_4v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670920046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670920046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_4v62 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated " "Elaborating entity \"altera_syncram_4v62\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f4b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f4b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f4b4 " "Found entity 1: altsyncram_f4b4" {  } { { "db/altsyncram_f4b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/altsyncram_f4b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670920155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670920155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f4b4 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\|altsyncram_f4b4:altsyncram1 " "Elaborating entity \"altsyncram_f4b4\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\|altsyncram_f4b4:altsyncram1\"" {  } { { "db/altera_syncram_4v62.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670920210 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670920234 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670920275 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_mem_unnamed_8_fir0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4 " "Elaborating entity \"fir_i_llvm_fpga_mem_unnamed_8_fir0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\"" {  } { { "db/ip/fir/submodules/fir_bb_b2_stall_region.sv" "thei_llvm_fpga_mem_unnamed_fir8_fir4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b2_stall_region.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_readdata_reg_unnamed_8_fir1 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1 " "Elaborating entity \"fir_readdata_reg_unnamed_8_fir1\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|fir_readdata_reg_unnamed_8_fir1:thereaddata_reg_unnamed_fir8_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_mem_unnamed_8_fir0.sv" "thereaddata_reg_unnamed_fir8_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_mem_unnamed_8_fir0.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1 " "Elaborating entity \"lsu_top\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_mem_unnamed_8_fir0.sv" "thei_llvm_fpga_mem_unnamed_fir8_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_mem_unnamed_8_fir0.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920349 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/fir/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670920374 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/fir/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670920374 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/fir/submodules/lsu_top.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_permute_address:u_permute_address\"" {  } { { "db/ip/fir/submodules/lsu_top.v" "u_permute_address" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_top.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_read fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read " "Elaborating entity \"lsu_pipelined_read\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\"" {  } { { "db/ip/fir/submodules/lsu_top.v" "pipelined_read" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_top.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920416 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usedw_true_width lsu_pipelined.v(156) " "Verilog HDL warning at lsu_pipelined.v(156): object usedw_true_width used but never assigned" {  } { { "db/ip/fir/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686670920419 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "usedw_true_width 0 lsu_pipelined.v(156) " "Net \"usedw_true_width\" at lsu_pipelined.v(156) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/fir/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686670920424 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/fir/submodules/lsu_pipelined.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_pipelined.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\"" {  } { { "db/ip/fir/submodules/lsu_pipelined.v" "nop_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_pipelined.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670920446 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_latency_one_ram_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst " "Elaborating entity \"acl_latency_one_ram_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\"" {  } { { "db/ip/fir/submodules/hld_fifo.sv" "llram.acl_latency_one_ram_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_fifo.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_latency_one_ram_fifo.sv(239) " "Verilog HDL assignment warning at acl_latency_one_ram_fifo.sv(239): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670920470 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" "gen_mlab.gen_mlab_reg.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborated megafunction instantiation \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Instantiated megafunction \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920612 ""}  } { { "db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670920612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_g432.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_g432.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_g432 " "Found entity 1: dpram_g432" {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/dpram_g432.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670920658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670920658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_g432 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated " "Elaborating entity \"dpram_g432\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920660 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/dpram_g432.tdf" 30 2 0 } } { "altdpram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } } { "db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } } { "db/ip/fir/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_fifo.sv" 767 0 0 } } { "db/ip/fir/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_pipelined.v" 297 0 0 } } { "db/ip/fir/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_top.v" 871 0 0 } } { "db/ip/fir/submodules/fir_i_llvm_fpga_mem_unnamed_8_fir0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_mem_unnamed_8_fir0.sv" 243 0 0 } } { "db/ip/fir/submodules/fir_bb_b2_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b2_stall_region.sv" 332 0 0 } } { "db/ip/fir/submodules/fir_bb_b2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b2.sv" 169 0 0 } } { "db/ip/fir/submodules/fir_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function.sv" 264 0 0 } } { "db/ip/fir/submodules/fir_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function_wrapper.sv" 155 0 0 } } { "db/ip/fir/submodules/fir_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 94 0 0 } } { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 40 0 0 } } { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1686670920661 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\"" {  } { { "db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" "m20k_wraddr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/fir/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_lfsr.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst\"" {  } { { "db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" "gen_occ_gte_three_E.occ_gte_three_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670920732 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_latency_one_ram_fifo.sv" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670920748 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\"" {  } { { "db/ip/fir/submodules/lsu_pipelined.v" "input_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/lsu_pipelined.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670920767 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/fir/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670920797 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670920886 ""}  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686670920886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_er32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_er32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_er32 " "Found entity 1: dpram_er32" {  } { { "db/dpram_er32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/dpram_er32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686670920955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670920955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_er32 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated " "Elaborating entity \"dpram_er32\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670920957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4\|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/fir/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670921025 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_llvm_fpga_mem_unnamed_8_fir0:thei_llvm_fpga_mem_unnamed_fir8_fir4|lsu_top:thei_llvm_fpga_mem_unnamed_fir8_fir1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_B2_merge_reg fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_B2_merge_reg:thefir_B2_merge_reg_aunroll_x " "Elaborating entity \"fir_B2_merge_reg\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_B2_merge_reg:thefir_B2_merge_reg_aunroll_x\"" {  } { { "db/ip/fir/submodules/fir_bb_b2_stall_region.sv" "thefir_B2_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b2_stall_region.sv" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x " "Elaborating entity \"fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\"" {  } { { "db/ip/fir/submodules/fir_bb_b2_stall_region.sv" "thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b2_stall_region.sv" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x " "Elaborating entity \"fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1.sv" "thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31 " "Elaborating entity \"fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" "thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31\|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1 " "Elaborating entity \"acl_push\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31\|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0.sv" "thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31\|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31\|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1\|acl_data_fifo:fifo\"" {  } { { "db/ip/fir/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670921380 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670921381 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir22 " "Elaborating entity \"fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir22\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" "thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir22" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir22\|acl_pop:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir1 " "Elaborating entity \"acl_pop\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir22\|acl_pop:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0.sv" "thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_0.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_push_i1_notexitcond_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26 " "Elaborating entity \"fir_i_llvm_fpga_push_i1_notexitcond_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" "thei_llvm_fpga_push_i1_notexitcond_fir26" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26\|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1 " "Elaborating entity \"acl_push\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26\|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_notexitcond_0.sv" "thei_llvm_fpga_push_i1_notexitcond_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_notexitcond_0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26\|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26\|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1\|acl_data_fifo:fifo\"" {  } { { "db/ip/fir/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26\|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26\|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/fir/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26\|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26\|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/fir/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26\|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_fir26\|acl_push:thei_llvm_fpga_push_i1_notexitcond_fir1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/fir/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_push_i4_initerations_push9_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_fir9 " "Elaborating entity \"fir_i_llvm_fpga_push_i4_initerations_push9_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_fir9\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" "thei_llvm_fpga_push_i4_initerations_push9_fir9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_fir9\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_fir1 " "Elaborating entity \"acl_push\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_fir9\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_i4_initerations_push9_0.sv" "thei_llvm_fpga_push_i4_initerations_push9_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_i4_initerations_push9_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_fir9\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_fir1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_fir9\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_fir1\|acl_data_fifo:fifo\"" {  } { { "db/ip/fir/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921591 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670921593 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_fir9|acl_push:thei_llvm_fpga_push_i4_initerations_push9_fir1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670921595 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|fir_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_fir9|acl_push:thei_llvm_fpga_push_i4_initerations_push9_fir1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_pop_i4_initerations_pop9_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_fir7 " "Elaborating entity \"fir_i_llvm_fpga_pop_i4_initerations_pop9_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_fir7\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" "thei_llvm_fpga_pop_i4_initerations_pop9_fir7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_fir7\|acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_fir1 " "Elaborating entity \"acl_pop\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_fir7\|acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" "thei_llvm_fpga_pop_i4_initerations_pop9_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_push_i1_lastiniteration_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_fir11 " "Elaborating entity \"fir_i_llvm_fpga_push_i1_lastiniteration_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_fir11\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" "thei_llvm_fpga_push_i1_lastiniteration_fir11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_fir11\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_fir1 " "Elaborating entity \"acl_push\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_fir11\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_lastiniteration_0.sv" "thei_llvm_fpga_push_i1_lastiniteration_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_lastiniteration_0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_pipeline_keep_going_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6 " "Elaborating entity \"fir_i_llvm_fpga_pipeline_keep_going_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" "thei_llvm_fpga_pipeline_keep_going_fir6" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going_0.sv" "thei_llvm_fpga_pipeline_keep_going_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1\|acl_pop:pop1 " "Elaborating entity \"acl_pop\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1\|acl_pop:pop1\"" {  } { { "db/ip/fir/submodules/acl_pipeline.v" "pop1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1\|acl_push:push " "Elaborating entity \"acl_push\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_fir1\|acl_push:push\"" {  } { { "db/ip/fir/submodules/acl_pipeline.v" "push" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_pipeline.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_fir6\|acl_dspba_buffer:thepassthru\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going_0.sv" "thepassthru" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going_0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_push_i4_cleanups_push10_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_fir29 " "Elaborating entity \"fir_i_llvm_fpga_push_i4_cleanups_push10_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_fir29\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" "thei_llvm_fpga_push_i4_cleanups_push10_fir29" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_pop_i4_cleanups_pop10_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_fir2 " "Elaborating entity \"fir_i_llvm_fpga_pop_i4_cleanups_pop10_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_fir2\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" "thei_llvm_fpga_pop_i4_cleanups_pop10_fir2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|dspba_delay_ver:i_masked_fir32_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|dspba_delay_ver:i_masked_fir32_delay\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" "i_masked_fir32_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_push_i32_i_019_push8_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i32_i_019_push8_0:thei_llvm_fpga_push_i32_i_019_push8_fir21 " "Elaborating entity \"fir_i_llvm_fpga_push_i32_i_019_push8_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i32_i_019_push8_0:thei_llvm_fpga_push_i32_i_019_push8_fir21\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" "thei_llvm_fpga_push_i32_i_019_push8_fir21" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i32_i_019_push8_0:thei_llvm_fpga_push_i32_i_019_push8_fir21\|acl_push:thei_llvm_fpga_push_i32_i_019_push8_fir1 " "Elaborating entity \"acl_push\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i32_i_019_push8_0:thei_llvm_fpga_push_i32_i_019_push8_fir21\|acl_push:thei_llvm_fpga_push_i32_i_019_push8_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_i32_i_019_push8_0.sv" "thei_llvm_fpga_push_i32_i_019_push8_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_i32_i_019_push8_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i32_i_019_push8_0:thei_llvm_fpga_push_i32_i_019_push8_fir21\|acl_push:thei_llvm_fpga_push_i32_i_019_push8_fir1\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_push_i32_i_019_push8_0:thei_llvm_fpga_push_i32_i_019_push8_fir21\|acl_push:thei_llvm_fpga_push_i32_i_019_push8_fir1\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/fir/submodules/acl_push.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_push.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_pop_i32_i_019_pop8_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pop_i32_i_019_pop8_0:thei_llvm_fpga_pop_i32_i_019_pop8_fir12 " "Elaborating entity \"fir_i_llvm_fpga_pop_i32_i_019_pop8_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_pop_i32_i_019_pop8_0:thei_llvm_fpga_pop_i32_i_019_pop8_fir12\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" "thei_llvm_fpga_pop_i32_i_019_pop8_fir12" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18 " "Elaborating entity \"fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir14 " "Elaborating entity \"fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0:thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x\|fir_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir14\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir14" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter92_fir0.sv" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670921994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit11_fir0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit11_fir0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1_aunroll_x " "Elaborating entity \"fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit11_fir0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit11_fir0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1_aunroll_x\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit11_fir0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x\|fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit11_fir0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit11_fir0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit11_fir0.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670922075 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit11_fir0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670922082 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B2:thebb_fir_B2|fir_bb_B2_stall_region:thebb_fir_B2_stall_region|fir_i_sfc_s_c0_in_for_body_s_c0_enter92_fir1:thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit11_fir0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_mem_unnamed_7_fir0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3 " "Elaborating entity \"fir_i_llvm_fpga_mem_unnamed_7_fir0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3\"" {  } { { "db/ip/fir/submodules/fir_bb_b2_stall_region.sv" "thei_llvm_fpga_mem_unnamed_fir7_fir3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b2_stall_region.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_readdata_reg_unnamed_7_fir0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3\|fir_readdata_reg_unnamed_7_fir0:thereaddata_reg_unnamed_fir7_fir0 " "Elaborating entity \"fir_readdata_reg_unnamed_7_fir0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2:thebb_fir_B2\|fir_bb_B2_stall_region:thebb_fir_B2_stall_region\|fir_i_llvm_fpga_mem_unnamed_7_fir0:thei_llvm_fpga_mem_unnamed_fir7_fir3\|fir_readdata_reg_unnamed_7_fir0:thereaddata_reg_unnamed_fir7_fir0\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_mem_unnamed_7_fir0.sv" "thereaddata_reg_unnamed_fir7_fir0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_mem_unnamed_7_fir0.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_bb_B2_sr_1 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2_sr_1:thebb_fir_B2_sr_1_aunroll_x " "Elaborating entity \"fir_bb_B2_sr_1\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B2_sr_1:thebb_fir_B2_sr_1_aunroll_x\"" {  } { { "db/ip/fir/submodules/fir_function.sv" "thebb_fir_B2_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_loop_limiter_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_loop_limiter_0:theloop_limiter_fir0 " "Elaborating entity \"fir_loop_limiter_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_loop_limiter_0:theloop_limiter_fir0\"" {  } { { "db/ip/fir/submodules/fir_function.sv" "theloop_limiter_fir0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_loop_limiter_0:theloop_limiter_fir0\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_loop_limiter_0:theloop_limiter_fir0\|acl_loop_limiter:thelimiter\"" {  } { { "db/ip/fir/submodules/fir_loop_limiter_0.sv" "thelimiter" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_loop_limiter_0.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670922518 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670922518 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670922519 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670922519 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_loop_limiter_0:theloop_limiter_fir0|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_pipeline_keep_going6_1_sr fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_i_llvm_fpga_pipeline_keep_going6_1_sr:thei_llvm_fpga_pipeline_keep_going6_fir1_sr " "Elaborating entity \"fir_i_llvm_fpga_pipeline_keep_going6_1_sr\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_i_llvm_fpga_pipeline_keep_going6_1_sr:thei_llvm_fpga_pipeline_keep_going6_fir1_sr\"" {  } { { "db/ip/fir/submodules/fir_function.sv" "thei_llvm_fpga_pipeline_keep_going6_fir1_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_bb_B1_start fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start " "Elaborating entity \"fir_bb_B1_start\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\"" {  } { { "db/ip/fir/submodules/fir_function.sv" "thebb_fir_B1_start" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_B1_start_merge fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_B1_start_merge:thefir_B1_start_merge " "Elaborating entity \"fir_B1_start_merge\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_B1_start_merge:thefir_B1_start_merge\"" {  } { { "db/ip/fir/submodules/fir_bb_b1_start.sv" "thefir_B1_start_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b1_start.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_B1_start_branch fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_B1_start_branch:thefir_B1_start_branch " "Elaborating entity \"fir_B1_start_branch\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_B1_start_branch:thefir_B1_start_branch\"" {  } { { "db/ip/fir/submodules/fir_bb_b1_start.sv" "thefir_B1_start_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b1_start.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_bb_B1_start_stall_region fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region " "Elaborating entity \"fir_bb_B1_start_stall_region\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\"" {  } { { "db/ip/fir/submodules/fir_bb_b1_start.sv" "thebb_fir_B1_start_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b1_start.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_B1_start_merge_reg fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_B1_start_merge_reg:thefir_B1_start_merge_reg " "Elaborating entity \"fir_B1_start_merge_reg\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_B1_start_merge_reg:thefir_B1_start_merge_reg\"" {  } { { "db/ip/fir/submodules/fir_bb_b1_start_stall_region.sv" "thefir_B1_start_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b1_start_stall_region.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x " "Elaborating entity \"fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\"" {  } { { "db/ip/fir/submodules/fir_bb_b1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b1_start_stall_region.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x " "Elaborating entity \"fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0.sv" "thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_pipeline_keep_going6_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_llvm_fpga_pipeline_keep_going6_0:thei_llvm_fpga_pipeline_keep_going6_fir1 " "Elaborating entity \"fir_i_llvm_fpga_pipeline_keep_going6_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_llvm_fpga_pipeline_keep_going6_0:thei_llvm_fpga_pipeline_keep_going6_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0.sv" "thei_llvm_fpga_pipeline_keep_going6_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_llvm_fpga_pipeline_keep_going6_0:thei_llvm_fpga_pipeline_keep_going6_fir1\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going6_fir1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_llvm_fpga_pipeline_keep_going6_0:thei_llvm_fpga_pipeline_keep_going6_fir1\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going6_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going6_0.sv" "thei_llvm_fpga_pipeline_keep_going6_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pipeline_keep_going6_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922686 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "db/ip/fir/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670922688 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|fir_i_llvm_fpga_pipeline_keep_going6_0:thei_llvm_fpga_pipeline_keep_going6_fir1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going6_fir1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "db/ip/fir/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670922688 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|fir_i_llvm_fpga_pipeline_keep_going6_0:thei_llvm_fpga_pipeline_keep_going6_fir1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going6_fir1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_llvm_fpga_pipeline_keep_going6_0:thei_llvm_fpga_pipeline_keep_going6_fir1\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going6_fir1\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_llvm_fpga_pipeline_keep_going6_0:thei_llvm_fpga_pipeline_keep_going6_fir1\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going6_fir1\|acl_staging_reg:asr\"" {  } { { "db/ip/fir/submodules/acl_pipeline.v" "asr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_push_i1_notexitcond7_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_notexitcond7_0:thei_llvm_fpga_push_i1_notexitcond7_fir2 " "Elaborating entity \"fir_i_llvm_fpga_push_i1_notexitcond7_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_notexitcond7_0:thei_llvm_fpga_push_i1_notexitcond7_fir2\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0.sv" "thei_llvm_fpga_push_i1_notexitcond7_fir2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_notexitcond7_0:thei_llvm_fpga_push_i1_notexitcond7_fir2\|acl_push:thei_llvm_fpga_push_i1_notexitcond7_fir1 " "Elaborating entity \"acl_push\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_llvm_fpga_push_i1_notexitcond7_0:thei_llvm_fpga_push_i1_notexitcond7_fir2\|acl_push:thei_llvm_fpga_push_i1_notexitcond7_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_notexitcond7_0.sv" "thei_llvm_fpga_push_i1_notexitcond7_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_i1_notexitcond7_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1_aunroll_x " "Elaborating entity \"fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1_aunroll_x\"" {  } { { "db/ip/fir/submodules/fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x\|fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922795 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670922796 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670922805 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B1_start:thebb_fir_B1_start|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region|fir_i_sfc_s_c0_in_wt_entry_s_c0_enter1_fir0:thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1 " "Elaborating entity \"fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1\"" {  } { { "db/ip/fir/submodules/fir_bb_b1_start_stall_region.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b1_start_stall_region.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1\|fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg " "Elaborating entity \"fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1\|fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir7 " "Elaborating entity \"fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir7\"" {  } { { "db/ip/fir/submodules/fir_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b1_start_stall_region.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir7\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir7\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_fir0.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_fir0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_fir0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir3_fir6 " "Elaborating entity \"fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_fir0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_fir0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir3_fir6\"" {  } { { "db/ip/fir/submodules/fir_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir3_fir6" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b1_start_stall_region.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_iord_bl_call_unnamed_fir2_fir0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_iord_bl_call_unnamed_fir2_fir0:thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x " "Elaborating entity \"fir_i_iord_bl_call_unnamed_fir2_fir0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_iord_bl_call_unnamed_fir2_fir0:thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x\"" {  } { { "db/ip/fir/submodules/fir_bb_b1_start_stall_region.sv" "thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b1_start_stall_region.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_iord_bl_call_unnamed_fir2_fir0:thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_iord_bl_call_unnamed_fir2_fir0:thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x\|hld_iord:theiord\"" {  } { { "db/ip/fir/submodules/fir_i_iord_bl_call_unnamed_fir2_fir0.sv" "theiord" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_iord_bl_call_unnamed_fir2_fir0.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_iord_bl_call_unnamed_fir2_fir0:thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_iord_bl_call_unnamed_fir2_fir0:thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/fir/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_iord_bl_call_unnamed_fir2_fir0:thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B1_start:thebb_fir_B1_start\|fir_bb_B1_start_stall_region:thebb_fir_B1_start_stall_region\|fir_i_iord_bl_call_unnamed_fir2_fir0:thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "db/ip/fir/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670922974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_bb_B3 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3 " "Elaborating entity \"fir_bb_B3\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\"" {  } { { "db/ip/fir/submodules/fir_function.sv" "thebb_fir_B3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_B3_merge fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_B3_merge:thefir_B3_merge " "Elaborating entity \"fir_B3_merge\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_B3_merge:thefir_B3_merge\"" {  } { { "db/ip/fir/submodules/fir_bb_b3.sv" "thefir_B3_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b3.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_B3_branch fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_B3_branch:thefir_B3_branch " "Elaborating entity \"fir_B3_branch\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_B3_branch:thefir_B3_branch\"" {  } { { "db/ip/fir/submodules/fir_bb_b3.sv" "thefir_B3_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b3.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_bb_B3_stall_region fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region " "Elaborating entity \"fir_bb_B3_stall_region\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\"" {  } { { "db/ip/fir/submodules/fir_bb_b3.sv" "thebb_fir_B3_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b3.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_push_token_i1_throttle_push_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_fir2 " "Elaborating entity \"fir_i_llvm_fpga_push_token_i1_throttle_push_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_fir2\"" {  } { { "db/ip/fir/submodules/fir_bb_b3_stall_region.sv" "thei_llvm_fpga_push_token_i1_throttle_push_fir2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b3_stall_region.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_fir2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_fir1 " "Elaborating entity \"acl_push\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_fir2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_fir2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_fir1\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_fir2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_fir1\|acl_token_fifo_counter:fifo\"" {  } { { "db/ip/fir/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_push.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_push_token_i1_throttle_push_2_reg fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_fir2\|fir_i_llvm_fpga_push_token_i1_throttle_push_2_reg:thei_llvm_fpga_push_token_i1_throttle_push_fir2_reg " "Elaborating entity \"fir_i_llvm_fpga_push_token_i1_throttle_push_2_reg\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_fir2\|fir_i_llvm_fpga_push_token_i1_throttle_push_2_reg:thei_llvm_fpga_push_token_i1_throttle_push_fir2_reg\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_fir2_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_iowr_bl_return_unnamed_fir11_fir0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_iowr_bl_return_unnamed_fir11_fir0:thei_iowr_bl_return_fir_unnamed_fir11_fir1 " "Elaborating entity \"fir_i_iowr_bl_return_unnamed_fir11_fir0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_iowr_bl_return_unnamed_fir11_fir0:thei_iowr_bl_return_fir_unnamed_fir11_fir1\"" {  } { { "db/ip/fir/submodules/fir_bb_b3_stall_region.sv" "thei_iowr_bl_return_fir_unnamed_fir11_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b3_stall_region.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_iowr_bl_return_unnamed_fir11_fir0:thei_iowr_bl_return_fir_unnamed_fir11_fir1\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_iowr_bl_return_unnamed_fir11_fir0:thei_iowr_bl_return_fir_unnamed_fir11_fir1\|hld_iowr:theiowr\"" {  } { { "db/ip/fir/submodules/fir_i_iowr_bl_return_unnamed_fir11_fir0.sv" "theiowr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_iowr_bl_return_unnamed_fir11_fir0.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_iowr_bl_return_unnamed_fir11_fir0:thei_iowr_bl_return_fir_unnamed_fir11_fir1\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_iowr_bl_return_unnamed_fir11_fir0:thei_iowr_bl_return_fir_unnamed_fir11_fir1\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/fir/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923185 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "db/ip/fir/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670923194 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|fir_bb_B3:thebb_fir_B3|fir_bb_B3_stall_region:thebb_fir_B3_stall_region|fir_i_iowr_bl_return_unnamed_fir11_fir0:thei_iowr_bl_return_fir_unnamed_fir11_fir1|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_ffwd_dest_i32_add3_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_llvm_fpga_ffwd_dest_i32_add3_0:thei_llvm_fpga_ffwd_dest_i32_add3_fir0 " "Elaborating entity \"fir_i_llvm_fpga_ffwd_dest_i32_add3_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_llvm_fpga_ffwd_dest_i32_add3_0:thei_llvm_fpga_ffwd_dest_i32_add3_fir0\"" {  } { { "db/ip/fir/submodules/fir_bb_b3_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_add3_fir0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b3_stall_region.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_llvm_fpga_ffwd_dest_i32_add3_0:thei_llvm_fpga_ffwd_dest_i32_add3_fir0\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add3_fir1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_llvm_fpga_ffwd_dest_i32_add3_0:thei_llvm_fpga_ffwd_dest_i32_add3_fir0\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_add3_fir1\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_dest_i32_add3_0.sv" "thei_llvm_fpga_ffwd_dest_i32_add3_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_ffwd_dest_i32_add3_0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|hld_loop_profiler:thefir_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|hld_loop_profiler:thefir_B1_start_x\"" {  } { { "db/ip/fir/submodules/fir_function.sv" "thefir_B1_start_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function.sv" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923253 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/fir/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670923254 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|hld_loop_profiler:thefir_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|hld_loop_profiler:thefir_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|hld_loop_profiler:thefir_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/fir/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923264 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/fir/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686670923264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|hld_loop_profiler:thefir_B2_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|hld_loop_profiler:thefir_B2_x\"" {  } { { "db/ip/fir/submodules/fir_function.sv" "thefir_B2_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function.sv" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923272 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/fir/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686670923274 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_function_wrapper:fir_internal|fir_function:thefir_function|hld_loop_profiler:thefir_B2_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|hld_loop_profiler:thefir_B2_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|hld_loop_profiler:thefir_B2_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/fir/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923292 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/fir/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686670923293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_bb_B0_runOnce fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce " "Elaborating entity \"fir_bb_B0_runOnce\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\"" {  } { { "db/ip/fir/submodules/fir_function.sv" "thebb_fir_B0_runOnce" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function.sv" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_B0_runOnce_branch fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\|fir_B0_runOnce_branch:thefir_B0_runOnce_branch " "Elaborating entity \"fir_B0_runOnce_branch\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\|fir_B0_runOnce_branch:thefir_B0_runOnce_branch\"" {  } { { "db/ip/fir/submodules/fir_bb_b0_runonce.sv" "thefir_B0_runOnce_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b0_runonce.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_bb_B0_runOnce_stall_region fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\|fir_bb_B0_runOnce_stall_region:thebb_fir_B0_runOnce_stall_region " "Elaborating entity \"fir_bb_B0_runOnce_stall_region\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\|fir_bb_B0_runOnce_stall_region:thebb_fir_B0_runOnce_stall_region\"" {  } { { "db/ip/fir/submodules/fir_bb_b0_runonce.sv" "thebb_fir_B0_runOnce_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b0_runonce.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_B0_runOnce_merge_reg fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\|fir_bb_B0_runOnce_stall_region:thebb_fir_B0_runOnce_stall_region\|fir_B0_runOnce_merge_reg:thefir_B0_runOnce_merge_reg " "Elaborating entity \"fir_B0_runOnce_merge_reg\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\|fir_bb_B0_runOnce_stall_region:thebb_fir_B0_runOnce_stall_region\|fir_B0_runOnce_merge_reg:thefir_B0_runOnce_merge_reg\"" {  } { { "db/ip/fir/submodules/fir_bb_b0_runonce_stall_region.sv" "thefir_B0_runOnce_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b0_runonce_stall_region.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_push_token_i1_wt_limpush_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\|fir_bb_B0_runOnce_stall_region:thebb_fir_B0_runOnce_stall_region\|fir_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_fir1 " "Elaborating entity \"fir_i_llvm_fpga_push_token_i1_wt_limpush_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\|fir_bb_B0_runOnce_stall_region:thebb_fir_B0_runOnce_stall_region\|fir_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_fir1\"" {  } { { "db/ip/fir/submodules/fir_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_fir1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b0_runonce_stall_region.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_push_token_i1_wt_limpush_1_reg fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\|fir_bb_B0_runOnce_stall_region:thebb_fir_B0_runOnce_stall_region\|fir_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_fir1\|fir_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_fir1_reg " "Elaborating entity \"fir_i_llvm_fpga_push_token_i1_wt_limpush_1_reg\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\|fir_bb_B0_runOnce_stall_region:thebb_fir_B0_runOnce_stall_region\|fir_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_fir1\|fir_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_fir1_reg\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_fir1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_pop_token_i1_wt_limpop_0 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\|fir_bb_B0_runOnce_stall_region:thebb_fir_B0_runOnce_stall_region\|fir_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_fir0 " "Elaborating entity \"fir_i_llvm_fpga_pop_token_i1_wt_limpop_0\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\|fir_bb_B0_runOnce_stall_region:thebb_fir_B0_runOnce_stall_region\|fir_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_fir0\"" {  } { { "db/ip/fir/submodules/fir_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_fir0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b0_runonce_stall_region.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\|fir_bb_B0_runOnce_stall_region:thebb_fir_B0_runOnce_stall_region\|fir_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_fir0\|fir_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_fir0_reg " "Elaborating entity \"fir_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\|fir_bb_B0_runOnce_stall_region:thebb_fir_B0_runOnce_stall_region\|fir_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_fir0\|fir_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_fir0_reg\"" {  } { { "db/ip/fir/submodules/fir_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_fir0_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_B0_runOnce_merge fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\|fir_B0_runOnce_merge:thefir_B0_runOnce_merge " "Elaborating entity \"fir_B0_runOnce_merge\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B0_runOnce:thebb_fir_B0_runOnce\|fir_B0_runOnce_merge:thefir_B0_runOnce_merge\"" {  } { { "db/ip/fir/submodules/fir_bb_b0_runonce.sv" "thefir_B0_runOnce_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_bb_b0_runonce.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "db/ip/fir/submodules/fir_function_wrapper.sv" "thereset_wire_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_function_wrapper.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic fir:fir_inst\|fir_internal:fir_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic\"" {  } { { "db/ip/fir/submodules/fir_internal.v" "avmm_1_.t\[0\].avmm_1_avm_to_ic" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_internal_ic_11171317216813168177 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw " "Elaborating entity \"fir_internal_ic_11171317216813168177\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\"" {  } { { "db/ip/fir/submodules/fir_internal.v" "avmm_1_.global_icavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923480 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fir_internal.v(346) " "Verilog HDL assignment warning at fir_internal.v(346): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/fir_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670923486 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_intf fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_host_intf\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf\"" {  } { { "db/ip/fir/submodules/fir_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923602 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_host_intf " "Entity \"acl_ic_host_intf\" contains only dangling pins" {  } { { "db/ip/fir/submodules/fir_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 327 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686670923603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "db/ip/fir/submodules/fir_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923619 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "db/ip/fir/submodules/fir_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 335 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686670923622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "db/ip/fir/submodules/fir_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923642 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "db/ip/fir/submodules/fir_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 339 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686670923643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "db/ip/fir/submodules/fir_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923654 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "db/ip/fir/submodules/fir_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 344 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686670923655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp\"" {  } { { "db/ip/fir/submodules/fir_internal.v" "m\[0\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670923664 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[1\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[1\].m_endp\"" {  } { { "db/ip/fir/submodules/fir_internal.v" "m\[1\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670923681 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[1].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_endpoint fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp " "Elaborating entity \"acl_ic_agent_endpoint\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\"" {  } { { "db/ip/fir/submodules/fir_internal.v" "s.s_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_wrp fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp " "Elaborating entity \"acl_ic_agent_wrp\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\"" {  } { { "db/ip/fir/submodules/acl_ic_agent_endpoint.v" "wrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_agent_endpoint.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/fir/submodules/acl_ic_agent_wrp.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_agent_wrp.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923768 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/fir/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686670923769 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_rrp fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp " "Elaborating entity \"acl_ic_agent_rrp\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\"" {  } { { "db/ip/fir/submodules/acl_ic_agent_endpoint.v" "rrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_agent_endpoint.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_agent_rrp.v(219) " "Verilog HDL assignment warning at acl_ic_agent_rrp.v(219): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/fir/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_agent_rrp.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686670923780 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\"" {  } { { "db/ip/fir/submodules/acl_ic_agent_rrp.v" "read_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_agent_rrp.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/fir/submodules/acl_ll_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ll_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923814 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/fir/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686670923815 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb2 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_arb2:a\[0\].a " "Elaborating entity \"acl_arb2\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_arb2:a\[0\].a\"" {  } { { "db/ip/fir/submodules/fir_internal.v" "a\[0\].a" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_pipeline_reg fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp " "Elaborating entity \"acl_arb_pipeline_reg\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\"" {  } { { "db/ip/fir/submodules/fir_internal.v" "dp\[0\].dp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923859 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out_intf.req.enable in_intf.req.enable acl_arb2.v(356) " "Bidirectional port \"in_intf.req.enable\" at acl_arb2.v(356) has a one-way connection to bidirectional port \"out_intf.req.enable\"" {  } { { "db/ip/fir/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_arb2.v" 356 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923864 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_data fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r " "Elaborating entity \"acl_arb_data\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r\"" {  } { { "db/ip/fir/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_arb2.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923878 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_data " "Entity \"acl_arb_data\" contains only dangling pins" {  } { { "db/ip/fir/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_arb2.v" 389 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686670923879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_staging_reg fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp " "Elaborating entity \"acl_arb_staging_reg\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_internal_ic_11171317216813168177:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp\"" {  } { { "db/ip/fir/submodules/fir_internal.v" "sp\[0\].sp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_to_avm fir:fir_inst\|fir_internal:fir_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw " "Elaborating entity \"acl_ic_to_avm\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\"" {  } { { "db/ip/fir/submodules/fir_internal.v" "avmm_1_.global_out_ic_to_avmavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/fir_internal.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler fir:fir_inst\|fir_internal:fir_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"fir:fir_inst\|fir_internal:fir_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/fir/submodules/acl_ic_to_avm.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_ic_to_avm.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670923943 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/fir/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686670923944 "|quartus_compile|fir:fir_inst|fir_internal:fir_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686670925531 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "component_partition " "Partition \"component_partition\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686670925531 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1686670925531 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1686670925532 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "38 " "38 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686670928690 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1686670928778 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670928983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "164 " "Implemented 164 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686670929210 ""} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Implemented 104 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686670929210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Implemented 269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686670929210 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1686670929210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686670929210 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "component_partition " "Starting Logic Optimization and Technology Mapping for Partition component_partition" {  } { { "quartus_compile.sv" "fir_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670929227 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_address\[0\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_address\[0\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_address\[1\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_address\[1\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_byteenable\[0\] VCC " "Pin \"fir:fir_inst\|avmm_1_rw_byteenable\[0\]\" is stuck at VCC" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_byteenable\[1\] VCC " "Pin \"fir:fir_inst\|avmm_1_rw_byteenable\[1\]\" is stuck at VCC" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_byteenable\[2\] VCC " "Pin \"fir:fir_inst\|avmm_1_rw_byteenable\[2\]\" is stuck at VCC" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_byteenable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_byteenable\[3\] VCC " "Pin \"fir:fir_inst\|avmm_1_rw_byteenable\[3\]\" is stuck at VCC" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_byteenable[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_write GND " "Pin \"fir:fir_inst\|avmm_1_rw_write\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_write"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[0\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[0\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[1\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[1\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[2\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[2\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[3\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[3\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[4\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[4\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[5\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[5\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[6\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[6\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[7\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[7\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[8\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[8\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[9\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[9\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[10\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[10\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[11\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[11\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[12\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[12\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[13\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[13\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[14\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[14\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[15\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[15\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[16\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[16\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[17\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[17\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[18\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[18\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[19\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[19\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[20\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[20\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[21\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[21\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[22\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[22\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[23\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[23\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[24\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[24\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[25\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[25\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[26\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[26\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[27\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[27\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[28\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[28\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[29\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[29\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[30\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[30\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir:fir_inst\|avmm_1_rw_writedata\[31\] GND " "Pin \"fir:fir_inst\|avmm_1_rw_writedata\[31\]\" is stuck at GND" {  } { { "db/ip/fir/fir.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/fir.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686670930038 "|quartus_compile|fir:fir_inst|avmm_1_rw_writedata[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686670930038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "component_partition " "Timing-Driven Synthesis is running on partition \"component_partition\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686670930227 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_fir2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_fir1\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"fir:fir_inst\|fir_internal:fir_internal_inst\|fir_function_wrapper:fir_internal\|fir_function:thefir_function\|fir_bb_B3:thebb_fir_B3\|fir_bb_B3_stall_region:thebb_fir_B3_stall_region\|fir_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_fir2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_fir1\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "db/ip/fir/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/db/ip/fir/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1686670930943 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1686670930943 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "397 " "397 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686670930998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2187 " "Implemented 2187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "164 " "Implemented 164 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686670931026 ""} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Implemented 104 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686670931026 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1787 " "Implemented 1787 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686670931026 ""} { "Info" "ICUT_CUT_TM_RAMS" "130 " "Implemented 130 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686670931026 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1686670931026 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686670931026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/quartus_compile.map.smsg " "Generated suppressed messages file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/fir/test-fpga.prj/quartus/quartus_compile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670931317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4982 " "Peak virtual memory: 4982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686670932129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 17:42:12 2023 " "Processing ended: Tue Jun 13 17:42:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686670932129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686670932129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686670932129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686670932129 ""}
