0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/Asynchronous 3 bit counter/asyn_cunt.v,1750584079,verilog,,F:/Sillycon/Code/RTL/Asynchronous 3 bit counter/asyn_tb.v,,asyn_down_counter;t_ff,,,,,,,,
F:/Sillycon/Code/RTL/Asynchronous 3 bit counter/asyn_tb.v,1750582639,verilog,,,,asyn_tb,,,,,,,,
F:/Sillycon/Code/RTL/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
