
Exam3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fac  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  0800618c  0800618c  0001618c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006218  08006218  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08006218  08006218  00016218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006220  08006220  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006220  08006220  00016220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006224  08006224  00016224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08006228  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  2000005c  08006284  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000334  08006284  00020334  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013b5b  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000271d  00000000  00000000  00033c2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001040  00000000  00000000  00036348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c88  00000000  00000000  00037388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000275f6  00000000  00000000  00038010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000137cb  00000000  00000000  0005f606  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00102606  00000000  00000000  00072dd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000049e4  00000000  00000000  001753d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  00179dbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08006174 	.word	0x08006174

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	08006174 	.word	0x08006174

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b970 	b.w	80005b8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	460f      	mov	r7, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4694      	mov	ip, r2
 8000304:	d965      	bls.n	80003d2 <__udivmoddi4+0xe2>
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	b143      	cbz	r3, 800031e <__udivmoddi4+0x2e>
 800030c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000310:	f1c3 0220 	rsb	r2, r3, #32
 8000314:	409f      	lsls	r7, r3
 8000316:	fa20 f202 	lsr.w	r2, r0, r2
 800031a:	4317      	orrs	r7, r2
 800031c:	409c      	lsls	r4, r3
 800031e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000322:	fa1f f58c 	uxth.w	r5, ip
 8000326:	fbb7 f1fe 	udiv	r1, r7, lr
 800032a:	0c22      	lsrs	r2, r4, #16
 800032c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000334:	fb01 f005 	mul.w	r0, r1, r5
 8000338:	4290      	cmp	r0, r2
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x62>
 800033c:	eb1c 0202 	adds.w	r2, ip, r2
 8000340:	f101 37ff 	add.w	r7, r1, #4294967295
 8000344:	f080 811c 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000348:	4290      	cmp	r0, r2
 800034a:	f240 8119 	bls.w	8000580 <__udivmoddi4+0x290>
 800034e:	3902      	subs	r1, #2
 8000350:	4462      	add	r2, ip
 8000352:	1a12      	subs	r2, r2, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	fb00 f505 	mul.w	r5, r0, r5
 8000366:	42a5      	cmp	r5, r4
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x90>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x294>
 8000376:	42a5      	cmp	r5, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x294>
 800037c:	4464      	add	r4, ip
 800037e:	3802      	subs	r0, #2
 8000380:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	2100      	movs	r1, #0
 8000388:	b11e      	cbz	r6, 8000392 <__udivmoddi4+0xa2>
 800038a:	40dc      	lsrs	r4, r3
 800038c:	2300      	movs	r3, #0
 800038e:	e9c6 4300 	strd	r4, r3, [r6]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0xbc>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80ed 	beq.w	800057a <__udivmoddi4+0x28a>
 80003a0:	2100      	movs	r1, #0
 80003a2:	e9c6 0500 	strd	r0, r5, [r6]
 80003a6:	4608      	mov	r0, r1
 80003a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ac:	fab3 f183 	clz	r1, r3
 80003b0:	2900      	cmp	r1, #0
 80003b2:	d149      	bne.n	8000448 <__udivmoddi4+0x158>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	d302      	bcc.n	80003be <__udivmoddi4+0xce>
 80003b8:	4282      	cmp	r2, r0
 80003ba:	f200 80f8 	bhi.w	80005ae <__udivmoddi4+0x2be>
 80003be:	1a84      	subs	r4, r0, r2
 80003c0:	eb65 0203 	sbc.w	r2, r5, r3
 80003c4:	2001      	movs	r0, #1
 80003c6:	4617      	mov	r7, r2
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d0e2      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	e9c6 4700 	strd	r4, r7, [r6]
 80003d0:	e7df      	b.n	8000392 <__udivmoddi4+0xa2>
 80003d2:	b902      	cbnz	r2, 80003d6 <__udivmoddi4+0xe6>
 80003d4:	deff      	udf	#255	; 0xff
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f040 8090 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e0:	1a8a      	subs	r2, r1, r2
 80003e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e6:	fa1f fe8c 	uxth.w	lr, ip
 80003ea:	2101      	movs	r1, #1
 80003ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80003f0:	fb07 2015 	mls	r0, r7, r5, r2
 80003f4:	0c22      	lsrs	r2, r4, #16
 80003f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003fa:	fb0e f005 	mul.w	r0, lr, r5
 80003fe:	4290      	cmp	r0, r2
 8000400:	d908      	bls.n	8000414 <__udivmoddi4+0x124>
 8000402:	eb1c 0202 	adds.w	r2, ip, r2
 8000406:	f105 38ff 	add.w	r8, r5, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4290      	cmp	r0, r2
 800040e:	f200 80cb 	bhi.w	80005a8 <__udivmoddi4+0x2b8>
 8000412:	4645      	mov	r5, r8
 8000414:	1a12      	subs	r2, r2, r0
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb2 f0f7 	udiv	r0, r2, r7
 800041c:	fb07 2210 	mls	r2, r7, r0, r2
 8000420:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000424:	fb0e fe00 	mul.w	lr, lr, r0
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x14e>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 32ff 	add.w	r2, r0, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x14c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f200 80bb 	bhi.w	80005b2 <__udivmoddi4+0x2c2>
 800043c:	4610      	mov	r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x98>
 8000448:	f1c1 0720 	rsb	r7, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000452:	ea4c 0c03 	orr.w	ip, ip, r3
 8000456:	fa05 f401 	lsl.w	r4, r5, r1
 800045a:	fa20 f307 	lsr.w	r3, r0, r7
 800045e:	40fd      	lsrs	r5, r7
 8000460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000464:	4323      	orrs	r3, r4
 8000466:	fbb5 f8f9 	udiv	r8, r5, r9
 800046a:	fa1f fe8c 	uxth.w	lr, ip
 800046e:	fb09 5518 	mls	r5, r9, r8, r5
 8000472:	0c1c      	lsrs	r4, r3, #16
 8000474:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000478:	fb08 f50e 	mul.w	r5, r8, lr
 800047c:	42a5      	cmp	r5, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	fa00 f001 	lsl.w	r0, r0, r1
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000490:	f080 8088 	bcs.w	80005a4 <__udivmoddi4+0x2b4>
 8000494:	42a5      	cmp	r5, r4
 8000496:	f240 8085 	bls.w	80005a4 <__udivmoddi4+0x2b4>
 800049a:	f1a8 0802 	sub.w	r8, r8, #2
 800049e:	4464      	add	r4, ip
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	b29d      	uxth	r5, r3
 80004a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f103 35ff 	add.w	r5, r3, #4294967295
 80004c0:	d26c      	bcs.n	800059c <__udivmoddi4+0x2ac>
 80004c2:	45a6      	cmp	lr, r4
 80004c4:	d96a      	bls.n	800059c <__udivmoddi4+0x2ac>
 80004c6:	3b02      	subs	r3, #2
 80004c8:	4464      	add	r4, ip
 80004ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ce:	fba3 9502 	umull	r9, r5, r3, r2
 80004d2:	eba4 040e 	sub.w	r4, r4, lr
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	46c8      	mov	r8, r9
 80004da:	46ae      	mov	lr, r5
 80004dc:	d356      	bcc.n	800058c <__udivmoddi4+0x29c>
 80004de:	d053      	beq.n	8000588 <__udivmoddi4+0x298>
 80004e0:	b156      	cbz	r6, 80004f8 <__udivmoddi4+0x208>
 80004e2:	ebb0 0208 	subs.w	r2, r0, r8
 80004e6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ea:	fa04 f707 	lsl.w	r7, r4, r7
 80004ee:	40ca      	lsrs	r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	4317      	orrs	r7, r2
 80004f4:	e9c6 7400 	strd	r7, r4, [r6]
 80004f8:	4618      	mov	r0, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000500:	f1c3 0120 	rsb	r1, r3, #32
 8000504:	fa02 fc03 	lsl.w	ip, r2, r3
 8000508:	fa20 f201 	lsr.w	r2, r0, r1
 800050c:	fa25 f101 	lsr.w	r1, r5, r1
 8000510:	409d      	lsls	r5, r3
 8000512:	432a      	orrs	r2, r5
 8000514:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000518:	fa1f fe8c 	uxth.w	lr, ip
 800051c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000520:	fb07 1510 	mls	r5, r7, r0, r1
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800052a:	fb00 f50e 	mul.w	r5, r0, lr
 800052e:	428d      	cmp	r5, r1
 8000530:	fa04 f403 	lsl.w	r4, r4, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x258>
 8000536:	eb1c 0101 	adds.w	r1, ip, r1
 800053a:	f100 38ff 	add.w	r8, r0, #4294967295
 800053e:	d22f      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000540:	428d      	cmp	r5, r1
 8000542:	d92d      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000544:	3802      	subs	r0, #2
 8000546:	4461      	add	r1, ip
 8000548:	1b49      	subs	r1, r1, r5
 800054a:	b292      	uxth	r2, r2
 800054c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000550:	fb07 1115 	mls	r1, r7, r5, r1
 8000554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000558:	fb05 f10e 	mul.w	r1, r5, lr
 800055c:	4291      	cmp	r1, r2
 800055e:	d908      	bls.n	8000572 <__udivmoddi4+0x282>
 8000560:	eb1c 0202 	adds.w	r2, ip, r2
 8000564:	f105 38ff 	add.w	r8, r5, #4294967295
 8000568:	d216      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 800056a:	4291      	cmp	r1, r2
 800056c:	d914      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800056e:	3d02      	subs	r5, #2
 8000570:	4462      	add	r2, ip
 8000572:	1a52      	subs	r2, r2, r1
 8000574:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000578:	e738      	b.n	80003ec <__udivmoddi4+0xfc>
 800057a:	4631      	mov	r1, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e708      	b.n	8000392 <__udivmoddi4+0xa2>
 8000580:	4639      	mov	r1, r7
 8000582:	e6e6      	b.n	8000352 <__udivmoddi4+0x62>
 8000584:	4610      	mov	r0, r2
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x90>
 8000588:	4548      	cmp	r0, r9
 800058a:	d2a9      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 800058c:	ebb9 0802 	subs.w	r8, r9, r2
 8000590:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000594:	3b01      	subs	r3, #1
 8000596:	e7a3      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000598:	4645      	mov	r5, r8
 800059a:	e7ea      	b.n	8000572 <__udivmoddi4+0x282>
 800059c:	462b      	mov	r3, r5
 800059e:	e794      	b.n	80004ca <__udivmoddi4+0x1da>
 80005a0:	4640      	mov	r0, r8
 80005a2:	e7d1      	b.n	8000548 <__udivmoddi4+0x258>
 80005a4:	46d0      	mov	r8, sl
 80005a6:	e77b      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a8:	3d02      	subs	r5, #2
 80005aa:	4462      	add	r2, ip
 80005ac:	e732      	b.n	8000414 <__udivmoddi4+0x124>
 80005ae:	4608      	mov	r0, r1
 80005b0:	e70a      	b.n	80003c8 <__udivmoddi4+0xd8>
 80005b2:	4464      	add	r4, ip
 80005b4:	3802      	subs	r0, #2
 80005b6:	e742      	b.n	800043e <__udivmoddi4+0x14e>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b088      	sub	sp, #32
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c2:	f000 fc26 	bl	8000e12 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c6:	f000 f827 	bl	8000618 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ca:	f000 f971 	bl	80008b0 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80005ce:	f000 f8e7 	bl	80007a0 <MX_LPUART1_UART_Init>
  MX_SPI3_Init();
 80005d2:	f000 f92f 	bl	8000834 <MX_SPI3_Init>
  MX_ADC1_Init();
 80005d6:	f000 f86b 	bl	80006b0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */


  SPITxRx_Setup();
 80005da:	f000 f9f9 	bl	80009d0 <SPITxRx_Setup>

  reload();
 80005de:	f000 fa29 	bl	8000a34 <reload>
  uint8_t TXstr[30];
  memset(TXstr, 0,30);
 80005e2:	463b      	mov	r3, r7
 80005e4:	221e      	movs	r2, #30
 80005e6:	2100      	movs	r1, #0
 80005e8:	4618      	mov	r0, r3
 80005ea:	f005 f93f 	bl	800586c <memset>
  sprintf(TXstr, "Magazine value is %d.\r\n", magazine);
 80005ee:	4b07      	ldr	r3, [pc, #28]	; (800060c <main+0x50>)
 80005f0:	681a      	ldr	r2, [r3, #0]
 80005f2:	463b      	mov	r3, r7
 80005f4:	4906      	ldr	r1, [pc, #24]	; (8000610 <main+0x54>)
 80005f6:	4618      	mov	r0, r3
 80005f8:	f005 f918 	bl	800582c <siprintf>
  HAL_UART_Transmit(&hlpuart1, TXstr, 30, 100);
 80005fc:	4639      	mov	r1, r7
 80005fe:	2364      	movs	r3, #100	; 0x64
 8000600:	221e      	movs	r2, #30
 8000602:	4804      	ldr	r0, [pc, #16]	; (8000614 <main+0x58>)
 8000604:	f004 fa66 	bl	8004ad4 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000608:	e7fe      	b.n	8000608 <main+0x4c>
 800060a:	bf00      	nop
 800060c:	200001dc 	.word	0x200001dc
 8000610:	0800618c 	.word	0x0800618c
 8000614:	200000e4 	.word	0x200000e4

08000618 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b094      	sub	sp, #80	; 0x50
 800061c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800061e:	f107 0318 	add.w	r3, r7, #24
 8000622:	2238      	movs	r2, #56	; 0x38
 8000624:	2100      	movs	r1, #0
 8000626:	4618      	mov	r0, r3
 8000628:	f005 f920 	bl	800586c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800062c:	1d3b      	adds	r3, r7, #4
 800062e:	2200      	movs	r2, #0
 8000630:	601a      	str	r2, [r3, #0]
 8000632:	605a      	str	r2, [r3, #4]
 8000634:	609a      	str	r2, [r3, #8]
 8000636:	60da      	str	r2, [r3, #12]
 8000638:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800063a:	2000      	movs	r0, #0
 800063c:	f002 fd32 	bl	80030a4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000640:	2302      	movs	r3, #2
 8000642:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000644:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000648:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800064a:	2340      	movs	r3, #64	; 0x40
 800064c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800064e:	2302      	movs	r3, #2
 8000650:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000652:	2302      	movs	r3, #2
 8000654:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000656:	2304      	movs	r3, #4
 8000658:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800065a:	2355      	movs	r3, #85	; 0x55
 800065c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800065e:	2302      	movs	r3, #2
 8000660:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000662:	2302      	movs	r3, #2
 8000664:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000666:	2302      	movs	r3, #2
 8000668:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800066a:	f107 0318 	add.w	r3, r7, #24
 800066e:	4618      	mov	r0, r3
 8000670:	f002 fdcc 	bl	800320c <HAL_RCC_OscConfig>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800067a:	f000 f9fb 	bl	8000a74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800067e:	230f      	movs	r3, #15
 8000680:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000682:	2303      	movs	r3, #3
 8000684:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000686:	2300      	movs	r3, #0
 8000688:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800068a:	2300      	movs	r3, #0
 800068c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800068e:	2300      	movs	r3, #0
 8000690:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000692:	1d3b      	adds	r3, r7, #4
 8000694:	2104      	movs	r1, #4
 8000696:	4618      	mov	r0, r3
 8000698:	f003 f8ca 	bl	8003830 <HAL_RCC_ClockConfig>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80006a2:	f000 f9e7 	bl	8000a74 <Error_Handler>
  }
}
 80006a6:	bf00      	nop
 80006a8:	3750      	adds	r7, #80	; 0x50
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
	...

080006b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b08c      	sub	sp, #48	; 0x30
 80006b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006ba:	2200      	movs	r2, #0
 80006bc:	601a      	str	r2, [r3, #0]
 80006be:	605a      	str	r2, [r3, #4]
 80006c0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80006c2:	1d3b      	adds	r3, r7, #4
 80006c4:	2220      	movs	r2, #32
 80006c6:	2100      	movs	r1, #0
 80006c8:	4618      	mov	r0, r3
 80006ca:	f005 f8cf 	bl	800586c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006ce:	4b32      	ldr	r3, [pc, #200]	; (8000798 <MX_ADC1_Init+0xe8>)
 80006d0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80006d4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006d6:	4b30      	ldr	r3, [pc, #192]	; (8000798 <MX_ADC1_Init+0xe8>)
 80006d8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80006dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006de:	4b2e      	ldr	r3, [pc, #184]	; (8000798 <MX_ADC1_Init+0xe8>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006e4:	4b2c      	ldr	r3, [pc, #176]	; (8000798 <MX_ADC1_Init+0xe8>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80006ea:	4b2b      	ldr	r3, [pc, #172]	; (8000798 <MX_ADC1_Init+0xe8>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006f0:	4b29      	ldr	r3, [pc, #164]	; (8000798 <MX_ADC1_Init+0xe8>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006f6:	4b28      	ldr	r3, [pc, #160]	; (8000798 <MX_ADC1_Init+0xe8>)
 80006f8:	2204      	movs	r2, #4
 80006fa:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006fc:	4b26      	ldr	r3, [pc, #152]	; (8000798 <MX_ADC1_Init+0xe8>)
 80006fe:	2200      	movs	r2, #0
 8000700:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000702:	4b25      	ldr	r3, [pc, #148]	; (8000798 <MX_ADC1_Init+0xe8>)
 8000704:	2200      	movs	r2, #0
 8000706:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000708:	4b23      	ldr	r3, [pc, #140]	; (8000798 <MX_ADC1_Init+0xe8>)
 800070a:	2201      	movs	r2, #1
 800070c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800070e:	4b22      	ldr	r3, [pc, #136]	; (8000798 <MX_ADC1_Init+0xe8>)
 8000710:	2200      	movs	r2, #0
 8000712:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000716:	4b20      	ldr	r3, [pc, #128]	; (8000798 <MX_ADC1_Init+0xe8>)
 8000718:	2200      	movs	r2, #0
 800071a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800071c:	4b1e      	ldr	r3, [pc, #120]	; (8000798 <MX_ADC1_Init+0xe8>)
 800071e:	2200      	movs	r2, #0
 8000720:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000722:	4b1d      	ldr	r3, [pc, #116]	; (8000798 <MX_ADC1_Init+0xe8>)
 8000724:	2200      	movs	r2, #0
 8000726:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800072a:	4b1b      	ldr	r3, [pc, #108]	; (8000798 <MX_ADC1_Init+0xe8>)
 800072c:	2200      	movs	r2, #0
 800072e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000730:	4b19      	ldr	r3, [pc, #100]	; (8000798 <MX_ADC1_Init+0xe8>)
 8000732:	2200      	movs	r2, #0
 8000734:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000738:	4817      	ldr	r0, [pc, #92]	; (8000798 <MX_ADC1_Init+0xe8>)
 800073a:	f000 fe77 	bl	800142c <HAL_ADC_Init>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000744:	f000 f996 	bl	8000a74 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000748:	2300      	movs	r3, #0
 800074a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800074c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000750:	4619      	mov	r1, r3
 8000752:	4811      	ldr	r0, [pc, #68]	; (8000798 <MX_ADC1_Init+0xe8>)
 8000754:	f002 f86a 	bl	800282c <HAL_ADCEx_MultiModeConfigChannel>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800075e:	f000 f989 	bl	8000a74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000762:	4b0e      	ldr	r3, [pc, #56]	; (800079c <MX_ADC1_Init+0xec>)
 8000764:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000766:	2306      	movs	r3, #6
 8000768:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800076a:	2300      	movs	r3, #0
 800076c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800076e:	237f      	movs	r3, #127	; 0x7f
 8000770:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000772:	2304      	movs	r3, #4
 8000774:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000776:	2300      	movs	r3, #0
 8000778:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800077a:	1d3b      	adds	r3, r7, #4
 800077c:	4619      	mov	r1, r3
 800077e:	4806      	ldr	r0, [pc, #24]	; (8000798 <MX_ADC1_Init+0xe8>)
 8000780:	f001 fa3c 	bl	8001bfc <HAL_ADC_ConfigChannel>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800078a:	f000 f973 	bl	8000a74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800078e:	bf00      	nop
 8000790:	3730      	adds	r7, #48	; 0x30
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	20000078 	.word	0x20000078
 800079c:	04300002 	.word	0x04300002

080007a0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80007a4:	4b21      	ldr	r3, [pc, #132]	; (800082c <MX_LPUART1_UART_Init+0x8c>)
 80007a6:	4a22      	ldr	r2, [pc, #136]	; (8000830 <MX_LPUART1_UART_Init+0x90>)
 80007a8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 57600;
 80007aa:	4b20      	ldr	r3, [pc, #128]	; (800082c <MX_LPUART1_UART_Init+0x8c>)
 80007ac:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80007b0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007b2:	4b1e      	ldr	r3, [pc, #120]	; (800082c <MX_LPUART1_UART_Init+0x8c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80007b8:	4b1c      	ldr	r3, [pc, #112]	; (800082c <MX_LPUART1_UART_Init+0x8c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80007be:	4b1b      	ldr	r3, [pc, #108]	; (800082c <MX_LPUART1_UART_Init+0x8c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80007c4:	4b19      	ldr	r3, [pc, #100]	; (800082c <MX_LPUART1_UART_Init+0x8c>)
 80007c6:	220c      	movs	r2, #12
 80007c8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ca:	4b18      	ldr	r3, [pc, #96]	; (800082c <MX_LPUART1_UART_Init+0x8c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007d0:	4b16      	ldr	r3, [pc, #88]	; (800082c <MX_LPUART1_UART_Init+0x8c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007d6:	4b15      	ldr	r3, [pc, #84]	; (800082c <MX_LPUART1_UART_Init+0x8c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007dc:	4b13      	ldr	r3, [pc, #76]	; (800082c <MX_LPUART1_UART_Init+0x8c>)
 80007de:	2200      	movs	r2, #0
 80007e0:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80007e2:	4812      	ldr	r0, [pc, #72]	; (800082c <MX_LPUART1_UART_Init+0x8c>)
 80007e4:	f004 f926 	bl	8004a34 <HAL_UART_Init>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80007ee:	f000 f941 	bl	8000a74 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007f2:	2100      	movs	r1, #0
 80007f4:	480d      	ldr	r0, [pc, #52]	; (800082c <MX_LPUART1_UART_Init+0x8c>)
 80007f6:	f004 ff4f 	bl	8005698 <HAL_UARTEx_SetTxFifoThreshold>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000800:	f000 f938 	bl	8000a74 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000804:	2100      	movs	r1, #0
 8000806:	4809      	ldr	r0, [pc, #36]	; (800082c <MX_LPUART1_UART_Init+0x8c>)
 8000808:	f004 ff84 	bl	8005714 <HAL_UARTEx_SetRxFifoThreshold>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000812:	f000 f92f 	bl	8000a74 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000816:	4805      	ldr	r0, [pc, #20]	; (800082c <MX_LPUART1_UART_Init+0x8c>)
 8000818:	f004 ff05 	bl	8005626 <HAL_UARTEx_DisableFifoMode>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000822:	f000 f927 	bl	8000a74 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	200000e4 	.word	0x200000e4
 8000830:	40008000 	.word	0x40008000

08000834 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000838:	4b1b      	ldr	r3, [pc, #108]	; (80008a8 <MX_SPI3_Init+0x74>)
 800083a:	4a1c      	ldr	r2, [pc, #112]	; (80008ac <MX_SPI3_Init+0x78>)
 800083c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800083e:	4b1a      	ldr	r3, [pc, #104]	; (80008a8 <MX_SPI3_Init+0x74>)
 8000840:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000844:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000846:	4b18      	ldr	r3, [pc, #96]	; (80008a8 <MX_SPI3_Init+0x74>)
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800084c:	4b16      	ldr	r3, [pc, #88]	; (80008a8 <MX_SPI3_Init+0x74>)
 800084e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000852:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000854:	4b14      	ldr	r3, [pc, #80]	; (80008a8 <MX_SPI3_Init+0x74>)
 8000856:	2200      	movs	r2, #0
 8000858:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800085a:	4b13      	ldr	r3, [pc, #76]	; (80008a8 <MX_SPI3_Init+0x74>)
 800085c:	2200      	movs	r2, #0
 800085e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000860:	4b11      	ldr	r3, [pc, #68]	; (80008a8 <MX_SPI3_Init+0x74>)
 8000862:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000866:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000868:	4b0f      	ldr	r3, [pc, #60]	; (80008a8 <MX_SPI3_Init+0x74>)
 800086a:	2238      	movs	r2, #56	; 0x38
 800086c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800086e:	4b0e      	ldr	r3, [pc, #56]	; (80008a8 <MX_SPI3_Init+0x74>)
 8000870:	2200      	movs	r2, #0
 8000872:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000874:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <MX_SPI3_Init+0x74>)
 8000876:	2200      	movs	r2, #0
 8000878:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800087a:	4b0b      	ldr	r3, [pc, #44]	; (80008a8 <MX_SPI3_Init+0x74>)
 800087c:	2200      	movs	r2, #0
 800087e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000880:	4b09      	ldr	r3, [pc, #36]	; (80008a8 <MX_SPI3_Init+0x74>)
 8000882:	2207      	movs	r2, #7
 8000884:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000886:	4b08      	ldr	r3, [pc, #32]	; (80008a8 <MX_SPI3_Init+0x74>)
 8000888:	2200      	movs	r2, #0
 800088a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800088c:	4b06      	ldr	r3, [pc, #24]	; (80008a8 <MX_SPI3_Init+0x74>)
 800088e:	2208      	movs	r2, #8
 8000890:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000892:	4805      	ldr	r0, [pc, #20]	; (80008a8 <MX_SPI3_Init+0x74>)
 8000894:	f003 fc36 	bl	8004104 <HAL_SPI_Init>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800089e:	f000 f8e9 	bl	8000a74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80008a2:	bf00      	nop
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	20000178 	.word	0x20000178
 80008ac:	40003c00 	.word	0x40003c00

080008b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b08a      	sub	sp, #40	; 0x28
 80008b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b6:	f107 0314 	add.w	r3, r7, #20
 80008ba:	2200      	movs	r2, #0
 80008bc:	601a      	str	r2, [r3, #0]
 80008be:	605a      	str	r2, [r3, #4]
 80008c0:	609a      	str	r2, [r3, #8]
 80008c2:	60da      	str	r2, [r3, #12]
 80008c4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008c6:	4b3f      	ldr	r3, [pc, #252]	; (80009c4 <MX_GPIO_Init+0x114>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ca:	4a3e      	ldr	r2, [pc, #248]	; (80009c4 <MX_GPIO_Init+0x114>)
 80008cc:	f043 0304 	orr.w	r3, r3, #4
 80008d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008d2:	4b3c      	ldr	r3, [pc, #240]	; (80009c4 <MX_GPIO_Init+0x114>)
 80008d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d6:	f003 0304 	and.w	r3, r3, #4
 80008da:	613b      	str	r3, [r7, #16]
 80008dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008de:	4b39      	ldr	r3, [pc, #228]	; (80009c4 <MX_GPIO_Init+0x114>)
 80008e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e2:	4a38      	ldr	r2, [pc, #224]	; (80009c4 <MX_GPIO_Init+0x114>)
 80008e4:	f043 0320 	orr.w	r3, r3, #32
 80008e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ea:	4b36      	ldr	r3, [pc, #216]	; (80009c4 <MX_GPIO_Init+0x114>)
 80008ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ee:	f003 0320 	and.w	r3, r3, #32
 80008f2:	60fb      	str	r3, [r7, #12]
 80008f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f6:	4b33      	ldr	r3, [pc, #204]	; (80009c4 <MX_GPIO_Init+0x114>)
 80008f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008fa:	4a32      	ldr	r2, [pc, #200]	; (80009c4 <MX_GPIO_Init+0x114>)
 80008fc:	f043 0301 	orr.w	r3, r3, #1
 8000900:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000902:	4b30      	ldr	r3, [pc, #192]	; (80009c4 <MX_GPIO_Init+0x114>)
 8000904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000906:	f003 0301 	and.w	r3, r3, #1
 800090a:	60bb      	str	r3, [r7, #8]
 800090c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800090e:	4b2d      	ldr	r3, [pc, #180]	; (80009c4 <MX_GPIO_Init+0x114>)
 8000910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000912:	4a2c      	ldr	r2, [pc, #176]	; (80009c4 <MX_GPIO_Init+0x114>)
 8000914:	f043 0308 	orr.w	r3, r3, #8
 8000918:	64d3      	str	r3, [r2, #76]	; 0x4c
 800091a:	4b2a      	ldr	r3, [pc, #168]	; (80009c4 <MX_GPIO_Init+0x114>)
 800091c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091e:	f003 0308 	and.w	r3, r3, #8
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000926:	4b27      	ldr	r3, [pc, #156]	; (80009c4 <MX_GPIO_Init+0x114>)
 8000928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800092a:	4a26      	ldr	r2, [pc, #152]	; (80009c4 <MX_GPIO_Init+0x114>)
 800092c:	f043 0302 	orr.w	r3, r3, #2
 8000930:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000932:	4b24      	ldr	r3, [pc, #144]	; (80009c4 <MX_GPIO_Init+0x114>)
 8000934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000936:	f003 0302 	and.w	r3, r3, #2
 800093a:	603b      	str	r3, [r7, #0]
 800093c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	2120      	movs	r1, #32
 8000942:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000946:	f002 fb71 	bl	800302c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 800094a:	2201      	movs	r2, #1
 800094c:	2104      	movs	r1, #4
 800094e:	481e      	ldr	r0, [pc, #120]	; (80009c8 <MX_GPIO_Init+0x118>)
 8000950:	f002 fb6c 	bl	800302c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000954:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000958:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800095a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800095e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000964:	f107 0314 	add.w	r3, r7, #20
 8000968:	4619      	mov	r1, r3
 800096a:	4818      	ldr	r0, [pc, #96]	; (80009cc <MX_GPIO_Init+0x11c>)
 800096c:	f002 f9dc 	bl	8002d28 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000970:	2320      	movs	r3, #32
 8000972:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000974:	2301      	movs	r3, #1
 8000976:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	2300      	movs	r3, #0
 800097a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097c:	2300      	movs	r3, #0
 800097e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000980:	f107 0314 	add.w	r3, r7, #20
 8000984:	4619      	mov	r1, r3
 8000986:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800098a:	f002 f9cd 	bl	8002d28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800098e:	2304      	movs	r3, #4
 8000990:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000992:	2301      	movs	r3, #1
 8000994:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000996:	2300      	movs	r3, #0
 8000998:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099a:	2300      	movs	r3, #0
 800099c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800099e:	f107 0314 	add.w	r3, r7, #20
 80009a2:	4619      	mov	r1, r3
 80009a4:	4808      	ldr	r0, [pc, #32]	; (80009c8 <MX_GPIO_Init+0x118>)
 80009a6:	f002 f9bf 	bl	8002d28 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2100      	movs	r1, #0
 80009ae:	2028      	movs	r0, #40	; 0x28
 80009b0:	f002 f91f 	bl	8002bf2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009b4:	2028      	movs	r0, #40	; 0x28
 80009b6:	f002 f936 	bl	8002c26 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009ba:	bf00      	nop
 80009bc:	3728      	adds	r7, #40	; 0x28
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	40021000 	.word	0x40021000
 80009c8:	48000c00 	.word	0x48000c00
 80009cc:	48000800 	.word	0x48000800

080009d0 <SPITxRx_Setup>:

/* USER CODE BEGIN 4 */
void SPITxRx_Setup(){
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
	uint8_t buffer[4];

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 0);
 80009d6:	2200      	movs	r2, #0
 80009d8:	2104      	movs	r1, #4
 80009da:	4814      	ldr	r0, [pc, #80]	; (8000a2c <SPITxRx_Setup+0x5c>)
 80009dc:	f002 fb26 	bl	800302c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80009e0:	2001      	movs	r0, #1
 80009e2:	f000 fa87 	bl	8000ef4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 1);
 80009e6:	2201      	movs	r2, #1
 80009e8:	2104      	movs	r1, #4
 80009ea:	4810      	ldr	r0, [pc, #64]	; (8000a2c <SPITxRx_Setup+0x5c>)
 80009ec:	f002 fb1e 	bl	800302c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80009f0:	2001      	movs	r0, #1
 80009f2:	f000 fa7f 	bl	8000ef4 <HAL_Delay>

	HAL_Delay(200);
 80009f6:	20c8      	movs	r0, #200	; 0xc8
 80009f8:	f000 fa7c 	bl	8000ef4 <HAL_Delay>
	buffer[0] = 0b01000000;
 80009fc:	2340      	movs	r3, #64	; 0x40
 80009fe:	713b      	strb	r3, [r7, #4]
	buffer[1] = 0x00;
 8000a00:	2300      	movs	r3, #0
 8000a02:	717b      	strb	r3, [r7, #5]
	buffer[2] = 0x00;
 8000a04:	2300      	movs	r3, #0
 8000a06:	71bb      	strb	r3, [r7, #6]
	buffer[3] = 0x00;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	71fb      	strb	r3, [r7, #7]
	buffer[4] = 0x00;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	723b      	strb	r3, [r7, #8]
	HAL_SPI_Transmit(&hspi3, buffer, 4, 100);
 8000a10:	1d39      	adds	r1, r7, #4
 8000a12:	2364      	movs	r3, #100	; 0x64
 8000a14:	2204      	movs	r2, #4
 8000a16:	4806      	ldr	r0, [pc, #24]	; (8000a30 <SPITxRx_Setup+0x60>)
 8000a18:	f003 fc1f 	bl	800425a <HAL_SPI_Transmit>
	HAL_Delay(200);
 8000a1c:	20c8      	movs	r0, #200	; 0xc8
 8000a1e:	f000 fa69 	bl	8000ef4 <HAL_Delay>
//	buffer[2] = 0xFF;
//	buffer[3] = 0x00;
//	buffer[4] = 0x00;
//	HAL_SPI_Transmit(&hspi3, buffer, 4, 100);
//	HAL_Delay(200);
}
 8000a22:	bf00      	nop
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	48000c00 	.word	0x48000c00
 8000a30:	20000178 	.word	0x20000178

08000a34 <reload>:
	HAL_SPI_TransmitReceive(&hspi3, buffer, RXbuffer, 4, 100);
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
	return 0;
}

void reload(){
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 8000a38:	480b      	ldr	r0, [pc, #44]	; (8000a68 <reload+0x34>)
 8000a3a:	f000 feb3 	bl	80017a4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 8000a3e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a42:	4809      	ldr	r0, [pc, #36]	; (8000a68 <reload+0x34>)
 8000a44:	f000 ffc6 	bl	80019d4 <HAL_ADC_PollForConversion>
	magazine = HAL_ADC_GetValue(&hadc1) % 64;
 8000a48:	4807      	ldr	r0, [pc, #28]	; (8000a68 <reload+0x34>)
 8000a4a:	f001 f8c9 	bl	8001be0 <HAL_ADC_GetValue>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a54:	4a05      	ldr	r2, [pc, #20]	; (8000a6c <reload+0x38>)
 8000a56:	6013      	str	r3, [r2, #0]
	HAL_ADC_Stop(&hadc1);
 8000a58:	4803      	ldr	r0, [pc, #12]	; (8000a68 <reload+0x34>)
 8000a5a:	f000 ff87 	bl	800196c <HAL_ADC_Stop>

	magcap = 6;
 8000a5e:	4b04      	ldr	r3, [pc, #16]	; (8000a70 <reload+0x3c>)
 8000a60:	2206      	movs	r2, #6
 8000a62:	701a      	strb	r2, [r3, #0]
}
 8000a64:	bf00      	nop
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	20000078 	.word	0x20000078
 8000a6c:	200001dc 	.word	0x200001dc
 8000a70:	200001e0 	.word	0x200001e0

08000a74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a78:	b672      	cpsid	i
}
 8000a7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a7c:	e7fe      	b.n	8000a7c <Error_Handler+0x8>
	...

08000a80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a86:	4b0f      	ldr	r3, [pc, #60]	; (8000ac4 <HAL_MspInit+0x44>)
 8000a88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a8a:	4a0e      	ldr	r2, [pc, #56]	; (8000ac4 <HAL_MspInit+0x44>)
 8000a8c:	f043 0301 	orr.w	r3, r3, #1
 8000a90:	6613      	str	r3, [r2, #96]	; 0x60
 8000a92:	4b0c      	ldr	r3, [pc, #48]	; (8000ac4 <HAL_MspInit+0x44>)
 8000a94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a96:	f003 0301 	and.w	r3, r3, #1
 8000a9a:	607b      	str	r3, [r7, #4]
 8000a9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a9e:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <HAL_MspInit+0x44>)
 8000aa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aa2:	4a08      	ldr	r2, [pc, #32]	; (8000ac4 <HAL_MspInit+0x44>)
 8000aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aa8:	6593      	str	r3, [r2, #88]	; 0x58
 8000aaa:	4b06      	ldr	r3, [pc, #24]	; (8000ac4 <HAL_MspInit+0x44>)
 8000aac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ab2:	603b      	str	r3, [r7, #0]
 8000ab4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000ab6:	f002 fb99 	bl	80031ec <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aba:	bf00      	nop
 8000abc:	3708      	adds	r7, #8
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40021000 	.word	0x40021000

08000ac8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b09e      	sub	sp, #120	; 0x78
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	601a      	str	r2, [r3, #0]
 8000ad8:	605a      	str	r2, [r3, #4]
 8000ada:	609a      	str	r2, [r3, #8]
 8000adc:	60da      	str	r2, [r3, #12]
 8000ade:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ae0:	f107 0310 	add.w	r3, r7, #16
 8000ae4:	2254      	movs	r2, #84	; 0x54
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f004 febf 	bl	800586c <memset>
  if(hadc->Instance==ADC1)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000af6:	d134      	bne.n	8000b62 <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000af8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000afc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000afe:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000b02:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b04:	f107 0310 	add.w	r3, r7, #16
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f003 f8ad 	bl	8003c68 <HAL_RCCEx_PeriphCLKConfig>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000b14:	f7ff ffae 	bl	8000a74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000b18:	4b14      	ldr	r3, [pc, #80]	; (8000b6c <HAL_ADC_MspInit+0xa4>)
 8000b1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b1c:	4a13      	ldr	r2, [pc, #76]	; (8000b6c <HAL_ADC_MspInit+0xa4>)
 8000b1e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000b22:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b24:	4b11      	ldr	r3, [pc, #68]	; (8000b6c <HAL_ADC_MspInit+0xa4>)
 8000b26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b28:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000b2c:	60fb      	str	r3, [r7, #12]
 8000b2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b30:	4b0e      	ldr	r3, [pc, #56]	; (8000b6c <HAL_ADC_MspInit+0xa4>)
 8000b32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b34:	4a0d      	ldr	r2, [pc, #52]	; (8000b6c <HAL_ADC_MspInit+0xa4>)
 8000b36:	f043 0301 	orr.w	r3, r3, #1
 8000b3a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b3c:	4b0b      	ldr	r3, [pc, #44]	; (8000b6c <HAL_ADC_MspInit+0xa4>)
 8000b3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b40:	f003 0301 	and.w	r3, r3, #1
 8000b44:	60bb      	str	r3, [r7, #8]
 8000b46:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b50:	2300      	movs	r3, #0
 8000b52:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b54:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000b58:	4619      	mov	r1, r3
 8000b5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b5e:	f002 f8e3 	bl	8002d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000b62:	bf00      	nop
 8000b64:	3778      	adds	r7, #120	; 0x78
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	40021000 	.word	0x40021000

08000b70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b09e      	sub	sp, #120	; 0x78
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b78:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
 8000b80:	605a      	str	r2, [r3, #4]
 8000b82:	609a      	str	r2, [r3, #8]
 8000b84:	60da      	str	r2, [r3, #12]
 8000b86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b88:	f107 0310 	add.w	r3, r7, #16
 8000b8c:	2254      	movs	r2, #84	; 0x54
 8000b8e:	2100      	movs	r1, #0
 8000b90:	4618      	mov	r0, r3
 8000b92:	f004 fe6b 	bl	800586c <memset>
  if(huart->Instance==LPUART1)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4a1f      	ldr	r2, [pc, #124]	; (8000c18 <HAL_UART_MspInit+0xa8>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d136      	bne.n	8000c0e <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000ba0:	2320      	movs	r3, #32
 8000ba2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ba8:	f107 0310 	add.w	r3, r7, #16
 8000bac:	4618      	mov	r0, r3
 8000bae:	f003 f85b 	bl	8003c68 <HAL_RCCEx_PeriphCLKConfig>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000bb8:	f7ff ff5c 	bl	8000a74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000bbc:	4b17      	ldr	r3, [pc, #92]	; (8000c1c <HAL_UART_MspInit+0xac>)
 8000bbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000bc0:	4a16      	ldr	r2, [pc, #88]	; (8000c1c <HAL_UART_MspInit+0xac>)
 8000bc2:	f043 0301 	orr.w	r3, r3, #1
 8000bc6:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000bc8:	4b14      	ldr	r3, [pc, #80]	; (8000c1c <HAL_UART_MspInit+0xac>)
 8000bca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000bcc:	f003 0301 	and.w	r3, r3, #1
 8000bd0:	60fb      	str	r3, [r7, #12]
 8000bd2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd4:	4b11      	ldr	r3, [pc, #68]	; (8000c1c <HAL_UART_MspInit+0xac>)
 8000bd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bd8:	4a10      	ldr	r2, [pc, #64]	; (8000c1c <HAL_UART_MspInit+0xac>)
 8000bda:	f043 0301 	orr.w	r3, r3, #1
 8000bde:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000be0:	4b0e      	ldr	r3, [pc, #56]	; (8000c1c <HAL_UART_MspInit+0xac>)
 8000be2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000be4:	f003 0301 	and.w	r3, r3, #1
 8000be8:	60bb      	str	r3, [r7, #8]
 8000bea:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000bec:	230c      	movs	r3, #12
 8000bee:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000bfc:	230c      	movs	r3, #12
 8000bfe:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c00:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000c04:	4619      	mov	r1, r3
 8000c06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c0a:	f002 f88d 	bl	8002d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000c0e:	bf00      	nop
 8000c10:	3778      	adds	r7, #120	; 0x78
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	40008000 	.word	0x40008000
 8000c1c:	40021000 	.word	0x40021000

08000c20 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b08a      	sub	sp, #40	; 0x28
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c28:	f107 0314 	add.w	r3, r7, #20
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	601a      	str	r2, [r3, #0]
 8000c30:	605a      	str	r2, [r3, #4]
 8000c32:	609a      	str	r2, [r3, #8]
 8000c34:	60da      	str	r2, [r3, #12]
 8000c36:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a1b      	ldr	r2, [pc, #108]	; (8000cac <HAL_SPI_MspInit+0x8c>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d130      	bne.n	8000ca4 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000c42:	4b1b      	ldr	r3, [pc, #108]	; (8000cb0 <HAL_SPI_MspInit+0x90>)
 8000c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c46:	4a1a      	ldr	r2, [pc, #104]	; (8000cb0 <HAL_SPI_MspInit+0x90>)
 8000c48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c4c:	6593      	str	r3, [r2, #88]	; 0x58
 8000c4e:	4b18      	ldr	r3, [pc, #96]	; (8000cb0 <HAL_SPI_MspInit+0x90>)
 8000c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c52:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c56:	613b      	str	r3, [r7, #16]
 8000c58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c5a:	4b15      	ldr	r3, [pc, #84]	; (8000cb0 <HAL_SPI_MspInit+0x90>)
 8000c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c5e:	4a14      	ldr	r2, [pc, #80]	; (8000cb0 <HAL_SPI_MspInit+0x90>)
 8000c60:	f043 0304 	orr.w	r3, r3, #4
 8000c64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c66:	4b12      	ldr	r3, [pc, #72]	; (8000cb0 <HAL_SPI_MspInit+0x90>)
 8000c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c6a:	f003 0304 	and.w	r3, r3, #4
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000c72:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000c76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c80:	2300      	movs	r3, #0
 8000c82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c84:	2306      	movs	r3, #6
 8000c86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c88:	f107 0314 	add.w	r3, r7, #20
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4809      	ldr	r0, [pc, #36]	; (8000cb4 <HAL_SPI_MspInit+0x94>)
 8000c90:	f002 f84a 	bl	8002d28 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8000c94:	2200      	movs	r2, #0
 8000c96:	2100      	movs	r1, #0
 8000c98:	2033      	movs	r0, #51	; 0x33
 8000c9a:	f001 ffaa 	bl	8002bf2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8000c9e:	2033      	movs	r0, #51	; 0x33
 8000ca0:	f001 ffc1 	bl	8002c26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000ca4:	bf00      	nop
 8000ca6:	3728      	adds	r7, #40	; 0x28
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	40003c00 	.word	0x40003c00
 8000cb0:	40021000 	.word	0x40021000
 8000cb4:	48000800 	.word	0x48000800

08000cb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cbc:	e7fe      	b.n	8000cbc <NMI_Handler+0x4>

08000cbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cc2:	e7fe      	b.n	8000cc2 <HardFault_Handler+0x4>

08000cc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cc8:	e7fe      	b.n	8000cc8 <MemManage_Handler+0x4>

08000cca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cca:	b480      	push	{r7}
 8000ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cce:	e7fe      	b.n	8000cce <BusFault_Handler+0x4>

08000cd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cd4:	e7fe      	b.n	8000cd4 <UsageFault_Handler+0x4>

08000cd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ce8:	bf00      	nop
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr

08000cf2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cf6:	bf00      	nop
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr

08000d00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d04:	f000 f8d8 	bl	8000eb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d08:	bf00      	nop
 8000d0a:	bd80      	pop	{r7, pc}

08000d0c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000d10:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000d14:	f002 f9a2 	bl	800305c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000d18:	bf00      	nop
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8000d20:	4802      	ldr	r0, [pc, #8]	; (8000d2c <SPI3_IRQHandler+0x10>)
 8000d22:	f003 fc0f 	bl	8004544 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8000d26:	bf00      	nop
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	20000178 	.word	0x20000178

08000d30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b086      	sub	sp, #24
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d38:	4a14      	ldr	r2, [pc, #80]	; (8000d8c <_sbrk+0x5c>)
 8000d3a:	4b15      	ldr	r3, [pc, #84]	; (8000d90 <_sbrk+0x60>)
 8000d3c:	1ad3      	subs	r3, r2, r3
 8000d3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d44:	4b13      	ldr	r3, [pc, #76]	; (8000d94 <_sbrk+0x64>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d102      	bne.n	8000d52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d4c:	4b11      	ldr	r3, [pc, #68]	; (8000d94 <_sbrk+0x64>)
 8000d4e:	4a12      	ldr	r2, [pc, #72]	; (8000d98 <_sbrk+0x68>)
 8000d50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d52:	4b10      	ldr	r3, [pc, #64]	; (8000d94 <_sbrk+0x64>)
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	4413      	add	r3, r2
 8000d5a:	693a      	ldr	r2, [r7, #16]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d207      	bcs.n	8000d70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d60:	f004 fd8c 	bl	800587c <__errno>
 8000d64:	4603      	mov	r3, r0
 8000d66:	220c      	movs	r2, #12
 8000d68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d6e:	e009      	b.n	8000d84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d70:	4b08      	ldr	r3, [pc, #32]	; (8000d94 <_sbrk+0x64>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d76:	4b07      	ldr	r3, [pc, #28]	; (8000d94 <_sbrk+0x64>)
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	4413      	add	r3, r2
 8000d7e:	4a05      	ldr	r2, [pc, #20]	; (8000d94 <_sbrk+0x64>)
 8000d80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d82:	68fb      	ldr	r3, [r7, #12]
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	3718      	adds	r7, #24
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	20020000 	.word	0x20020000
 8000d90:	00000400 	.word	0x00000400
 8000d94:	200001e4 	.word	0x200001e4
 8000d98:	20000338 	.word	0x20000338

08000d9c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000da0:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <SystemInit+0x20>)
 8000da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000da6:	4a05      	ldr	r2, [pc, #20]	; (8000dbc <SystemInit+0x20>)
 8000da8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000dac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000db0:	bf00      	nop
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	e000ed00 	.word	0xe000ed00

08000dc0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000dc0:	480d      	ldr	r0, [pc, #52]	; (8000df8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dc2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000dc4:	f7ff ffea 	bl	8000d9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dc8:	480c      	ldr	r0, [pc, #48]	; (8000dfc <LoopForever+0x6>)
  ldr r1, =_edata
 8000dca:	490d      	ldr	r1, [pc, #52]	; (8000e00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000dcc:	4a0d      	ldr	r2, [pc, #52]	; (8000e04 <LoopForever+0xe>)
  movs r3, #0
 8000dce:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000dd0:	e002      	b.n	8000dd8 <LoopCopyDataInit>

08000dd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dd6:	3304      	adds	r3, #4

08000dd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ddc:	d3f9      	bcc.n	8000dd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dde:	4a0a      	ldr	r2, [pc, #40]	; (8000e08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000de0:	4c0a      	ldr	r4, [pc, #40]	; (8000e0c <LoopForever+0x16>)
  movs r3, #0
 8000de2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000de4:	e001      	b.n	8000dea <LoopFillZerobss>

08000de6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000de6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000de8:	3204      	adds	r2, #4

08000dea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dec:	d3fb      	bcc.n	8000de6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dee:	f004 fd4b 	bl	8005888 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000df2:	f7ff fbe3 	bl	80005bc <main>

08000df6 <LoopForever>:

LoopForever:
    b LoopForever
 8000df6:	e7fe      	b.n	8000df6 <LoopForever>
  ldr   r0, =_estack
 8000df8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e00:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e04:	08006228 	.word	0x08006228
  ldr r2, =_sbss
 8000e08:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000e0c:	20000334 	.word	0x20000334

08000e10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e10:	e7fe      	b.n	8000e10 <ADC1_2_IRQHandler>

08000e12 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b082      	sub	sp, #8
 8000e16:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e1c:	2003      	movs	r0, #3
 8000e1e:	f001 fedd 	bl	8002bdc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e22:	2000      	movs	r0, #0
 8000e24:	f000 f80e 	bl	8000e44 <HAL_InitTick>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d002      	beq.n	8000e34 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	71fb      	strb	r3, [r7, #7]
 8000e32:	e001      	b.n	8000e38 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e34:	f7ff fe24 	bl	8000a80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e38:	79fb      	ldrb	r3, [r7, #7]

}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
	...

08000e44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000e50:	4b16      	ldr	r3, [pc, #88]	; (8000eac <HAL_InitTick+0x68>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d022      	beq.n	8000e9e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000e58:	4b15      	ldr	r3, [pc, #84]	; (8000eb0 <HAL_InitTick+0x6c>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	4b13      	ldr	r3, [pc, #76]	; (8000eac <HAL_InitTick+0x68>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e64:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f001 fee8 	bl	8002c42 <HAL_SYSTICK_Config>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d10f      	bne.n	8000e98 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2b0f      	cmp	r3, #15
 8000e7c:	d809      	bhi.n	8000e92 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	6879      	ldr	r1, [r7, #4]
 8000e82:	f04f 30ff 	mov.w	r0, #4294967295
 8000e86:	f001 feb4 	bl	8002bf2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e8a:	4a0a      	ldr	r2, [pc, #40]	; (8000eb4 <HAL_InitTick+0x70>)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6013      	str	r3, [r2, #0]
 8000e90:	e007      	b.n	8000ea2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000e92:	2301      	movs	r3, #1
 8000e94:	73fb      	strb	r3, [r7, #15]
 8000e96:	e004      	b.n	8000ea2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	73fb      	strb	r3, [r7, #15]
 8000e9c:	e001      	b.n	8000ea2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ea2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	3710      	adds	r7, #16
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	20000008 	.word	0x20000008
 8000eb0:	20000000 	.word	0x20000000
 8000eb4:	20000004 	.word	0x20000004

08000eb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ebc:	4b05      	ldr	r3, [pc, #20]	; (8000ed4 <HAL_IncTick+0x1c>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	4b05      	ldr	r3, [pc, #20]	; (8000ed8 <HAL_IncTick+0x20>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	4a03      	ldr	r2, [pc, #12]	; (8000ed4 <HAL_IncTick+0x1c>)
 8000ec8:	6013      	str	r3, [r2, #0]
}
 8000eca:	bf00      	nop
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr
 8000ed4:	200001e8 	.word	0x200001e8
 8000ed8:	20000008 	.word	0x20000008

08000edc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  return uwTick;
 8000ee0:	4b03      	ldr	r3, [pc, #12]	; (8000ef0 <HAL_GetTick+0x14>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	200001e8 	.word	0x200001e8

08000ef4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000efc:	f7ff ffee 	bl	8000edc <HAL_GetTick>
 8000f00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f0c:	d004      	beq.n	8000f18 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f0e:	4b09      	ldr	r3, [pc, #36]	; (8000f34 <HAL_Delay+0x40>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	4413      	add	r3, r2
 8000f16:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f18:	bf00      	nop
 8000f1a:	f7ff ffdf 	bl	8000edc <HAL_GetTick>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	68fa      	ldr	r2, [r7, #12]
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d8f7      	bhi.n	8000f1a <HAL_Delay+0x26>
  {
  }
}
 8000f2a:	bf00      	nop
 8000f2c:	bf00      	nop
 8000f2e:	3710      	adds	r7, #16
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	20000008 	.word	0x20000008

08000f38 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	431a      	orrs	r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	609a      	str	r2, [r3, #8]
}
 8000f52:	bf00      	nop
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr

08000f5e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	b083      	sub	sp, #12
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]
 8000f66:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	431a      	orrs	r2, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	609a      	str	r2, [r3, #8]
}
 8000f78:	bf00      	nop
 8000f7a:	370c      	adds	r7, #12
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr

08000f84 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b087      	sub	sp, #28
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	60b9      	str	r1, [r7, #8]
 8000faa:	607a      	str	r2, [r7, #4]
 8000fac:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	3360      	adds	r3, #96	; 0x60
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	4413      	add	r3, r2
 8000fba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <LL_ADC_SetOffset+0x44>)
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	687a      	ldr	r2, [r7, #4]
 8000fc6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8000fca:	683a      	ldr	r2, [r7, #0]
 8000fcc:	430a      	orrs	r2, r1
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000fd8:	bf00      	nop
 8000fda:	371c      	adds	r7, #28
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	03fff000 	.word	0x03fff000

08000fe8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b085      	sub	sp, #20
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	3360      	adds	r3, #96	; 0x60
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	4413      	add	r3, r2
 8000ffe:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001008:	4618      	mov	r0, r3
 800100a:	3714      	adds	r7, #20
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001014:	b480      	push	{r7}
 8001016:	b087      	sub	sp, #28
 8001018:	af00      	add	r7, sp, #0
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	60b9      	str	r1, [r7, #8]
 800101e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	3360      	adds	r3, #96	; 0x60
 8001024:	461a      	mov	r2, r3
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	4413      	add	r3, r2
 800102c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	431a      	orrs	r2, r3
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800103e:	bf00      	nop
 8001040:	371c      	adds	r7, #28
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr

0800104a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800104a:	b480      	push	{r7}
 800104c:	b087      	sub	sp, #28
 800104e:	af00      	add	r7, sp, #0
 8001050:	60f8      	str	r0, [r7, #12]
 8001052:	60b9      	str	r1, [r7, #8]
 8001054:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	3360      	adds	r3, #96	; 0x60
 800105a:	461a      	mov	r2, r3
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	4413      	add	r3, r2
 8001062:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	431a      	orrs	r2, r3
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001074:	bf00      	nop
 8001076:	371c      	adds	r7, #28
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001080:	b480      	push	{r7}
 8001082:	b087      	sub	sp, #28
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	3360      	adds	r3, #96	; 0x60
 8001090:	461a      	mov	r2, r3
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	4413      	add	r3, r2
 8001098:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	431a      	orrs	r2, r3
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80010aa:	bf00      	nop
 80010ac:	371c      	adds	r7, #28
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr

080010b6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80010b6:	b480      	push	{r7}
 80010b8:	b083      	sub	sp, #12
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	6078      	str	r0, [r7, #4]
 80010be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	695b      	ldr	r3, [r3, #20]
 80010c4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	431a      	orrs	r2, r3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	615a      	str	r2, [r3, #20]
}
 80010d0:	bf00      	nop
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d101      	bne.n	80010f4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80010f0:	2301      	movs	r3, #1
 80010f2:	e000      	b.n	80010f6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80010f4:	2300      	movs	r3, #0
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr

08001102 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001102:	b480      	push	{r7}
 8001104:	b087      	sub	sp, #28
 8001106:	af00      	add	r7, sp, #0
 8001108:	60f8      	str	r0, [r7, #12]
 800110a:	60b9      	str	r1, [r7, #8]
 800110c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	3330      	adds	r3, #48	; 0x30
 8001112:	461a      	mov	r2, r3
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	0a1b      	lsrs	r3, r3, #8
 8001118:	009b      	lsls	r3, r3, #2
 800111a:	f003 030c 	and.w	r3, r3, #12
 800111e:	4413      	add	r3, r2
 8001120:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	f003 031f 	and.w	r3, r3, #31
 800112c:	211f      	movs	r1, #31
 800112e:	fa01 f303 	lsl.w	r3, r1, r3
 8001132:	43db      	mvns	r3, r3
 8001134:	401a      	ands	r2, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	0e9b      	lsrs	r3, r3, #26
 800113a:	f003 011f 	and.w	r1, r3, #31
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	f003 031f 	and.w	r3, r3, #31
 8001144:	fa01 f303 	lsl.w	r3, r1, r3
 8001148:	431a      	orrs	r2, r3
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800114e:	bf00      	nop
 8001150:	371c      	adds	r7, #28
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr

0800115a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800115a:	b480      	push	{r7}
 800115c:	b087      	sub	sp, #28
 800115e:	af00      	add	r7, sp, #0
 8001160:	60f8      	str	r0, [r7, #12]
 8001162:	60b9      	str	r1, [r7, #8]
 8001164:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	3314      	adds	r3, #20
 800116a:	461a      	mov	r2, r3
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	0e5b      	lsrs	r3, r3, #25
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	f003 0304 	and.w	r3, r3, #4
 8001176:	4413      	add	r3, r2
 8001178:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	0d1b      	lsrs	r3, r3, #20
 8001182:	f003 031f 	and.w	r3, r3, #31
 8001186:	2107      	movs	r1, #7
 8001188:	fa01 f303 	lsl.w	r3, r1, r3
 800118c:	43db      	mvns	r3, r3
 800118e:	401a      	ands	r2, r3
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	0d1b      	lsrs	r3, r3, #20
 8001194:	f003 031f 	and.w	r3, r3, #31
 8001198:	6879      	ldr	r1, [r7, #4]
 800119a:	fa01 f303 	lsl.w	r3, r1, r3
 800119e:	431a      	orrs	r2, r3
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80011a4:	bf00      	nop
 80011a6:	371c      	adds	r7, #28
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr

080011b0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b085      	sub	sp, #20
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011c8:	43db      	mvns	r3, r3
 80011ca:	401a      	ands	r2, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	f003 0318 	and.w	r3, r3, #24
 80011d2:	4908      	ldr	r1, [pc, #32]	; (80011f4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80011d4:	40d9      	lsrs	r1, r3
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	400b      	ands	r3, r1
 80011da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011de:	431a      	orrs	r2, r3
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80011e6:	bf00      	nop
 80011e8:	3714      	adds	r7, #20
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	0007ffff 	.word	0x0007ffff

080011f8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	f003 031f 	and.w	r3, r3, #31
}
 8001208:	4618      	mov	r0, r3
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr

08001214 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001224:	4618      	mov	r0, r3
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001240:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001244:	687a      	ldr	r2, [r7, #4]
 8001246:	6093      	str	r3, [r2, #8]
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001264:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001268:	d101      	bne.n	800126e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800126a:	2301      	movs	r3, #1
 800126c:	e000      	b.n	8001270 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800126e:	2300      	movs	r3, #0
}
 8001270:	4618      	mov	r0, r3
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr

0800127c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800128c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001290:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001298:	bf00      	nop
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80012b8:	d101      	bne.n	80012be <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80012ba:	2301      	movs	r3, #1
 80012bc:	e000      	b.n	80012c0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80012be:	2300      	movs	r3, #0
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr

080012cc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80012dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012e0:	f043 0201 	orr.w	r2, r3, #1
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80012e8:	bf00      	nop
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001304:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001308:	f043 0202 	orr.w	r2, r3, #2
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001310:	bf00      	nop
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	f003 0301 	and.w	r3, r3, #1
 800132c:	2b01      	cmp	r3, #1
 800132e:	d101      	bne.n	8001334 <LL_ADC_IsEnabled+0x18>
 8001330:	2301      	movs	r3, #1
 8001332:	e000      	b.n	8001336 <LL_ADC_IsEnabled+0x1a>
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	370c      	adds	r7, #12
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr

08001342 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001342:	b480      	push	{r7}
 8001344:	b083      	sub	sp, #12
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	f003 0302 	and.w	r3, r3, #2
 8001352:	2b02      	cmp	r3, #2
 8001354:	d101      	bne.n	800135a <LL_ADC_IsDisableOngoing+0x18>
 8001356:	2301      	movs	r3, #1
 8001358:	e000      	b.n	800135c <LL_ADC_IsDisableOngoing+0x1a>
 800135a:	2300      	movs	r3, #0
}
 800135c:	4618      	mov	r0, r3
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr

08001368 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001378:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800137c:	f043 0204 	orr.w	r2, r3, #4
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr

08001390 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80013a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80013a4:	f043 0210 	orr.w	r2, r3, #16
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80013ac:	bf00      	nop
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr

080013b8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	f003 0304 	and.w	r3, r3, #4
 80013c8:	2b04      	cmp	r3, #4
 80013ca:	d101      	bne.n	80013d0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80013cc:	2301      	movs	r3, #1
 80013ce:	e000      	b.n	80013d2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80013d0:	2300      	movs	r3, #0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr

080013de <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80013de:	b480      	push	{r7}
 80013e0:	b083      	sub	sp, #12
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80013ee:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80013f2:	f043 0220 	orr.w	r2, r3, #32
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr

08001406 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001406:	b480      	push	{r7}
 8001408:	b083      	sub	sp, #12
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	f003 0308 	and.w	r3, r3, #8
 8001416:	2b08      	cmp	r3, #8
 8001418:	d101      	bne.n	800141e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800141a:	2301      	movs	r3, #1
 800141c:	e000      	b.n	8001420 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800141e:	2300      	movs	r3, #0
}
 8001420:	4618      	mov	r0, r3
 8001422:	370c      	adds	r7, #12
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800142c:	b590      	push	{r4, r7, lr}
 800142e:	b089      	sub	sp, #36	; 0x24
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001434:	2300      	movs	r3, #0
 8001436:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001438:	2300      	movs	r3, #0
 800143a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d101      	bne.n	8001446 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e1a9      	b.n	800179a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	695b      	ldr	r3, [r3, #20]
 800144a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001450:	2b00      	cmp	r3, #0
 8001452:	d109      	bne.n	8001468 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f7ff fb37 	bl	8000ac8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2200      	movs	r2, #0
 800145e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2200      	movs	r2, #0
 8001464:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff fef1 	bl	8001254 <LL_ADC_IsDeepPowerDownEnabled>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d004      	beq.n	8001482 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff fed7 	bl	8001230 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff ff0c 	bl	80012a4 <LL_ADC_IsInternalRegulatorEnabled>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d115      	bne.n	80014be <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff fef0 	bl	800127c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800149c:	4b9c      	ldr	r3, [pc, #624]	; (8001710 <HAL_ADC_Init+0x2e4>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	099b      	lsrs	r3, r3, #6
 80014a2:	4a9c      	ldr	r2, [pc, #624]	; (8001714 <HAL_ADC_Init+0x2e8>)
 80014a4:	fba2 2303 	umull	r2, r3, r2, r3
 80014a8:	099b      	lsrs	r3, r3, #6
 80014aa:	3301      	adds	r3, #1
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80014b0:	e002      	b.n	80014b8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	3b01      	subs	r3, #1
 80014b6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d1f9      	bne.n	80014b2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff feee 	bl	80012a4 <LL_ADC_IsInternalRegulatorEnabled>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d10d      	bne.n	80014ea <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014d2:	f043 0210 	orr.w	r2, r3, #16
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014de:	f043 0201 	orr.w	r2, r3, #1
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80014e6:	2301      	movs	r3, #1
 80014e8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff ff62 	bl	80013b8 <LL_ADC_REG_IsConversionOngoing>
 80014f4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014fa:	f003 0310 	and.w	r3, r3, #16
 80014fe:	2b00      	cmp	r3, #0
 8001500:	f040 8142 	bne.w	8001788 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	2b00      	cmp	r3, #0
 8001508:	f040 813e 	bne.w	8001788 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001510:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001514:	f043 0202 	orr.w	r2, r3, #2
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff fefb 	bl	800131c <LL_ADC_IsEnabled>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d141      	bne.n	80015b0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001534:	d004      	beq.n	8001540 <HAL_ADC_Init+0x114>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a77      	ldr	r2, [pc, #476]	; (8001718 <HAL_ADC_Init+0x2ec>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d10f      	bne.n	8001560 <HAL_ADC_Init+0x134>
 8001540:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001544:	f7ff feea 	bl	800131c <LL_ADC_IsEnabled>
 8001548:	4604      	mov	r4, r0
 800154a:	4873      	ldr	r0, [pc, #460]	; (8001718 <HAL_ADC_Init+0x2ec>)
 800154c:	f7ff fee6 	bl	800131c <LL_ADC_IsEnabled>
 8001550:	4603      	mov	r3, r0
 8001552:	4323      	orrs	r3, r4
 8001554:	2b00      	cmp	r3, #0
 8001556:	bf0c      	ite	eq
 8001558:	2301      	moveq	r3, #1
 800155a:	2300      	movne	r3, #0
 800155c:	b2db      	uxtb	r3, r3
 800155e:	e012      	b.n	8001586 <HAL_ADC_Init+0x15a>
 8001560:	486e      	ldr	r0, [pc, #440]	; (800171c <HAL_ADC_Init+0x2f0>)
 8001562:	f7ff fedb 	bl	800131c <LL_ADC_IsEnabled>
 8001566:	4604      	mov	r4, r0
 8001568:	486d      	ldr	r0, [pc, #436]	; (8001720 <HAL_ADC_Init+0x2f4>)
 800156a:	f7ff fed7 	bl	800131c <LL_ADC_IsEnabled>
 800156e:	4603      	mov	r3, r0
 8001570:	431c      	orrs	r4, r3
 8001572:	486c      	ldr	r0, [pc, #432]	; (8001724 <HAL_ADC_Init+0x2f8>)
 8001574:	f7ff fed2 	bl	800131c <LL_ADC_IsEnabled>
 8001578:	4603      	mov	r3, r0
 800157a:	4323      	orrs	r3, r4
 800157c:	2b00      	cmp	r3, #0
 800157e:	bf0c      	ite	eq
 8001580:	2301      	moveq	r3, #1
 8001582:	2300      	movne	r3, #0
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b00      	cmp	r3, #0
 8001588:	d012      	beq.n	80015b0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001592:	d004      	beq.n	800159e <HAL_ADC_Init+0x172>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a5f      	ldr	r2, [pc, #380]	; (8001718 <HAL_ADC_Init+0x2ec>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d101      	bne.n	80015a2 <HAL_ADC_Init+0x176>
 800159e:	4a62      	ldr	r2, [pc, #392]	; (8001728 <HAL_ADC_Init+0x2fc>)
 80015a0:	e000      	b.n	80015a4 <HAL_ADC_Init+0x178>
 80015a2:	4a62      	ldr	r2, [pc, #392]	; (800172c <HAL_ADC_Init+0x300>)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	4619      	mov	r1, r3
 80015aa:	4610      	mov	r0, r2
 80015ac:	f7ff fcc4 	bl	8000f38 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	7f5b      	ldrb	r3, [r3, #29]
 80015b4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015ba:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80015c0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80015c6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80015ce:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015d0:	4313      	orrs	r3, r2
 80015d2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d106      	bne.n	80015ec <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e2:	3b01      	subs	r3, #1
 80015e4:	045b      	lsls	r3, r3, #17
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	4313      	orrs	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d009      	beq.n	8001608 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015f8:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001600:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001602:	69ba      	ldr	r2, [r7, #24]
 8001604:	4313      	orrs	r3, r2
 8001606:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	68da      	ldr	r2, [r3, #12]
 800160e:	4b48      	ldr	r3, [pc, #288]	; (8001730 <HAL_ADC_Init+0x304>)
 8001610:	4013      	ands	r3, r2
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	6812      	ldr	r2, [r2, #0]
 8001616:	69b9      	ldr	r1, [r7, #24]
 8001618:	430b      	orrs	r3, r1
 800161a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	691b      	ldr	r3, [r3, #16]
 8001622:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	430a      	orrs	r2, r1
 8001630:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff fee5 	bl	8001406 <LL_ADC_INJ_IsConversionOngoing>
 800163c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d17f      	bne.n	8001744 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d17c      	bne.n	8001744 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800164e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001656:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001658:	4313      	orrs	r3, r2
 800165a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001666:	f023 0302 	bic.w	r3, r3, #2
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	6812      	ldr	r2, [r2, #0]
 800166e:	69b9      	ldr	r1, [r7, #24]
 8001670:	430b      	orrs	r3, r1
 8001672:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	691b      	ldr	r3, [r3, #16]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d017      	beq.n	80016ac <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	691a      	ldr	r2, [r3, #16]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800168a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001694:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001698:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	6911      	ldr	r1, [r2, #16]
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	6812      	ldr	r2, [r2, #0]
 80016a4:	430b      	orrs	r3, r1
 80016a6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80016aa:	e013      	b.n	80016d4 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	691a      	ldr	r2, [r3, #16]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80016ba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	6812      	ldr	r2, [r2, #0]
 80016c8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80016cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80016d0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d12a      	bne.n	8001734 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	691b      	ldr	r3, [r3, #16]
 80016e4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80016e8:	f023 0304 	bic.w	r3, r3, #4
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80016f4:	4311      	orrs	r1, r2
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80016fa:	4311      	orrs	r1, r2
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001700:	430a      	orrs	r2, r1
 8001702:	431a      	orrs	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f042 0201 	orr.w	r2, r2, #1
 800170c:	611a      	str	r2, [r3, #16]
 800170e:	e019      	b.n	8001744 <HAL_ADC_Init+0x318>
 8001710:	20000000 	.word	0x20000000
 8001714:	053e2d63 	.word	0x053e2d63
 8001718:	50000100 	.word	0x50000100
 800171c:	50000400 	.word	0x50000400
 8001720:	50000500 	.word	0x50000500
 8001724:	50000600 	.word	0x50000600
 8001728:	50000300 	.word	0x50000300
 800172c:	50000700 	.word	0x50000700
 8001730:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	691a      	ldr	r2, [r3, #16]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f022 0201 	bic.w	r2, r2, #1
 8001742:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	695b      	ldr	r3, [r3, #20]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d10c      	bne.n	8001766 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001752:	f023 010f 	bic.w	r1, r3, #15
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6a1b      	ldr	r3, [r3, #32]
 800175a:	1e5a      	subs	r2, r3, #1
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	430a      	orrs	r2, r1
 8001762:	631a      	str	r2, [r3, #48]	; 0x30
 8001764:	e007      	b.n	8001776 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f022 020f 	bic.w	r2, r2, #15
 8001774:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800177a:	f023 0303 	bic.w	r3, r3, #3
 800177e:	f043 0201 	orr.w	r2, r3, #1
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	65da      	str	r2, [r3, #92]	; 0x5c
 8001786:	e007      	b.n	8001798 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800178c:	f043 0210 	orr.w	r2, r3, #16
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001798:	7ffb      	ldrb	r3, [r7, #31]
}
 800179a:	4618      	mov	r0, r3
 800179c:	3724      	adds	r7, #36	; 0x24
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd90      	pop	{r4, r7, pc}
 80017a2:	bf00      	nop

080017a4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017b4:	d004      	beq.n	80017c0 <HAL_ADC_Start+0x1c>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a67      	ldr	r2, [pc, #412]	; (8001958 <HAL_ADC_Start+0x1b4>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d101      	bne.n	80017c4 <HAL_ADC_Start+0x20>
 80017c0:	4b66      	ldr	r3, [pc, #408]	; (800195c <HAL_ADC_Start+0x1b8>)
 80017c2:	e000      	b.n	80017c6 <HAL_ADC_Start+0x22>
 80017c4:	4b66      	ldr	r3, [pc, #408]	; (8001960 <HAL_ADC_Start+0x1bc>)
 80017c6:	4618      	mov	r0, r3
 80017c8:	f7ff fd16 	bl	80011f8 <LL_ADC_GetMultimode>
 80017cc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff fdf0 	bl	80013b8 <LL_ADC_REG_IsConversionOngoing>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	f040 80b4 	bne.w	8001948 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d101      	bne.n	80017ee <HAL_ADC_Start+0x4a>
 80017ea:	2302      	movs	r3, #2
 80017ec:	e0af      	b.n	800194e <HAL_ADC_Start+0x1aa>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2201      	movs	r2, #1
 80017f2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f000 fefc 	bl	80025f4 <ADC_Enable>
 80017fc:	4603      	mov	r3, r0
 80017fe:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001800:	7dfb      	ldrb	r3, [r7, #23]
 8001802:	2b00      	cmp	r3, #0
 8001804:	f040 809b 	bne.w	800193e <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800180c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001810:	f023 0301 	bic.w	r3, r3, #1
 8001814:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a4d      	ldr	r2, [pc, #308]	; (8001958 <HAL_ADC_Start+0x1b4>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d009      	beq.n	800183a <HAL_ADC_Start+0x96>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a4e      	ldr	r2, [pc, #312]	; (8001964 <HAL_ADC_Start+0x1c0>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d002      	beq.n	8001836 <HAL_ADC_Start+0x92>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	e003      	b.n	800183e <HAL_ADC_Start+0x9a>
 8001836:	4b4c      	ldr	r3, [pc, #304]	; (8001968 <HAL_ADC_Start+0x1c4>)
 8001838:	e001      	b.n	800183e <HAL_ADC_Start+0x9a>
 800183a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800183e:	687a      	ldr	r2, [r7, #4]
 8001840:	6812      	ldr	r2, [r2, #0]
 8001842:	4293      	cmp	r3, r2
 8001844:	d002      	beq.n	800184c <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d105      	bne.n	8001858 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001850:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800185c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001860:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001864:	d106      	bne.n	8001874 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800186a:	f023 0206 	bic.w	r2, r3, #6
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	661a      	str	r2, [r3, #96]	; 0x60
 8001872:	e002      	b.n	800187a <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2200      	movs	r2, #0
 8001878:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	221c      	movs	r2, #28
 8001880:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a32      	ldr	r2, [pc, #200]	; (8001958 <HAL_ADC_Start+0x1b4>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d009      	beq.n	80018a8 <HAL_ADC_Start+0x104>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a32      	ldr	r2, [pc, #200]	; (8001964 <HAL_ADC_Start+0x1c0>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d002      	beq.n	80018a4 <HAL_ADC_Start+0x100>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	e003      	b.n	80018ac <HAL_ADC_Start+0x108>
 80018a4:	4b30      	ldr	r3, [pc, #192]	; (8001968 <HAL_ADC_Start+0x1c4>)
 80018a6:	e001      	b.n	80018ac <HAL_ADC_Start+0x108>
 80018a8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80018ac:	687a      	ldr	r2, [r7, #4]
 80018ae:	6812      	ldr	r2, [r2, #0]
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d008      	beq.n	80018c6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d005      	beq.n	80018c6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	2b05      	cmp	r3, #5
 80018be:	d002      	beq.n	80018c6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	2b09      	cmp	r3, #9
 80018c4:	d114      	bne.n	80018f0 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d007      	beq.n	80018e4 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018d8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80018dc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff fd3d 	bl	8001368 <LL_ADC_REG_StartConversion>
 80018ee:	e02d      	b.n	800194c <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018f4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a15      	ldr	r2, [pc, #84]	; (8001958 <HAL_ADC_Start+0x1b4>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d009      	beq.n	800191a <HAL_ADC_Start+0x176>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a16      	ldr	r2, [pc, #88]	; (8001964 <HAL_ADC_Start+0x1c0>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d002      	beq.n	8001916 <HAL_ADC_Start+0x172>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	e003      	b.n	800191e <HAL_ADC_Start+0x17a>
 8001916:	4b14      	ldr	r3, [pc, #80]	; (8001968 <HAL_ADC_Start+0x1c4>)
 8001918:	e001      	b.n	800191e <HAL_ADC_Start+0x17a>
 800191a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800191e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d00f      	beq.n	800194c <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001930:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001934:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	65da      	str	r2, [r3, #92]	; 0x5c
 800193c:	e006      	b.n	800194c <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8001946:	e001      	b.n	800194c <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001948:	2302      	movs	r3, #2
 800194a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800194c:	7dfb      	ldrb	r3, [r7, #23]
}
 800194e:	4618      	mov	r0, r3
 8001950:	3718      	adds	r7, #24
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	50000100 	.word	0x50000100
 800195c:	50000300 	.word	0x50000300
 8001960:	50000700 	.word	0x50000700
 8001964:	50000500 	.word	0x50000500
 8001968:	50000400 	.word	0x50000400

0800196c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800197a:	2b01      	cmp	r3, #1
 800197c:	d101      	bne.n	8001982 <HAL_ADC_Stop+0x16>
 800197e:	2302      	movs	r3, #2
 8001980:	e023      	b.n	80019ca <HAL_ADC_Stop+0x5e>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2201      	movs	r2, #1
 8001986:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800198a:	2103      	movs	r1, #3
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f000 fd75 	bl	800247c <ADC_ConversionStop>
 8001992:	4603      	mov	r3, r0
 8001994:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001996:	7bfb      	ldrb	r3, [r7, #15]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d111      	bne.n	80019c0 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f000 febf 	bl	8002720 <ADC_Disable>
 80019a2:	4603      	mov	r3, r0
 80019a4:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80019a6:	7bfb      	ldrb	r3, [r7, #15]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d109      	bne.n	80019c0 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019b0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80019b4:	f023 0301 	bic.w	r3, r3, #1
 80019b8:	f043 0201 	orr.w	r2, r3, #1
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	65da      	str	r2, [r3, #92]	; 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2200      	movs	r2, #0
 80019c4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80019c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
	...

080019d4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b088      	sub	sp, #32
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80019e6:	d004      	beq.n	80019f2 <HAL_ADC_PollForConversion+0x1e>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a77      	ldr	r2, [pc, #476]	; (8001bcc <HAL_ADC_PollForConversion+0x1f8>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d101      	bne.n	80019f6 <HAL_ADC_PollForConversion+0x22>
 80019f2:	4b77      	ldr	r3, [pc, #476]	; (8001bd0 <HAL_ADC_PollForConversion+0x1fc>)
 80019f4:	e000      	b.n	80019f8 <HAL_ADC_PollForConversion+0x24>
 80019f6:	4b77      	ldr	r3, [pc, #476]	; (8001bd4 <HAL_ADC_PollForConversion+0x200>)
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff fbfd 	bl	80011f8 <LL_ADC_GetMultimode>
 80019fe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	2b08      	cmp	r3, #8
 8001a06:	d102      	bne.n	8001a0e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001a08:	2308      	movs	r3, #8
 8001a0a:	61fb      	str	r3, [r7, #28]
 8001a0c:	e037      	b.n	8001a7e <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d005      	beq.n	8001a20 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	2b05      	cmp	r3, #5
 8001a18:	d002      	beq.n	8001a20 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	2b09      	cmp	r3, #9
 8001a1e:	d111      	bne.n	8001a44 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	f003 0301 	and.w	r3, r3, #1
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d007      	beq.n	8001a3e <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a32:	f043 0220 	orr.w	r2, r3, #32
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e0c1      	b.n	8001bc2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001a3e:	2304      	movs	r3, #4
 8001a40:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001a42:	e01c      	b.n	8001a7e <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a4c:	d004      	beq.n	8001a58 <HAL_ADC_PollForConversion+0x84>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a5e      	ldr	r2, [pc, #376]	; (8001bcc <HAL_ADC_PollForConversion+0x1f8>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d101      	bne.n	8001a5c <HAL_ADC_PollForConversion+0x88>
 8001a58:	4b5d      	ldr	r3, [pc, #372]	; (8001bd0 <HAL_ADC_PollForConversion+0x1fc>)
 8001a5a:	e000      	b.n	8001a5e <HAL_ADC_PollForConversion+0x8a>
 8001a5c:	4b5d      	ldr	r3, [pc, #372]	; (8001bd4 <HAL_ADC_PollForConversion+0x200>)
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff fbd8 	bl	8001214 <LL_ADC_GetMultiDMATransfer>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d007      	beq.n	8001a7a <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a6e:	f043 0220 	orr.w	r2, r3, #32
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e0a3      	b.n	8001bc2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001a7a:	2304      	movs	r3, #4
 8001a7c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001a7e:	f7ff fa2d 	bl	8000edc <HAL_GetTick>
 8001a82:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001a84:	e021      	b.n	8001aca <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a8c:	d01d      	beq.n	8001aca <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001a8e:	f7ff fa25 	bl	8000edc <HAL_GetTick>
 8001a92:	4602      	mov	r2, r0
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	683a      	ldr	r2, [r7, #0]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d302      	bcc.n	8001aa4 <HAL_ADC_PollForConversion+0xd0>
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d112      	bne.n	8001aca <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	4013      	ands	r3, r2
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d10b      	bne.n	8001aca <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ab6:	f043 0204 	orr.w	r2, r3, #4
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e07b      	b.n	8001bc2 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d0d6      	beq.n	8001a86 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001adc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff faf7 	bl	80010dc <LL_ADC_REG_IsTriggerSourceSWStart>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d01c      	beq.n	8001b2e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	7f5b      	ldrb	r3, [r3, #29]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d118      	bne.n	8001b2e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0308 	and.w	r3, r3, #8
 8001b06:	2b08      	cmp	r3, #8
 8001b08:	d111      	bne.n	8001b2e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d105      	bne.n	8001b2e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b26:	f043 0201 	orr.w	r2, r3, #1
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a26      	ldr	r2, [pc, #152]	; (8001bcc <HAL_ADC_PollForConversion+0x1f8>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d009      	beq.n	8001b4c <HAL_ADC_PollForConversion+0x178>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a26      	ldr	r2, [pc, #152]	; (8001bd8 <HAL_ADC_PollForConversion+0x204>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d002      	beq.n	8001b48 <HAL_ADC_PollForConversion+0x174>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	e003      	b.n	8001b50 <HAL_ADC_PollForConversion+0x17c>
 8001b48:	4b24      	ldr	r3, [pc, #144]	; (8001bdc <HAL_ADC_PollForConversion+0x208>)
 8001b4a:	e001      	b.n	8001b50 <HAL_ADC_PollForConversion+0x17c>
 8001b4c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	6812      	ldr	r2, [r2, #0]
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d008      	beq.n	8001b6a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d005      	beq.n	8001b6a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	2b05      	cmp	r3, #5
 8001b62:	d002      	beq.n	8001b6a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	2b09      	cmp	r3, #9
 8001b68:	d104      	bne.n	8001b74 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	61bb      	str	r3, [r7, #24]
 8001b72:	e014      	b.n	8001b9e <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a14      	ldr	r2, [pc, #80]	; (8001bcc <HAL_ADC_PollForConversion+0x1f8>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d009      	beq.n	8001b92 <HAL_ADC_PollForConversion+0x1be>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a15      	ldr	r2, [pc, #84]	; (8001bd8 <HAL_ADC_PollForConversion+0x204>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d002      	beq.n	8001b8e <HAL_ADC_PollForConversion+0x1ba>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	e003      	b.n	8001b96 <HAL_ADC_PollForConversion+0x1c2>
 8001b8e:	4b13      	ldr	r3, [pc, #76]	; (8001bdc <HAL_ADC_PollForConversion+0x208>)
 8001b90:	e001      	b.n	8001b96 <HAL_ADC_PollForConversion+0x1c2>
 8001b92:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001b96:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	2b08      	cmp	r3, #8
 8001ba2:	d104      	bne.n	8001bae <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2208      	movs	r2, #8
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	e008      	b.n	8001bc0 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d103      	bne.n	8001bc0 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	220c      	movs	r2, #12
 8001bbe:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3720      	adds	r7, #32
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	50000100 	.word	0x50000100
 8001bd0:	50000300 	.word	0x50000300
 8001bd4:	50000700 	.word	0x50000700
 8001bd8:	50000500 	.word	0x50000500
 8001bdc:	50000400 	.word	0x50000400

08001be0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
	...

08001bfc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b0b6      	sub	sp, #216	; 0xd8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
 8001c04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c06:	2300      	movs	r3, #0
 8001c08:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d102      	bne.n	8001c20 <HAL_ADC_ConfigChannel+0x24>
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	f000 bc13 	b.w	8002446 <HAL_ADC_ConfigChannel+0x84a>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2201      	movs	r2, #1
 8001c24:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff fbc3 	bl	80013b8 <LL_ADC_REG_IsConversionOngoing>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	f040 83f3 	bne.w	8002420 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6818      	ldr	r0, [r3, #0]
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	6859      	ldr	r1, [r3, #4]
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	461a      	mov	r2, r3
 8001c48:	f7ff fa5b 	bl	8001102 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff fbb1 	bl	80013b8 <LL_ADC_REG_IsConversionOngoing>
 8001c56:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff fbd1 	bl	8001406 <LL_ADC_INJ_IsConversionOngoing>
 8001c64:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c68:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	f040 81d9 	bne.w	8002024 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c72:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	f040 81d4 	bne.w	8002024 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001c84:	d10f      	bne.n	8001ca6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6818      	ldr	r0, [r3, #0]
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	4619      	mov	r1, r3
 8001c92:	f7ff fa62 	bl	800115a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7ff fa09 	bl	80010b6 <LL_ADC_SetSamplingTimeCommonConfig>
 8001ca4:	e00e      	b.n	8001cc4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6818      	ldr	r0, [r3, #0]
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	6819      	ldr	r1, [r3, #0]
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	f7ff fa51 	bl	800115a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f7ff f9f9 	bl	80010b6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	695a      	ldr	r2, [r3, #20]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	08db      	lsrs	r3, r3, #3
 8001cd0:	f003 0303 	and.w	r3, r3, #3
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	691b      	ldr	r3, [r3, #16]
 8001ce2:	2b04      	cmp	r3, #4
 8001ce4:	d022      	beq.n	8001d2c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6818      	ldr	r0, [r3, #0]
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	6919      	ldr	r1, [r3, #16]
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001cf6:	f7ff f953 	bl	8000fa0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6818      	ldr	r0, [r3, #0]
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	6919      	ldr	r1, [r3, #16]
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	699b      	ldr	r3, [r3, #24]
 8001d06:	461a      	mov	r2, r3
 8001d08:	f7ff f99f 	bl	800104a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6818      	ldr	r0, [r3, #0]
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d102      	bne.n	8001d22 <HAL_ADC_ConfigChannel+0x126>
 8001d1c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d20:	e000      	b.n	8001d24 <HAL_ADC_ConfigChannel+0x128>
 8001d22:	2300      	movs	r3, #0
 8001d24:	461a      	mov	r2, r3
 8001d26:	f7ff f9ab 	bl	8001080 <LL_ADC_SetOffsetSaturation>
 8001d2a:	e17b      	b.n	8002024 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2100      	movs	r1, #0
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff f958 	bl	8000fe8 <LL_ADC_GetOffsetChannel>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d10a      	bne.n	8001d58 <HAL_ADC_ConfigChannel+0x15c>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2100      	movs	r1, #0
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff f94d 	bl	8000fe8 <LL_ADC_GetOffsetChannel>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	0e9b      	lsrs	r3, r3, #26
 8001d52:	f003 021f 	and.w	r2, r3, #31
 8001d56:	e01e      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x19a>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff f942 	bl	8000fe8 <LL_ADC_GetOffsetChannel>
 8001d64:	4603      	mov	r3, r0
 8001d66:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d6a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001d6e:	fa93 f3a3 	rbit	r3, r3
 8001d72:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001d76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001d7a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001d7e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d101      	bne.n	8001d8a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8001d86:	2320      	movs	r3, #32
 8001d88:	e004      	b.n	8001d94 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8001d8a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001d8e:	fab3 f383 	clz	r3, r3
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d105      	bne.n	8001dae <HAL_ADC_ConfigChannel+0x1b2>
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	0e9b      	lsrs	r3, r3, #26
 8001da8:	f003 031f 	and.w	r3, r3, #31
 8001dac:	e018      	b.n	8001de0 <HAL_ADC_ConfigChannel+0x1e4>
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001dba:	fa93 f3a3 	rbit	r3, r3
 8001dbe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001dc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001dc6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001dca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d101      	bne.n	8001dd6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8001dd2:	2320      	movs	r3, #32
 8001dd4:	e004      	b.n	8001de0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8001dd6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001dda:	fab3 f383 	clz	r3, r3
 8001dde:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d106      	bne.n	8001df2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	2200      	movs	r2, #0
 8001dea:	2100      	movs	r1, #0
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7ff f911 	bl	8001014 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	2101      	movs	r1, #1
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7ff f8f5 	bl	8000fe8 <LL_ADC_GetOffsetChannel>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d10a      	bne.n	8001e1e <HAL_ADC_ConfigChannel+0x222>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2101      	movs	r1, #1
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff f8ea 	bl	8000fe8 <LL_ADC_GetOffsetChannel>
 8001e14:	4603      	mov	r3, r0
 8001e16:	0e9b      	lsrs	r3, r3, #26
 8001e18:	f003 021f 	and.w	r2, r3, #31
 8001e1c:	e01e      	b.n	8001e5c <HAL_ADC_ConfigChannel+0x260>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2101      	movs	r1, #1
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff f8df 	bl	8000fe8 <LL_ADC_GetOffsetChannel>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e30:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001e34:	fa93 f3a3 	rbit	r3, r3
 8001e38:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001e3c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001e40:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001e44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d101      	bne.n	8001e50 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8001e4c:	2320      	movs	r3, #32
 8001e4e:	e004      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8001e50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001e54:	fab3 f383 	clz	r3, r3
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d105      	bne.n	8001e74 <HAL_ADC_ConfigChannel+0x278>
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	0e9b      	lsrs	r3, r3, #26
 8001e6e:	f003 031f 	and.w	r3, r3, #31
 8001e72:	e018      	b.n	8001ea6 <HAL_ADC_ConfigChannel+0x2aa>
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001e80:	fa93 f3a3 	rbit	r3, r3
 8001e84:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001e88:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001e8c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001e90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d101      	bne.n	8001e9c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8001e98:	2320      	movs	r3, #32
 8001e9a:	e004      	b.n	8001ea6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8001e9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001ea0:	fab3 f383 	clz	r3, r3
 8001ea4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d106      	bne.n	8001eb8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	2101      	movs	r1, #1
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7ff f8ae 	bl	8001014 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2102      	movs	r1, #2
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff f892 	bl	8000fe8 <LL_ADC_GetOffsetChannel>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d10a      	bne.n	8001ee4 <HAL_ADC_ConfigChannel+0x2e8>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	2102      	movs	r1, #2
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff f887 	bl	8000fe8 <LL_ADC_GetOffsetChannel>
 8001eda:	4603      	mov	r3, r0
 8001edc:	0e9b      	lsrs	r3, r3, #26
 8001ede:	f003 021f 	and.w	r2, r3, #31
 8001ee2:	e01e      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x326>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	2102      	movs	r1, #2
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff f87c 	bl	8000fe8 <LL_ADC_GetOffsetChannel>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001efa:	fa93 f3a3 	rbit	r3, r3
 8001efe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001f02:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001f06:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001f0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d101      	bne.n	8001f16 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8001f12:	2320      	movs	r3, #32
 8001f14:	e004      	b.n	8001f20 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8001f16:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001f1a:	fab3 f383 	clz	r3, r3
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d105      	bne.n	8001f3a <HAL_ADC_ConfigChannel+0x33e>
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	0e9b      	lsrs	r3, r3, #26
 8001f34:	f003 031f 	and.w	r3, r3, #31
 8001f38:	e016      	b.n	8001f68 <HAL_ADC_ConfigChannel+0x36c>
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f42:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f46:	fa93 f3a3 	rbit	r3, r3
 8001f4a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001f4c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f4e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001f52:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d101      	bne.n	8001f5e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8001f5a:	2320      	movs	r3, #32
 8001f5c:	e004      	b.n	8001f68 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8001f5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f62:	fab3 f383 	clz	r3, r3
 8001f66:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d106      	bne.n	8001f7a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2200      	movs	r2, #0
 8001f72:	2102      	movs	r1, #2
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7ff f84d 	bl	8001014 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	2103      	movs	r1, #3
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7ff f831 	bl	8000fe8 <LL_ADC_GetOffsetChannel>
 8001f86:	4603      	mov	r3, r0
 8001f88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d10a      	bne.n	8001fa6 <HAL_ADC_ConfigChannel+0x3aa>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2103      	movs	r1, #3
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7ff f826 	bl	8000fe8 <LL_ADC_GetOffsetChannel>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	0e9b      	lsrs	r3, r3, #26
 8001fa0:	f003 021f 	and.w	r2, r3, #31
 8001fa4:	e017      	b.n	8001fd6 <HAL_ADC_ConfigChannel+0x3da>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2103      	movs	r1, #3
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff f81b 	bl	8000fe8 <LL_ADC_GetOffsetChannel>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fb8:	fa93 f3a3 	rbit	r3, r3
 8001fbc:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001fbe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001fc0:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001fc2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d101      	bne.n	8001fcc <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8001fc8:	2320      	movs	r3, #32
 8001fca:	e003      	b.n	8001fd4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8001fcc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001fce:	fab3 f383 	clz	r3, r3
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d105      	bne.n	8001fee <HAL_ADC_ConfigChannel+0x3f2>
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	0e9b      	lsrs	r3, r3, #26
 8001fe8:	f003 031f 	and.w	r3, r3, #31
 8001fec:	e011      	b.n	8002012 <HAL_ADC_ConfigChannel+0x416>
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ff6:	fa93 f3a3 	rbit	r3, r3
 8001ffa:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001ffc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ffe:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002000:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002002:	2b00      	cmp	r3, #0
 8002004:	d101      	bne.n	800200a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002006:	2320      	movs	r3, #32
 8002008:	e003      	b.n	8002012 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800200a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800200c:	fab3 f383 	clz	r3, r3
 8002010:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002012:	429a      	cmp	r2, r3
 8002014:	d106      	bne.n	8002024 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2200      	movs	r2, #0
 800201c:	2103      	movs	r1, #3
 800201e:	4618      	mov	r0, r3
 8002020:	f7fe fff8 	bl	8001014 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4618      	mov	r0, r3
 800202a:	f7ff f977 	bl	800131c <LL_ADC_IsEnabled>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	f040 813d 	bne.w	80022b0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6818      	ldr	r0, [r3, #0]
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	6819      	ldr	r1, [r3, #0]
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	461a      	mov	r2, r3
 8002044:	f7ff f8b4 	bl	80011b0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	4aa2      	ldr	r2, [pc, #648]	; (80022d8 <HAL_ADC_ConfigChannel+0x6dc>)
 800204e:	4293      	cmp	r3, r2
 8002050:	f040 812e 	bne.w	80022b0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002060:	2b00      	cmp	r3, #0
 8002062:	d10b      	bne.n	800207c <HAL_ADC_ConfigChannel+0x480>
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	0e9b      	lsrs	r3, r3, #26
 800206a:	3301      	adds	r3, #1
 800206c:	f003 031f 	and.w	r3, r3, #31
 8002070:	2b09      	cmp	r3, #9
 8002072:	bf94      	ite	ls
 8002074:	2301      	movls	r3, #1
 8002076:	2300      	movhi	r3, #0
 8002078:	b2db      	uxtb	r3, r3
 800207a:	e019      	b.n	80020b0 <HAL_ADC_ConfigChannel+0x4b4>
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002082:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002084:	fa93 f3a3 	rbit	r3, r3
 8002088:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800208a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800208c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800208e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002090:	2b00      	cmp	r3, #0
 8002092:	d101      	bne.n	8002098 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002094:	2320      	movs	r3, #32
 8002096:	e003      	b.n	80020a0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002098:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800209a:	fab3 f383 	clz	r3, r3
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	3301      	adds	r3, #1
 80020a2:	f003 031f 	and.w	r3, r3, #31
 80020a6:	2b09      	cmp	r3, #9
 80020a8:	bf94      	ite	ls
 80020aa:	2301      	movls	r3, #1
 80020ac:	2300      	movhi	r3, #0
 80020ae:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d079      	beq.n	80021a8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d107      	bne.n	80020d0 <HAL_ADC_ConfigChannel+0x4d4>
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	0e9b      	lsrs	r3, r3, #26
 80020c6:	3301      	adds	r3, #1
 80020c8:	069b      	lsls	r3, r3, #26
 80020ca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020ce:	e015      	b.n	80020fc <HAL_ADC_ConfigChannel+0x500>
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80020d8:	fa93 f3a3 	rbit	r3, r3
 80020dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80020de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80020e0:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80020e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d101      	bne.n	80020ec <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80020e8:	2320      	movs	r3, #32
 80020ea:	e003      	b.n	80020f4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80020ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020ee:	fab3 f383 	clz	r3, r3
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	3301      	adds	r3, #1
 80020f6:	069b      	lsls	r3, r3, #26
 80020f8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002104:	2b00      	cmp	r3, #0
 8002106:	d109      	bne.n	800211c <HAL_ADC_ConfigChannel+0x520>
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	0e9b      	lsrs	r3, r3, #26
 800210e:	3301      	adds	r3, #1
 8002110:	f003 031f 	and.w	r3, r3, #31
 8002114:	2101      	movs	r1, #1
 8002116:	fa01 f303 	lsl.w	r3, r1, r3
 800211a:	e017      	b.n	800214c <HAL_ADC_ConfigChannel+0x550>
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002122:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002124:	fa93 f3a3 	rbit	r3, r3
 8002128:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800212a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800212c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800212e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002130:	2b00      	cmp	r3, #0
 8002132:	d101      	bne.n	8002138 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002134:	2320      	movs	r3, #32
 8002136:	e003      	b.n	8002140 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002138:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800213a:	fab3 f383 	clz	r3, r3
 800213e:	b2db      	uxtb	r3, r3
 8002140:	3301      	adds	r3, #1
 8002142:	f003 031f 	and.w	r3, r3, #31
 8002146:	2101      	movs	r1, #1
 8002148:	fa01 f303 	lsl.w	r3, r1, r3
 800214c:	ea42 0103 	orr.w	r1, r2, r3
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002158:	2b00      	cmp	r3, #0
 800215a:	d10a      	bne.n	8002172 <HAL_ADC_ConfigChannel+0x576>
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	0e9b      	lsrs	r3, r3, #26
 8002162:	3301      	adds	r3, #1
 8002164:	f003 021f 	and.w	r2, r3, #31
 8002168:	4613      	mov	r3, r2
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	4413      	add	r3, r2
 800216e:	051b      	lsls	r3, r3, #20
 8002170:	e018      	b.n	80021a4 <HAL_ADC_ConfigChannel+0x5a8>
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800217a:	fa93 f3a3 	rbit	r3, r3
 800217e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002180:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002182:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002184:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002186:	2b00      	cmp	r3, #0
 8002188:	d101      	bne.n	800218e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800218a:	2320      	movs	r3, #32
 800218c:	e003      	b.n	8002196 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800218e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002190:	fab3 f383 	clz	r3, r3
 8002194:	b2db      	uxtb	r3, r3
 8002196:	3301      	adds	r3, #1
 8002198:	f003 021f 	and.w	r2, r3, #31
 800219c:	4613      	mov	r3, r2
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	4413      	add	r3, r2
 80021a2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021a4:	430b      	orrs	r3, r1
 80021a6:	e07e      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d107      	bne.n	80021c4 <HAL_ADC_ConfigChannel+0x5c8>
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	0e9b      	lsrs	r3, r3, #26
 80021ba:	3301      	adds	r3, #1
 80021bc:	069b      	lsls	r3, r3, #26
 80021be:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021c2:	e015      	b.n	80021f0 <HAL_ADC_ConfigChannel+0x5f4>
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021cc:	fa93 f3a3 	rbit	r3, r3
 80021d0:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80021d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021d4:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80021d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d101      	bne.n	80021e0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80021dc:	2320      	movs	r3, #32
 80021de:	e003      	b.n	80021e8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80021e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021e2:	fab3 f383 	clz	r3, r3
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	3301      	adds	r3, #1
 80021ea:	069b      	lsls	r3, r3, #26
 80021ec:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d109      	bne.n	8002210 <HAL_ADC_ConfigChannel+0x614>
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	0e9b      	lsrs	r3, r3, #26
 8002202:	3301      	adds	r3, #1
 8002204:	f003 031f 	and.w	r3, r3, #31
 8002208:	2101      	movs	r1, #1
 800220a:	fa01 f303 	lsl.w	r3, r1, r3
 800220e:	e017      	b.n	8002240 <HAL_ADC_ConfigChannel+0x644>
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002216:	6a3b      	ldr	r3, [r7, #32]
 8002218:	fa93 f3a3 	rbit	r3, r3
 800221c:	61fb      	str	r3, [r7, #28]
  return result;
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002224:	2b00      	cmp	r3, #0
 8002226:	d101      	bne.n	800222c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002228:	2320      	movs	r3, #32
 800222a:	e003      	b.n	8002234 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800222c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800222e:	fab3 f383 	clz	r3, r3
 8002232:	b2db      	uxtb	r3, r3
 8002234:	3301      	adds	r3, #1
 8002236:	f003 031f 	and.w	r3, r3, #31
 800223a:	2101      	movs	r1, #1
 800223c:	fa01 f303 	lsl.w	r3, r1, r3
 8002240:	ea42 0103 	orr.w	r1, r2, r3
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800224c:	2b00      	cmp	r3, #0
 800224e:	d10d      	bne.n	800226c <HAL_ADC_ConfigChannel+0x670>
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	0e9b      	lsrs	r3, r3, #26
 8002256:	3301      	adds	r3, #1
 8002258:	f003 021f 	and.w	r2, r3, #31
 800225c:	4613      	mov	r3, r2
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	4413      	add	r3, r2
 8002262:	3b1e      	subs	r3, #30
 8002264:	051b      	lsls	r3, r3, #20
 8002266:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800226a:	e01b      	b.n	80022a4 <HAL_ADC_ConfigChannel+0x6a8>
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	fa93 f3a3 	rbit	r3, r3
 8002278:	613b      	str	r3, [r7, #16]
  return result;
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800227e:	69bb      	ldr	r3, [r7, #24]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d101      	bne.n	8002288 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002284:	2320      	movs	r3, #32
 8002286:	e003      	b.n	8002290 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	fab3 f383 	clz	r3, r3
 800228e:	b2db      	uxtb	r3, r3
 8002290:	3301      	adds	r3, #1
 8002292:	f003 021f 	and.w	r2, r3, #31
 8002296:	4613      	mov	r3, r2
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	4413      	add	r3, r2
 800229c:	3b1e      	subs	r3, #30
 800229e:	051b      	lsls	r3, r3, #20
 80022a0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022a4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022aa:	4619      	mov	r1, r3
 80022ac:	f7fe ff55 	bl	800115a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	4b09      	ldr	r3, [pc, #36]	; (80022dc <HAL_ADC_ConfigChannel+0x6e0>)
 80022b6:	4013      	ands	r3, r2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	f000 80be 	beq.w	800243a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022c6:	d004      	beq.n	80022d2 <HAL_ADC_ConfigChannel+0x6d6>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a04      	ldr	r2, [pc, #16]	; (80022e0 <HAL_ADC_ConfigChannel+0x6e4>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d10a      	bne.n	80022e8 <HAL_ADC_ConfigChannel+0x6ec>
 80022d2:	4b04      	ldr	r3, [pc, #16]	; (80022e4 <HAL_ADC_ConfigChannel+0x6e8>)
 80022d4:	e009      	b.n	80022ea <HAL_ADC_ConfigChannel+0x6ee>
 80022d6:	bf00      	nop
 80022d8:	407f0000 	.word	0x407f0000
 80022dc:	80080000 	.word	0x80080000
 80022e0:	50000100 	.word	0x50000100
 80022e4:	50000300 	.word	0x50000300
 80022e8:	4b59      	ldr	r3, [pc, #356]	; (8002450 <HAL_ADC_ConfigChannel+0x854>)
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7fe fe4a 	bl	8000f84 <LL_ADC_GetCommonPathInternalCh>
 80022f0:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a56      	ldr	r2, [pc, #344]	; (8002454 <HAL_ADC_ConfigChannel+0x858>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d004      	beq.n	8002308 <HAL_ADC_ConfigChannel+0x70c>
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a55      	ldr	r2, [pc, #340]	; (8002458 <HAL_ADC_ConfigChannel+0x85c>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d13a      	bne.n	800237e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002308:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800230c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002310:	2b00      	cmp	r3, #0
 8002312:	d134      	bne.n	800237e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800231c:	d005      	beq.n	800232a <HAL_ADC_ConfigChannel+0x72e>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a4e      	ldr	r2, [pc, #312]	; (800245c <HAL_ADC_ConfigChannel+0x860>)
 8002324:	4293      	cmp	r3, r2
 8002326:	f040 8085 	bne.w	8002434 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002332:	d004      	beq.n	800233e <HAL_ADC_ConfigChannel+0x742>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a49      	ldr	r2, [pc, #292]	; (8002460 <HAL_ADC_ConfigChannel+0x864>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d101      	bne.n	8002342 <HAL_ADC_ConfigChannel+0x746>
 800233e:	4a49      	ldr	r2, [pc, #292]	; (8002464 <HAL_ADC_ConfigChannel+0x868>)
 8002340:	e000      	b.n	8002344 <HAL_ADC_ConfigChannel+0x748>
 8002342:	4a43      	ldr	r2, [pc, #268]	; (8002450 <HAL_ADC_ConfigChannel+0x854>)
 8002344:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002348:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800234c:	4619      	mov	r1, r3
 800234e:	4610      	mov	r0, r2
 8002350:	f7fe fe05 	bl	8000f5e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002354:	4b44      	ldr	r3, [pc, #272]	; (8002468 <HAL_ADC_ConfigChannel+0x86c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	099b      	lsrs	r3, r3, #6
 800235a:	4a44      	ldr	r2, [pc, #272]	; (800246c <HAL_ADC_ConfigChannel+0x870>)
 800235c:	fba2 2303 	umull	r2, r3, r2, r3
 8002360:	099b      	lsrs	r3, r3, #6
 8002362:	1c5a      	adds	r2, r3, #1
 8002364:	4613      	mov	r3, r2
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	4413      	add	r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800236e:	e002      	b.n	8002376 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	3b01      	subs	r3, #1
 8002374:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d1f9      	bne.n	8002370 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800237c:	e05a      	b.n	8002434 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a3b      	ldr	r2, [pc, #236]	; (8002470 <HAL_ADC_ConfigChannel+0x874>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d125      	bne.n	80023d4 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002388:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800238c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d11f      	bne.n	80023d4 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a31      	ldr	r2, [pc, #196]	; (8002460 <HAL_ADC_ConfigChannel+0x864>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d104      	bne.n	80023a8 <HAL_ADC_ConfigChannel+0x7ac>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a34      	ldr	r2, [pc, #208]	; (8002474 <HAL_ADC_ConfigChannel+0x878>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d047      	beq.n	8002438 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023b0:	d004      	beq.n	80023bc <HAL_ADC_ConfigChannel+0x7c0>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a2a      	ldr	r2, [pc, #168]	; (8002460 <HAL_ADC_ConfigChannel+0x864>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d101      	bne.n	80023c0 <HAL_ADC_ConfigChannel+0x7c4>
 80023bc:	4a29      	ldr	r2, [pc, #164]	; (8002464 <HAL_ADC_ConfigChannel+0x868>)
 80023be:	e000      	b.n	80023c2 <HAL_ADC_ConfigChannel+0x7c6>
 80023c0:	4a23      	ldr	r2, [pc, #140]	; (8002450 <HAL_ADC_ConfigChannel+0x854>)
 80023c2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80023c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023ca:	4619      	mov	r1, r3
 80023cc:	4610      	mov	r0, r2
 80023ce:	f7fe fdc6 	bl	8000f5e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80023d2:	e031      	b.n	8002438 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a27      	ldr	r2, [pc, #156]	; (8002478 <HAL_ADC_ConfigChannel+0x87c>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d12d      	bne.n	800243a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80023de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80023e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d127      	bne.n	800243a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a1c      	ldr	r2, [pc, #112]	; (8002460 <HAL_ADC_ConfigChannel+0x864>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d022      	beq.n	800243a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023fc:	d004      	beq.n	8002408 <HAL_ADC_ConfigChannel+0x80c>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a17      	ldr	r2, [pc, #92]	; (8002460 <HAL_ADC_ConfigChannel+0x864>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d101      	bne.n	800240c <HAL_ADC_ConfigChannel+0x810>
 8002408:	4a16      	ldr	r2, [pc, #88]	; (8002464 <HAL_ADC_ConfigChannel+0x868>)
 800240a:	e000      	b.n	800240e <HAL_ADC_ConfigChannel+0x812>
 800240c:	4a10      	ldr	r2, [pc, #64]	; (8002450 <HAL_ADC_ConfigChannel+0x854>)
 800240e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002412:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002416:	4619      	mov	r1, r3
 8002418:	4610      	mov	r0, r2
 800241a:	f7fe fda0 	bl	8000f5e <LL_ADC_SetCommonPathInternalCh>
 800241e:	e00c      	b.n	800243a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002424:	f043 0220 	orr.w	r2, r3, #32
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002432:	e002      	b.n	800243a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002434:	bf00      	nop
 8002436:	e000      	b.n	800243a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002438:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2200      	movs	r2, #0
 800243e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002442:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002446:	4618      	mov	r0, r3
 8002448:	37d8      	adds	r7, #216	; 0xd8
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	50000700 	.word	0x50000700
 8002454:	c3210000 	.word	0xc3210000
 8002458:	90c00010 	.word	0x90c00010
 800245c:	50000600 	.word	0x50000600
 8002460:	50000100 	.word	0x50000100
 8002464:	50000300 	.word	0x50000300
 8002468:	20000000 	.word	0x20000000
 800246c:	053e2d63 	.word	0x053e2d63
 8002470:	c7520000 	.word	0xc7520000
 8002474:	50000500 	.word	0x50000500
 8002478:	cb840000 	.word	0xcb840000

0800247c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b088      	sub	sp, #32
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002486:	2300      	movs	r3, #0
 8002488:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4618      	mov	r0, r3
 8002494:	f7fe ff90 	bl	80013b8 <LL_ADC_REG_IsConversionOngoing>
 8002498:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4618      	mov	r0, r3
 80024a0:	f7fe ffb1 	bl	8001406 <LL_ADC_INJ_IsConversionOngoing>
 80024a4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d103      	bne.n	80024b4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f000 8098 	beq.w	80025e4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d02a      	beq.n	8002518 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	7f5b      	ldrb	r3, [r3, #29]
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d126      	bne.n	8002518 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	7f1b      	ldrb	r3, [r3, #28]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d122      	bne.n	8002518 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80024d2:	2301      	movs	r3, #1
 80024d4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80024d6:	e014      	b.n	8002502 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	4a45      	ldr	r2, [pc, #276]	; (80025f0 <ADC_ConversionStop+0x174>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d90d      	bls.n	80024fc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024e4:	f043 0210 	orr.w	r2, r3, #16
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024f0:	f043 0201 	orr.w	r2, r3, #1
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e074      	b.n	80025e6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	3301      	adds	r3, #1
 8002500:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800250c:	2b40      	cmp	r3, #64	; 0x40
 800250e:	d1e3      	bne.n	80024d8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2240      	movs	r2, #64	; 0x40
 8002516:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	2b02      	cmp	r3, #2
 800251c:	d014      	beq.n	8002548 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4618      	mov	r0, r3
 8002524:	f7fe ff48 	bl	80013b8 <LL_ADC_REG_IsConversionOngoing>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d00c      	beq.n	8002548 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4618      	mov	r0, r3
 8002534:	f7fe ff05 	bl	8001342 <LL_ADC_IsDisableOngoing>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d104      	bne.n	8002548 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4618      	mov	r0, r3
 8002544:	f7fe ff24 	bl	8001390 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	2b01      	cmp	r3, #1
 800254c:	d014      	beq.n	8002578 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4618      	mov	r0, r3
 8002554:	f7fe ff57 	bl	8001406 <LL_ADC_INJ_IsConversionOngoing>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d00c      	beq.n	8002578 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4618      	mov	r0, r3
 8002564:	f7fe feed 	bl	8001342 <LL_ADC_IsDisableOngoing>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d104      	bne.n	8002578 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4618      	mov	r0, r3
 8002574:	f7fe ff33 	bl	80013de <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	2b02      	cmp	r3, #2
 800257c:	d005      	beq.n	800258a <ADC_ConversionStop+0x10e>
 800257e:	69bb      	ldr	r3, [r7, #24]
 8002580:	2b03      	cmp	r3, #3
 8002582:	d105      	bne.n	8002590 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002584:	230c      	movs	r3, #12
 8002586:	617b      	str	r3, [r7, #20]
        break;
 8002588:	e005      	b.n	8002596 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800258a:	2308      	movs	r3, #8
 800258c:	617b      	str	r3, [r7, #20]
        break;
 800258e:	e002      	b.n	8002596 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002590:	2304      	movs	r3, #4
 8002592:	617b      	str	r3, [r7, #20]
        break;
 8002594:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002596:	f7fe fca1 	bl	8000edc <HAL_GetTick>
 800259a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800259c:	e01b      	b.n	80025d6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800259e:	f7fe fc9d 	bl	8000edc <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b05      	cmp	r3, #5
 80025aa:	d914      	bls.n	80025d6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	689a      	ldr	r2, [r3, #8]
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	4013      	ands	r3, r2
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d00d      	beq.n	80025d6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025be:	f043 0210 	orr.w	r2, r3, #16
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025ca:	f043 0201 	orr.w	r2, r3, #1
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e007      	b.n	80025e6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	4013      	ands	r3, r2
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d1dc      	bne.n	800259e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3720      	adds	r7, #32
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	a33fffff 	.word	0xa33fffff

080025f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80025fc:	2300      	movs	r3, #0
 80025fe:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4618      	mov	r0, r3
 8002606:	f7fe fe89 	bl	800131c <LL_ADC_IsEnabled>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d176      	bne.n	80026fe <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	689a      	ldr	r2, [r3, #8]
 8002616:	4b3c      	ldr	r3, [pc, #240]	; (8002708 <ADC_Enable+0x114>)
 8002618:	4013      	ands	r3, r2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d00d      	beq.n	800263a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002622:	f043 0210 	orr.w	r2, r3, #16
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800262e:	f043 0201 	orr.w	r2, r3, #1
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e062      	b.n	8002700 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4618      	mov	r0, r3
 8002640:	f7fe fe44 	bl	80012cc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800264c:	d004      	beq.n	8002658 <ADC_Enable+0x64>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a2e      	ldr	r2, [pc, #184]	; (800270c <ADC_Enable+0x118>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d101      	bne.n	800265c <ADC_Enable+0x68>
 8002658:	4b2d      	ldr	r3, [pc, #180]	; (8002710 <ADC_Enable+0x11c>)
 800265a:	e000      	b.n	800265e <ADC_Enable+0x6a>
 800265c:	4b2d      	ldr	r3, [pc, #180]	; (8002714 <ADC_Enable+0x120>)
 800265e:	4618      	mov	r0, r3
 8002660:	f7fe fc90 	bl	8000f84 <LL_ADC_GetCommonPathInternalCh>
 8002664:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002666:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800266a:	2b00      	cmp	r3, #0
 800266c:	d013      	beq.n	8002696 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800266e:	4b2a      	ldr	r3, [pc, #168]	; (8002718 <ADC_Enable+0x124>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	099b      	lsrs	r3, r3, #6
 8002674:	4a29      	ldr	r2, [pc, #164]	; (800271c <ADC_Enable+0x128>)
 8002676:	fba2 2303 	umull	r2, r3, r2, r3
 800267a:	099b      	lsrs	r3, r3, #6
 800267c:	1c5a      	adds	r2, r3, #1
 800267e:	4613      	mov	r3, r2
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	4413      	add	r3, r2
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002688:	e002      	b.n	8002690 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	3b01      	subs	r3, #1
 800268e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1f9      	bne.n	800268a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002696:	f7fe fc21 	bl	8000edc <HAL_GetTick>
 800269a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800269c:	e028      	b.n	80026f0 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7fe fe3a 	bl	800131c <LL_ADC_IsEnabled>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d104      	bne.n	80026b8 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7fe fe0a 	bl	80012cc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80026b8:	f7fe fc10 	bl	8000edc <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d914      	bls.n	80026f0 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0301 	and.w	r3, r3, #1
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d00d      	beq.n	80026f0 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026d8:	f043 0210 	orr.w	r2, r3, #16
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026e4:	f043 0201 	orr.w	r2, r3, #1
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e007      	b.n	8002700 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0301 	and.w	r3, r3, #1
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d1cf      	bne.n	800269e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80026fe:	2300      	movs	r3, #0
}
 8002700:	4618      	mov	r0, r3
 8002702:	3710      	adds	r7, #16
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	8000003f 	.word	0x8000003f
 800270c:	50000100 	.word	0x50000100
 8002710:	50000300 	.word	0x50000300
 8002714:	50000700 	.word	0x50000700
 8002718:	20000000 	.word	0x20000000
 800271c:	053e2d63 	.word	0x053e2d63

08002720 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4618      	mov	r0, r3
 800272e:	f7fe fe08 	bl	8001342 <LL_ADC_IsDisableOngoing>
 8002732:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4618      	mov	r0, r3
 800273a:	f7fe fdef 	bl	800131c <LL_ADC_IsEnabled>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d047      	beq.n	80027d4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d144      	bne.n	80027d4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 030d 	and.w	r3, r3, #13
 8002754:	2b01      	cmp	r3, #1
 8002756:	d10c      	bne.n	8002772 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4618      	mov	r0, r3
 800275e:	f7fe fdc9 	bl	80012f4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2203      	movs	r2, #3
 8002768:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800276a:	f7fe fbb7 	bl	8000edc <HAL_GetTick>
 800276e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002770:	e029      	b.n	80027c6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002776:	f043 0210 	orr.w	r2, r3, #16
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002782:	f043 0201 	orr.w	r2, r3, #1
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e023      	b.n	80027d6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800278e:	f7fe fba5 	bl	8000edc <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d914      	bls.n	80027c6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d00d      	beq.n	80027c6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ae:	f043 0210 	orr.w	r2, r3, #16
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027ba:	f043 0201 	orr.w	r2, r3, #1
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e007      	b.n	80027d6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f003 0301 	and.w	r3, r3, #1
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d1dc      	bne.n	800278e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <LL_ADC_IsEnabled>:
{
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d101      	bne.n	80027f6 <LL_ADC_IsEnabled+0x18>
 80027f2:	2301      	movs	r3, #1
 80027f4:	e000      	b.n	80027f8 <LL_ADC_IsEnabled+0x1a>
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <LL_ADC_REG_IsConversionOngoing>:
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f003 0304 	and.w	r3, r3, #4
 8002814:	2b04      	cmp	r3, #4
 8002816:	d101      	bne.n	800281c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002818:	2301      	movs	r3, #1
 800281a:	e000      	b.n	800281e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
	...

0800282c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800282c:	b590      	push	{r4, r7, lr}
 800282e:	b0a1      	sub	sp, #132	; 0x84
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002836:	2300      	movs	r3, #0
 8002838:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002842:	2b01      	cmp	r3, #1
 8002844:	d101      	bne.n	800284a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002846:	2302      	movs	r3, #2
 8002848:	e0e7      	b.n	8002a1a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2201      	movs	r2, #1
 800284e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002852:	2300      	movs	r3, #0
 8002854:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002856:	2300      	movs	r3, #0
 8002858:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002862:	d102      	bne.n	800286a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002864:	4b6f      	ldr	r3, [pc, #444]	; (8002a24 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002866:	60bb      	str	r3, [r7, #8]
 8002868:	e009      	b.n	800287e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a6e      	ldr	r2, [pc, #440]	; (8002a28 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d102      	bne.n	800287a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8002874:	4b6d      	ldr	r3, [pc, #436]	; (8002a2c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002876:	60bb      	str	r3, [r7, #8]
 8002878:	e001      	b.n	800287e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800287a:	2300      	movs	r3, #0
 800287c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d10b      	bne.n	800289c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002888:	f043 0220 	orr.w	r2, r3, #32
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e0be      	b.n	8002a1a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	4618      	mov	r0, r3
 80028a0:	f7ff ffb0 	bl	8002804 <LL_ADC_REG_IsConversionOngoing>
 80028a4:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7ff ffaa 	bl	8002804 <LL_ADC_REG_IsConversionOngoing>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	f040 80a0 	bne.w	80029f8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80028b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	f040 809c 	bne.w	80029f8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028c8:	d004      	beq.n	80028d4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a55      	ldr	r2, [pc, #340]	; (8002a24 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d101      	bne.n	80028d8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80028d4:	4b56      	ldr	r3, [pc, #344]	; (8002a30 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80028d6:	e000      	b.n	80028da <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80028d8:	4b56      	ldr	r3, [pc, #344]	; (8002a34 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80028da:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d04b      	beq.n	800297c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80028e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	6859      	ldr	r1, [r3, #4]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80028f6:	035b      	lsls	r3, r3, #13
 80028f8:	430b      	orrs	r3, r1
 80028fa:	431a      	orrs	r2, r3
 80028fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80028fe:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002908:	d004      	beq.n	8002914 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a45      	ldr	r2, [pc, #276]	; (8002a24 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d10f      	bne.n	8002934 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8002914:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002918:	f7ff ff61 	bl	80027de <LL_ADC_IsEnabled>
 800291c:	4604      	mov	r4, r0
 800291e:	4841      	ldr	r0, [pc, #260]	; (8002a24 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002920:	f7ff ff5d 	bl	80027de <LL_ADC_IsEnabled>
 8002924:	4603      	mov	r3, r0
 8002926:	4323      	orrs	r3, r4
 8002928:	2b00      	cmp	r3, #0
 800292a:	bf0c      	ite	eq
 800292c:	2301      	moveq	r3, #1
 800292e:	2300      	movne	r3, #0
 8002930:	b2db      	uxtb	r3, r3
 8002932:	e012      	b.n	800295a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8002934:	483c      	ldr	r0, [pc, #240]	; (8002a28 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002936:	f7ff ff52 	bl	80027de <LL_ADC_IsEnabled>
 800293a:	4604      	mov	r4, r0
 800293c:	483b      	ldr	r0, [pc, #236]	; (8002a2c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800293e:	f7ff ff4e 	bl	80027de <LL_ADC_IsEnabled>
 8002942:	4603      	mov	r3, r0
 8002944:	431c      	orrs	r4, r3
 8002946:	483c      	ldr	r0, [pc, #240]	; (8002a38 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002948:	f7ff ff49 	bl	80027de <LL_ADC_IsEnabled>
 800294c:	4603      	mov	r3, r0
 800294e:	4323      	orrs	r3, r4
 8002950:	2b00      	cmp	r3, #0
 8002952:	bf0c      	ite	eq
 8002954:	2301      	moveq	r3, #1
 8002956:	2300      	movne	r3, #0
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	d056      	beq.n	8002a0c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800295e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002966:	f023 030f 	bic.w	r3, r3, #15
 800296a:	683a      	ldr	r2, [r7, #0]
 800296c:	6811      	ldr	r1, [r2, #0]
 800296e:	683a      	ldr	r2, [r7, #0]
 8002970:	6892      	ldr	r2, [r2, #8]
 8002972:	430a      	orrs	r2, r1
 8002974:	431a      	orrs	r2, r3
 8002976:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002978:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800297a:	e047      	b.n	8002a0c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800297c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002984:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002986:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002990:	d004      	beq.n	800299c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a23      	ldr	r2, [pc, #140]	; (8002a24 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d10f      	bne.n	80029bc <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800299c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80029a0:	f7ff ff1d 	bl	80027de <LL_ADC_IsEnabled>
 80029a4:	4604      	mov	r4, r0
 80029a6:	481f      	ldr	r0, [pc, #124]	; (8002a24 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80029a8:	f7ff ff19 	bl	80027de <LL_ADC_IsEnabled>
 80029ac:	4603      	mov	r3, r0
 80029ae:	4323      	orrs	r3, r4
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	bf0c      	ite	eq
 80029b4:	2301      	moveq	r3, #1
 80029b6:	2300      	movne	r3, #0
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	e012      	b.n	80029e2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80029bc:	481a      	ldr	r0, [pc, #104]	; (8002a28 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80029be:	f7ff ff0e 	bl	80027de <LL_ADC_IsEnabled>
 80029c2:	4604      	mov	r4, r0
 80029c4:	4819      	ldr	r0, [pc, #100]	; (8002a2c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80029c6:	f7ff ff0a 	bl	80027de <LL_ADC_IsEnabled>
 80029ca:	4603      	mov	r3, r0
 80029cc:	431c      	orrs	r4, r3
 80029ce:	481a      	ldr	r0, [pc, #104]	; (8002a38 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80029d0:	f7ff ff05 	bl	80027de <LL_ADC_IsEnabled>
 80029d4:	4603      	mov	r3, r0
 80029d6:	4323      	orrs	r3, r4
 80029d8:	2b00      	cmp	r3, #0
 80029da:	bf0c      	ite	eq
 80029dc:	2301      	moveq	r3, #1
 80029de:	2300      	movne	r3, #0
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d012      	beq.n	8002a0c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80029e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80029ee:	f023 030f 	bic.w	r3, r3, #15
 80029f2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80029f4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80029f6:	e009      	b.n	8002a0c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029fc:	f043 0220 	orr.w	r2, r3, #32
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002a0a:	e000      	b.n	8002a0e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002a0c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002a16:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3784      	adds	r7, #132	; 0x84
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd90      	pop	{r4, r7, pc}
 8002a22:	bf00      	nop
 8002a24:	50000100 	.word	0x50000100
 8002a28:	50000400 	.word	0x50000400
 8002a2c:	50000500 	.word	0x50000500
 8002a30:	50000300 	.word	0x50000300
 8002a34:	50000700 	.word	0x50000700
 8002a38:	50000600 	.word	0x50000600

08002a3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f003 0307 	and.w	r3, r3, #7
 8002a4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a4c:	4b0c      	ldr	r3, [pc, #48]	; (8002a80 <__NVIC_SetPriorityGrouping+0x44>)
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a52:	68ba      	ldr	r2, [r7, #8]
 8002a54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a58:	4013      	ands	r3, r2
 8002a5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a6e:	4a04      	ldr	r2, [pc, #16]	; (8002a80 <__NVIC_SetPriorityGrouping+0x44>)
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	60d3      	str	r3, [r2, #12]
}
 8002a74:	bf00      	nop
 8002a76:	3714      	adds	r7, #20
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr
 8002a80:	e000ed00 	.word	0xe000ed00

08002a84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a88:	4b04      	ldr	r3, [pc, #16]	; (8002a9c <__NVIC_GetPriorityGrouping+0x18>)
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	0a1b      	lsrs	r3, r3, #8
 8002a8e:	f003 0307 	and.w	r3, r3, #7
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr
 8002a9c:	e000ed00 	.word	0xe000ed00

08002aa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	db0b      	blt.n	8002aca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ab2:	79fb      	ldrb	r3, [r7, #7]
 8002ab4:	f003 021f 	and.w	r2, r3, #31
 8002ab8:	4907      	ldr	r1, [pc, #28]	; (8002ad8 <__NVIC_EnableIRQ+0x38>)
 8002aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002abe:	095b      	lsrs	r3, r3, #5
 8002ac0:	2001      	movs	r0, #1
 8002ac2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002aca:	bf00      	nop
 8002acc:	370c      	adds	r7, #12
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	e000e100 	.word	0xe000e100

08002adc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	6039      	str	r1, [r7, #0]
 8002ae6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	db0a      	blt.n	8002b06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	b2da      	uxtb	r2, r3
 8002af4:	490c      	ldr	r1, [pc, #48]	; (8002b28 <__NVIC_SetPriority+0x4c>)
 8002af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afa:	0112      	lsls	r2, r2, #4
 8002afc:	b2d2      	uxtb	r2, r2
 8002afe:	440b      	add	r3, r1
 8002b00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b04:	e00a      	b.n	8002b1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	b2da      	uxtb	r2, r3
 8002b0a:	4908      	ldr	r1, [pc, #32]	; (8002b2c <__NVIC_SetPriority+0x50>)
 8002b0c:	79fb      	ldrb	r3, [r7, #7]
 8002b0e:	f003 030f 	and.w	r3, r3, #15
 8002b12:	3b04      	subs	r3, #4
 8002b14:	0112      	lsls	r2, r2, #4
 8002b16:	b2d2      	uxtb	r2, r2
 8002b18:	440b      	add	r3, r1
 8002b1a:	761a      	strb	r2, [r3, #24]
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr
 8002b28:	e000e100 	.word	0xe000e100
 8002b2c:	e000ed00 	.word	0xe000ed00

08002b30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b089      	sub	sp, #36	; 0x24
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f003 0307 	and.w	r3, r3, #7
 8002b42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	f1c3 0307 	rsb	r3, r3, #7
 8002b4a:	2b04      	cmp	r3, #4
 8002b4c:	bf28      	it	cs
 8002b4e:	2304      	movcs	r3, #4
 8002b50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	3304      	adds	r3, #4
 8002b56:	2b06      	cmp	r3, #6
 8002b58:	d902      	bls.n	8002b60 <NVIC_EncodePriority+0x30>
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	3b03      	subs	r3, #3
 8002b5e:	e000      	b.n	8002b62 <NVIC_EncodePriority+0x32>
 8002b60:	2300      	movs	r3, #0
 8002b62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b64:	f04f 32ff 	mov.w	r2, #4294967295
 8002b68:	69bb      	ldr	r3, [r7, #24]
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	43da      	mvns	r2, r3
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	401a      	ands	r2, r3
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b78:	f04f 31ff 	mov.w	r1, #4294967295
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b82:	43d9      	mvns	r1, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b88:	4313      	orrs	r3, r2
         );
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3724      	adds	r7, #36	; 0x24
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
	...

08002b98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	3b01      	subs	r3, #1
 8002ba4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ba8:	d301      	bcc.n	8002bae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002baa:	2301      	movs	r3, #1
 8002bac:	e00f      	b.n	8002bce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bae:	4a0a      	ldr	r2, [pc, #40]	; (8002bd8 <SysTick_Config+0x40>)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bb6:	210f      	movs	r1, #15
 8002bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bbc:	f7ff ff8e 	bl	8002adc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bc0:	4b05      	ldr	r3, [pc, #20]	; (8002bd8 <SysTick_Config+0x40>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bc6:	4b04      	ldr	r3, [pc, #16]	; (8002bd8 <SysTick_Config+0x40>)
 8002bc8:	2207      	movs	r2, #7
 8002bca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3708      	adds	r7, #8
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	e000e010 	.word	0xe000e010

08002bdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f7ff ff29 	bl	8002a3c <__NVIC_SetPriorityGrouping>
}
 8002bea:	bf00      	nop
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}

08002bf2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	b086      	sub	sp, #24
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	60b9      	str	r1, [r7, #8]
 8002bfc:	607a      	str	r2, [r7, #4]
 8002bfe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002c00:	f7ff ff40 	bl	8002a84 <__NVIC_GetPriorityGrouping>
 8002c04:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	68b9      	ldr	r1, [r7, #8]
 8002c0a:	6978      	ldr	r0, [r7, #20]
 8002c0c:	f7ff ff90 	bl	8002b30 <NVIC_EncodePriority>
 8002c10:	4602      	mov	r2, r0
 8002c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c16:	4611      	mov	r1, r2
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7ff ff5f 	bl	8002adc <__NVIC_SetPriority>
}
 8002c1e:	bf00      	nop
 8002c20:	3718      	adds	r7, #24
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}

08002c26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c26:	b580      	push	{r7, lr}
 8002c28:	b082      	sub	sp, #8
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7ff ff33 	bl	8002aa0 <__NVIC_EnableIRQ>
}
 8002c3a:	bf00      	nop
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b082      	sub	sp, #8
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f7ff ffa4 	bl	8002b98 <SysTick_Config>
 8002c50:	4603      	mov	r3, r0
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3708      	adds	r7, #8
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	b084      	sub	sp, #16
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c62:	2300      	movs	r3, #0
 8002c64:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d00d      	beq.n	8002c8e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2204      	movs	r2, #4
 8002c76:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	73fb      	strb	r3, [r7, #15]
 8002c8c:	e047      	b.n	8002d1e <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f022 020e 	bic.w	r2, r2, #14
 8002c9c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f022 0201 	bic.w	r2, r2, #1
 8002cac:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cb8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002cbc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc2:	f003 021f 	and.w	r2, r3, #31
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	2101      	movs	r1, #1
 8002ccc:	fa01 f202 	lsl.w	r2, r1, r2
 8002cd0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002cda:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d00c      	beq.n	8002cfe <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002cf2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002cfc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2201      	movs	r2, #1
 8002d02:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d003      	beq.n	8002d1e <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	4798      	blx	r3
    }
  }
  return status;
 8002d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3710      	adds	r7, #16
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b087      	sub	sp, #28
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002d32:	2300      	movs	r3, #0
 8002d34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002d36:	e15a      	b.n	8002fee <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	2101      	movs	r1, #1
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	fa01 f303 	lsl.w	r3, r1, r3
 8002d44:	4013      	ands	r3, r2
 8002d46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	f000 814c 	beq.w	8002fe8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f003 0303 	and.w	r3, r3, #3
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d005      	beq.n	8002d68 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d130      	bne.n	8002dca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	2203      	movs	r2, #3
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	43db      	mvns	r3, r3
 8002d7a:	693a      	ldr	r2, [r7, #16]
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	68da      	ldr	r2, [r3, #12]
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8c:	693a      	ldr	r2, [r7, #16]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d9e:	2201      	movs	r2, #1
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	fa02 f303 	lsl.w	r3, r2, r3
 8002da6:	43db      	mvns	r3, r3
 8002da8:	693a      	ldr	r2, [r7, #16]
 8002daa:	4013      	ands	r3, r2
 8002dac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	091b      	lsrs	r3, r3, #4
 8002db4:	f003 0201 	and.w	r2, r3, #1
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	693a      	ldr	r2, [r7, #16]
 8002dc8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f003 0303 	and.w	r3, r3, #3
 8002dd2:	2b03      	cmp	r3, #3
 8002dd4:	d017      	beq.n	8002e06 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	68db      	ldr	r3, [r3, #12]
 8002dda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	2203      	movs	r2, #3
 8002de2:	fa02 f303 	lsl.w	r3, r2, r3
 8002de6:	43db      	mvns	r3, r3
 8002de8:	693a      	ldr	r2, [r7, #16]
 8002dea:	4013      	ands	r3, r2
 8002dec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfa:	693a      	ldr	r2, [r7, #16]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	693a      	ldr	r2, [r7, #16]
 8002e04:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f003 0303 	and.w	r3, r3, #3
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d123      	bne.n	8002e5a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	08da      	lsrs	r2, r3, #3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	3208      	adds	r2, #8
 8002e1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e1e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	f003 0307 	and.w	r3, r3, #7
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	220f      	movs	r2, #15
 8002e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2e:	43db      	mvns	r3, r3
 8002e30:	693a      	ldr	r2, [r7, #16]
 8002e32:	4013      	ands	r3, r2
 8002e34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	691a      	ldr	r2, [r3, #16]
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	f003 0307 	and.w	r3, r3, #7
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	fa02 f303 	lsl.w	r3, r2, r3
 8002e46:	693a      	ldr	r2, [r7, #16]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	08da      	lsrs	r2, r3, #3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	3208      	adds	r2, #8
 8002e54:	6939      	ldr	r1, [r7, #16]
 8002e56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	2203      	movs	r2, #3
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6a:	43db      	mvns	r3, r3
 8002e6c:	693a      	ldr	r2, [r7, #16]
 8002e6e:	4013      	ands	r3, r2
 8002e70:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f003 0203 	and.w	r2, r3, #3
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e82:	693a      	ldr	r2, [r7, #16]
 8002e84:	4313      	orrs	r3, r2
 8002e86:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	693a      	ldr	r2, [r7, #16]
 8002e8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	f000 80a6 	beq.w	8002fe8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e9c:	4b5b      	ldr	r3, [pc, #364]	; (800300c <HAL_GPIO_Init+0x2e4>)
 8002e9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ea0:	4a5a      	ldr	r2, [pc, #360]	; (800300c <HAL_GPIO_Init+0x2e4>)
 8002ea2:	f043 0301 	orr.w	r3, r3, #1
 8002ea6:	6613      	str	r3, [r2, #96]	; 0x60
 8002ea8:	4b58      	ldr	r3, [pc, #352]	; (800300c <HAL_GPIO_Init+0x2e4>)
 8002eaa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002eac:	f003 0301 	and.w	r3, r3, #1
 8002eb0:	60bb      	str	r3, [r7, #8]
 8002eb2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002eb4:	4a56      	ldr	r2, [pc, #344]	; (8003010 <HAL_GPIO_Init+0x2e8>)
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	089b      	lsrs	r3, r3, #2
 8002eba:	3302      	adds	r3, #2
 8002ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ec0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	f003 0303 	and.w	r3, r3, #3
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	220f      	movs	r2, #15
 8002ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed0:	43db      	mvns	r3, r3
 8002ed2:	693a      	ldr	r2, [r7, #16]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002ede:	d01f      	beq.n	8002f20 <HAL_GPIO_Init+0x1f8>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	4a4c      	ldr	r2, [pc, #304]	; (8003014 <HAL_GPIO_Init+0x2ec>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d019      	beq.n	8002f1c <HAL_GPIO_Init+0x1f4>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	4a4b      	ldr	r2, [pc, #300]	; (8003018 <HAL_GPIO_Init+0x2f0>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d013      	beq.n	8002f18 <HAL_GPIO_Init+0x1f0>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a4a      	ldr	r2, [pc, #296]	; (800301c <HAL_GPIO_Init+0x2f4>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d00d      	beq.n	8002f14 <HAL_GPIO_Init+0x1ec>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a49      	ldr	r2, [pc, #292]	; (8003020 <HAL_GPIO_Init+0x2f8>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d007      	beq.n	8002f10 <HAL_GPIO_Init+0x1e8>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a48      	ldr	r2, [pc, #288]	; (8003024 <HAL_GPIO_Init+0x2fc>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d101      	bne.n	8002f0c <HAL_GPIO_Init+0x1e4>
 8002f08:	2305      	movs	r3, #5
 8002f0a:	e00a      	b.n	8002f22 <HAL_GPIO_Init+0x1fa>
 8002f0c:	2306      	movs	r3, #6
 8002f0e:	e008      	b.n	8002f22 <HAL_GPIO_Init+0x1fa>
 8002f10:	2304      	movs	r3, #4
 8002f12:	e006      	b.n	8002f22 <HAL_GPIO_Init+0x1fa>
 8002f14:	2303      	movs	r3, #3
 8002f16:	e004      	b.n	8002f22 <HAL_GPIO_Init+0x1fa>
 8002f18:	2302      	movs	r3, #2
 8002f1a:	e002      	b.n	8002f22 <HAL_GPIO_Init+0x1fa>
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e000      	b.n	8002f22 <HAL_GPIO_Init+0x1fa>
 8002f20:	2300      	movs	r3, #0
 8002f22:	697a      	ldr	r2, [r7, #20]
 8002f24:	f002 0203 	and.w	r2, r2, #3
 8002f28:	0092      	lsls	r2, r2, #2
 8002f2a:	4093      	lsls	r3, r2
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f32:	4937      	ldr	r1, [pc, #220]	; (8003010 <HAL_GPIO_Init+0x2e8>)
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	089b      	lsrs	r3, r3, #2
 8002f38:	3302      	adds	r3, #2
 8002f3a:	693a      	ldr	r2, [r7, #16]
 8002f3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002f40:	4b39      	ldr	r3, [pc, #228]	; (8003028 <HAL_GPIO_Init+0x300>)
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	43db      	mvns	r3, r3
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d003      	beq.n	8002f64 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002f64:	4a30      	ldr	r2, [pc, #192]	; (8003028 <HAL_GPIO_Init+0x300>)
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002f6a:	4b2f      	ldr	r3, [pc, #188]	; (8003028 <HAL_GPIO_Init+0x300>)
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	43db      	mvns	r3, r3
 8002f74:	693a      	ldr	r2, [r7, #16]
 8002f76:	4013      	ands	r3, r2
 8002f78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d003      	beq.n	8002f8e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002f8e:	4a26      	ldr	r2, [pc, #152]	; (8003028 <HAL_GPIO_Init+0x300>)
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002f94:	4b24      	ldr	r3, [pc, #144]	; (8003028 <HAL_GPIO_Init+0x300>)
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	43db      	mvns	r3, r3
 8002f9e:	693a      	ldr	r2, [r7, #16]
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d003      	beq.n	8002fb8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002fb0:	693a      	ldr	r2, [r7, #16]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002fb8:	4a1b      	ldr	r2, [pc, #108]	; (8003028 <HAL_GPIO_Init+0x300>)
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002fbe:	4b1a      	ldr	r3, [pc, #104]	; (8003028 <HAL_GPIO_Init+0x300>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	43db      	mvns	r3, r3
 8002fc8:	693a      	ldr	r2, [r7, #16]
 8002fca:	4013      	ands	r3, r2
 8002fcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d003      	beq.n	8002fe2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002fda:	693a      	ldr	r2, [r7, #16]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002fe2:	4a11      	ldr	r2, [pc, #68]	; (8003028 <HAL_GPIO_Init+0x300>)
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	3301      	adds	r3, #1
 8002fec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	f47f ae9d 	bne.w	8002d38 <HAL_GPIO_Init+0x10>
  }
}
 8002ffe:	bf00      	nop
 8003000:	bf00      	nop
 8003002:	371c      	adds	r7, #28
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr
 800300c:	40021000 	.word	0x40021000
 8003010:	40010000 	.word	0x40010000
 8003014:	48000400 	.word	0x48000400
 8003018:	48000800 	.word	0x48000800
 800301c:	48000c00 	.word	0x48000c00
 8003020:	48001000 	.word	0x48001000
 8003024:	48001400 	.word	0x48001400
 8003028:	40010400 	.word	0x40010400

0800302c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	460b      	mov	r3, r1
 8003036:	807b      	strh	r3, [r7, #2]
 8003038:	4613      	mov	r3, r2
 800303a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800303c:	787b      	ldrb	r3, [r7, #1]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d003      	beq.n	800304a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003042:	887a      	ldrh	r2, [r7, #2]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003048:	e002      	b.n	8003050 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800304a:	887a      	ldrh	r2, [r7, #2]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003050:	bf00      	nop
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	4603      	mov	r3, r0
 8003064:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003066:	4b08      	ldr	r3, [pc, #32]	; (8003088 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003068:	695a      	ldr	r2, [r3, #20]
 800306a:	88fb      	ldrh	r3, [r7, #6]
 800306c:	4013      	ands	r3, r2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d006      	beq.n	8003080 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003072:	4a05      	ldr	r2, [pc, #20]	; (8003088 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003074:	88fb      	ldrh	r3, [r7, #6]
 8003076:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003078:	88fb      	ldrh	r3, [r7, #6]
 800307a:	4618      	mov	r0, r3
 800307c:	f000 f806 	bl	800308c <HAL_GPIO_EXTI_Callback>
  }
}
 8003080:	bf00      	nop
 8003082:	3708      	adds	r7, #8
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}
 8003088:	40010400 	.word	0x40010400

0800308c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	4603      	mov	r3, r0
 8003094:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003096:	bf00      	nop
 8003098:	370c      	adds	r7, #12
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
	...

080030a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b085      	sub	sp, #20
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d141      	bne.n	8003136 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80030b2:	4b4b      	ldr	r3, [pc, #300]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80030ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030be:	d131      	bne.n	8003124 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030c0:	4b47      	ldr	r3, [pc, #284]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030c6:	4a46      	ldr	r2, [pc, #280]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80030cc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030d0:	4b43      	ldr	r3, [pc, #268]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80030d8:	4a41      	ldr	r2, [pc, #260]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80030e0:	4b40      	ldr	r3, [pc, #256]	; (80031e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2232      	movs	r2, #50	; 0x32
 80030e6:	fb02 f303 	mul.w	r3, r2, r3
 80030ea:	4a3f      	ldr	r2, [pc, #252]	; (80031e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80030ec:	fba2 2303 	umull	r2, r3, r2, r3
 80030f0:	0c9b      	lsrs	r3, r3, #18
 80030f2:	3301      	adds	r3, #1
 80030f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030f6:	e002      	b.n	80030fe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	3b01      	subs	r3, #1
 80030fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030fe:	4b38      	ldr	r3, [pc, #224]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003100:	695b      	ldr	r3, [r3, #20]
 8003102:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003106:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800310a:	d102      	bne.n	8003112 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d1f2      	bne.n	80030f8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003112:	4b33      	ldr	r3, [pc, #204]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003114:	695b      	ldr	r3, [r3, #20]
 8003116:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800311a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800311e:	d158      	bne.n	80031d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e057      	b.n	80031d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003124:	4b2e      	ldr	r3, [pc, #184]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003126:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800312a:	4a2d      	ldr	r2, [pc, #180]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800312c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003130:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003134:	e04d      	b.n	80031d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800313c:	d141      	bne.n	80031c2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800313e:	4b28      	ldr	r3, [pc, #160]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003146:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800314a:	d131      	bne.n	80031b0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800314c:	4b24      	ldr	r3, [pc, #144]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800314e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003152:	4a23      	ldr	r2, [pc, #140]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003154:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003158:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800315c:	4b20      	ldr	r3, [pc, #128]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003164:	4a1e      	ldr	r2, [pc, #120]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003166:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800316a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800316c:	4b1d      	ldr	r3, [pc, #116]	; (80031e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2232      	movs	r2, #50	; 0x32
 8003172:	fb02 f303 	mul.w	r3, r2, r3
 8003176:	4a1c      	ldr	r2, [pc, #112]	; (80031e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003178:	fba2 2303 	umull	r2, r3, r2, r3
 800317c:	0c9b      	lsrs	r3, r3, #18
 800317e:	3301      	adds	r3, #1
 8003180:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003182:	e002      	b.n	800318a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	3b01      	subs	r3, #1
 8003188:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800318a:	4b15      	ldr	r3, [pc, #84]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800318c:	695b      	ldr	r3, [r3, #20]
 800318e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003192:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003196:	d102      	bne.n	800319e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1f2      	bne.n	8003184 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800319e:	4b10      	ldr	r3, [pc, #64]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031a0:	695b      	ldr	r3, [r3, #20]
 80031a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031aa:	d112      	bne.n	80031d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	e011      	b.n	80031d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031b0:	4b0b      	ldr	r3, [pc, #44]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031b6:	4a0a      	ldr	r2, [pc, #40]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80031c0:	e007      	b.n	80031d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80031c2:	4b07      	ldr	r3, [pc, #28]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80031ca:	4a05      	ldr	r2, [pc, #20]	; (80031e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031d0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80031d2:	2300      	movs	r3, #0
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3714      	adds	r7, #20
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr
 80031e0:	40007000 	.word	0x40007000
 80031e4:	20000000 	.word	0x20000000
 80031e8:	431bde83 	.word	0x431bde83

080031ec <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80031ec:	b480      	push	{r7}
 80031ee:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80031f0:	4b05      	ldr	r3, [pc, #20]	; (8003208 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	4a04      	ldr	r2, [pc, #16]	; (8003208 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80031f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031fa:	6093      	str	r3, [r2, #8]
}
 80031fc:	bf00      	nop
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	40007000 	.word	0x40007000

0800320c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b088      	sub	sp, #32
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d101      	bne.n	800321e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e2fe      	b.n	800381c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0301 	and.w	r3, r3, #1
 8003226:	2b00      	cmp	r3, #0
 8003228:	d075      	beq.n	8003316 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800322a:	4b97      	ldr	r3, [pc, #604]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f003 030c 	and.w	r3, r3, #12
 8003232:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003234:	4b94      	ldr	r3, [pc, #592]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	f003 0303 	and.w	r3, r3, #3
 800323c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800323e:	69bb      	ldr	r3, [r7, #24]
 8003240:	2b0c      	cmp	r3, #12
 8003242:	d102      	bne.n	800324a <HAL_RCC_OscConfig+0x3e>
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	2b03      	cmp	r3, #3
 8003248:	d002      	beq.n	8003250 <HAL_RCC_OscConfig+0x44>
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	2b08      	cmp	r3, #8
 800324e:	d10b      	bne.n	8003268 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003250:	4b8d      	ldr	r3, [pc, #564]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d05b      	beq.n	8003314 <HAL_RCC_OscConfig+0x108>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d157      	bne.n	8003314 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e2d9      	b.n	800381c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003270:	d106      	bne.n	8003280 <HAL_RCC_OscConfig+0x74>
 8003272:	4b85      	ldr	r3, [pc, #532]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a84      	ldr	r2, [pc, #528]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 8003278:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800327c:	6013      	str	r3, [r2, #0]
 800327e:	e01d      	b.n	80032bc <HAL_RCC_OscConfig+0xb0>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003288:	d10c      	bne.n	80032a4 <HAL_RCC_OscConfig+0x98>
 800328a:	4b7f      	ldr	r3, [pc, #508]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a7e      	ldr	r2, [pc, #504]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 8003290:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003294:	6013      	str	r3, [r2, #0]
 8003296:	4b7c      	ldr	r3, [pc, #496]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a7b      	ldr	r2, [pc, #492]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 800329c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032a0:	6013      	str	r3, [r2, #0]
 80032a2:	e00b      	b.n	80032bc <HAL_RCC_OscConfig+0xb0>
 80032a4:	4b78      	ldr	r3, [pc, #480]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a77      	ldr	r2, [pc, #476]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 80032aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032ae:	6013      	str	r3, [r2, #0]
 80032b0:	4b75      	ldr	r3, [pc, #468]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a74      	ldr	r2, [pc, #464]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 80032b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d013      	beq.n	80032ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c4:	f7fd fe0a 	bl	8000edc <HAL_GetTick>
 80032c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032ca:	e008      	b.n	80032de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032cc:	f7fd fe06 	bl	8000edc <HAL_GetTick>
 80032d0:	4602      	mov	r2, r0
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	1ad3      	subs	r3, r2, r3
 80032d6:	2b64      	cmp	r3, #100	; 0x64
 80032d8:	d901      	bls.n	80032de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80032da:	2303      	movs	r3, #3
 80032dc:	e29e      	b.n	800381c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032de:	4b6a      	ldr	r3, [pc, #424]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d0f0      	beq.n	80032cc <HAL_RCC_OscConfig+0xc0>
 80032ea:	e014      	b.n	8003316 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ec:	f7fd fdf6 	bl	8000edc <HAL_GetTick>
 80032f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032f2:	e008      	b.n	8003306 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032f4:	f7fd fdf2 	bl	8000edc <HAL_GetTick>
 80032f8:	4602      	mov	r2, r0
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	2b64      	cmp	r3, #100	; 0x64
 8003300:	d901      	bls.n	8003306 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e28a      	b.n	800381c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003306:	4b60      	ldr	r3, [pc, #384]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d1f0      	bne.n	80032f4 <HAL_RCC_OscConfig+0xe8>
 8003312:	e000      	b.n	8003316 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003314:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0302 	and.w	r3, r3, #2
 800331e:	2b00      	cmp	r3, #0
 8003320:	d075      	beq.n	800340e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003322:	4b59      	ldr	r3, [pc, #356]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f003 030c 	and.w	r3, r3, #12
 800332a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800332c:	4b56      	ldr	r3, [pc, #344]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	f003 0303 	and.w	r3, r3, #3
 8003334:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003336:	69bb      	ldr	r3, [r7, #24]
 8003338:	2b0c      	cmp	r3, #12
 800333a:	d102      	bne.n	8003342 <HAL_RCC_OscConfig+0x136>
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	2b02      	cmp	r3, #2
 8003340:	d002      	beq.n	8003348 <HAL_RCC_OscConfig+0x13c>
 8003342:	69bb      	ldr	r3, [r7, #24]
 8003344:	2b04      	cmp	r3, #4
 8003346:	d11f      	bne.n	8003388 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003348:	4b4f      	ldr	r3, [pc, #316]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003350:	2b00      	cmp	r3, #0
 8003352:	d005      	beq.n	8003360 <HAL_RCC_OscConfig+0x154>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d101      	bne.n	8003360 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e25d      	b.n	800381c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003360:	4b49      	ldr	r3, [pc, #292]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	061b      	lsls	r3, r3, #24
 800336e:	4946      	ldr	r1, [pc, #280]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 8003370:	4313      	orrs	r3, r2
 8003372:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003374:	4b45      	ldr	r3, [pc, #276]	; (800348c <HAL_RCC_OscConfig+0x280>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4618      	mov	r0, r3
 800337a:	f7fd fd63 	bl	8000e44 <HAL_InitTick>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d043      	beq.n	800340c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e249      	b.n	800381c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d023      	beq.n	80033d8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003390:	4b3d      	ldr	r3, [pc, #244]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a3c      	ldr	r2, [pc, #240]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 8003396:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800339a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800339c:	f7fd fd9e 	bl	8000edc <HAL_GetTick>
 80033a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033a4:	f7fd fd9a 	bl	8000edc <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e232      	b.n	800381c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033b6:	4b34      	ldr	r3, [pc, #208]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0f0      	beq.n	80033a4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033c2:	4b31      	ldr	r3, [pc, #196]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	691b      	ldr	r3, [r3, #16]
 80033ce:	061b      	lsls	r3, r3, #24
 80033d0:	492d      	ldr	r1, [pc, #180]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	604b      	str	r3, [r1, #4]
 80033d6:	e01a      	b.n	800340e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033d8:	4b2b      	ldr	r3, [pc, #172]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a2a      	ldr	r2, [pc, #168]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 80033de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e4:	f7fd fd7a 	bl	8000edc <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033ea:	e008      	b.n	80033fe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033ec:	f7fd fd76 	bl	8000edc <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d901      	bls.n	80033fe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e20e      	b.n	800381c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033fe:	4b22      	ldr	r3, [pc, #136]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003406:	2b00      	cmp	r3, #0
 8003408:	d1f0      	bne.n	80033ec <HAL_RCC_OscConfig+0x1e0>
 800340a:	e000      	b.n	800340e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800340c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0308 	and.w	r3, r3, #8
 8003416:	2b00      	cmp	r3, #0
 8003418:	d041      	beq.n	800349e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d01c      	beq.n	800345c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003422:	4b19      	ldr	r3, [pc, #100]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 8003424:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003428:	4a17      	ldr	r2, [pc, #92]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 800342a:	f043 0301 	orr.w	r3, r3, #1
 800342e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003432:	f7fd fd53 	bl	8000edc <HAL_GetTick>
 8003436:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003438:	e008      	b.n	800344c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800343a:	f7fd fd4f 	bl	8000edc <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b02      	cmp	r3, #2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e1e7      	b.n	800381c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800344c:	4b0e      	ldr	r3, [pc, #56]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 800344e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003452:	f003 0302 	and.w	r3, r3, #2
 8003456:	2b00      	cmp	r3, #0
 8003458:	d0ef      	beq.n	800343a <HAL_RCC_OscConfig+0x22e>
 800345a:	e020      	b.n	800349e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800345c:	4b0a      	ldr	r3, [pc, #40]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 800345e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003462:	4a09      	ldr	r2, [pc, #36]	; (8003488 <HAL_RCC_OscConfig+0x27c>)
 8003464:	f023 0301 	bic.w	r3, r3, #1
 8003468:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800346c:	f7fd fd36 	bl	8000edc <HAL_GetTick>
 8003470:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003472:	e00d      	b.n	8003490 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003474:	f7fd fd32 	bl	8000edc <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	2b02      	cmp	r3, #2
 8003480:	d906      	bls.n	8003490 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e1ca      	b.n	800381c <HAL_RCC_OscConfig+0x610>
 8003486:	bf00      	nop
 8003488:	40021000 	.word	0x40021000
 800348c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003490:	4b8c      	ldr	r3, [pc, #560]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 8003492:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003496:	f003 0302 	and.w	r3, r3, #2
 800349a:	2b00      	cmp	r3, #0
 800349c:	d1ea      	bne.n	8003474 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 0304 	and.w	r3, r3, #4
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	f000 80a6 	beq.w	80035f8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034ac:	2300      	movs	r3, #0
 80034ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80034b0:	4b84      	ldr	r3, [pc, #528]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 80034b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d101      	bne.n	80034c0 <HAL_RCC_OscConfig+0x2b4>
 80034bc:	2301      	movs	r3, #1
 80034be:	e000      	b.n	80034c2 <HAL_RCC_OscConfig+0x2b6>
 80034c0:	2300      	movs	r3, #0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d00d      	beq.n	80034e2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034c6:	4b7f      	ldr	r3, [pc, #508]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 80034c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ca:	4a7e      	ldr	r2, [pc, #504]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 80034cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034d0:	6593      	str	r3, [r2, #88]	; 0x58
 80034d2:	4b7c      	ldr	r3, [pc, #496]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 80034d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034da:	60fb      	str	r3, [r7, #12]
 80034dc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80034de:	2301      	movs	r3, #1
 80034e0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034e2:	4b79      	ldr	r3, [pc, #484]	; (80036c8 <HAL_RCC_OscConfig+0x4bc>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d118      	bne.n	8003520 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034ee:	4b76      	ldr	r3, [pc, #472]	; (80036c8 <HAL_RCC_OscConfig+0x4bc>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a75      	ldr	r2, [pc, #468]	; (80036c8 <HAL_RCC_OscConfig+0x4bc>)
 80034f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034fa:	f7fd fcef 	bl	8000edc <HAL_GetTick>
 80034fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003500:	e008      	b.n	8003514 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003502:	f7fd fceb 	bl	8000edc <HAL_GetTick>
 8003506:	4602      	mov	r2, r0
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	2b02      	cmp	r3, #2
 800350e:	d901      	bls.n	8003514 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	e183      	b.n	800381c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003514:	4b6c      	ldr	r3, [pc, #432]	; (80036c8 <HAL_RCC_OscConfig+0x4bc>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800351c:	2b00      	cmp	r3, #0
 800351e:	d0f0      	beq.n	8003502 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	2b01      	cmp	r3, #1
 8003526:	d108      	bne.n	800353a <HAL_RCC_OscConfig+0x32e>
 8003528:	4b66      	ldr	r3, [pc, #408]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 800352a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800352e:	4a65      	ldr	r2, [pc, #404]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 8003530:	f043 0301 	orr.w	r3, r3, #1
 8003534:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003538:	e024      	b.n	8003584 <HAL_RCC_OscConfig+0x378>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	2b05      	cmp	r3, #5
 8003540:	d110      	bne.n	8003564 <HAL_RCC_OscConfig+0x358>
 8003542:	4b60      	ldr	r3, [pc, #384]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 8003544:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003548:	4a5e      	ldr	r2, [pc, #376]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 800354a:	f043 0304 	orr.w	r3, r3, #4
 800354e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003552:	4b5c      	ldr	r3, [pc, #368]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 8003554:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003558:	4a5a      	ldr	r2, [pc, #360]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 800355a:	f043 0301 	orr.w	r3, r3, #1
 800355e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003562:	e00f      	b.n	8003584 <HAL_RCC_OscConfig+0x378>
 8003564:	4b57      	ldr	r3, [pc, #348]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 8003566:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800356a:	4a56      	ldr	r2, [pc, #344]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 800356c:	f023 0301 	bic.w	r3, r3, #1
 8003570:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003574:	4b53      	ldr	r3, [pc, #332]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 8003576:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800357a:	4a52      	ldr	r2, [pc, #328]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 800357c:	f023 0304 	bic.w	r3, r3, #4
 8003580:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d016      	beq.n	80035ba <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800358c:	f7fd fca6 	bl	8000edc <HAL_GetTick>
 8003590:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003592:	e00a      	b.n	80035aa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003594:	f7fd fca2 	bl	8000edc <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	f241 3288 	movw	r2, #5000	; 0x1388
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d901      	bls.n	80035aa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80035a6:	2303      	movs	r3, #3
 80035a8:	e138      	b.n	800381c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035aa:	4b46      	ldr	r3, [pc, #280]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 80035ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d0ed      	beq.n	8003594 <HAL_RCC_OscConfig+0x388>
 80035b8:	e015      	b.n	80035e6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035ba:	f7fd fc8f 	bl	8000edc <HAL_GetTick>
 80035be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035c0:	e00a      	b.n	80035d8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035c2:	f7fd fc8b 	bl	8000edc <HAL_GetTick>
 80035c6:	4602      	mov	r2, r0
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d901      	bls.n	80035d8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	e121      	b.n	800381c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035d8:	4b3a      	ldr	r3, [pc, #232]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 80035da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1ed      	bne.n	80035c2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80035e6:	7ffb      	ldrb	r3, [r7, #31]
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d105      	bne.n	80035f8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035ec:	4b35      	ldr	r3, [pc, #212]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 80035ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035f0:	4a34      	ldr	r2, [pc, #208]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 80035f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035f6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0320 	and.w	r3, r3, #32
 8003600:	2b00      	cmp	r3, #0
 8003602:	d03c      	beq.n	800367e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	699b      	ldr	r3, [r3, #24]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d01c      	beq.n	8003646 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800360c:	4b2d      	ldr	r3, [pc, #180]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 800360e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003612:	4a2c      	ldr	r2, [pc, #176]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 8003614:	f043 0301 	orr.w	r3, r3, #1
 8003618:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800361c:	f7fd fc5e 	bl	8000edc <HAL_GetTick>
 8003620:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003622:	e008      	b.n	8003636 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003624:	f7fd fc5a 	bl	8000edc <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b02      	cmp	r3, #2
 8003630:	d901      	bls.n	8003636 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e0f2      	b.n	800381c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003636:	4b23      	ldr	r3, [pc, #140]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 8003638:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d0ef      	beq.n	8003624 <HAL_RCC_OscConfig+0x418>
 8003644:	e01b      	b.n	800367e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003646:	4b1f      	ldr	r3, [pc, #124]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 8003648:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800364c:	4a1d      	ldr	r2, [pc, #116]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 800364e:	f023 0301 	bic.w	r3, r3, #1
 8003652:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003656:	f7fd fc41 	bl	8000edc <HAL_GetTick>
 800365a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800365c:	e008      	b.n	8003670 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800365e:	f7fd fc3d 	bl	8000edc <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b02      	cmp	r3, #2
 800366a:	d901      	bls.n	8003670 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e0d5      	b.n	800381c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003670:	4b14      	ldr	r3, [pc, #80]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 8003672:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d1ef      	bne.n	800365e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	69db      	ldr	r3, [r3, #28]
 8003682:	2b00      	cmp	r3, #0
 8003684:	f000 80c9 	beq.w	800381a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003688:	4b0e      	ldr	r3, [pc, #56]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	f003 030c 	and.w	r3, r3, #12
 8003690:	2b0c      	cmp	r3, #12
 8003692:	f000 8083 	beq.w	800379c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	69db      	ldr	r3, [r3, #28]
 800369a:	2b02      	cmp	r3, #2
 800369c:	d15e      	bne.n	800375c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800369e:	4b09      	ldr	r3, [pc, #36]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a08      	ldr	r2, [pc, #32]	; (80036c4 <HAL_RCC_OscConfig+0x4b8>)
 80036a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80036a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036aa:	f7fd fc17 	bl	8000edc <HAL_GetTick>
 80036ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036b0:	e00c      	b.n	80036cc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036b2:	f7fd fc13 	bl	8000edc <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d905      	bls.n	80036cc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80036c0:	2303      	movs	r3, #3
 80036c2:	e0ab      	b.n	800381c <HAL_RCC_OscConfig+0x610>
 80036c4:	40021000 	.word	0x40021000
 80036c8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036cc:	4b55      	ldr	r3, [pc, #340]	; (8003824 <HAL_RCC_OscConfig+0x618>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d1ec      	bne.n	80036b2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036d8:	4b52      	ldr	r3, [pc, #328]	; (8003824 <HAL_RCC_OscConfig+0x618>)
 80036da:	68da      	ldr	r2, [r3, #12]
 80036dc:	4b52      	ldr	r3, [pc, #328]	; (8003828 <HAL_RCC_OscConfig+0x61c>)
 80036de:	4013      	ands	r3, r2
 80036e0:	687a      	ldr	r2, [r7, #4]
 80036e2:	6a11      	ldr	r1, [r2, #32]
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80036e8:	3a01      	subs	r2, #1
 80036ea:	0112      	lsls	r2, r2, #4
 80036ec:	4311      	orrs	r1, r2
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80036f2:	0212      	lsls	r2, r2, #8
 80036f4:	4311      	orrs	r1, r2
 80036f6:	687a      	ldr	r2, [r7, #4]
 80036f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80036fa:	0852      	lsrs	r2, r2, #1
 80036fc:	3a01      	subs	r2, #1
 80036fe:	0552      	lsls	r2, r2, #21
 8003700:	4311      	orrs	r1, r2
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003706:	0852      	lsrs	r2, r2, #1
 8003708:	3a01      	subs	r2, #1
 800370a:	0652      	lsls	r2, r2, #25
 800370c:	4311      	orrs	r1, r2
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003712:	06d2      	lsls	r2, r2, #27
 8003714:	430a      	orrs	r2, r1
 8003716:	4943      	ldr	r1, [pc, #268]	; (8003824 <HAL_RCC_OscConfig+0x618>)
 8003718:	4313      	orrs	r3, r2
 800371a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800371c:	4b41      	ldr	r3, [pc, #260]	; (8003824 <HAL_RCC_OscConfig+0x618>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a40      	ldr	r2, [pc, #256]	; (8003824 <HAL_RCC_OscConfig+0x618>)
 8003722:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003726:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003728:	4b3e      	ldr	r3, [pc, #248]	; (8003824 <HAL_RCC_OscConfig+0x618>)
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	4a3d      	ldr	r2, [pc, #244]	; (8003824 <HAL_RCC_OscConfig+0x618>)
 800372e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003732:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003734:	f7fd fbd2 	bl	8000edc <HAL_GetTick>
 8003738:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800373a:	e008      	b.n	800374e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800373c:	f7fd fbce 	bl	8000edc <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b02      	cmp	r3, #2
 8003748:	d901      	bls.n	800374e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e066      	b.n	800381c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800374e:	4b35      	ldr	r3, [pc, #212]	; (8003824 <HAL_RCC_OscConfig+0x618>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d0f0      	beq.n	800373c <HAL_RCC_OscConfig+0x530>
 800375a:	e05e      	b.n	800381a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800375c:	4b31      	ldr	r3, [pc, #196]	; (8003824 <HAL_RCC_OscConfig+0x618>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a30      	ldr	r2, [pc, #192]	; (8003824 <HAL_RCC_OscConfig+0x618>)
 8003762:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003766:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003768:	f7fd fbb8 	bl	8000edc <HAL_GetTick>
 800376c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800376e:	e008      	b.n	8003782 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003770:	f7fd fbb4 	bl	8000edc <HAL_GetTick>
 8003774:	4602      	mov	r2, r0
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	2b02      	cmp	r3, #2
 800377c:	d901      	bls.n	8003782 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800377e:	2303      	movs	r3, #3
 8003780:	e04c      	b.n	800381c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003782:	4b28      	ldr	r3, [pc, #160]	; (8003824 <HAL_RCC_OscConfig+0x618>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d1f0      	bne.n	8003770 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800378e:	4b25      	ldr	r3, [pc, #148]	; (8003824 <HAL_RCC_OscConfig+0x618>)
 8003790:	68da      	ldr	r2, [r3, #12]
 8003792:	4924      	ldr	r1, [pc, #144]	; (8003824 <HAL_RCC_OscConfig+0x618>)
 8003794:	4b25      	ldr	r3, [pc, #148]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003796:	4013      	ands	r3, r2
 8003798:	60cb      	str	r3, [r1, #12]
 800379a:	e03e      	b.n	800381a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	69db      	ldr	r3, [r3, #28]
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d101      	bne.n	80037a8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e039      	b.n	800381c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80037a8:	4b1e      	ldr	r3, [pc, #120]	; (8003824 <HAL_RCC_OscConfig+0x618>)
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	f003 0203 	and.w	r2, r3, #3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a1b      	ldr	r3, [r3, #32]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d12c      	bne.n	8003816 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c6:	3b01      	subs	r3, #1
 80037c8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d123      	bne.n	8003816 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037da:	429a      	cmp	r2, r3
 80037dc:	d11b      	bne.n	8003816 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d113      	bne.n	8003816 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f8:	085b      	lsrs	r3, r3, #1
 80037fa:	3b01      	subs	r3, #1
 80037fc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80037fe:	429a      	cmp	r2, r3
 8003800:	d109      	bne.n	8003816 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800380c:	085b      	lsrs	r3, r3, #1
 800380e:	3b01      	subs	r3, #1
 8003810:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003812:	429a      	cmp	r2, r3
 8003814:	d001      	beq.n	800381a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e000      	b.n	800381c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800381a:	2300      	movs	r3, #0
}
 800381c:	4618      	mov	r0, r3
 800381e:	3720      	adds	r7, #32
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	40021000 	.word	0x40021000
 8003828:	019f800c 	.word	0x019f800c
 800382c:	feeefffc 	.word	0xfeeefffc

08003830 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b086      	sub	sp, #24
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800383a:	2300      	movs	r3, #0
 800383c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d101      	bne.n	8003848 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e11e      	b.n	8003a86 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003848:	4b91      	ldr	r3, [pc, #580]	; (8003a90 <HAL_RCC_ClockConfig+0x260>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 030f 	and.w	r3, r3, #15
 8003850:	683a      	ldr	r2, [r7, #0]
 8003852:	429a      	cmp	r2, r3
 8003854:	d910      	bls.n	8003878 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003856:	4b8e      	ldr	r3, [pc, #568]	; (8003a90 <HAL_RCC_ClockConfig+0x260>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f023 020f 	bic.w	r2, r3, #15
 800385e:	498c      	ldr	r1, [pc, #560]	; (8003a90 <HAL_RCC_ClockConfig+0x260>)
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	4313      	orrs	r3, r2
 8003864:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003866:	4b8a      	ldr	r3, [pc, #552]	; (8003a90 <HAL_RCC_ClockConfig+0x260>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 030f 	and.w	r3, r3, #15
 800386e:	683a      	ldr	r2, [r7, #0]
 8003870:	429a      	cmp	r2, r3
 8003872:	d001      	beq.n	8003878 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e106      	b.n	8003a86 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0301 	and.w	r3, r3, #1
 8003880:	2b00      	cmp	r3, #0
 8003882:	d073      	beq.n	800396c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	2b03      	cmp	r3, #3
 800388a:	d129      	bne.n	80038e0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800388c:	4b81      	ldr	r3, [pc, #516]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d101      	bne.n	800389c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	e0f4      	b.n	8003a86 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800389c:	f000 f99e 	bl	8003bdc <RCC_GetSysClockFreqFromPLLSource>
 80038a0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	4a7c      	ldr	r2, [pc, #496]	; (8003a98 <HAL_RCC_ClockConfig+0x268>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d93f      	bls.n	800392a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80038aa:	4b7a      	ldr	r3, [pc, #488]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d009      	beq.n	80038ca <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d033      	beq.n	800392a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d12f      	bne.n	800392a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80038ca:	4b72      	ldr	r3, [pc, #456]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80038d2:	4a70      	ldr	r2, [pc, #448]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 80038d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038d8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80038da:	2380      	movs	r3, #128	; 0x80
 80038dc:	617b      	str	r3, [r7, #20]
 80038de:	e024      	b.n	800392a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d107      	bne.n	80038f8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038e8:	4b6a      	ldr	r3, [pc, #424]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d109      	bne.n	8003908 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e0c6      	b.n	8003a86 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038f8:	4b66      	ldr	r3, [pc, #408]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003900:	2b00      	cmp	r3, #0
 8003902:	d101      	bne.n	8003908 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e0be      	b.n	8003a86 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003908:	f000 f8ce 	bl	8003aa8 <HAL_RCC_GetSysClockFreq>
 800390c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	4a61      	ldr	r2, [pc, #388]	; (8003a98 <HAL_RCC_ClockConfig+0x268>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d909      	bls.n	800392a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003916:	4b5f      	ldr	r3, [pc, #380]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800391e:	4a5d      	ldr	r2, [pc, #372]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 8003920:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003924:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003926:	2380      	movs	r3, #128	; 0x80
 8003928:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800392a:	4b5a      	ldr	r3, [pc, #360]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	f023 0203 	bic.w	r2, r3, #3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	4957      	ldr	r1, [pc, #348]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 8003938:	4313      	orrs	r3, r2
 800393a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800393c:	f7fd face 	bl	8000edc <HAL_GetTick>
 8003940:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003942:	e00a      	b.n	800395a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003944:	f7fd faca 	bl	8000edc <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003952:	4293      	cmp	r3, r2
 8003954:	d901      	bls.n	800395a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e095      	b.n	8003a86 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800395a:	4b4e      	ldr	r3, [pc, #312]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	f003 020c 	and.w	r2, r3, #12
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	429a      	cmp	r2, r3
 800396a:	d1eb      	bne.n	8003944 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b00      	cmp	r3, #0
 8003976:	d023      	beq.n	80039c0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0304 	and.w	r3, r3, #4
 8003980:	2b00      	cmp	r3, #0
 8003982:	d005      	beq.n	8003990 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003984:	4b43      	ldr	r3, [pc, #268]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	4a42      	ldr	r2, [pc, #264]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 800398a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800398e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0308 	and.w	r3, r3, #8
 8003998:	2b00      	cmp	r3, #0
 800399a:	d007      	beq.n	80039ac <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800399c:	4b3d      	ldr	r3, [pc, #244]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80039a4:	4a3b      	ldr	r2, [pc, #236]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 80039a6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80039aa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039ac:	4b39      	ldr	r3, [pc, #228]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	4936      	ldr	r1, [pc, #216]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 80039ba:	4313      	orrs	r3, r2
 80039bc:	608b      	str	r3, [r1, #8]
 80039be:	e008      	b.n	80039d2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	2b80      	cmp	r3, #128	; 0x80
 80039c4:	d105      	bne.n	80039d2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80039c6:	4b33      	ldr	r3, [pc, #204]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	4a32      	ldr	r2, [pc, #200]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 80039cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039d0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039d2:	4b2f      	ldr	r3, [pc, #188]	; (8003a90 <HAL_RCC_ClockConfig+0x260>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 030f 	and.w	r3, r3, #15
 80039da:	683a      	ldr	r2, [r7, #0]
 80039dc:	429a      	cmp	r2, r3
 80039de:	d21d      	bcs.n	8003a1c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039e0:	4b2b      	ldr	r3, [pc, #172]	; (8003a90 <HAL_RCC_ClockConfig+0x260>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f023 020f 	bic.w	r2, r3, #15
 80039e8:	4929      	ldr	r1, [pc, #164]	; (8003a90 <HAL_RCC_ClockConfig+0x260>)
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80039f0:	f7fd fa74 	bl	8000edc <HAL_GetTick>
 80039f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039f6:	e00a      	b.n	8003a0e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039f8:	f7fd fa70 	bl	8000edc <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e03b      	b.n	8003a86 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a0e:	4b20      	ldr	r3, [pc, #128]	; (8003a90 <HAL_RCC_ClockConfig+0x260>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 030f 	and.w	r3, r3, #15
 8003a16:	683a      	ldr	r2, [r7, #0]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d1ed      	bne.n	80039f8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0304 	and.w	r3, r3, #4
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d008      	beq.n	8003a3a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a28:	4b1a      	ldr	r3, [pc, #104]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	4917      	ldr	r1, [pc, #92]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 8003a36:	4313      	orrs	r3, r2
 8003a38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0308 	and.w	r3, r3, #8
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d009      	beq.n	8003a5a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a46:	4b13      	ldr	r3, [pc, #76]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	691b      	ldr	r3, [r3, #16]
 8003a52:	00db      	lsls	r3, r3, #3
 8003a54:	490f      	ldr	r1, [pc, #60]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a5a:	f000 f825 	bl	8003aa8 <HAL_RCC_GetSysClockFreq>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	4b0c      	ldr	r3, [pc, #48]	; (8003a94 <HAL_RCC_ClockConfig+0x264>)
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	091b      	lsrs	r3, r3, #4
 8003a66:	f003 030f 	and.w	r3, r3, #15
 8003a6a:	490c      	ldr	r1, [pc, #48]	; (8003a9c <HAL_RCC_ClockConfig+0x26c>)
 8003a6c:	5ccb      	ldrb	r3, [r1, r3]
 8003a6e:	f003 031f 	and.w	r3, r3, #31
 8003a72:	fa22 f303 	lsr.w	r3, r2, r3
 8003a76:	4a0a      	ldr	r2, [pc, #40]	; (8003aa0 <HAL_RCC_ClockConfig+0x270>)
 8003a78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003a7a:	4b0a      	ldr	r3, [pc, #40]	; (8003aa4 <HAL_RCC_ClockConfig+0x274>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7fd f9e0 	bl	8000e44 <HAL_InitTick>
 8003a84:	4603      	mov	r3, r0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3718      	adds	r7, #24
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	40022000 	.word	0x40022000
 8003a94:	40021000 	.word	0x40021000
 8003a98:	04c4b400 	.word	0x04c4b400
 8003a9c:	080061a4 	.word	0x080061a4
 8003aa0:	20000000 	.word	0x20000000
 8003aa4:	20000004 	.word	0x20000004

08003aa8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b087      	sub	sp, #28
 8003aac:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003aae:	4b2c      	ldr	r3, [pc, #176]	; (8003b60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	f003 030c 	and.w	r3, r3, #12
 8003ab6:	2b04      	cmp	r3, #4
 8003ab8:	d102      	bne.n	8003ac0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003aba:	4b2a      	ldr	r3, [pc, #168]	; (8003b64 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003abc:	613b      	str	r3, [r7, #16]
 8003abe:	e047      	b.n	8003b50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003ac0:	4b27      	ldr	r3, [pc, #156]	; (8003b60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	f003 030c 	and.w	r3, r3, #12
 8003ac8:	2b08      	cmp	r3, #8
 8003aca:	d102      	bne.n	8003ad2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003acc:	4b26      	ldr	r3, [pc, #152]	; (8003b68 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003ace:	613b      	str	r3, [r7, #16]
 8003ad0:	e03e      	b.n	8003b50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003ad2:	4b23      	ldr	r3, [pc, #140]	; (8003b60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f003 030c 	and.w	r3, r3, #12
 8003ada:	2b0c      	cmp	r3, #12
 8003adc:	d136      	bne.n	8003b4c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003ade:	4b20      	ldr	r3, [pc, #128]	; (8003b60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	f003 0303 	and.w	r3, r3, #3
 8003ae6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ae8:	4b1d      	ldr	r3, [pc, #116]	; (8003b60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	091b      	lsrs	r3, r3, #4
 8003aee:	f003 030f 	and.w	r3, r3, #15
 8003af2:	3301      	adds	r3, #1
 8003af4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2b03      	cmp	r3, #3
 8003afa:	d10c      	bne.n	8003b16 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003afc:	4a1a      	ldr	r2, [pc, #104]	; (8003b68 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b04:	4a16      	ldr	r2, [pc, #88]	; (8003b60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b06:	68d2      	ldr	r2, [r2, #12]
 8003b08:	0a12      	lsrs	r2, r2, #8
 8003b0a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003b0e:	fb02 f303 	mul.w	r3, r2, r3
 8003b12:	617b      	str	r3, [r7, #20]
      break;
 8003b14:	e00c      	b.n	8003b30 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b16:	4a13      	ldr	r2, [pc, #76]	; (8003b64 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b1e:	4a10      	ldr	r2, [pc, #64]	; (8003b60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b20:	68d2      	ldr	r2, [r2, #12]
 8003b22:	0a12      	lsrs	r2, r2, #8
 8003b24:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003b28:	fb02 f303 	mul.w	r3, r2, r3
 8003b2c:	617b      	str	r3, [r7, #20]
      break;
 8003b2e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b30:	4b0b      	ldr	r3, [pc, #44]	; (8003b60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	0e5b      	lsrs	r3, r3, #25
 8003b36:	f003 0303 	and.w	r3, r3, #3
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	005b      	lsls	r3, r3, #1
 8003b3e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003b40:	697a      	ldr	r2, [r7, #20]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b48:	613b      	str	r3, [r7, #16]
 8003b4a:	e001      	b.n	8003b50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003b50:	693b      	ldr	r3, [r7, #16]
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	371c      	adds	r7, #28
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	40021000 	.word	0x40021000
 8003b64:	00f42400 	.word	0x00f42400
 8003b68:	016e3600 	.word	0x016e3600

08003b6c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b70:	4b03      	ldr	r3, [pc, #12]	; (8003b80 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b72:	681b      	ldr	r3, [r3, #0]
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	20000000 	.word	0x20000000

08003b84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003b88:	f7ff fff0 	bl	8003b6c <HAL_RCC_GetHCLKFreq>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	4b06      	ldr	r3, [pc, #24]	; (8003ba8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	0a1b      	lsrs	r3, r3, #8
 8003b94:	f003 0307 	and.w	r3, r3, #7
 8003b98:	4904      	ldr	r1, [pc, #16]	; (8003bac <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b9a:	5ccb      	ldrb	r3, [r1, r3]
 8003b9c:	f003 031f 	and.w	r3, r3, #31
 8003ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	40021000 	.word	0x40021000
 8003bac:	080061b4 	.word	0x080061b4

08003bb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003bb4:	f7ff ffda 	bl	8003b6c <HAL_RCC_GetHCLKFreq>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	4b06      	ldr	r3, [pc, #24]	; (8003bd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	0adb      	lsrs	r3, r3, #11
 8003bc0:	f003 0307 	and.w	r3, r3, #7
 8003bc4:	4904      	ldr	r1, [pc, #16]	; (8003bd8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003bc6:	5ccb      	ldrb	r3, [r1, r3]
 8003bc8:	f003 031f 	and.w	r3, r3, #31
 8003bcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	080061b4 	.word	0x080061b4

08003bdc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b087      	sub	sp, #28
 8003be0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003be2:	4b1e      	ldr	r3, [pc, #120]	; (8003c5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	f003 0303 	and.w	r3, r3, #3
 8003bea:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003bec:	4b1b      	ldr	r3, [pc, #108]	; (8003c5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	091b      	lsrs	r3, r3, #4
 8003bf2:	f003 030f 	and.w	r3, r3, #15
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	2b03      	cmp	r3, #3
 8003bfe:	d10c      	bne.n	8003c1a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c00:	4a17      	ldr	r2, [pc, #92]	; (8003c60 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c08:	4a14      	ldr	r2, [pc, #80]	; (8003c5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c0a:	68d2      	ldr	r2, [r2, #12]
 8003c0c:	0a12      	lsrs	r2, r2, #8
 8003c0e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003c12:	fb02 f303 	mul.w	r3, r2, r3
 8003c16:	617b      	str	r3, [r7, #20]
    break;
 8003c18:	e00c      	b.n	8003c34 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c1a:	4a12      	ldr	r2, [pc, #72]	; (8003c64 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c22:	4a0e      	ldr	r2, [pc, #56]	; (8003c5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c24:	68d2      	ldr	r2, [r2, #12]
 8003c26:	0a12      	lsrs	r2, r2, #8
 8003c28:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003c2c:	fb02 f303 	mul.w	r3, r2, r3
 8003c30:	617b      	str	r3, [r7, #20]
    break;
 8003c32:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c34:	4b09      	ldr	r3, [pc, #36]	; (8003c5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	0e5b      	lsrs	r3, r3, #25
 8003c3a:	f003 0303 	and.w	r3, r3, #3
 8003c3e:	3301      	adds	r3, #1
 8003c40:	005b      	lsls	r3, r3, #1
 8003c42:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003c44:	697a      	ldr	r2, [r7, #20]
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c4c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003c4e:	687b      	ldr	r3, [r7, #4]
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	371c      	adds	r7, #28
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr
 8003c5c:	40021000 	.word	0x40021000
 8003c60:	016e3600 	.word	0x016e3600
 8003c64:	00f42400 	.word	0x00f42400

08003c68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b086      	sub	sp, #24
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c70:	2300      	movs	r3, #0
 8003c72:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c74:	2300      	movs	r3, #0
 8003c76:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 8098 	beq.w	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c86:	2300      	movs	r3, #0
 8003c88:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c8a:	4b43      	ldr	r3, [pc, #268]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d10d      	bne.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c96:	4b40      	ldr	r3, [pc, #256]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c9a:	4a3f      	ldr	r2, [pc, #252]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ca0:	6593      	str	r3, [r2, #88]	; 0x58
 8003ca2:	4b3d      	ldr	r3, [pc, #244]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003caa:	60bb      	str	r3, [r7, #8]
 8003cac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cb2:	4b3a      	ldr	r3, [pc, #232]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a39      	ldr	r2, [pc, #228]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003cb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cbc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003cbe:	f7fd f90d 	bl	8000edc <HAL_GetTick>
 8003cc2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003cc4:	e009      	b.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cc6:	f7fd f909 	bl	8000edc <HAL_GetTick>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	1ad3      	subs	r3, r2, r3
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d902      	bls.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	74fb      	strb	r3, [r7, #19]
        break;
 8003cd8:	e005      	b.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003cda:	4b30      	ldr	r3, [pc, #192]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d0ef      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003ce6:	7cfb      	ldrb	r3, [r7, #19]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d159      	bne.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003cec:	4b2a      	ldr	r3, [pc, #168]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cf6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d01e      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d02:	697a      	ldr	r2, [r7, #20]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d019      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d08:	4b23      	ldr	r3, [pc, #140]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d12:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d14:	4b20      	ldr	r3, [pc, #128]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d1a:	4a1f      	ldr	r2, [pc, #124]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d24:	4b1c      	ldr	r3, [pc, #112]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d2a:	4a1b      	ldr	r2, [pc, #108]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d34:	4a18      	ldr	r2, [pc, #96]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d016      	beq.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d46:	f7fd f8c9 	bl	8000edc <HAL_GetTick>
 8003d4a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d4c:	e00b      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d4e:	f7fd f8c5 	bl	8000edc <HAL_GetTick>
 8003d52:	4602      	mov	r2, r0
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d902      	bls.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003d60:	2303      	movs	r3, #3
 8003d62:	74fb      	strb	r3, [r7, #19]
            break;
 8003d64:	e006      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d66:	4b0c      	ldr	r3, [pc, #48]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d6c:	f003 0302 	and.w	r3, r3, #2
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d0ec      	beq.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003d74:	7cfb      	ldrb	r3, [r7, #19]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10b      	bne.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d7a:	4b07      	ldr	r3, [pc, #28]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d88:	4903      	ldr	r1, [pc, #12]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003d90:	e008      	b.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d92:	7cfb      	ldrb	r3, [r7, #19]
 8003d94:	74bb      	strb	r3, [r7, #18]
 8003d96:	e005      	b.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003d98:	40021000 	.word	0x40021000
 8003d9c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003da0:	7cfb      	ldrb	r3, [r7, #19]
 8003da2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003da4:	7c7b      	ldrb	r3, [r7, #17]
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d105      	bne.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003daa:	4ba7      	ldr	r3, [pc, #668]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dae:	4aa6      	ldr	r2, [pc, #664]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003db0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003db4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0301 	and.w	r3, r3, #1
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00a      	beq.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003dc2:	4ba1      	ldr	r3, [pc, #644]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dc8:	f023 0203 	bic.w	r2, r3, #3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	499d      	ldr	r1, [pc, #628]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00a      	beq.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003de4:	4b98      	ldr	r3, [pc, #608]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dea:	f023 020c 	bic.w	r2, r3, #12
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	4995      	ldr	r1, [pc, #596]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0304 	and.w	r3, r3, #4
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d00a      	beq.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e06:	4b90      	ldr	r3, [pc, #576]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e0c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	498c      	ldr	r1, [pc, #560]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e16:	4313      	orrs	r3, r2
 8003e18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0308 	and.w	r3, r3, #8
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d00a      	beq.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e28:	4b87      	ldr	r3, [pc, #540]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e2e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	4984      	ldr	r1, [pc, #528]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0310 	and.w	r3, r3, #16
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d00a      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e4a:	4b7f      	ldr	r3, [pc, #508]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	695b      	ldr	r3, [r3, #20]
 8003e58:	497b      	ldr	r1, [pc, #492]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0320 	and.w	r3, r3, #32
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d00a      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e6c:	4b76      	ldr	r3, [pc, #472]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e72:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	699b      	ldr	r3, [r3, #24]
 8003e7a:	4973      	ldr	r1, [pc, #460]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00a      	beq.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e8e:	4b6e      	ldr	r3, [pc, #440]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e94:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	69db      	ldr	r3, [r3, #28]
 8003e9c:	496a      	ldr	r1, [pc, #424]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d00a      	beq.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003eb0:	4b65      	ldr	r3, [pc, #404]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eb6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	4962      	ldr	r1, [pc, #392]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d00a      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ed2:	4b5d      	ldr	r3, [pc, #372]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ed8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee0:	4959      	ldr	r1, [pc, #356]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d00a      	beq.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ef4:	4b54      	ldr	r3, [pc, #336]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ef6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003efa:	f023 0203 	bic.w	r2, r3, #3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f02:	4951      	ldr	r1, [pc, #324]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f04:	4313      	orrs	r3, r2
 8003f06:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00a      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f16:	4b4c      	ldr	r3, [pc, #304]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f1c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f24:	4948      	ldr	r1, [pc, #288]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d015      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f38:	4b43      	ldr	r3, [pc, #268]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f3e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f46:	4940      	ldr	r1, [pc, #256]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f56:	d105      	bne.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f58:	4b3b      	ldr	r3, [pc, #236]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	4a3a      	ldr	r2, [pc, #232]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f62:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d015      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003f70:	4b35      	ldr	r3, [pc, #212]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f76:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f7e:	4932      	ldr	r1, [pc, #200]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f80:	4313      	orrs	r3, r2
 8003f82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f8e:	d105      	bne.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f90:	4b2d      	ldr	r3, [pc, #180]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	4a2c      	ldr	r2, [pc, #176]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f9a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d015      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003fa8:	4b27      	ldr	r3, [pc, #156]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fae:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fb6:	4924      	ldr	r1, [pc, #144]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003fc6:	d105      	bne.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fc8:	4b1f      	ldr	r3, [pc, #124]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	4a1e      	ldr	r2, [pc, #120]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fd2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d015      	beq.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003fe0:	4b19      	ldr	r3, [pc, #100]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fe6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fee:	4916      	ldr	r1, [pc, #88]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ffa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ffe:	d105      	bne.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004000:	4b11      	ldr	r3, [pc, #68]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	4a10      	ldr	r2, [pc, #64]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004006:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800400a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d019      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004018:	4b0b      	ldr	r3, [pc, #44]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800401a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800401e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004026:	4908      	ldr	r1, [pc, #32]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004028:	4313      	orrs	r3, r2
 800402a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004032:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004036:	d109      	bne.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004038:	4b03      	ldr	r3, [pc, #12]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	4a02      	ldr	r2, [pc, #8]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800403e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004042:	60d3      	str	r3, [r2, #12]
 8004044:	e002      	b.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004046:	bf00      	nop
 8004048:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d015      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004058:	4b29      	ldr	r3, [pc, #164]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800405a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800405e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004066:	4926      	ldr	r1, [pc, #152]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004068:	4313      	orrs	r3, r2
 800406a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004072:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004076:	d105      	bne.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004078:	4b21      	ldr	r3, [pc, #132]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	4a20      	ldr	r2, [pc, #128]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800407e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004082:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800408c:	2b00      	cmp	r3, #0
 800408e:	d015      	beq.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004090:	4b1b      	ldr	r3, [pc, #108]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004096:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800409e:	4918      	ldr	r1, [pc, #96]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80040a0:	4313      	orrs	r3, r2
 80040a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040ae:	d105      	bne.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80040b0:	4b13      	ldr	r3, [pc, #76]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	4a12      	ldr	r2, [pc, #72]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80040b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040ba:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d015      	beq.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80040c8:	4b0d      	ldr	r3, [pc, #52]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80040ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80040ce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040d6:	490a      	ldr	r1, [pc, #40]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80040d8:	4313      	orrs	r3, r2
 80040da:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040e2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80040e6:	d105      	bne.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040e8:	4b05      	ldr	r3, [pc, #20]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	4a04      	ldr	r2, [pc, #16]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80040ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040f2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80040f4:	7cbb      	ldrb	r3, [r7, #18]
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3718      	adds	r7, #24
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	40021000 	.word	0x40021000

08004104 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d101      	bne.n	8004116 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e09d      	b.n	8004252 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411a:	2b00      	cmp	r3, #0
 800411c:	d108      	bne.n	8004130 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004126:	d009      	beq.n	800413c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	61da      	str	r2, [r3, #28]
 800412e:	e005      	b.n	800413c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004148:	b2db      	uxtb	r3, r3
 800414a:	2b00      	cmp	r3, #0
 800414c:	d106      	bne.n	800415c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f7fc fd62 	bl	8000c20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2202      	movs	r2, #2
 8004160:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004172:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800417c:	d902      	bls.n	8004184 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800417e:	2300      	movs	r3, #0
 8004180:	60fb      	str	r3, [r7, #12]
 8004182:	e002      	b.n	800418a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004184:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004188:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004192:	d007      	beq.n	80041a4 <HAL_SPI_Init+0xa0>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800419c:	d002      	beq.n	80041a4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80041b4:	431a      	orrs	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	691b      	ldr	r3, [r3, #16]
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	431a      	orrs	r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	695b      	ldr	r3, [r3, #20]
 80041c4:	f003 0301 	and.w	r3, r3, #1
 80041c8:	431a      	orrs	r2, r3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	699b      	ldr	r3, [r3, #24]
 80041ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041d2:	431a      	orrs	r2, r3
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	69db      	ldr	r3, [r3, #28]
 80041d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80041dc:	431a      	orrs	r2, r3
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a1b      	ldr	r3, [r3, #32]
 80041e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041e6:	ea42 0103 	orr.w	r1, r2, r3
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ee:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	430a      	orrs	r2, r1
 80041f8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	699b      	ldr	r3, [r3, #24]
 80041fe:	0c1b      	lsrs	r3, r3, #16
 8004200:	f003 0204 	and.w	r2, r3, #4
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004208:	f003 0310 	and.w	r3, r3, #16
 800420c:	431a      	orrs	r2, r3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004212:	f003 0308 	and.w	r3, r3, #8
 8004216:	431a      	orrs	r2, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004220:	ea42 0103 	orr.w	r1, r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	430a      	orrs	r2, r1
 8004230:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	69da      	ldr	r2, [r3, #28]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004240:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3710      	adds	r7, #16
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800425a:	b580      	push	{r7, lr}
 800425c:	b088      	sub	sp, #32
 800425e:	af00      	add	r7, sp, #0
 8004260:	60f8      	str	r0, [r7, #12]
 8004262:	60b9      	str	r1, [r7, #8]
 8004264:	603b      	str	r3, [r7, #0]
 8004266:	4613      	mov	r3, r2
 8004268:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800426a:	2300      	movs	r3, #0
 800426c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004274:	2b01      	cmp	r3, #1
 8004276:	d101      	bne.n	800427c <HAL_SPI_Transmit+0x22>
 8004278:	2302      	movs	r3, #2
 800427a:	e15f      	b.n	800453c <HAL_SPI_Transmit+0x2e2>
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004284:	f7fc fe2a 	bl	8000edc <HAL_GetTick>
 8004288:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800428a:	88fb      	ldrh	r3, [r7, #6]
 800428c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b01      	cmp	r3, #1
 8004298:	d002      	beq.n	80042a0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800429a:	2302      	movs	r3, #2
 800429c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800429e:	e148      	b.n	8004532 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d002      	beq.n	80042ac <HAL_SPI_Transmit+0x52>
 80042a6:	88fb      	ldrh	r3, [r7, #6]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d102      	bne.n	80042b2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 80042b0:	e13f      	b.n	8004532 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2203      	movs	r2, #3
 80042b6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2200      	movs	r2, #0
 80042be:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	68ba      	ldr	r2, [r7, #8]
 80042c4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	88fa      	ldrh	r2, [r7, #6]
 80042ca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	88fa      	ldrh	r2, [r7, #6]
 80042d0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2200      	movs	r2, #0
 80042d6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2200      	movs	r2, #0
 80042dc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2200      	movs	r2, #0
 80042ec:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042fc:	d10f      	bne.n	800431e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800430c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800431c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004328:	2b40      	cmp	r3, #64	; 0x40
 800432a:	d007      	beq.n	800433c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800433a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004344:	d94f      	bls.n	80043e6 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d002      	beq.n	8004354 <HAL_SPI_Transmit+0xfa>
 800434e:	8afb      	ldrh	r3, [r7, #22]
 8004350:	2b01      	cmp	r3, #1
 8004352:	d142      	bne.n	80043da <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004358:	881a      	ldrh	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004364:	1c9a      	adds	r2, r3, #2
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800436e:	b29b      	uxth	r3, r3
 8004370:	3b01      	subs	r3, #1
 8004372:	b29a      	uxth	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004378:	e02f      	b.n	80043da <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	f003 0302 	and.w	r3, r3, #2
 8004384:	2b02      	cmp	r3, #2
 8004386:	d112      	bne.n	80043ae <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800438c:	881a      	ldrh	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004398:	1c9a      	adds	r2, r3, #2
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	3b01      	subs	r3, #1
 80043a6:	b29a      	uxth	r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80043ac:	e015      	b.n	80043da <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043ae:	f7fc fd95 	bl	8000edc <HAL_GetTick>
 80043b2:	4602      	mov	r2, r0
 80043b4:	69bb      	ldr	r3, [r7, #24]
 80043b6:	1ad3      	subs	r3, r2, r3
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d803      	bhi.n	80043c6 <HAL_SPI_Transmit+0x16c>
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c4:	d102      	bne.n	80043cc <HAL_SPI_Transmit+0x172>
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d106      	bne.n	80043da <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80043cc:	2303      	movs	r3, #3
 80043ce:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 80043d8:	e0ab      	b.n	8004532 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043de:	b29b      	uxth	r3, r3
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1ca      	bne.n	800437a <HAL_SPI_Transmit+0x120>
 80043e4:	e080      	b.n	80044e8 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d002      	beq.n	80043f4 <HAL_SPI_Transmit+0x19a>
 80043ee:	8afb      	ldrh	r3, [r7, #22]
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d174      	bne.n	80044de <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d912      	bls.n	8004424 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004402:	881a      	ldrh	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800440e:	1c9a      	adds	r2, r3, #2
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004418:	b29b      	uxth	r3, r3
 800441a:	3b02      	subs	r3, #2
 800441c:	b29a      	uxth	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004422:	e05c      	b.n	80044de <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	330c      	adds	r3, #12
 800442e:	7812      	ldrb	r2, [r2, #0]
 8004430:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004436:	1c5a      	adds	r2, r3, #1
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004440:	b29b      	uxth	r3, r3
 8004442:	3b01      	subs	r3, #1
 8004444:	b29a      	uxth	r2, r3
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800444a:	e048      	b.n	80044de <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f003 0302 	and.w	r3, r3, #2
 8004456:	2b02      	cmp	r3, #2
 8004458:	d12b      	bne.n	80044b2 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800445e:	b29b      	uxth	r3, r3
 8004460:	2b01      	cmp	r3, #1
 8004462:	d912      	bls.n	800448a <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004468:	881a      	ldrh	r2, [r3, #0]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004474:	1c9a      	adds	r2, r3, #2
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800447e:	b29b      	uxth	r3, r3
 8004480:	3b02      	subs	r3, #2
 8004482:	b29a      	uxth	r2, r3
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004488:	e029      	b.n	80044de <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	330c      	adds	r3, #12
 8004494:	7812      	ldrb	r2, [r2, #0]
 8004496:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800449c:	1c5a      	adds	r2, r3, #1
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	3b01      	subs	r3, #1
 80044aa:	b29a      	uxth	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	87da      	strh	r2, [r3, #62]	; 0x3e
 80044b0:	e015      	b.n	80044de <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044b2:	f7fc fd13 	bl	8000edc <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	69bb      	ldr	r3, [r7, #24]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	683a      	ldr	r2, [r7, #0]
 80044be:	429a      	cmp	r2, r3
 80044c0:	d803      	bhi.n	80044ca <HAL_SPI_Transmit+0x270>
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044c8:	d102      	bne.n	80044d0 <HAL_SPI_Transmit+0x276>
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d106      	bne.n	80044de <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 80044dc:	e029      	b.n	8004532 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d1b1      	bne.n	800444c <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80044e8:	69ba      	ldr	r2, [r7, #24]
 80044ea:	6839      	ldr	r1, [r7, #0]
 80044ec:	68f8      	ldr	r0, [r7, #12]
 80044ee:	f000 fa5b 	bl	80049a8 <SPI_EndRxTxTransaction>
 80044f2:	4603      	mov	r3, r0
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d002      	beq.n	80044fe <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2220      	movs	r2, #32
 80044fc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d10a      	bne.n	800451c <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004506:	2300      	movs	r3, #0
 8004508:	613b      	str	r3, [r7, #16]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	613b      	str	r3, [r7, #16]
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	613b      	str	r3, [r7, #16]
 800451a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004520:	2b00      	cmp	r3, #0
 8004522:	d002      	beq.n	800452a <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	77fb      	strb	r3, [r7, #31]
 8004528:	e003      	b.n	8004532 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2201      	movs	r2, #1
 800452e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2200      	movs	r2, #0
 8004536:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800453a:	7ffb      	ldrb	r3, [r7, #31]
}
 800453c:	4618      	mov	r0, r3
 800453e:	3720      	adds	r7, #32
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}

08004544 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b088      	sub	sp, #32
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004562:	2b00      	cmp	r3, #0
 8004564:	d10e      	bne.n	8004584 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004566:	69bb      	ldr	r3, [r7, #24]
 8004568:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800456c:	2b00      	cmp	r3, #0
 800456e:	d009      	beq.n	8004584 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004570:	69fb      	ldr	r3, [r7, #28]
 8004572:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004576:	2b00      	cmp	r3, #0
 8004578:	d004      	beq.n	8004584 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	4798      	blx	r3
    return;
 8004582:	e0ce      	b.n	8004722 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004584:	69bb      	ldr	r3, [r7, #24]
 8004586:	f003 0302 	and.w	r3, r3, #2
 800458a:	2b00      	cmp	r3, #0
 800458c:	d009      	beq.n	80045a2 <HAL_SPI_IRQHandler+0x5e>
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004594:	2b00      	cmp	r3, #0
 8004596:	d004      	beq.n	80045a2 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	4798      	blx	r3
    return;
 80045a0:	e0bf      	b.n	8004722 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80045a2:	69bb      	ldr	r3, [r7, #24]
 80045a4:	f003 0320 	and.w	r3, r3, #32
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d10a      	bne.n	80045c2 <HAL_SPI_IRQHandler+0x7e>
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d105      	bne.n	80045c2 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80045b6:	69bb      	ldr	r3, [r7, #24]
 80045b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045bc:	2b00      	cmp	r3, #0
 80045be:	f000 80b0 	beq.w	8004722 <HAL_SPI_IRQHandler+0x1de>
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	f003 0320 	and.w	r3, r3, #32
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	f000 80aa 	beq.w	8004722 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d023      	beq.n	8004620 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	2b03      	cmp	r3, #3
 80045e2:	d011      	beq.n	8004608 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045e8:	f043 0204 	orr.w	r2, r3, #4
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045f0:	2300      	movs	r3, #0
 80045f2:	617b      	str	r3, [r7, #20]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	617b      	str	r3, [r7, #20]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	617b      	str	r3, [r7, #20]
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	e00b      	b.n	8004620 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004608:	2300      	movs	r3, #0
 800460a:	613b      	str	r3, [r7, #16]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	613b      	str	r3, [r7, #16]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	613b      	str	r3, [r7, #16]
 800461c:	693b      	ldr	r3, [r7, #16]
        return;
 800461e:	e080      	b.n	8004722 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	f003 0320 	and.w	r3, r3, #32
 8004626:	2b00      	cmp	r3, #0
 8004628:	d014      	beq.n	8004654 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800462e:	f043 0201 	orr.w	r2, r3, #1
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004636:	2300      	movs	r3, #0
 8004638:	60fb      	str	r3, [r7, #12]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	60fb      	str	r3, [r7, #12]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004650:	601a      	str	r2, [r3, #0]
 8004652:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004654:	69bb      	ldr	r3, [r7, #24]
 8004656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00c      	beq.n	8004678 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004662:	f043 0208 	orr.w	r2, r3, #8
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800466a:	2300      	movs	r3, #0
 800466c:	60bb      	str	r3, [r7, #8]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	60bb      	str	r3, [r7, #8]
 8004676:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800467c:	2b00      	cmp	r3, #0
 800467e:	d04f      	beq.n	8004720 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	685a      	ldr	r2, [r3, #4]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800468e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	f003 0302 	and.w	r3, r3, #2
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d104      	bne.n	80046ac <HAL_SPI_IRQHandler+0x168>
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	f003 0301 	and.w	r3, r3, #1
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d034      	beq.n	8004716 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	685a      	ldr	r2, [r3, #4]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f022 0203 	bic.w	r2, r2, #3
 80046ba:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d011      	beq.n	80046e8 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046c8:	4a17      	ldr	r2, [pc, #92]	; (8004728 <HAL_SPI_IRQHandler+0x1e4>)
 80046ca:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046d0:	4618      	mov	r0, r3
 80046d2:	f7fe fac2 	bl	8002c5a <HAL_DMA_Abort_IT>
 80046d6:	4603      	mov	r3, r0
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d005      	beq.n	80046e8 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046e0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d016      	beq.n	800471e <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046f4:	4a0c      	ldr	r2, [pc, #48]	; (8004728 <HAL_SPI_IRQHandler+0x1e4>)
 80046f6:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046fc:	4618      	mov	r0, r3
 80046fe:	f7fe faac 	bl	8002c5a <HAL_DMA_Abort_IT>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d00a      	beq.n	800471e <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800470c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8004714:	e003      	b.n	800471e <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f000 f808 	bl	800472c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800471c:	e000      	b.n	8004720 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800471e:	bf00      	nop
    return;
 8004720:	bf00      	nop
  }
}
 8004722:	3720      	adds	r7, #32
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}
 8004728:	08004741 	.word	0x08004741

0800472c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004734:	bf00      	nop
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr

08004740 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2200      	movs	r2, #0
 8004752:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800475c:	68f8      	ldr	r0, [r7, #12]
 800475e:	f7ff ffe5 	bl	800472c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004762:	bf00      	nop
 8004764:	3710      	adds	r7, #16
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
	...

0800476c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b088      	sub	sp, #32
 8004770:	af00      	add	r7, sp, #0
 8004772:	60f8      	str	r0, [r7, #12]
 8004774:	60b9      	str	r1, [r7, #8]
 8004776:	603b      	str	r3, [r7, #0]
 8004778:	4613      	mov	r3, r2
 800477a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800477c:	f7fc fbae 	bl	8000edc <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004784:	1a9b      	subs	r3, r3, r2
 8004786:	683a      	ldr	r2, [r7, #0]
 8004788:	4413      	add	r3, r2
 800478a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800478c:	f7fc fba6 	bl	8000edc <HAL_GetTick>
 8004790:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004792:	4b39      	ldr	r3, [pc, #228]	; (8004878 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	015b      	lsls	r3, r3, #5
 8004798:	0d1b      	lsrs	r3, r3, #20
 800479a:	69fa      	ldr	r2, [r7, #28]
 800479c:	fb02 f303 	mul.w	r3, r2, r3
 80047a0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047a2:	e054      	b.n	800484e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047aa:	d050      	beq.n	800484e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047ac:	f7fc fb96 	bl	8000edc <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	69bb      	ldr	r3, [r7, #24]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	69fa      	ldr	r2, [r7, #28]
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d902      	bls.n	80047c2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d13d      	bne.n	800483e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	685a      	ldr	r2, [r3, #4]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80047d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047da:	d111      	bne.n	8004800 <SPI_WaitFlagStateUntilTimeout+0x94>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047e4:	d004      	beq.n	80047f0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047ee:	d107      	bne.n	8004800 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004804:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004808:	d10f      	bne.n	800482a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004818:	601a      	str	r2, [r3, #0]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004828:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2201      	movs	r2, #1
 800482e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e017      	b.n	800486e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d101      	bne.n	8004848 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004844:	2300      	movs	r3, #0
 8004846:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	3b01      	subs	r3, #1
 800484c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	689a      	ldr	r2, [r3, #8]
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	4013      	ands	r3, r2
 8004858:	68ba      	ldr	r2, [r7, #8]
 800485a:	429a      	cmp	r2, r3
 800485c:	bf0c      	ite	eq
 800485e:	2301      	moveq	r3, #1
 8004860:	2300      	movne	r3, #0
 8004862:	b2db      	uxtb	r3, r3
 8004864:	461a      	mov	r2, r3
 8004866:	79fb      	ldrb	r3, [r7, #7]
 8004868:	429a      	cmp	r2, r3
 800486a:	d19b      	bne.n	80047a4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	3720      	adds	r7, #32
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	20000000 	.word	0x20000000

0800487c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b08a      	sub	sp, #40	; 0x28
 8004880:	af00      	add	r7, sp, #0
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	607a      	str	r2, [r7, #4]
 8004888:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800488a:	2300      	movs	r3, #0
 800488c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800488e:	f7fc fb25 	bl	8000edc <HAL_GetTick>
 8004892:	4602      	mov	r2, r0
 8004894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004896:	1a9b      	subs	r3, r3, r2
 8004898:	683a      	ldr	r2, [r7, #0]
 800489a:	4413      	add	r3, r2
 800489c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800489e:	f7fc fb1d 	bl	8000edc <HAL_GetTick>
 80048a2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	330c      	adds	r3, #12
 80048aa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80048ac:	4b3d      	ldr	r3, [pc, #244]	; (80049a4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	4613      	mov	r3, r2
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	4413      	add	r3, r2
 80048b6:	00da      	lsls	r2, r3, #3
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	0d1b      	lsrs	r3, r3, #20
 80048bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048be:	fb02 f303 	mul.w	r3, r2, r3
 80048c2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80048c4:	e060      	b.n	8004988 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80048cc:	d107      	bne.n	80048de <SPI_WaitFifoStateUntilTimeout+0x62>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d104      	bne.n	80048de <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80048dc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048e4:	d050      	beq.n	8004988 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80048e6:	f7fc faf9 	bl	8000edc <HAL_GetTick>
 80048ea:	4602      	mov	r2, r0
 80048ec:	6a3b      	ldr	r3, [r7, #32]
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d902      	bls.n	80048fc <SPI_WaitFifoStateUntilTimeout+0x80>
 80048f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d13d      	bne.n	8004978 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685a      	ldr	r2, [r3, #4]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800490a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004914:	d111      	bne.n	800493a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800491e:	d004      	beq.n	800492a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004928:	d107      	bne.n	800493a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004938:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800493e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004942:	d10f      	bne.n	8004964 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004962:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e010      	b.n	800499a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004978:	69bb      	ldr	r3, [r7, #24]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d101      	bne.n	8004982 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800497e:	2300      	movs	r3, #0
 8004980:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8004982:	69bb      	ldr	r3, [r7, #24]
 8004984:	3b01      	subs	r3, #1
 8004986:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	689a      	ldr	r2, [r3, #8]
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	4013      	ands	r3, r2
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	429a      	cmp	r2, r3
 8004996:	d196      	bne.n	80048c6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3728      	adds	r7, #40	; 0x28
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	20000000 	.word	0x20000000

080049a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b086      	sub	sp, #24
 80049ac:	af02      	add	r7, sp, #8
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	60b9      	str	r1, [r7, #8]
 80049b2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	9300      	str	r3, [sp, #0]
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	2200      	movs	r2, #0
 80049bc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80049c0:	68f8      	ldr	r0, [r7, #12]
 80049c2:	f7ff ff5b 	bl	800487c <SPI_WaitFifoStateUntilTimeout>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d007      	beq.n	80049dc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049d0:	f043 0220 	orr.w	r2, r3, #32
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80049d8:	2303      	movs	r3, #3
 80049da:	e027      	b.n	8004a2c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	9300      	str	r3, [sp, #0]
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	2200      	movs	r2, #0
 80049e4:	2180      	movs	r1, #128	; 0x80
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f7ff fec0 	bl	800476c <SPI_WaitFlagStateUntilTimeout>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d007      	beq.n	8004a02 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049f6:	f043 0220 	orr.w	r2, r3, #32
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e014      	b.n	8004a2c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	9300      	str	r3, [sp, #0]
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004a0e:	68f8      	ldr	r0, [r7, #12]
 8004a10:	f7ff ff34 	bl	800487c <SPI_WaitFifoStateUntilTimeout>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d007      	beq.n	8004a2a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a1e:	f043 0220 	orr.w	r2, r3, #32
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e000      	b.n	8004a2c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004a2a:	2300      	movs	r3, #0
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3710      	adds	r7, #16
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d101      	bne.n	8004a46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e042      	b.n	8004acc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d106      	bne.n	8004a5e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	f7fc f889 	bl	8000b70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2224      	movs	r2, #36	; 0x24
 8004a62:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f022 0201 	bic.w	r2, r2, #1
 8004a74:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d002      	beq.n	8004a84 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 fbb2 	bl	80051e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 f8b3 	bl	8004bf0 <UART_SetConfig>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d101      	bne.n	8004a94 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e01b      	b.n	8004acc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	685a      	ldr	r2, [r3, #4]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004aa2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	689a      	ldr	r2, [r3, #8]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004ab2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f042 0201 	orr.w	r2, r2, #1
 8004ac2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f000 fc31 	bl	800532c <UART_CheckIdleState>
 8004aca:	4603      	mov	r3, r0
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3708      	adds	r7, #8
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b08a      	sub	sp, #40	; 0x28
 8004ad8:	af02      	add	r7, sp, #8
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	603b      	str	r3, [r7, #0]
 8004ae0:	4613      	mov	r3, r2
 8004ae2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aea:	2b20      	cmp	r3, #32
 8004aec:	d17b      	bne.n	8004be6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d002      	beq.n	8004afa <HAL_UART_Transmit+0x26>
 8004af4:	88fb      	ldrh	r3, [r7, #6]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d101      	bne.n	8004afe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e074      	b.n	8004be8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2221      	movs	r2, #33	; 0x21
 8004b0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b0e:	f7fc f9e5 	bl	8000edc <HAL_GetTick>
 8004b12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	88fa      	ldrh	r2, [r7, #6]
 8004b18:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	88fa      	ldrh	r2, [r7, #6]
 8004b20:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b2c:	d108      	bne.n	8004b40 <HAL_UART_Transmit+0x6c>
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d104      	bne.n	8004b40 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004b36:	2300      	movs	r3, #0
 8004b38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	61bb      	str	r3, [r7, #24]
 8004b3e:	e003      	b.n	8004b48 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b44:	2300      	movs	r3, #0
 8004b46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b48:	e030      	b.n	8004bac <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	9300      	str	r3, [sp, #0]
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	2200      	movs	r2, #0
 8004b52:	2180      	movs	r1, #128	; 0x80
 8004b54:	68f8      	ldr	r0, [r7, #12]
 8004b56:	f000 fc93 	bl	8005480 <UART_WaitOnFlagUntilTimeout>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d005      	beq.n	8004b6c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2220      	movs	r2, #32
 8004b64:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	e03d      	b.n	8004be8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d10b      	bne.n	8004b8a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b72:	69bb      	ldr	r3, [r7, #24]
 8004b74:	881b      	ldrh	r3, [r3, #0]
 8004b76:	461a      	mov	r2, r3
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b80:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	3302      	adds	r3, #2
 8004b86:	61bb      	str	r3, [r7, #24]
 8004b88:	e007      	b.n	8004b9a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b8a:	69fb      	ldr	r3, [r7, #28]
 8004b8c:	781a      	ldrb	r2, [r3, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	3301      	adds	r3, #1
 8004b98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d1c8      	bne.n	8004b4a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	9300      	str	r3, [sp, #0]
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	2140      	movs	r1, #64	; 0x40
 8004bc2:	68f8      	ldr	r0, [r7, #12]
 8004bc4:	f000 fc5c 	bl	8005480 <UART_WaitOnFlagUntilTimeout>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d005      	beq.n	8004bda <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2220      	movs	r2, #32
 8004bd2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e006      	b.n	8004be8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2220      	movs	r2, #32
 8004bde:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8004be2:	2300      	movs	r3, #0
 8004be4:	e000      	b.n	8004be8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004be6:	2302      	movs	r3, #2
  }
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3720      	adds	r7, #32
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}

08004bf0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bf4:	b08c      	sub	sp, #48	; 0x30
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	689a      	ldr	r2, [r3, #8]
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	691b      	ldr	r3, [r3, #16]
 8004c08:	431a      	orrs	r2, r3
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	431a      	orrs	r2, r3
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	69db      	ldr	r3, [r3, #28]
 8004c14:	4313      	orrs	r3, r2
 8004c16:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	4baa      	ldr	r3, [pc, #680]	; (8004ec8 <UART_SetConfig+0x2d8>)
 8004c20:	4013      	ands	r3, r2
 8004c22:	697a      	ldr	r2, [r7, #20]
 8004c24:	6812      	ldr	r2, [r2, #0]
 8004c26:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c28:	430b      	orrs	r3, r1
 8004c2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	68da      	ldr	r2, [r3, #12]
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	430a      	orrs	r2, r1
 8004c40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	699b      	ldr	r3, [r3, #24]
 8004c46:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a9f      	ldr	r2, [pc, #636]	; (8004ecc <UART_SetConfig+0x2dc>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d004      	beq.n	8004c5c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	6a1b      	ldr	r3, [r3, #32]
 8004c56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004c66:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004c6a:	697a      	ldr	r2, [r7, #20]
 8004c6c:	6812      	ldr	r2, [r2, #0]
 8004c6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c70:	430b      	orrs	r3, r1
 8004c72:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c7a:	f023 010f 	bic.w	r1, r3, #15
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	430a      	orrs	r2, r1
 8004c88:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a90      	ldr	r2, [pc, #576]	; (8004ed0 <UART_SetConfig+0x2e0>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d125      	bne.n	8004ce0 <UART_SetConfig+0xf0>
 8004c94:	4b8f      	ldr	r3, [pc, #572]	; (8004ed4 <UART_SetConfig+0x2e4>)
 8004c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c9a:	f003 0303 	and.w	r3, r3, #3
 8004c9e:	2b03      	cmp	r3, #3
 8004ca0:	d81a      	bhi.n	8004cd8 <UART_SetConfig+0xe8>
 8004ca2:	a201      	add	r2, pc, #4	; (adr r2, 8004ca8 <UART_SetConfig+0xb8>)
 8004ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ca8:	08004cb9 	.word	0x08004cb9
 8004cac:	08004cc9 	.word	0x08004cc9
 8004cb0:	08004cc1 	.word	0x08004cc1
 8004cb4:	08004cd1 	.word	0x08004cd1
 8004cb8:	2301      	movs	r3, #1
 8004cba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004cbe:	e116      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004cc0:	2302      	movs	r3, #2
 8004cc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004cc6:	e112      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004cc8:	2304      	movs	r3, #4
 8004cca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004cce:	e10e      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004cd0:	2308      	movs	r3, #8
 8004cd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004cd6:	e10a      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004cd8:	2310      	movs	r3, #16
 8004cda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004cde:	e106      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a7c      	ldr	r2, [pc, #496]	; (8004ed8 <UART_SetConfig+0x2e8>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d138      	bne.n	8004d5c <UART_SetConfig+0x16c>
 8004cea:	4b7a      	ldr	r3, [pc, #488]	; (8004ed4 <UART_SetConfig+0x2e4>)
 8004cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cf0:	f003 030c 	and.w	r3, r3, #12
 8004cf4:	2b0c      	cmp	r3, #12
 8004cf6:	d82d      	bhi.n	8004d54 <UART_SetConfig+0x164>
 8004cf8:	a201      	add	r2, pc, #4	; (adr r2, 8004d00 <UART_SetConfig+0x110>)
 8004cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cfe:	bf00      	nop
 8004d00:	08004d35 	.word	0x08004d35
 8004d04:	08004d55 	.word	0x08004d55
 8004d08:	08004d55 	.word	0x08004d55
 8004d0c:	08004d55 	.word	0x08004d55
 8004d10:	08004d45 	.word	0x08004d45
 8004d14:	08004d55 	.word	0x08004d55
 8004d18:	08004d55 	.word	0x08004d55
 8004d1c:	08004d55 	.word	0x08004d55
 8004d20:	08004d3d 	.word	0x08004d3d
 8004d24:	08004d55 	.word	0x08004d55
 8004d28:	08004d55 	.word	0x08004d55
 8004d2c:	08004d55 	.word	0x08004d55
 8004d30:	08004d4d 	.word	0x08004d4d
 8004d34:	2300      	movs	r3, #0
 8004d36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d3a:	e0d8      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004d3c:	2302      	movs	r3, #2
 8004d3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d42:	e0d4      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004d44:	2304      	movs	r3, #4
 8004d46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d4a:	e0d0      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004d4c:	2308      	movs	r3, #8
 8004d4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d52:	e0cc      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004d54:	2310      	movs	r3, #16
 8004d56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d5a:	e0c8      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a5e      	ldr	r2, [pc, #376]	; (8004edc <UART_SetConfig+0x2ec>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d125      	bne.n	8004db2 <UART_SetConfig+0x1c2>
 8004d66:	4b5b      	ldr	r3, [pc, #364]	; (8004ed4 <UART_SetConfig+0x2e4>)
 8004d68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d6c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004d70:	2b30      	cmp	r3, #48	; 0x30
 8004d72:	d016      	beq.n	8004da2 <UART_SetConfig+0x1b2>
 8004d74:	2b30      	cmp	r3, #48	; 0x30
 8004d76:	d818      	bhi.n	8004daa <UART_SetConfig+0x1ba>
 8004d78:	2b20      	cmp	r3, #32
 8004d7a:	d00a      	beq.n	8004d92 <UART_SetConfig+0x1a2>
 8004d7c:	2b20      	cmp	r3, #32
 8004d7e:	d814      	bhi.n	8004daa <UART_SetConfig+0x1ba>
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d002      	beq.n	8004d8a <UART_SetConfig+0x19a>
 8004d84:	2b10      	cmp	r3, #16
 8004d86:	d008      	beq.n	8004d9a <UART_SetConfig+0x1aa>
 8004d88:	e00f      	b.n	8004daa <UART_SetConfig+0x1ba>
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d90:	e0ad      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004d92:	2302      	movs	r3, #2
 8004d94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d98:	e0a9      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004d9a:	2304      	movs	r3, #4
 8004d9c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004da0:	e0a5      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004da2:	2308      	movs	r3, #8
 8004da4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004da8:	e0a1      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004daa:	2310      	movs	r3, #16
 8004dac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004db0:	e09d      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a4a      	ldr	r2, [pc, #296]	; (8004ee0 <UART_SetConfig+0x2f0>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d125      	bne.n	8004e08 <UART_SetConfig+0x218>
 8004dbc:	4b45      	ldr	r3, [pc, #276]	; (8004ed4 <UART_SetConfig+0x2e4>)
 8004dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dc2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004dc6:	2bc0      	cmp	r3, #192	; 0xc0
 8004dc8:	d016      	beq.n	8004df8 <UART_SetConfig+0x208>
 8004dca:	2bc0      	cmp	r3, #192	; 0xc0
 8004dcc:	d818      	bhi.n	8004e00 <UART_SetConfig+0x210>
 8004dce:	2b80      	cmp	r3, #128	; 0x80
 8004dd0:	d00a      	beq.n	8004de8 <UART_SetConfig+0x1f8>
 8004dd2:	2b80      	cmp	r3, #128	; 0x80
 8004dd4:	d814      	bhi.n	8004e00 <UART_SetConfig+0x210>
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d002      	beq.n	8004de0 <UART_SetConfig+0x1f0>
 8004dda:	2b40      	cmp	r3, #64	; 0x40
 8004ddc:	d008      	beq.n	8004df0 <UART_SetConfig+0x200>
 8004dde:	e00f      	b.n	8004e00 <UART_SetConfig+0x210>
 8004de0:	2300      	movs	r3, #0
 8004de2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004de6:	e082      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004de8:	2302      	movs	r3, #2
 8004dea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004dee:	e07e      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004df0:	2304      	movs	r3, #4
 8004df2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004df6:	e07a      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004df8:	2308      	movs	r3, #8
 8004dfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004dfe:	e076      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004e00:	2310      	movs	r3, #16
 8004e02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e06:	e072      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a35      	ldr	r2, [pc, #212]	; (8004ee4 <UART_SetConfig+0x2f4>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d12a      	bne.n	8004e68 <UART_SetConfig+0x278>
 8004e12:	4b30      	ldr	r3, [pc, #192]	; (8004ed4 <UART_SetConfig+0x2e4>)
 8004e14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e1c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e20:	d01a      	beq.n	8004e58 <UART_SetConfig+0x268>
 8004e22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e26:	d81b      	bhi.n	8004e60 <UART_SetConfig+0x270>
 8004e28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e2c:	d00c      	beq.n	8004e48 <UART_SetConfig+0x258>
 8004e2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e32:	d815      	bhi.n	8004e60 <UART_SetConfig+0x270>
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d003      	beq.n	8004e40 <UART_SetConfig+0x250>
 8004e38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e3c:	d008      	beq.n	8004e50 <UART_SetConfig+0x260>
 8004e3e:	e00f      	b.n	8004e60 <UART_SetConfig+0x270>
 8004e40:	2300      	movs	r3, #0
 8004e42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e46:	e052      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004e48:	2302      	movs	r3, #2
 8004e4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e4e:	e04e      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004e50:	2304      	movs	r3, #4
 8004e52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e56:	e04a      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004e58:	2308      	movs	r3, #8
 8004e5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e5e:	e046      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004e60:	2310      	movs	r3, #16
 8004e62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e66:	e042      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a17      	ldr	r2, [pc, #92]	; (8004ecc <UART_SetConfig+0x2dc>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d13a      	bne.n	8004ee8 <UART_SetConfig+0x2f8>
 8004e72:	4b18      	ldr	r3, [pc, #96]	; (8004ed4 <UART_SetConfig+0x2e4>)
 8004e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e78:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004e7c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004e80:	d01a      	beq.n	8004eb8 <UART_SetConfig+0x2c8>
 8004e82:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004e86:	d81b      	bhi.n	8004ec0 <UART_SetConfig+0x2d0>
 8004e88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e8c:	d00c      	beq.n	8004ea8 <UART_SetConfig+0x2b8>
 8004e8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e92:	d815      	bhi.n	8004ec0 <UART_SetConfig+0x2d0>
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d003      	beq.n	8004ea0 <UART_SetConfig+0x2b0>
 8004e98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e9c:	d008      	beq.n	8004eb0 <UART_SetConfig+0x2c0>
 8004e9e:	e00f      	b.n	8004ec0 <UART_SetConfig+0x2d0>
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ea6:	e022      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004ea8:	2302      	movs	r3, #2
 8004eaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004eae:	e01e      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004eb0:	2304      	movs	r3, #4
 8004eb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004eb6:	e01a      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004eb8:	2308      	movs	r3, #8
 8004eba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ebe:	e016      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004ec0:	2310      	movs	r3, #16
 8004ec2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ec6:	e012      	b.n	8004eee <UART_SetConfig+0x2fe>
 8004ec8:	cfff69f3 	.word	0xcfff69f3
 8004ecc:	40008000 	.word	0x40008000
 8004ed0:	40013800 	.word	0x40013800
 8004ed4:	40021000 	.word	0x40021000
 8004ed8:	40004400 	.word	0x40004400
 8004edc:	40004800 	.word	0x40004800
 8004ee0:	40004c00 	.word	0x40004c00
 8004ee4:	40005000 	.word	0x40005000
 8004ee8:	2310      	movs	r3, #16
 8004eea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4aae      	ldr	r2, [pc, #696]	; (80051ac <UART_SetConfig+0x5bc>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	f040 8097 	bne.w	8005028 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004efa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004efe:	2b08      	cmp	r3, #8
 8004f00:	d823      	bhi.n	8004f4a <UART_SetConfig+0x35a>
 8004f02:	a201      	add	r2, pc, #4	; (adr r2, 8004f08 <UART_SetConfig+0x318>)
 8004f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f08:	08004f2d 	.word	0x08004f2d
 8004f0c:	08004f4b 	.word	0x08004f4b
 8004f10:	08004f35 	.word	0x08004f35
 8004f14:	08004f4b 	.word	0x08004f4b
 8004f18:	08004f3b 	.word	0x08004f3b
 8004f1c:	08004f4b 	.word	0x08004f4b
 8004f20:	08004f4b 	.word	0x08004f4b
 8004f24:	08004f4b 	.word	0x08004f4b
 8004f28:	08004f43 	.word	0x08004f43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f2c:	f7fe fe2a 	bl	8003b84 <HAL_RCC_GetPCLK1Freq>
 8004f30:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004f32:	e010      	b.n	8004f56 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f34:	4b9e      	ldr	r3, [pc, #632]	; (80051b0 <UART_SetConfig+0x5c0>)
 8004f36:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004f38:	e00d      	b.n	8004f56 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f3a:	f7fe fdb5 	bl	8003aa8 <HAL_RCC_GetSysClockFreq>
 8004f3e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004f40:	e009      	b.n	8004f56 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f46:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004f48:	e005      	b.n	8004f56 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004f54:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	f000 8130 	beq.w	80051be <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f62:	4a94      	ldr	r2, [pc, #592]	; (80051b4 <UART_SetConfig+0x5c4>)
 8004f64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004f68:	461a      	mov	r2, r3
 8004f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f70:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	685a      	ldr	r2, [r3, #4]
 8004f76:	4613      	mov	r3, r2
 8004f78:	005b      	lsls	r3, r3, #1
 8004f7a:	4413      	add	r3, r2
 8004f7c:	69ba      	ldr	r2, [r7, #24]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d305      	bcc.n	8004f8e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004f88:	69ba      	ldr	r2, [r7, #24]
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	d903      	bls.n	8004f96 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004f94:	e113      	b.n	80051be <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f98:	2200      	movs	r2, #0
 8004f9a:	60bb      	str	r3, [r7, #8]
 8004f9c:	60fa      	str	r2, [r7, #12]
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa2:	4a84      	ldr	r2, [pc, #528]	; (80051b4 <UART_SetConfig+0x5c4>)
 8004fa4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	2200      	movs	r2, #0
 8004fac:	603b      	str	r3, [r7, #0]
 8004fae:	607a      	str	r2, [r7, #4]
 8004fb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fb4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004fb8:	f7fb f982 	bl	80002c0 <__aeabi_uldivmod>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	4610      	mov	r0, r2
 8004fc2:	4619      	mov	r1, r3
 8004fc4:	f04f 0200 	mov.w	r2, #0
 8004fc8:	f04f 0300 	mov.w	r3, #0
 8004fcc:	020b      	lsls	r3, r1, #8
 8004fce:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004fd2:	0202      	lsls	r2, r0, #8
 8004fd4:	6979      	ldr	r1, [r7, #20]
 8004fd6:	6849      	ldr	r1, [r1, #4]
 8004fd8:	0849      	lsrs	r1, r1, #1
 8004fda:	2000      	movs	r0, #0
 8004fdc:	460c      	mov	r4, r1
 8004fde:	4605      	mov	r5, r0
 8004fe0:	eb12 0804 	adds.w	r8, r2, r4
 8004fe4:	eb43 0905 	adc.w	r9, r3, r5
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	469a      	mov	sl, r3
 8004ff0:	4693      	mov	fp, r2
 8004ff2:	4652      	mov	r2, sl
 8004ff4:	465b      	mov	r3, fp
 8004ff6:	4640      	mov	r0, r8
 8004ff8:	4649      	mov	r1, r9
 8004ffa:	f7fb f961 	bl	80002c0 <__aeabi_uldivmod>
 8004ffe:	4602      	mov	r2, r0
 8005000:	460b      	mov	r3, r1
 8005002:	4613      	mov	r3, r2
 8005004:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005006:	6a3b      	ldr	r3, [r7, #32]
 8005008:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800500c:	d308      	bcc.n	8005020 <UART_SetConfig+0x430>
 800500e:	6a3b      	ldr	r3, [r7, #32]
 8005010:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005014:	d204      	bcs.n	8005020 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	6a3a      	ldr	r2, [r7, #32]
 800501c:	60da      	str	r2, [r3, #12]
 800501e:	e0ce      	b.n	80051be <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005026:	e0ca      	b.n	80051be <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	69db      	ldr	r3, [r3, #28]
 800502c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005030:	d166      	bne.n	8005100 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005032:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005036:	2b08      	cmp	r3, #8
 8005038:	d827      	bhi.n	800508a <UART_SetConfig+0x49a>
 800503a:	a201      	add	r2, pc, #4	; (adr r2, 8005040 <UART_SetConfig+0x450>)
 800503c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005040:	08005065 	.word	0x08005065
 8005044:	0800506d 	.word	0x0800506d
 8005048:	08005075 	.word	0x08005075
 800504c:	0800508b 	.word	0x0800508b
 8005050:	0800507b 	.word	0x0800507b
 8005054:	0800508b 	.word	0x0800508b
 8005058:	0800508b 	.word	0x0800508b
 800505c:	0800508b 	.word	0x0800508b
 8005060:	08005083 	.word	0x08005083
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005064:	f7fe fd8e 	bl	8003b84 <HAL_RCC_GetPCLK1Freq>
 8005068:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800506a:	e014      	b.n	8005096 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800506c:	f7fe fda0 	bl	8003bb0 <HAL_RCC_GetPCLK2Freq>
 8005070:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005072:	e010      	b.n	8005096 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005074:	4b4e      	ldr	r3, [pc, #312]	; (80051b0 <UART_SetConfig+0x5c0>)
 8005076:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005078:	e00d      	b.n	8005096 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800507a:	f7fe fd15 	bl	8003aa8 <HAL_RCC_GetSysClockFreq>
 800507e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005080:	e009      	b.n	8005096 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005082:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005086:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005088:	e005      	b.n	8005096 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800508a:	2300      	movs	r3, #0
 800508c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005094:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005098:	2b00      	cmp	r3, #0
 800509a:	f000 8090 	beq.w	80051be <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a2:	4a44      	ldr	r2, [pc, #272]	; (80051b4 <UART_SetConfig+0x5c4>)
 80050a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050a8:	461a      	mov	r2, r3
 80050aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80050b0:	005a      	lsls	r2, r3, #1
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	085b      	lsrs	r3, r3, #1
 80050b8:	441a      	add	r2, r3
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	fbb2 f3f3 	udiv	r3, r2, r3
 80050c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050c4:	6a3b      	ldr	r3, [r7, #32]
 80050c6:	2b0f      	cmp	r3, #15
 80050c8:	d916      	bls.n	80050f8 <UART_SetConfig+0x508>
 80050ca:	6a3b      	ldr	r3, [r7, #32]
 80050cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050d0:	d212      	bcs.n	80050f8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80050d2:	6a3b      	ldr	r3, [r7, #32]
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	f023 030f 	bic.w	r3, r3, #15
 80050da:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80050dc:	6a3b      	ldr	r3, [r7, #32]
 80050de:	085b      	lsrs	r3, r3, #1
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	f003 0307 	and.w	r3, r3, #7
 80050e6:	b29a      	uxth	r2, r3
 80050e8:	8bfb      	ldrh	r3, [r7, #30]
 80050ea:	4313      	orrs	r3, r2
 80050ec:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	8bfa      	ldrh	r2, [r7, #30]
 80050f4:	60da      	str	r2, [r3, #12]
 80050f6:	e062      	b.n	80051be <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80050fe:	e05e      	b.n	80051be <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005100:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005104:	2b08      	cmp	r3, #8
 8005106:	d828      	bhi.n	800515a <UART_SetConfig+0x56a>
 8005108:	a201      	add	r2, pc, #4	; (adr r2, 8005110 <UART_SetConfig+0x520>)
 800510a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800510e:	bf00      	nop
 8005110:	08005135 	.word	0x08005135
 8005114:	0800513d 	.word	0x0800513d
 8005118:	08005145 	.word	0x08005145
 800511c:	0800515b 	.word	0x0800515b
 8005120:	0800514b 	.word	0x0800514b
 8005124:	0800515b 	.word	0x0800515b
 8005128:	0800515b 	.word	0x0800515b
 800512c:	0800515b 	.word	0x0800515b
 8005130:	08005153 	.word	0x08005153
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005134:	f7fe fd26 	bl	8003b84 <HAL_RCC_GetPCLK1Freq>
 8005138:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800513a:	e014      	b.n	8005166 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800513c:	f7fe fd38 	bl	8003bb0 <HAL_RCC_GetPCLK2Freq>
 8005140:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005142:	e010      	b.n	8005166 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005144:	4b1a      	ldr	r3, [pc, #104]	; (80051b0 <UART_SetConfig+0x5c0>)
 8005146:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005148:	e00d      	b.n	8005166 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800514a:	f7fe fcad 	bl	8003aa8 <HAL_RCC_GetSysClockFreq>
 800514e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005150:	e009      	b.n	8005166 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005152:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005156:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005158:	e005      	b.n	8005166 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800515a:	2300      	movs	r3, #0
 800515c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005164:	bf00      	nop
    }

    if (pclk != 0U)
 8005166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005168:	2b00      	cmp	r3, #0
 800516a:	d028      	beq.n	80051be <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005170:	4a10      	ldr	r2, [pc, #64]	; (80051b4 <UART_SetConfig+0x5c4>)
 8005172:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005176:	461a      	mov	r2, r3
 8005178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517a:	fbb3 f2f2 	udiv	r2, r3, r2
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	085b      	lsrs	r3, r3, #1
 8005184:	441a      	add	r2, r3
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	fbb2 f3f3 	udiv	r3, r2, r3
 800518e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005190:	6a3b      	ldr	r3, [r7, #32]
 8005192:	2b0f      	cmp	r3, #15
 8005194:	d910      	bls.n	80051b8 <UART_SetConfig+0x5c8>
 8005196:	6a3b      	ldr	r3, [r7, #32]
 8005198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800519c:	d20c      	bcs.n	80051b8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800519e:	6a3b      	ldr	r3, [r7, #32]
 80051a0:	b29a      	uxth	r2, r3
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	60da      	str	r2, [r3, #12]
 80051a8:	e009      	b.n	80051be <UART_SetConfig+0x5ce>
 80051aa:	bf00      	nop
 80051ac:	40008000 	.word	0x40008000
 80051b0:	00f42400 	.word	0x00f42400
 80051b4:	080061bc 	.word	0x080061bc
      }
      else
      {
        ret = HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	2201      	movs	r2, #1
 80051c2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	2201      	movs	r2, #1
 80051ca:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	2200      	movs	r2, #0
 80051d2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	2200      	movs	r2, #0
 80051d8:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80051da:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3730      	adds	r7, #48	; 0x30
 80051e2:	46bd      	mov	sp, r7
 80051e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080051e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051f4:	f003 0308 	and.w	r3, r3, #8
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d00a      	beq.n	8005212 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	430a      	orrs	r2, r1
 8005210:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005216:	f003 0301 	and.w	r3, r3, #1
 800521a:	2b00      	cmp	r3, #0
 800521c:	d00a      	beq.n	8005234 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	430a      	orrs	r2, r1
 8005232:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005238:	f003 0302 	and.w	r3, r3, #2
 800523c:	2b00      	cmp	r3, #0
 800523e:	d00a      	beq.n	8005256 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	430a      	orrs	r2, r1
 8005254:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800525a:	f003 0304 	and.w	r3, r3, #4
 800525e:	2b00      	cmp	r3, #0
 8005260:	d00a      	beq.n	8005278 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	430a      	orrs	r2, r1
 8005276:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800527c:	f003 0310 	and.w	r3, r3, #16
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00a      	beq.n	800529a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	430a      	orrs	r2, r1
 8005298:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800529e:	f003 0320 	and.w	r3, r3, #32
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00a      	beq.n	80052bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	430a      	orrs	r2, r1
 80052ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d01a      	beq.n	80052fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	430a      	orrs	r2, r1
 80052dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052e6:	d10a      	bne.n	80052fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	430a      	orrs	r2, r1
 80052fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005302:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00a      	beq.n	8005320 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	430a      	orrs	r2, r1
 800531e:	605a      	str	r2, [r3, #4]
  }
}
 8005320:	bf00      	nop
 8005322:	370c      	adds	r7, #12
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr

0800532c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b098      	sub	sp, #96	; 0x60
 8005330:	af02      	add	r7, sp, #8
 8005332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800533c:	f7fb fdce 	bl	8000edc <HAL_GetTick>
 8005340:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 0308 	and.w	r3, r3, #8
 800534c:	2b08      	cmp	r3, #8
 800534e:	d12f      	bne.n	80053b0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005350:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005354:	9300      	str	r3, [sp, #0]
 8005356:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005358:	2200      	movs	r2, #0
 800535a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 f88e 	bl	8005480 <UART_WaitOnFlagUntilTimeout>
 8005364:	4603      	mov	r3, r0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d022      	beq.n	80053b0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005372:	e853 3f00 	ldrex	r3, [r3]
 8005376:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005378:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800537a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800537e:	653b      	str	r3, [r7, #80]	; 0x50
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	461a      	mov	r2, r3
 8005386:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005388:	647b      	str	r3, [r7, #68]	; 0x44
 800538a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800538c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800538e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005390:	e841 2300 	strex	r3, r2, [r1]
 8005394:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005396:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005398:	2b00      	cmp	r3, #0
 800539a:	d1e6      	bne.n	800536a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2220      	movs	r2, #32
 80053a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	e063      	b.n	8005478 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 0304 	and.w	r3, r3, #4
 80053ba:	2b04      	cmp	r3, #4
 80053bc:	d149      	bne.n	8005452 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053be:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80053c2:	9300      	str	r3, [sp, #0]
 80053c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80053c6:	2200      	movs	r2, #0
 80053c8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80053cc:	6878      	ldr	r0, [r7, #4]
 80053ce:	f000 f857 	bl	8005480 <UART_WaitOnFlagUntilTimeout>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d03c      	beq.n	8005452 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e0:	e853 3f00 	ldrex	r3, [r3]
 80053e4:	623b      	str	r3, [r7, #32]
   return(result);
 80053e6:	6a3b      	ldr	r3, [r7, #32]
 80053e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80053ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	461a      	mov	r2, r3
 80053f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053f6:	633b      	str	r3, [r7, #48]	; 0x30
 80053f8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80053fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053fe:	e841 2300 	strex	r3, r2, [r1]
 8005402:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005406:	2b00      	cmp	r3, #0
 8005408:	d1e6      	bne.n	80053d8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	3308      	adds	r3, #8
 8005410:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	e853 3f00 	ldrex	r3, [r3]
 8005418:	60fb      	str	r3, [r7, #12]
   return(result);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	f023 0301 	bic.w	r3, r3, #1
 8005420:	64bb      	str	r3, [r7, #72]	; 0x48
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	3308      	adds	r3, #8
 8005428:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800542a:	61fa      	str	r2, [r7, #28]
 800542c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800542e:	69b9      	ldr	r1, [r7, #24]
 8005430:	69fa      	ldr	r2, [r7, #28]
 8005432:	e841 2300 	strex	r3, r2, [r1]
 8005436:	617b      	str	r3, [r7, #20]
   return(result);
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d1e5      	bne.n	800540a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2220      	movs	r2, #32
 8005442:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800544e:	2303      	movs	r3, #3
 8005450:	e012      	b.n	8005478 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2220      	movs	r2, #32
 8005456:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2220      	movs	r2, #32
 800545e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2200      	movs	r2, #0
 800546c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2200      	movs	r2, #0
 8005472:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	3758      	adds	r7, #88	; 0x58
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b084      	sub	sp, #16
 8005484:	af00      	add	r7, sp, #0
 8005486:	60f8      	str	r0, [r7, #12]
 8005488:	60b9      	str	r1, [r7, #8]
 800548a:	603b      	str	r3, [r7, #0]
 800548c:	4613      	mov	r3, r2
 800548e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005490:	e04f      	b.n	8005532 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005492:	69bb      	ldr	r3, [r7, #24]
 8005494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005498:	d04b      	beq.n	8005532 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800549a:	f7fb fd1f 	bl	8000edc <HAL_GetTick>
 800549e:	4602      	mov	r2, r0
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	69ba      	ldr	r2, [r7, #24]
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d302      	bcc.n	80054b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d101      	bne.n	80054b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	e04e      	b.n	8005552 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 0304 	and.w	r3, r3, #4
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d037      	beq.n	8005532 <UART_WaitOnFlagUntilTimeout+0xb2>
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	2b80      	cmp	r3, #128	; 0x80
 80054c6:	d034      	beq.n	8005532 <UART_WaitOnFlagUntilTimeout+0xb2>
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	2b40      	cmp	r3, #64	; 0x40
 80054cc:	d031      	beq.n	8005532 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	69db      	ldr	r3, [r3, #28]
 80054d4:	f003 0308 	and.w	r3, r3, #8
 80054d8:	2b08      	cmp	r3, #8
 80054da:	d110      	bne.n	80054fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2208      	movs	r2, #8
 80054e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80054e4:	68f8      	ldr	r0, [r7, #12]
 80054e6:	f000 f838 	bl	800555a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2208      	movs	r2, #8
 80054ee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e029      	b.n	8005552 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	69db      	ldr	r3, [r3, #28]
 8005504:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005508:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800550c:	d111      	bne.n	8005532 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005516:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005518:	68f8      	ldr	r0, [r7, #12]
 800551a:	f000 f81e 	bl	800555a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2220      	movs	r2, #32
 8005522:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2200      	movs	r2, #0
 800552a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e00f      	b.n	8005552 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	69da      	ldr	r2, [r3, #28]
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	4013      	ands	r3, r2
 800553c:	68ba      	ldr	r2, [r7, #8]
 800553e:	429a      	cmp	r2, r3
 8005540:	bf0c      	ite	eq
 8005542:	2301      	moveq	r3, #1
 8005544:	2300      	movne	r3, #0
 8005546:	b2db      	uxtb	r3, r3
 8005548:	461a      	mov	r2, r3
 800554a:	79fb      	ldrb	r3, [r7, #7]
 800554c:	429a      	cmp	r2, r3
 800554e:	d0a0      	beq.n	8005492 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005550:	2300      	movs	r3, #0
}
 8005552:	4618      	mov	r0, r3
 8005554:	3710      	adds	r7, #16
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}

0800555a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800555a:	b480      	push	{r7}
 800555c:	b095      	sub	sp, #84	; 0x54
 800555e:	af00      	add	r7, sp, #0
 8005560:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800556a:	e853 3f00 	ldrex	r3, [r3]
 800556e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005572:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005576:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	461a      	mov	r2, r3
 800557e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005580:	643b      	str	r3, [r7, #64]	; 0x40
 8005582:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005584:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005586:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005588:	e841 2300 	strex	r3, r2, [r1]
 800558c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800558e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005590:	2b00      	cmp	r3, #0
 8005592:	d1e6      	bne.n	8005562 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	3308      	adds	r3, #8
 800559a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800559c:	6a3b      	ldr	r3, [r7, #32]
 800559e:	e853 3f00 	ldrex	r3, [r3]
 80055a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80055a4:	69fb      	ldr	r3, [r7, #28]
 80055a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055aa:	f023 0301 	bic.w	r3, r3, #1
 80055ae:	64bb      	str	r3, [r7, #72]	; 0x48
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	3308      	adds	r3, #8
 80055b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80055b8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80055ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80055be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80055c0:	e841 2300 	strex	r3, r2, [r1]
 80055c4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80055c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d1e3      	bne.n	8005594 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	d118      	bne.n	8005606 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	e853 3f00 	ldrex	r3, [r3]
 80055e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	f023 0310 	bic.w	r3, r3, #16
 80055e8:	647b      	str	r3, [r7, #68]	; 0x44
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	461a      	mov	r2, r3
 80055f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055f2:	61bb      	str	r3, [r7, #24]
 80055f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f6:	6979      	ldr	r1, [r7, #20]
 80055f8:	69ba      	ldr	r2, [r7, #24]
 80055fa:	e841 2300 	strex	r3, r2, [r1]
 80055fe:	613b      	str	r3, [r7, #16]
   return(result);
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d1e6      	bne.n	80055d4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2220      	movs	r2, #32
 800560a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2200      	movs	r2, #0
 8005612:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	675a      	str	r2, [r3, #116]	; 0x74
}
 800561a:	bf00      	nop
 800561c:	3754      	adds	r7, #84	; 0x54
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr

08005626 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005626:	b480      	push	{r7}
 8005628:	b085      	sub	sp, #20
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005634:	2b01      	cmp	r3, #1
 8005636:	d101      	bne.n	800563c <HAL_UARTEx_DisableFifoMode+0x16>
 8005638:	2302      	movs	r3, #2
 800563a:	e027      	b.n	800568c <HAL_UARTEx_DisableFifoMode+0x66>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2224      	movs	r2, #36	; 0x24
 8005648:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f022 0201 	bic.w	r2, r2, #1
 8005662:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800566a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	68fa      	ldr	r2, [r7, #12]
 8005678:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2220      	movs	r2, #32
 800567e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800568a:	2300      	movs	r3, #0
}
 800568c:	4618      	mov	r0, r3
 800568e:	3714      	adds	r7, #20
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr

08005698 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b084      	sub	sp, #16
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d101      	bne.n	80056b0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80056ac:	2302      	movs	r3, #2
 80056ae:	e02d      	b.n	800570c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2224      	movs	r2, #36	; 0x24
 80056bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f022 0201 	bic.w	r2, r2, #1
 80056d6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	683a      	ldr	r2, [r7, #0]
 80056e8:	430a      	orrs	r2, r1
 80056ea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 f84f 	bl	8005790 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2220      	movs	r2, #32
 80056fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	3710      	adds	r7, #16
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005724:	2b01      	cmp	r3, #1
 8005726:	d101      	bne.n	800572c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005728:	2302      	movs	r3, #2
 800572a:	e02d      	b.n	8005788 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2224      	movs	r2, #36	; 0x24
 8005738:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f022 0201 	bic.w	r2, r2, #1
 8005752:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	683a      	ldr	r2, [r7, #0]
 8005764:	430a      	orrs	r2, r1
 8005766:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f000 f811 	bl	8005790 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	68fa      	ldr	r2, [r7, #12]
 8005774:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2220      	movs	r2, #32
 800577a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005786:	2300      	movs	r3, #0
}
 8005788:	4618      	mov	r0, r3
 800578a:	3710      	adds	r7, #16
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}

08005790 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005790:	b480      	push	{r7}
 8005792:	b085      	sub	sp, #20
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800579c:	2b00      	cmp	r3, #0
 800579e:	d108      	bne.n	80057b2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2201      	movs	r2, #1
 80057a4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80057b0:	e031      	b.n	8005816 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80057b2:	2308      	movs	r3, #8
 80057b4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80057b6:	2308      	movs	r3, #8
 80057b8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	0e5b      	lsrs	r3, r3, #25
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	f003 0307 	and.w	r3, r3, #7
 80057c8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	0f5b      	lsrs	r3, r3, #29
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	f003 0307 	and.w	r3, r3, #7
 80057d8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80057da:	7bbb      	ldrb	r3, [r7, #14]
 80057dc:	7b3a      	ldrb	r2, [r7, #12]
 80057de:	4911      	ldr	r1, [pc, #68]	; (8005824 <UARTEx_SetNbDataToProcess+0x94>)
 80057e0:	5c8a      	ldrb	r2, [r1, r2]
 80057e2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80057e6:	7b3a      	ldrb	r2, [r7, #12]
 80057e8:	490f      	ldr	r1, [pc, #60]	; (8005828 <UARTEx_SetNbDataToProcess+0x98>)
 80057ea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80057ec:	fb93 f3f2 	sdiv	r3, r3, r2
 80057f0:	b29a      	uxth	r2, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80057f8:	7bfb      	ldrb	r3, [r7, #15]
 80057fa:	7b7a      	ldrb	r2, [r7, #13]
 80057fc:	4909      	ldr	r1, [pc, #36]	; (8005824 <UARTEx_SetNbDataToProcess+0x94>)
 80057fe:	5c8a      	ldrb	r2, [r1, r2]
 8005800:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005804:	7b7a      	ldrb	r2, [r7, #13]
 8005806:	4908      	ldr	r1, [pc, #32]	; (8005828 <UARTEx_SetNbDataToProcess+0x98>)
 8005808:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800580a:	fb93 f3f2 	sdiv	r3, r3, r2
 800580e:	b29a      	uxth	r2, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005816:	bf00      	nop
 8005818:	3714      	adds	r7, #20
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr
 8005822:	bf00      	nop
 8005824:	080061d4 	.word	0x080061d4
 8005828:	080061dc 	.word	0x080061dc

0800582c <siprintf>:
 800582c:	b40e      	push	{r1, r2, r3}
 800582e:	b500      	push	{lr}
 8005830:	b09c      	sub	sp, #112	; 0x70
 8005832:	ab1d      	add	r3, sp, #116	; 0x74
 8005834:	9002      	str	r0, [sp, #8]
 8005836:	9006      	str	r0, [sp, #24]
 8005838:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800583c:	4809      	ldr	r0, [pc, #36]	; (8005864 <siprintf+0x38>)
 800583e:	9107      	str	r1, [sp, #28]
 8005840:	9104      	str	r1, [sp, #16]
 8005842:	4909      	ldr	r1, [pc, #36]	; (8005868 <siprintf+0x3c>)
 8005844:	f853 2b04 	ldr.w	r2, [r3], #4
 8005848:	9105      	str	r1, [sp, #20]
 800584a:	6800      	ldr	r0, [r0, #0]
 800584c:	9301      	str	r3, [sp, #4]
 800584e:	a902      	add	r1, sp, #8
 8005850:	f000 f992 	bl	8005b78 <_svfiprintf_r>
 8005854:	9b02      	ldr	r3, [sp, #8]
 8005856:	2200      	movs	r2, #0
 8005858:	701a      	strb	r2, [r3, #0]
 800585a:	b01c      	add	sp, #112	; 0x70
 800585c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005860:	b003      	add	sp, #12
 8005862:	4770      	bx	lr
 8005864:	20000058 	.word	0x20000058
 8005868:	ffff0208 	.word	0xffff0208

0800586c <memset>:
 800586c:	4402      	add	r2, r0
 800586e:	4603      	mov	r3, r0
 8005870:	4293      	cmp	r3, r2
 8005872:	d100      	bne.n	8005876 <memset+0xa>
 8005874:	4770      	bx	lr
 8005876:	f803 1b01 	strb.w	r1, [r3], #1
 800587a:	e7f9      	b.n	8005870 <memset+0x4>

0800587c <__errno>:
 800587c:	4b01      	ldr	r3, [pc, #4]	; (8005884 <__errno+0x8>)
 800587e:	6818      	ldr	r0, [r3, #0]
 8005880:	4770      	bx	lr
 8005882:	bf00      	nop
 8005884:	20000058 	.word	0x20000058

08005888 <__libc_init_array>:
 8005888:	b570      	push	{r4, r5, r6, lr}
 800588a:	4d0d      	ldr	r5, [pc, #52]	; (80058c0 <__libc_init_array+0x38>)
 800588c:	4c0d      	ldr	r4, [pc, #52]	; (80058c4 <__libc_init_array+0x3c>)
 800588e:	1b64      	subs	r4, r4, r5
 8005890:	10a4      	asrs	r4, r4, #2
 8005892:	2600      	movs	r6, #0
 8005894:	42a6      	cmp	r6, r4
 8005896:	d109      	bne.n	80058ac <__libc_init_array+0x24>
 8005898:	4d0b      	ldr	r5, [pc, #44]	; (80058c8 <__libc_init_array+0x40>)
 800589a:	4c0c      	ldr	r4, [pc, #48]	; (80058cc <__libc_init_array+0x44>)
 800589c:	f000 fc6a 	bl	8006174 <_init>
 80058a0:	1b64      	subs	r4, r4, r5
 80058a2:	10a4      	asrs	r4, r4, #2
 80058a4:	2600      	movs	r6, #0
 80058a6:	42a6      	cmp	r6, r4
 80058a8:	d105      	bne.n	80058b6 <__libc_init_array+0x2e>
 80058aa:	bd70      	pop	{r4, r5, r6, pc}
 80058ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80058b0:	4798      	blx	r3
 80058b2:	3601      	adds	r6, #1
 80058b4:	e7ee      	b.n	8005894 <__libc_init_array+0xc>
 80058b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80058ba:	4798      	blx	r3
 80058bc:	3601      	adds	r6, #1
 80058be:	e7f2      	b.n	80058a6 <__libc_init_array+0x1e>
 80058c0:	08006220 	.word	0x08006220
 80058c4:	08006220 	.word	0x08006220
 80058c8:	08006220 	.word	0x08006220
 80058cc:	08006224 	.word	0x08006224

080058d0 <__retarget_lock_acquire_recursive>:
 80058d0:	4770      	bx	lr

080058d2 <__retarget_lock_release_recursive>:
 80058d2:	4770      	bx	lr

080058d4 <_free_r>:
 80058d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80058d6:	2900      	cmp	r1, #0
 80058d8:	d044      	beq.n	8005964 <_free_r+0x90>
 80058da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058de:	9001      	str	r0, [sp, #4]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	f1a1 0404 	sub.w	r4, r1, #4
 80058e6:	bfb8      	it	lt
 80058e8:	18e4      	addlt	r4, r4, r3
 80058ea:	f000 f8df 	bl	8005aac <__malloc_lock>
 80058ee:	4a1e      	ldr	r2, [pc, #120]	; (8005968 <_free_r+0x94>)
 80058f0:	9801      	ldr	r0, [sp, #4]
 80058f2:	6813      	ldr	r3, [r2, #0]
 80058f4:	b933      	cbnz	r3, 8005904 <_free_r+0x30>
 80058f6:	6063      	str	r3, [r4, #4]
 80058f8:	6014      	str	r4, [r2, #0]
 80058fa:	b003      	add	sp, #12
 80058fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005900:	f000 b8da 	b.w	8005ab8 <__malloc_unlock>
 8005904:	42a3      	cmp	r3, r4
 8005906:	d908      	bls.n	800591a <_free_r+0x46>
 8005908:	6825      	ldr	r5, [r4, #0]
 800590a:	1961      	adds	r1, r4, r5
 800590c:	428b      	cmp	r3, r1
 800590e:	bf01      	itttt	eq
 8005910:	6819      	ldreq	r1, [r3, #0]
 8005912:	685b      	ldreq	r3, [r3, #4]
 8005914:	1949      	addeq	r1, r1, r5
 8005916:	6021      	streq	r1, [r4, #0]
 8005918:	e7ed      	b.n	80058f6 <_free_r+0x22>
 800591a:	461a      	mov	r2, r3
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	b10b      	cbz	r3, 8005924 <_free_r+0x50>
 8005920:	42a3      	cmp	r3, r4
 8005922:	d9fa      	bls.n	800591a <_free_r+0x46>
 8005924:	6811      	ldr	r1, [r2, #0]
 8005926:	1855      	adds	r5, r2, r1
 8005928:	42a5      	cmp	r5, r4
 800592a:	d10b      	bne.n	8005944 <_free_r+0x70>
 800592c:	6824      	ldr	r4, [r4, #0]
 800592e:	4421      	add	r1, r4
 8005930:	1854      	adds	r4, r2, r1
 8005932:	42a3      	cmp	r3, r4
 8005934:	6011      	str	r1, [r2, #0]
 8005936:	d1e0      	bne.n	80058fa <_free_r+0x26>
 8005938:	681c      	ldr	r4, [r3, #0]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	6053      	str	r3, [r2, #4]
 800593e:	440c      	add	r4, r1
 8005940:	6014      	str	r4, [r2, #0]
 8005942:	e7da      	b.n	80058fa <_free_r+0x26>
 8005944:	d902      	bls.n	800594c <_free_r+0x78>
 8005946:	230c      	movs	r3, #12
 8005948:	6003      	str	r3, [r0, #0]
 800594a:	e7d6      	b.n	80058fa <_free_r+0x26>
 800594c:	6825      	ldr	r5, [r4, #0]
 800594e:	1961      	adds	r1, r4, r5
 8005950:	428b      	cmp	r3, r1
 8005952:	bf04      	itt	eq
 8005954:	6819      	ldreq	r1, [r3, #0]
 8005956:	685b      	ldreq	r3, [r3, #4]
 8005958:	6063      	str	r3, [r4, #4]
 800595a:	bf04      	itt	eq
 800595c:	1949      	addeq	r1, r1, r5
 800595e:	6021      	streq	r1, [r4, #0]
 8005960:	6054      	str	r4, [r2, #4]
 8005962:	e7ca      	b.n	80058fa <_free_r+0x26>
 8005964:	b003      	add	sp, #12
 8005966:	bd30      	pop	{r4, r5, pc}
 8005968:	2000032c 	.word	0x2000032c

0800596c <sbrk_aligned>:
 800596c:	b570      	push	{r4, r5, r6, lr}
 800596e:	4e0e      	ldr	r6, [pc, #56]	; (80059a8 <sbrk_aligned+0x3c>)
 8005970:	460c      	mov	r4, r1
 8005972:	6831      	ldr	r1, [r6, #0]
 8005974:	4605      	mov	r5, r0
 8005976:	b911      	cbnz	r1, 800597e <sbrk_aligned+0x12>
 8005978:	f000 fba6 	bl	80060c8 <_sbrk_r>
 800597c:	6030      	str	r0, [r6, #0]
 800597e:	4621      	mov	r1, r4
 8005980:	4628      	mov	r0, r5
 8005982:	f000 fba1 	bl	80060c8 <_sbrk_r>
 8005986:	1c43      	adds	r3, r0, #1
 8005988:	d00a      	beq.n	80059a0 <sbrk_aligned+0x34>
 800598a:	1cc4      	adds	r4, r0, #3
 800598c:	f024 0403 	bic.w	r4, r4, #3
 8005990:	42a0      	cmp	r0, r4
 8005992:	d007      	beq.n	80059a4 <sbrk_aligned+0x38>
 8005994:	1a21      	subs	r1, r4, r0
 8005996:	4628      	mov	r0, r5
 8005998:	f000 fb96 	bl	80060c8 <_sbrk_r>
 800599c:	3001      	adds	r0, #1
 800599e:	d101      	bne.n	80059a4 <sbrk_aligned+0x38>
 80059a0:	f04f 34ff 	mov.w	r4, #4294967295
 80059a4:	4620      	mov	r0, r4
 80059a6:	bd70      	pop	{r4, r5, r6, pc}
 80059a8:	20000330 	.word	0x20000330

080059ac <_malloc_r>:
 80059ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059b0:	1ccd      	adds	r5, r1, #3
 80059b2:	f025 0503 	bic.w	r5, r5, #3
 80059b6:	3508      	adds	r5, #8
 80059b8:	2d0c      	cmp	r5, #12
 80059ba:	bf38      	it	cc
 80059bc:	250c      	movcc	r5, #12
 80059be:	2d00      	cmp	r5, #0
 80059c0:	4607      	mov	r7, r0
 80059c2:	db01      	blt.n	80059c8 <_malloc_r+0x1c>
 80059c4:	42a9      	cmp	r1, r5
 80059c6:	d905      	bls.n	80059d4 <_malloc_r+0x28>
 80059c8:	230c      	movs	r3, #12
 80059ca:	603b      	str	r3, [r7, #0]
 80059cc:	2600      	movs	r6, #0
 80059ce:	4630      	mov	r0, r6
 80059d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059d4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005aa8 <_malloc_r+0xfc>
 80059d8:	f000 f868 	bl	8005aac <__malloc_lock>
 80059dc:	f8d8 3000 	ldr.w	r3, [r8]
 80059e0:	461c      	mov	r4, r3
 80059e2:	bb5c      	cbnz	r4, 8005a3c <_malloc_r+0x90>
 80059e4:	4629      	mov	r1, r5
 80059e6:	4638      	mov	r0, r7
 80059e8:	f7ff ffc0 	bl	800596c <sbrk_aligned>
 80059ec:	1c43      	adds	r3, r0, #1
 80059ee:	4604      	mov	r4, r0
 80059f0:	d155      	bne.n	8005a9e <_malloc_r+0xf2>
 80059f2:	f8d8 4000 	ldr.w	r4, [r8]
 80059f6:	4626      	mov	r6, r4
 80059f8:	2e00      	cmp	r6, #0
 80059fa:	d145      	bne.n	8005a88 <_malloc_r+0xdc>
 80059fc:	2c00      	cmp	r4, #0
 80059fe:	d048      	beq.n	8005a92 <_malloc_r+0xe6>
 8005a00:	6823      	ldr	r3, [r4, #0]
 8005a02:	4631      	mov	r1, r6
 8005a04:	4638      	mov	r0, r7
 8005a06:	eb04 0903 	add.w	r9, r4, r3
 8005a0a:	f000 fb5d 	bl	80060c8 <_sbrk_r>
 8005a0e:	4581      	cmp	r9, r0
 8005a10:	d13f      	bne.n	8005a92 <_malloc_r+0xe6>
 8005a12:	6821      	ldr	r1, [r4, #0]
 8005a14:	1a6d      	subs	r5, r5, r1
 8005a16:	4629      	mov	r1, r5
 8005a18:	4638      	mov	r0, r7
 8005a1a:	f7ff ffa7 	bl	800596c <sbrk_aligned>
 8005a1e:	3001      	adds	r0, #1
 8005a20:	d037      	beq.n	8005a92 <_malloc_r+0xe6>
 8005a22:	6823      	ldr	r3, [r4, #0]
 8005a24:	442b      	add	r3, r5
 8005a26:	6023      	str	r3, [r4, #0]
 8005a28:	f8d8 3000 	ldr.w	r3, [r8]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d038      	beq.n	8005aa2 <_malloc_r+0xf6>
 8005a30:	685a      	ldr	r2, [r3, #4]
 8005a32:	42a2      	cmp	r2, r4
 8005a34:	d12b      	bne.n	8005a8e <_malloc_r+0xe2>
 8005a36:	2200      	movs	r2, #0
 8005a38:	605a      	str	r2, [r3, #4]
 8005a3a:	e00f      	b.n	8005a5c <_malloc_r+0xb0>
 8005a3c:	6822      	ldr	r2, [r4, #0]
 8005a3e:	1b52      	subs	r2, r2, r5
 8005a40:	d41f      	bmi.n	8005a82 <_malloc_r+0xd6>
 8005a42:	2a0b      	cmp	r2, #11
 8005a44:	d917      	bls.n	8005a76 <_malloc_r+0xca>
 8005a46:	1961      	adds	r1, r4, r5
 8005a48:	42a3      	cmp	r3, r4
 8005a4a:	6025      	str	r5, [r4, #0]
 8005a4c:	bf18      	it	ne
 8005a4e:	6059      	strne	r1, [r3, #4]
 8005a50:	6863      	ldr	r3, [r4, #4]
 8005a52:	bf08      	it	eq
 8005a54:	f8c8 1000 	streq.w	r1, [r8]
 8005a58:	5162      	str	r2, [r4, r5]
 8005a5a:	604b      	str	r3, [r1, #4]
 8005a5c:	4638      	mov	r0, r7
 8005a5e:	f104 060b 	add.w	r6, r4, #11
 8005a62:	f000 f829 	bl	8005ab8 <__malloc_unlock>
 8005a66:	f026 0607 	bic.w	r6, r6, #7
 8005a6a:	1d23      	adds	r3, r4, #4
 8005a6c:	1af2      	subs	r2, r6, r3
 8005a6e:	d0ae      	beq.n	80059ce <_malloc_r+0x22>
 8005a70:	1b9b      	subs	r3, r3, r6
 8005a72:	50a3      	str	r3, [r4, r2]
 8005a74:	e7ab      	b.n	80059ce <_malloc_r+0x22>
 8005a76:	42a3      	cmp	r3, r4
 8005a78:	6862      	ldr	r2, [r4, #4]
 8005a7a:	d1dd      	bne.n	8005a38 <_malloc_r+0x8c>
 8005a7c:	f8c8 2000 	str.w	r2, [r8]
 8005a80:	e7ec      	b.n	8005a5c <_malloc_r+0xb0>
 8005a82:	4623      	mov	r3, r4
 8005a84:	6864      	ldr	r4, [r4, #4]
 8005a86:	e7ac      	b.n	80059e2 <_malloc_r+0x36>
 8005a88:	4634      	mov	r4, r6
 8005a8a:	6876      	ldr	r6, [r6, #4]
 8005a8c:	e7b4      	b.n	80059f8 <_malloc_r+0x4c>
 8005a8e:	4613      	mov	r3, r2
 8005a90:	e7cc      	b.n	8005a2c <_malloc_r+0x80>
 8005a92:	230c      	movs	r3, #12
 8005a94:	603b      	str	r3, [r7, #0]
 8005a96:	4638      	mov	r0, r7
 8005a98:	f000 f80e 	bl	8005ab8 <__malloc_unlock>
 8005a9c:	e797      	b.n	80059ce <_malloc_r+0x22>
 8005a9e:	6025      	str	r5, [r4, #0]
 8005aa0:	e7dc      	b.n	8005a5c <_malloc_r+0xb0>
 8005aa2:	605b      	str	r3, [r3, #4]
 8005aa4:	deff      	udf	#255	; 0xff
 8005aa6:	bf00      	nop
 8005aa8:	2000032c 	.word	0x2000032c

08005aac <__malloc_lock>:
 8005aac:	4801      	ldr	r0, [pc, #4]	; (8005ab4 <__malloc_lock+0x8>)
 8005aae:	f7ff bf0f 	b.w	80058d0 <__retarget_lock_acquire_recursive>
 8005ab2:	bf00      	nop
 8005ab4:	20000328 	.word	0x20000328

08005ab8 <__malloc_unlock>:
 8005ab8:	4801      	ldr	r0, [pc, #4]	; (8005ac0 <__malloc_unlock+0x8>)
 8005aba:	f7ff bf0a 	b.w	80058d2 <__retarget_lock_release_recursive>
 8005abe:	bf00      	nop
 8005ac0:	20000328 	.word	0x20000328

08005ac4 <__ssputs_r>:
 8005ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ac8:	688e      	ldr	r6, [r1, #8]
 8005aca:	461f      	mov	r7, r3
 8005acc:	42be      	cmp	r6, r7
 8005ace:	680b      	ldr	r3, [r1, #0]
 8005ad0:	4682      	mov	sl, r0
 8005ad2:	460c      	mov	r4, r1
 8005ad4:	4690      	mov	r8, r2
 8005ad6:	d82c      	bhi.n	8005b32 <__ssputs_r+0x6e>
 8005ad8:	898a      	ldrh	r2, [r1, #12]
 8005ada:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005ade:	d026      	beq.n	8005b2e <__ssputs_r+0x6a>
 8005ae0:	6965      	ldr	r5, [r4, #20]
 8005ae2:	6909      	ldr	r1, [r1, #16]
 8005ae4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005ae8:	eba3 0901 	sub.w	r9, r3, r1
 8005aec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005af0:	1c7b      	adds	r3, r7, #1
 8005af2:	444b      	add	r3, r9
 8005af4:	106d      	asrs	r5, r5, #1
 8005af6:	429d      	cmp	r5, r3
 8005af8:	bf38      	it	cc
 8005afa:	461d      	movcc	r5, r3
 8005afc:	0553      	lsls	r3, r2, #21
 8005afe:	d527      	bpl.n	8005b50 <__ssputs_r+0x8c>
 8005b00:	4629      	mov	r1, r5
 8005b02:	f7ff ff53 	bl	80059ac <_malloc_r>
 8005b06:	4606      	mov	r6, r0
 8005b08:	b360      	cbz	r0, 8005b64 <__ssputs_r+0xa0>
 8005b0a:	6921      	ldr	r1, [r4, #16]
 8005b0c:	464a      	mov	r2, r9
 8005b0e:	f000 faeb 	bl	80060e8 <memcpy>
 8005b12:	89a3      	ldrh	r3, [r4, #12]
 8005b14:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005b18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b1c:	81a3      	strh	r3, [r4, #12]
 8005b1e:	6126      	str	r6, [r4, #16]
 8005b20:	6165      	str	r5, [r4, #20]
 8005b22:	444e      	add	r6, r9
 8005b24:	eba5 0509 	sub.w	r5, r5, r9
 8005b28:	6026      	str	r6, [r4, #0]
 8005b2a:	60a5      	str	r5, [r4, #8]
 8005b2c:	463e      	mov	r6, r7
 8005b2e:	42be      	cmp	r6, r7
 8005b30:	d900      	bls.n	8005b34 <__ssputs_r+0x70>
 8005b32:	463e      	mov	r6, r7
 8005b34:	6820      	ldr	r0, [r4, #0]
 8005b36:	4632      	mov	r2, r6
 8005b38:	4641      	mov	r1, r8
 8005b3a:	f000 faab 	bl	8006094 <memmove>
 8005b3e:	68a3      	ldr	r3, [r4, #8]
 8005b40:	1b9b      	subs	r3, r3, r6
 8005b42:	60a3      	str	r3, [r4, #8]
 8005b44:	6823      	ldr	r3, [r4, #0]
 8005b46:	4433      	add	r3, r6
 8005b48:	6023      	str	r3, [r4, #0]
 8005b4a:	2000      	movs	r0, #0
 8005b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b50:	462a      	mov	r2, r5
 8005b52:	f000 fad7 	bl	8006104 <_realloc_r>
 8005b56:	4606      	mov	r6, r0
 8005b58:	2800      	cmp	r0, #0
 8005b5a:	d1e0      	bne.n	8005b1e <__ssputs_r+0x5a>
 8005b5c:	6921      	ldr	r1, [r4, #16]
 8005b5e:	4650      	mov	r0, sl
 8005b60:	f7ff feb8 	bl	80058d4 <_free_r>
 8005b64:	230c      	movs	r3, #12
 8005b66:	f8ca 3000 	str.w	r3, [sl]
 8005b6a:	89a3      	ldrh	r3, [r4, #12]
 8005b6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b70:	81a3      	strh	r3, [r4, #12]
 8005b72:	f04f 30ff 	mov.w	r0, #4294967295
 8005b76:	e7e9      	b.n	8005b4c <__ssputs_r+0x88>

08005b78 <_svfiprintf_r>:
 8005b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b7c:	4698      	mov	r8, r3
 8005b7e:	898b      	ldrh	r3, [r1, #12]
 8005b80:	061b      	lsls	r3, r3, #24
 8005b82:	b09d      	sub	sp, #116	; 0x74
 8005b84:	4607      	mov	r7, r0
 8005b86:	460d      	mov	r5, r1
 8005b88:	4614      	mov	r4, r2
 8005b8a:	d50e      	bpl.n	8005baa <_svfiprintf_r+0x32>
 8005b8c:	690b      	ldr	r3, [r1, #16]
 8005b8e:	b963      	cbnz	r3, 8005baa <_svfiprintf_r+0x32>
 8005b90:	2140      	movs	r1, #64	; 0x40
 8005b92:	f7ff ff0b 	bl	80059ac <_malloc_r>
 8005b96:	6028      	str	r0, [r5, #0]
 8005b98:	6128      	str	r0, [r5, #16]
 8005b9a:	b920      	cbnz	r0, 8005ba6 <_svfiprintf_r+0x2e>
 8005b9c:	230c      	movs	r3, #12
 8005b9e:	603b      	str	r3, [r7, #0]
 8005ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ba4:	e0d0      	b.n	8005d48 <_svfiprintf_r+0x1d0>
 8005ba6:	2340      	movs	r3, #64	; 0x40
 8005ba8:	616b      	str	r3, [r5, #20]
 8005baa:	2300      	movs	r3, #0
 8005bac:	9309      	str	r3, [sp, #36]	; 0x24
 8005bae:	2320      	movs	r3, #32
 8005bb0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005bb4:	f8cd 800c 	str.w	r8, [sp, #12]
 8005bb8:	2330      	movs	r3, #48	; 0x30
 8005bba:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005d60 <_svfiprintf_r+0x1e8>
 8005bbe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005bc2:	f04f 0901 	mov.w	r9, #1
 8005bc6:	4623      	mov	r3, r4
 8005bc8:	469a      	mov	sl, r3
 8005bca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bce:	b10a      	cbz	r2, 8005bd4 <_svfiprintf_r+0x5c>
 8005bd0:	2a25      	cmp	r2, #37	; 0x25
 8005bd2:	d1f9      	bne.n	8005bc8 <_svfiprintf_r+0x50>
 8005bd4:	ebba 0b04 	subs.w	fp, sl, r4
 8005bd8:	d00b      	beq.n	8005bf2 <_svfiprintf_r+0x7a>
 8005bda:	465b      	mov	r3, fp
 8005bdc:	4622      	mov	r2, r4
 8005bde:	4629      	mov	r1, r5
 8005be0:	4638      	mov	r0, r7
 8005be2:	f7ff ff6f 	bl	8005ac4 <__ssputs_r>
 8005be6:	3001      	adds	r0, #1
 8005be8:	f000 80a9 	beq.w	8005d3e <_svfiprintf_r+0x1c6>
 8005bec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005bee:	445a      	add	r2, fp
 8005bf0:	9209      	str	r2, [sp, #36]	; 0x24
 8005bf2:	f89a 3000 	ldrb.w	r3, [sl]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	f000 80a1 	beq.w	8005d3e <_svfiprintf_r+0x1c6>
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	f04f 32ff 	mov.w	r2, #4294967295
 8005c02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c06:	f10a 0a01 	add.w	sl, sl, #1
 8005c0a:	9304      	str	r3, [sp, #16]
 8005c0c:	9307      	str	r3, [sp, #28]
 8005c0e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005c12:	931a      	str	r3, [sp, #104]	; 0x68
 8005c14:	4654      	mov	r4, sl
 8005c16:	2205      	movs	r2, #5
 8005c18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c1c:	4850      	ldr	r0, [pc, #320]	; (8005d60 <_svfiprintf_r+0x1e8>)
 8005c1e:	f7fa faff 	bl	8000220 <memchr>
 8005c22:	9a04      	ldr	r2, [sp, #16]
 8005c24:	b9d8      	cbnz	r0, 8005c5e <_svfiprintf_r+0xe6>
 8005c26:	06d0      	lsls	r0, r2, #27
 8005c28:	bf44      	itt	mi
 8005c2a:	2320      	movmi	r3, #32
 8005c2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c30:	0711      	lsls	r1, r2, #28
 8005c32:	bf44      	itt	mi
 8005c34:	232b      	movmi	r3, #43	; 0x2b
 8005c36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c3a:	f89a 3000 	ldrb.w	r3, [sl]
 8005c3e:	2b2a      	cmp	r3, #42	; 0x2a
 8005c40:	d015      	beq.n	8005c6e <_svfiprintf_r+0xf6>
 8005c42:	9a07      	ldr	r2, [sp, #28]
 8005c44:	4654      	mov	r4, sl
 8005c46:	2000      	movs	r0, #0
 8005c48:	f04f 0c0a 	mov.w	ip, #10
 8005c4c:	4621      	mov	r1, r4
 8005c4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c52:	3b30      	subs	r3, #48	; 0x30
 8005c54:	2b09      	cmp	r3, #9
 8005c56:	d94d      	bls.n	8005cf4 <_svfiprintf_r+0x17c>
 8005c58:	b1b0      	cbz	r0, 8005c88 <_svfiprintf_r+0x110>
 8005c5a:	9207      	str	r2, [sp, #28]
 8005c5c:	e014      	b.n	8005c88 <_svfiprintf_r+0x110>
 8005c5e:	eba0 0308 	sub.w	r3, r0, r8
 8005c62:	fa09 f303 	lsl.w	r3, r9, r3
 8005c66:	4313      	orrs	r3, r2
 8005c68:	9304      	str	r3, [sp, #16]
 8005c6a:	46a2      	mov	sl, r4
 8005c6c:	e7d2      	b.n	8005c14 <_svfiprintf_r+0x9c>
 8005c6e:	9b03      	ldr	r3, [sp, #12]
 8005c70:	1d19      	adds	r1, r3, #4
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	9103      	str	r1, [sp, #12]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	bfbb      	ittet	lt
 8005c7a:	425b      	neglt	r3, r3
 8005c7c:	f042 0202 	orrlt.w	r2, r2, #2
 8005c80:	9307      	strge	r3, [sp, #28]
 8005c82:	9307      	strlt	r3, [sp, #28]
 8005c84:	bfb8      	it	lt
 8005c86:	9204      	strlt	r2, [sp, #16]
 8005c88:	7823      	ldrb	r3, [r4, #0]
 8005c8a:	2b2e      	cmp	r3, #46	; 0x2e
 8005c8c:	d10c      	bne.n	8005ca8 <_svfiprintf_r+0x130>
 8005c8e:	7863      	ldrb	r3, [r4, #1]
 8005c90:	2b2a      	cmp	r3, #42	; 0x2a
 8005c92:	d134      	bne.n	8005cfe <_svfiprintf_r+0x186>
 8005c94:	9b03      	ldr	r3, [sp, #12]
 8005c96:	1d1a      	adds	r2, r3, #4
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	9203      	str	r2, [sp, #12]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	bfb8      	it	lt
 8005ca0:	f04f 33ff 	movlt.w	r3, #4294967295
 8005ca4:	3402      	adds	r4, #2
 8005ca6:	9305      	str	r3, [sp, #20]
 8005ca8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8005d70 <_svfiprintf_r+0x1f8>
 8005cac:	7821      	ldrb	r1, [r4, #0]
 8005cae:	2203      	movs	r2, #3
 8005cb0:	4650      	mov	r0, sl
 8005cb2:	f7fa fab5 	bl	8000220 <memchr>
 8005cb6:	b138      	cbz	r0, 8005cc8 <_svfiprintf_r+0x150>
 8005cb8:	9b04      	ldr	r3, [sp, #16]
 8005cba:	eba0 000a 	sub.w	r0, r0, sl
 8005cbe:	2240      	movs	r2, #64	; 0x40
 8005cc0:	4082      	lsls	r2, r0
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	3401      	adds	r4, #1
 8005cc6:	9304      	str	r3, [sp, #16]
 8005cc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ccc:	4825      	ldr	r0, [pc, #148]	; (8005d64 <_svfiprintf_r+0x1ec>)
 8005cce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005cd2:	2206      	movs	r2, #6
 8005cd4:	f7fa faa4 	bl	8000220 <memchr>
 8005cd8:	2800      	cmp	r0, #0
 8005cda:	d038      	beq.n	8005d4e <_svfiprintf_r+0x1d6>
 8005cdc:	4b22      	ldr	r3, [pc, #136]	; (8005d68 <_svfiprintf_r+0x1f0>)
 8005cde:	bb1b      	cbnz	r3, 8005d28 <_svfiprintf_r+0x1b0>
 8005ce0:	9b03      	ldr	r3, [sp, #12]
 8005ce2:	3307      	adds	r3, #7
 8005ce4:	f023 0307 	bic.w	r3, r3, #7
 8005ce8:	3308      	adds	r3, #8
 8005cea:	9303      	str	r3, [sp, #12]
 8005cec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cee:	4433      	add	r3, r6
 8005cf0:	9309      	str	r3, [sp, #36]	; 0x24
 8005cf2:	e768      	b.n	8005bc6 <_svfiprintf_r+0x4e>
 8005cf4:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cf8:	460c      	mov	r4, r1
 8005cfa:	2001      	movs	r0, #1
 8005cfc:	e7a6      	b.n	8005c4c <_svfiprintf_r+0xd4>
 8005cfe:	2300      	movs	r3, #0
 8005d00:	3401      	adds	r4, #1
 8005d02:	9305      	str	r3, [sp, #20]
 8005d04:	4619      	mov	r1, r3
 8005d06:	f04f 0c0a 	mov.w	ip, #10
 8005d0a:	4620      	mov	r0, r4
 8005d0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d10:	3a30      	subs	r2, #48	; 0x30
 8005d12:	2a09      	cmp	r2, #9
 8005d14:	d903      	bls.n	8005d1e <_svfiprintf_r+0x1a6>
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d0c6      	beq.n	8005ca8 <_svfiprintf_r+0x130>
 8005d1a:	9105      	str	r1, [sp, #20]
 8005d1c:	e7c4      	b.n	8005ca8 <_svfiprintf_r+0x130>
 8005d1e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d22:	4604      	mov	r4, r0
 8005d24:	2301      	movs	r3, #1
 8005d26:	e7f0      	b.n	8005d0a <_svfiprintf_r+0x192>
 8005d28:	ab03      	add	r3, sp, #12
 8005d2a:	9300      	str	r3, [sp, #0]
 8005d2c:	462a      	mov	r2, r5
 8005d2e:	4b0f      	ldr	r3, [pc, #60]	; (8005d6c <_svfiprintf_r+0x1f4>)
 8005d30:	a904      	add	r1, sp, #16
 8005d32:	4638      	mov	r0, r7
 8005d34:	f3af 8000 	nop.w
 8005d38:	1c42      	adds	r2, r0, #1
 8005d3a:	4606      	mov	r6, r0
 8005d3c:	d1d6      	bne.n	8005cec <_svfiprintf_r+0x174>
 8005d3e:	89ab      	ldrh	r3, [r5, #12]
 8005d40:	065b      	lsls	r3, r3, #25
 8005d42:	f53f af2d 	bmi.w	8005ba0 <_svfiprintf_r+0x28>
 8005d46:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005d48:	b01d      	add	sp, #116	; 0x74
 8005d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d4e:	ab03      	add	r3, sp, #12
 8005d50:	9300      	str	r3, [sp, #0]
 8005d52:	462a      	mov	r2, r5
 8005d54:	4b05      	ldr	r3, [pc, #20]	; (8005d6c <_svfiprintf_r+0x1f4>)
 8005d56:	a904      	add	r1, sp, #16
 8005d58:	4638      	mov	r0, r7
 8005d5a:	f000 f879 	bl	8005e50 <_printf_i>
 8005d5e:	e7eb      	b.n	8005d38 <_svfiprintf_r+0x1c0>
 8005d60:	080061e4 	.word	0x080061e4
 8005d64:	080061ee 	.word	0x080061ee
 8005d68:	00000000 	.word	0x00000000
 8005d6c:	08005ac5 	.word	0x08005ac5
 8005d70:	080061ea 	.word	0x080061ea

08005d74 <_printf_common>:
 8005d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d78:	4616      	mov	r6, r2
 8005d7a:	4699      	mov	r9, r3
 8005d7c:	688a      	ldr	r2, [r1, #8]
 8005d7e:	690b      	ldr	r3, [r1, #16]
 8005d80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005d84:	4293      	cmp	r3, r2
 8005d86:	bfb8      	it	lt
 8005d88:	4613      	movlt	r3, r2
 8005d8a:	6033      	str	r3, [r6, #0]
 8005d8c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005d90:	4607      	mov	r7, r0
 8005d92:	460c      	mov	r4, r1
 8005d94:	b10a      	cbz	r2, 8005d9a <_printf_common+0x26>
 8005d96:	3301      	adds	r3, #1
 8005d98:	6033      	str	r3, [r6, #0]
 8005d9a:	6823      	ldr	r3, [r4, #0]
 8005d9c:	0699      	lsls	r1, r3, #26
 8005d9e:	bf42      	ittt	mi
 8005da0:	6833      	ldrmi	r3, [r6, #0]
 8005da2:	3302      	addmi	r3, #2
 8005da4:	6033      	strmi	r3, [r6, #0]
 8005da6:	6825      	ldr	r5, [r4, #0]
 8005da8:	f015 0506 	ands.w	r5, r5, #6
 8005dac:	d106      	bne.n	8005dbc <_printf_common+0x48>
 8005dae:	f104 0a19 	add.w	sl, r4, #25
 8005db2:	68e3      	ldr	r3, [r4, #12]
 8005db4:	6832      	ldr	r2, [r6, #0]
 8005db6:	1a9b      	subs	r3, r3, r2
 8005db8:	42ab      	cmp	r3, r5
 8005dba:	dc26      	bgt.n	8005e0a <_printf_common+0x96>
 8005dbc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005dc0:	1e13      	subs	r3, r2, #0
 8005dc2:	6822      	ldr	r2, [r4, #0]
 8005dc4:	bf18      	it	ne
 8005dc6:	2301      	movne	r3, #1
 8005dc8:	0692      	lsls	r2, r2, #26
 8005dca:	d42b      	bmi.n	8005e24 <_printf_common+0xb0>
 8005dcc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005dd0:	4649      	mov	r1, r9
 8005dd2:	4638      	mov	r0, r7
 8005dd4:	47c0      	blx	r8
 8005dd6:	3001      	adds	r0, #1
 8005dd8:	d01e      	beq.n	8005e18 <_printf_common+0xa4>
 8005dda:	6823      	ldr	r3, [r4, #0]
 8005ddc:	6922      	ldr	r2, [r4, #16]
 8005dde:	f003 0306 	and.w	r3, r3, #6
 8005de2:	2b04      	cmp	r3, #4
 8005de4:	bf02      	ittt	eq
 8005de6:	68e5      	ldreq	r5, [r4, #12]
 8005de8:	6833      	ldreq	r3, [r6, #0]
 8005dea:	1aed      	subeq	r5, r5, r3
 8005dec:	68a3      	ldr	r3, [r4, #8]
 8005dee:	bf0c      	ite	eq
 8005df0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005df4:	2500      	movne	r5, #0
 8005df6:	4293      	cmp	r3, r2
 8005df8:	bfc4      	itt	gt
 8005dfa:	1a9b      	subgt	r3, r3, r2
 8005dfc:	18ed      	addgt	r5, r5, r3
 8005dfe:	2600      	movs	r6, #0
 8005e00:	341a      	adds	r4, #26
 8005e02:	42b5      	cmp	r5, r6
 8005e04:	d11a      	bne.n	8005e3c <_printf_common+0xc8>
 8005e06:	2000      	movs	r0, #0
 8005e08:	e008      	b.n	8005e1c <_printf_common+0xa8>
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	4652      	mov	r2, sl
 8005e0e:	4649      	mov	r1, r9
 8005e10:	4638      	mov	r0, r7
 8005e12:	47c0      	blx	r8
 8005e14:	3001      	adds	r0, #1
 8005e16:	d103      	bne.n	8005e20 <_printf_common+0xac>
 8005e18:	f04f 30ff 	mov.w	r0, #4294967295
 8005e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e20:	3501      	adds	r5, #1
 8005e22:	e7c6      	b.n	8005db2 <_printf_common+0x3e>
 8005e24:	18e1      	adds	r1, r4, r3
 8005e26:	1c5a      	adds	r2, r3, #1
 8005e28:	2030      	movs	r0, #48	; 0x30
 8005e2a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005e2e:	4422      	add	r2, r4
 8005e30:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005e34:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005e38:	3302      	adds	r3, #2
 8005e3a:	e7c7      	b.n	8005dcc <_printf_common+0x58>
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	4622      	mov	r2, r4
 8005e40:	4649      	mov	r1, r9
 8005e42:	4638      	mov	r0, r7
 8005e44:	47c0      	blx	r8
 8005e46:	3001      	adds	r0, #1
 8005e48:	d0e6      	beq.n	8005e18 <_printf_common+0xa4>
 8005e4a:	3601      	adds	r6, #1
 8005e4c:	e7d9      	b.n	8005e02 <_printf_common+0x8e>
	...

08005e50 <_printf_i>:
 8005e50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e54:	7e0f      	ldrb	r7, [r1, #24]
 8005e56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005e58:	2f78      	cmp	r7, #120	; 0x78
 8005e5a:	4691      	mov	r9, r2
 8005e5c:	4680      	mov	r8, r0
 8005e5e:	460c      	mov	r4, r1
 8005e60:	469a      	mov	sl, r3
 8005e62:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005e66:	d807      	bhi.n	8005e78 <_printf_i+0x28>
 8005e68:	2f62      	cmp	r7, #98	; 0x62
 8005e6a:	d80a      	bhi.n	8005e82 <_printf_i+0x32>
 8005e6c:	2f00      	cmp	r7, #0
 8005e6e:	f000 80d4 	beq.w	800601a <_printf_i+0x1ca>
 8005e72:	2f58      	cmp	r7, #88	; 0x58
 8005e74:	f000 80c0 	beq.w	8005ff8 <_printf_i+0x1a8>
 8005e78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005e80:	e03a      	b.n	8005ef8 <_printf_i+0xa8>
 8005e82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005e86:	2b15      	cmp	r3, #21
 8005e88:	d8f6      	bhi.n	8005e78 <_printf_i+0x28>
 8005e8a:	a101      	add	r1, pc, #4	; (adr r1, 8005e90 <_printf_i+0x40>)
 8005e8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e90:	08005ee9 	.word	0x08005ee9
 8005e94:	08005efd 	.word	0x08005efd
 8005e98:	08005e79 	.word	0x08005e79
 8005e9c:	08005e79 	.word	0x08005e79
 8005ea0:	08005e79 	.word	0x08005e79
 8005ea4:	08005e79 	.word	0x08005e79
 8005ea8:	08005efd 	.word	0x08005efd
 8005eac:	08005e79 	.word	0x08005e79
 8005eb0:	08005e79 	.word	0x08005e79
 8005eb4:	08005e79 	.word	0x08005e79
 8005eb8:	08005e79 	.word	0x08005e79
 8005ebc:	08006001 	.word	0x08006001
 8005ec0:	08005f29 	.word	0x08005f29
 8005ec4:	08005fbb 	.word	0x08005fbb
 8005ec8:	08005e79 	.word	0x08005e79
 8005ecc:	08005e79 	.word	0x08005e79
 8005ed0:	08006023 	.word	0x08006023
 8005ed4:	08005e79 	.word	0x08005e79
 8005ed8:	08005f29 	.word	0x08005f29
 8005edc:	08005e79 	.word	0x08005e79
 8005ee0:	08005e79 	.word	0x08005e79
 8005ee4:	08005fc3 	.word	0x08005fc3
 8005ee8:	682b      	ldr	r3, [r5, #0]
 8005eea:	1d1a      	adds	r2, r3, #4
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	602a      	str	r2, [r5, #0]
 8005ef0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ef4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e09f      	b.n	800603c <_printf_i+0x1ec>
 8005efc:	6820      	ldr	r0, [r4, #0]
 8005efe:	682b      	ldr	r3, [r5, #0]
 8005f00:	0607      	lsls	r7, r0, #24
 8005f02:	f103 0104 	add.w	r1, r3, #4
 8005f06:	6029      	str	r1, [r5, #0]
 8005f08:	d501      	bpl.n	8005f0e <_printf_i+0xbe>
 8005f0a:	681e      	ldr	r6, [r3, #0]
 8005f0c:	e003      	b.n	8005f16 <_printf_i+0xc6>
 8005f0e:	0646      	lsls	r6, r0, #25
 8005f10:	d5fb      	bpl.n	8005f0a <_printf_i+0xba>
 8005f12:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005f16:	2e00      	cmp	r6, #0
 8005f18:	da03      	bge.n	8005f22 <_printf_i+0xd2>
 8005f1a:	232d      	movs	r3, #45	; 0x2d
 8005f1c:	4276      	negs	r6, r6
 8005f1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f22:	485a      	ldr	r0, [pc, #360]	; (800608c <_printf_i+0x23c>)
 8005f24:	230a      	movs	r3, #10
 8005f26:	e012      	b.n	8005f4e <_printf_i+0xfe>
 8005f28:	682b      	ldr	r3, [r5, #0]
 8005f2a:	6820      	ldr	r0, [r4, #0]
 8005f2c:	1d19      	adds	r1, r3, #4
 8005f2e:	6029      	str	r1, [r5, #0]
 8005f30:	0605      	lsls	r5, r0, #24
 8005f32:	d501      	bpl.n	8005f38 <_printf_i+0xe8>
 8005f34:	681e      	ldr	r6, [r3, #0]
 8005f36:	e002      	b.n	8005f3e <_printf_i+0xee>
 8005f38:	0641      	lsls	r1, r0, #25
 8005f3a:	d5fb      	bpl.n	8005f34 <_printf_i+0xe4>
 8005f3c:	881e      	ldrh	r6, [r3, #0]
 8005f3e:	4853      	ldr	r0, [pc, #332]	; (800608c <_printf_i+0x23c>)
 8005f40:	2f6f      	cmp	r7, #111	; 0x6f
 8005f42:	bf0c      	ite	eq
 8005f44:	2308      	moveq	r3, #8
 8005f46:	230a      	movne	r3, #10
 8005f48:	2100      	movs	r1, #0
 8005f4a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005f4e:	6865      	ldr	r5, [r4, #4]
 8005f50:	60a5      	str	r5, [r4, #8]
 8005f52:	2d00      	cmp	r5, #0
 8005f54:	bfa2      	ittt	ge
 8005f56:	6821      	ldrge	r1, [r4, #0]
 8005f58:	f021 0104 	bicge.w	r1, r1, #4
 8005f5c:	6021      	strge	r1, [r4, #0]
 8005f5e:	b90e      	cbnz	r6, 8005f64 <_printf_i+0x114>
 8005f60:	2d00      	cmp	r5, #0
 8005f62:	d04b      	beq.n	8005ffc <_printf_i+0x1ac>
 8005f64:	4615      	mov	r5, r2
 8005f66:	fbb6 f1f3 	udiv	r1, r6, r3
 8005f6a:	fb03 6711 	mls	r7, r3, r1, r6
 8005f6e:	5dc7      	ldrb	r7, [r0, r7]
 8005f70:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005f74:	4637      	mov	r7, r6
 8005f76:	42bb      	cmp	r3, r7
 8005f78:	460e      	mov	r6, r1
 8005f7a:	d9f4      	bls.n	8005f66 <_printf_i+0x116>
 8005f7c:	2b08      	cmp	r3, #8
 8005f7e:	d10b      	bne.n	8005f98 <_printf_i+0x148>
 8005f80:	6823      	ldr	r3, [r4, #0]
 8005f82:	07de      	lsls	r6, r3, #31
 8005f84:	d508      	bpl.n	8005f98 <_printf_i+0x148>
 8005f86:	6923      	ldr	r3, [r4, #16]
 8005f88:	6861      	ldr	r1, [r4, #4]
 8005f8a:	4299      	cmp	r1, r3
 8005f8c:	bfde      	ittt	le
 8005f8e:	2330      	movle	r3, #48	; 0x30
 8005f90:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005f94:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005f98:	1b52      	subs	r2, r2, r5
 8005f9a:	6122      	str	r2, [r4, #16]
 8005f9c:	f8cd a000 	str.w	sl, [sp]
 8005fa0:	464b      	mov	r3, r9
 8005fa2:	aa03      	add	r2, sp, #12
 8005fa4:	4621      	mov	r1, r4
 8005fa6:	4640      	mov	r0, r8
 8005fa8:	f7ff fee4 	bl	8005d74 <_printf_common>
 8005fac:	3001      	adds	r0, #1
 8005fae:	d14a      	bne.n	8006046 <_printf_i+0x1f6>
 8005fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fb4:	b004      	add	sp, #16
 8005fb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fba:	6823      	ldr	r3, [r4, #0]
 8005fbc:	f043 0320 	orr.w	r3, r3, #32
 8005fc0:	6023      	str	r3, [r4, #0]
 8005fc2:	4833      	ldr	r0, [pc, #204]	; (8006090 <_printf_i+0x240>)
 8005fc4:	2778      	movs	r7, #120	; 0x78
 8005fc6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005fca:	6823      	ldr	r3, [r4, #0]
 8005fcc:	6829      	ldr	r1, [r5, #0]
 8005fce:	061f      	lsls	r7, r3, #24
 8005fd0:	f851 6b04 	ldr.w	r6, [r1], #4
 8005fd4:	d402      	bmi.n	8005fdc <_printf_i+0x18c>
 8005fd6:	065f      	lsls	r7, r3, #25
 8005fd8:	bf48      	it	mi
 8005fda:	b2b6      	uxthmi	r6, r6
 8005fdc:	07df      	lsls	r7, r3, #31
 8005fde:	bf48      	it	mi
 8005fe0:	f043 0320 	orrmi.w	r3, r3, #32
 8005fe4:	6029      	str	r1, [r5, #0]
 8005fe6:	bf48      	it	mi
 8005fe8:	6023      	strmi	r3, [r4, #0]
 8005fea:	b91e      	cbnz	r6, 8005ff4 <_printf_i+0x1a4>
 8005fec:	6823      	ldr	r3, [r4, #0]
 8005fee:	f023 0320 	bic.w	r3, r3, #32
 8005ff2:	6023      	str	r3, [r4, #0]
 8005ff4:	2310      	movs	r3, #16
 8005ff6:	e7a7      	b.n	8005f48 <_printf_i+0xf8>
 8005ff8:	4824      	ldr	r0, [pc, #144]	; (800608c <_printf_i+0x23c>)
 8005ffa:	e7e4      	b.n	8005fc6 <_printf_i+0x176>
 8005ffc:	4615      	mov	r5, r2
 8005ffe:	e7bd      	b.n	8005f7c <_printf_i+0x12c>
 8006000:	682b      	ldr	r3, [r5, #0]
 8006002:	6826      	ldr	r6, [r4, #0]
 8006004:	6961      	ldr	r1, [r4, #20]
 8006006:	1d18      	adds	r0, r3, #4
 8006008:	6028      	str	r0, [r5, #0]
 800600a:	0635      	lsls	r5, r6, #24
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	d501      	bpl.n	8006014 <_printf_i+0x1c4>
 8006010:	6019      	str	r1, [r3, #0]
 8006012:	e002      	b.n	800601a <_printf_i+0x1ca>
 8006014:	0670      	lsls	r0, r6, #25
 8006016:	d5fb      	bpl.n	8006010 <_printf_i+0x1c0>
 8006018:	8019      	strh	r1, [r3, #0]
 800601a:	2300      	movs	r3, #0
 800601c:	6123      	str	r3, [r4, #16]
 800601e:	4615      	mov	r5, r2
 8006020:	e7bc      	b.n	8005f9c <_printf_i+0x14c>
 8006022:	682b      	ldr	r3, [r5, #0]
 8006024:	1d1a      	adds	r2, r3, #4
 8006026:	602a      	str	r2, [r5, #0]
 8006028:	681d      	ldr	r5, [r3, #0]
 800602a:	6862      	ldr	r2, [r4, #4]
 800602c:	2100      	movs	r1, #0
 800602e:	4628      	mov	r0, r5
 8006030:	f7fa f8f6 	bl	8000220 <memchr>
 8006034:	b108      	cbz	r0, 800603a <_printf_i+0x1ea>
 8006036:	1b40      	subs	r0, r0, r5
 8006038:	6060      	str	r0, [r4, #4]
 800603a:	6863      	ldr	r3, [r4, #4]
 800603c:	6123      	str	r3, [r4, #16]
 800603e:	2300      	movs	r3, #0
 8006040:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006044:	e7aa      	b.n	8005f9c <_printf_i+0x14c>
 8006046:	6923      	ldr	r3, [r4, #16]
 8006048:	462a      	mov	r2, r5
 800604a:	4649      	mov	r1, r9
 800604c:	4640      	mov	r0, r8
 800604e:	47d0      	blx	sl
 8006050:	3001      	adds	r0, #1
 8006052:	d0ad      	beq.n	8005fb0 <_printf_i+0x160>
 8006054:	6823      	ldr	r3, [r4, #0]
 8006056:	079b      	lsls	r3, r3, #30
 8006058:	d413      	bmi.n	8006082 <_printf_i+0x232>
 800605a:	68e0      	ldr	r0, [r4, #12]
 800605c:	9b03      	ldr	r3, [sp, #12]
 800605e:	4298      	cmp	r0, r3
 8006060:	bfb8      	it	lt
 8006062:	4618      	movlt	r0, r3
 8006064:	e7a6      	b.n	8005fb4 <_printf_i+0x164>
 8006066:	2301      	movs	r3, #1
 8006068:	4632      	mov	r2, r6
 800606a:	4649      	mov	r1, r9
 800606c:	4640      	mov	r0, r8
 800606e:	47d0      	blx	sl
 8006070:	3001      	adds	r0, #1
 8006072:	d09d      	beq.n	8005fb0 <_printf_i+0x160>
 8006074:	3501      	adds	r5, #1
 8006076:	68e3      	ldr	r3, [r4, #12]
 8006078:	9903      	ldr	r1, [sp, #12]
 800607a:	1a5b      	subs	r3, r3, r1
 800607c:	42ab      	cmp	r3, r5
 800607e:	dcf2      	bgt.n	8006066 <_printf_i+0x216>
 8006080:	e7eb      	b.n	800605a <_printf_i+0x20a>
 8006082:	2500      	movs	r5, #0
 8006084:	f104 0619 	add.w	r6, r4, #25
 8006088:	e7f5      	b.n	8006076 <_printf_i+0x226>
 800608a:	bf00      	nop
 800608c:	080061f5 	.word	0x080061f5
 8006090:	08006206 	.word	0x08006206

08006094 <memmove>:
 8006094:	4288      	cmp	r0, r1
 8006096:	b510      	push	{r4, lr}
 8006098:	eb01 0402 	add.w	r4, r1, r2
 800609c:	d902      	bls.n	80060a4 <memmove+0x10>
 800609e:	4284      	cmp	r4, r0
 80060a0:	4623      	mov	r3, r4
 80060a2:	d807      	bhi.n	80060b4 <memmove+0x20>
 80060a4:	1e43      	subs	r3, r0, #1
 80060a6:	42a1      	cmp	r1, r4
 80060a8:	d008      	beq.n	80060bc <memmove+0x28>
 80060aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80060ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80060b2:	e7f8      	b.n	80060a6 <memmove+0x12>
 80060b4:	4402      	add	r2, r0
 80060b6:	4601      	mov	r1, r0
 80060b8:	428a      	cmp	r2, r1
 80060ba:	d100      	bne.n	80060be <memmove+0x2a>
 80060bc:	bd10      	pop	{r4, pc}
 80060be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80060c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80060c6:	e7f7      	b.n	80060b8 <memmove+0x24>

080060c8 <_sbrk_r>:
 80060c8:	b538      	push	{r3, r4, r5, lr}
 80060ca:	4d06      	ldr	r5, [pc, #24]	; (80060e4 <_sbrk_r+0x1c>)
 80060cc:	2300      	movs	r3, #0
 80060ce:	4604      	mov	r4, r0
 80060d0:	4608      	mov	r0, r1
 80060d2:	602b      	str	r3, [r5, #0]
 80060d4:	f7fa fe2c 	bl	8000d30 <_sbrk>
 80060d8:	1c43      	adds	r3, r0, #1
 80060da:	d102      	bne.n	80060e2 <_sbrk_r+0x1a>
 80060dc:	682b      	ldr	r3, [r5, #0]
 80060de:	b103      	cbz	r3, 80060e2 <_sbrk_r+0x1a>
 80060e0:	6023      	str	r3, [r4, #0]
 80060e2:	bd38      	pop	{r3, r4, r5, pc}
 80060e4:	20000324 	.word	0x20000324

080060e8 <memcpy>:
 80060e8:	440a      	add	r2, r1
 80060ea:	4291      	cmp	r1, r2
 80060ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80060f0:	d100      	bne.n	80060f4 <memcpy+0xc>
 80060f2:	4770      	bx	lr
 80060f4:	b510      	push	{r4, lr}
 80060f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80060fe:	4291      	cmp	r1, r2
 8006100:	d1f9      	bne.n	80060f6 <memcpy+0xe>
 8006102:	bd10      	pop	{r4, pc}

08006104 <_realloc_r>:
 8006104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006108:	4680      	mov	r8, r0
 800610a:	4614      	mov	r4, r2
 800610c:	460e      	mov	r6, r1
 800610e:	b921      	cbnz	r1, 800611a <_realloc_r+0x16>
 8006110:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006114:	4611      	mov	r1, r2
 8006116:	f7ff bc49 	b.w	80059ac <_malloc_r>
 800611a:	b92a      	cbnz	r2, 8006128 <_realloc_r+0x24>
 800611c:	f7ff fbda 	bl	80058d4 <_free_r>
 8006120:	4625      	mov	r5, r4
 8006122:	4628      	mov	r0, r5
 8006124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006128:	f000 f81b 	bl	8006162 <_malloc_usable_size_r>
 800612c:	4284      	cmp	r4, r0
 800612e:	4607      	mov	r7, r0
 8006130:	d802      	bhi.n	8006138 <_realloc_r+0x34>
 8006132:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006136:	d812      	bhi.n	800615e <_realloc_r+0x5a>
 8006138:	4621      	mov	r1, r4
 800613a:	4640      	mov	r0, r8
 800613c:	f7ff fc36 	bl	80059ac <_malloc_r>
 8006140:	4605      	mov	r5, r0
 8006142:	2800      	cmp	r0, #0
 8006144:	d0ed      	beq.n	8006122 <_realloc_r+0x1e>
 8006146:	42bc      	cmp	r4, r7
 8006148:	4622      	mov	r2, r4
 800614a:	4631      	mov	r1, r6
 800614c:	bf28      	it	cs
 800614e:	463a      	movcs	r2, r7
 8006150:	f7ff ffca 	bl	80060e8 <memcpy>
 8006154:	4631      	mov	r1, r6
 8006156:	4640      	mov	r0, r8
 8006158:	f7ff fbbc 	bl	80058d4 <_free_r>
 800615c:	e7e1      	b.n	8006122 <_realloc_r+0x1e>
 800615e:	4635      	mov	r5, r6
 8006160:	e7df      	b.n	8006122 <_realloc_r+0x1e>

08006162 <_malloc_usable_size_r>:
 8006162:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006166:	1f18      	subs	r0, r3, #4
 8006168:	2b00      	cmp	r3, #0
 800616a:	bfbc      	itt	lt
 800616c:	580b      	ldrlt	r3, [r1, r0]
 800616e:	18c0      	addlt	r0, r0, r3
 8006170:	4770      	bx	lr
	...

08006174 <_init>:
 8006174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006176:	bf00      	nop
 8006178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800617a:	bc08      	pop	{r3}
 800617c:	469e      	mov	lr, r3
 800617e:	4770      	bx	lr

08006180 <_fini>:
 8006180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006182:	bf00      	nop
 8006184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006186:	bc08      	pop	{r3}
 8006188:	469e      	mov	lr, r3
 800618a:	4770      	bx	lr
