$date
	Sun Oct 23 03:41:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#699784
b10001 !
1"
#699786
b10001 &
b10001 %
1$
#699787
0"
#699790
b110100 &
b110100 %
#699794
b11010 &
b11010 %
#699798
b1101 &
b1101 %
#699802
b101000 &
b101000 %
#699806
b10100 &
b10100 %
#699810
b1010 &
b1010 %
#699814
b101 &
b101 %
#699818
b10000 &
b10000 %
#699822
b1000 &
b1000 %
#699826
b100 &
b100 %
#699830
b10 &
b10 %
#699834
b1 &
b1 %
1#
#699838
b0 &
0#
b0 %
0$
#1681790
b11010 &
b11010 %
1$
b11010 !
1"
#1681791
0"
#1681794
b1101 &
b1101 %
#1681798
b101000 &
b101000 %
#1681802
b10100 &
b10100 %
#1681806
b1010 &
b1010 %
#1681810
b101 &
b101 %
#1681814
b10000 &
b10000 %
#1681818
b1000 &
b1000 %
#1681822
b100 &
b100 %
#1681826
b10 &
b10 %
#1681830
b1 &
1#
b1 %
#1681834
b0 &
b0 %
0#
0$
#2694963
b1101 !
1"
#2694966
b1101 &
b1101 %
1$
#2694967
0"
#2694970
b101000 &
b101000 %
#2694974
b10100 &
b10100 %
#2694978
b1010 &
b1010 %
#2694982
b101 &
b101 %
#2694986
b10000 &
b10000 %
#2694990
b1000 &
b1000 %
#2694994
b100 &
b100 %
#2694998
b10 &
b10 %
#2695002
b1 &
b1 %
1#
#2695006
b0 &
0#
b0 %
0$
#4500012
