
START : {
"    * Converted from verilog for microfluidic simulation

*Outputs as ASCII
.option post=2
.option POST_VERSION=2001

"
},
END : {
"
.tran 0.1ms 1ms

"
}