// Seed: 753616198
module module_0;
  bit id_1, id_2, id_3;
  wire id_4;
  always id_2 = 1'b0;
  logic id_5;
  localparam id_6 = 1;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input supply1 id_4,
    output tri id_5,
    input tri0 id_6,
    output tri id_7,
    output tri0 id_8,
    output wire id_9,
    input tri0 id_10,
    input wire id_11,
    input wor id_12
);
  wire id_14;
  module_0 modCall_1 ();
endmodule
