{
  "module_name": "mt8192-afe-common.h",
  "hash_id": "31630e1715ce66471ce55624a01c8f048c0253114c61641a990eb09def6a3d12",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/mediatek/mt8192/mt8192-afe-common.h",
  "human_readable_source": " \n \n\n#ifndef _MT_8192_AFE_COMMON_H_\n#define _MT_8192_AFE_COMMON_H_\n\n#include <linux/list.h>\n#include <linux/regmap.h>\n#include <sound/soc.h>\n\n#include \"../common/mtk-base-afe.h\"\n#include \"mt8192-reg.h\"\n\nenum {\n\tMT8192_MEMIF_DL1,\n\tMT8192_MEMIF_DL12,\n\tMT8192_MEMIF_DL2,\n\tMT8192_MEMIF_DL3,\n\tMT8192_MEMIF_DL4,\n\tMT8192_MEMIF_DL5,\n\tMT8192_MEMIF_DL6,\n\tMT8192_MEMIF_DL7,\n\tMT8192_MEMIF_DL8,\n\tMT8192_MEMIF_DL9,\n\tMT8192_MEMIF_DAI,\n\tMT8192_MEMIF_DAI2,\n\tMT8192_MEMIF_MOD_DAI,\n\tMT8192_MEMIF_VUL12,\n\tMT8192_MEMIF_VUL2,\n\tMT8192_MEMIF_VUL3,\n\tMT8192_MEMIF_VUL4,\n\tMT8192_MEMIF_VUL5,\n\tMT8192_MEMIF_VUL6,\n\tMT8192_MEMIF_AWB,\n\tMT8192_MEMIF_AWB2,\n\tMT8192_MEMIF_HDMI,\n\tMT8192_MEMIF_NUM,\n\tMT8192_DAI_ADDA = MT8192_MEMIF_NUM,\n\tMT8192_DAI_ADDA_CH34,\n\tMT8192_DAI_AP_DMIC,\n\tMT8192_DAI_AP_DMIC_CH34,\n\tMT8192_DAI_VOW,\n\tMT8192_DAI_CONNSYS_I2S,\n\tMT8192_DAI_I2S_0,\n\tMT8192_DAI_I2S_1,\n\tMT8192_DAI_I2S_2,\n\tMT8192_DAI_I2S_3,\n\tMT8192_DAI_I2S_5,\n\tMT8192_DAI_I2S_6,\n\tMT8192_DAI_I2S_7,\n\tMT8192_DAI_I2S_8,\n\tMT8192_DAI_I2S_9,\n\tMT8192_DAI_HW_GAIN_1,\n\tMT8192_DAI_HW_GAIN_2,\n\tMT8192_DAI_SRC_1,\n\tMT8192_DAI_SRC_2,\n\tMT8192_DAI_PCM_1,\n\tMT8192_DAI_PCM_2,\n\tMT8192_DAI_TDM,\n\tMT8192_DAI_NUM,\n};\n\nenum {\n\tMT8192_IRQ_0,\n\tMT8192_IRQ_1,\n\tMT8192_IRQ_2,\n\tMT8192_IRQ_3,\n\tMT8192_IRQ_4,\n\tMT8192_IRQ_5,\n\tMT8192_IRQ_6,\n\tMT8192_IRQ_7,\n\tMT8192_IRQ_8,\n\tMT8192_IRQ_9,\n\tMT8192_IRQ_10,\n\tMT8192_IRQ_11,\n\tMT8192_IRQ_12,\n\tMT8192_IRQ_13,\n\tMT8192_IRQ_14,\n\tMT8192_IRQ_15,\n\tMT8192_IRQ_16,\n\tMT8192_IRQ_17,\n\tMT8192_IRQ_18,\n\tMT8192_IRQ_19,\n\tMT8192_IRQ_20,\n\tMT8192_IRQ_21,\n\tMT8192_IRQ_22,\n\tMT8192_IRQ_23,\n\tMT8192_IRQ_24,\n\tMT8192_IRQ_25,\n\tMT8192_IRQ_26,\n\tMT8192_IRQ_31,\t \n\tMT8192_IRQ_NUM,\n};\n\nenum {\n\tMTKAIF_PROTOCOL_1 = 0,\n\tMTKAIF_PROTOCOL_2,\n\tMTKAIF_PROTOCOL_2_CLK_P2,\n};\n\nenum {\n\tMTK_AFE_ADDA_DL_GAIN_MUTE = 0,\n\tMTK_AFE_ADDA_DL_GAIN_NORMAL = 0xf74f,\n\t \n};\n\n \nenum {\n\tMT8192_I2S0_MCK = 0,\n\tMT8192_I2S1_MCK,\n\tMT8192_I2S2_MCK,\n\tMT8192_I2S3_MCK,\n\tMT8192_I2S4_MCK,\n\tMT8192_I2S4_BCK,\n\tMT8192_I2S5_MCK,\n\tMT8192_I2S6_MCK,\n\tMT8192_I2S7_MCK,\n\tMT8192_I2S8_MCK,\n\tMT8192_I2S9_MCK,\n\tMT8192_MCK_NUM,\n};\n\nstruct clk;\n\nstruct mt8192_afe_private {\n\tstruct clk **clk;\n\tstruct regmap *topckgen;\n\tstruct regmap *apmixedsys;\n\tstruct regmap *infracfg;\n\tint stf_positive_gain_db;\n\tint pm_runtime_bypass_reg_ctl;\n\n\t \n\tbool dai_on[MT8192_DAI_NUM];\n\tvoid *dai_priv[MT8192_DAI_NUM];\n\n\t \n\tint mtkaif_protocol;\n\tint mtkaif_chosen_phase[4];\n\tint mtkaif_phase_cycle[4];\n\tint mtkaif_calibration_num_phase;\n\tint mtkaif_dmic;\n\tint mtkaif_dmic_ch34;\n\tint mtkaif_adda6_only;\n\n\t \n\tint mck_rate[MT8192_MCK_NUM];\n};\n\nint mt8192_dai_adda_register(struct mtk_base_afe *afe);\nint mt8192_dai_i2s_register(struct mtk_base_afe *afe);\nint mt8192_dai_hw_gain_register(struct mtk_base_afe *afe);\nint mt8192_dai_src_register(struct mtk_base_afe *afe);\nint mt8192_dai_pcm_register(struct mtk_base_afe *afe);\nint mt8192_dai_tdm_register(struct mtk_base_afe *afe);\n\nint mt8192_dai_i2s_set_share(struct mtk_base_afe *afe, const char *main_i2s_name,\n\t\t\t     const char *secondary_i2s_name);\n\nunsigned int mt8192_general_rate_transform(struct device *dev,\n\t\t\t\t\t   unsigned int rate);\nunsigned int mt8192_rate_transform(struct device *dev,\n\t\t\t\t   unsigned int rate, int aud_blk);\n\nint mt8192_dai_set_priv(struct mtk_base_afe *afe, int id,\n\t\t\tint priv_size, const void *priv_data);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}