# TCL File Generated by Component Editor 18.1
# Wed Sep 18 10:58:27 PDT 2019
# DO NOT MODIFY


# 
# imx421_poweron "imx421_poweron" v1.0
# Hung Lam 2019.09.18.10:58:27
# Camera power on sequence
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module imx421_poweron
# 
set_module_property DESCRIPTION "Camera power on sequence"
set_module_property NAME imx421_poweron
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP EBOTS
set_module_property AUTHOR "Hung Lam"
set_module_property DISPLAY_NAME imx421_poweron
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL camera_poweron_sequence_sm
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file camera_poweron_sequence_sm.v VERILOG PATH camera_poweron_sequence_sm.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter TIMEOUT_THRESHOLD STD_LOGIC_VECTOR 1000000
set_parameter_property TIMEOUT_THRESHOLD DEFAULT_VALUE 1000000
set_parameter_property TIMEOUT_THRESHOLD DISPLAY_NAME TIMEOUT_THRESHOLD
set_parameter_property TIMEOUT_THRESHOLD WIDTH 34
set_parameter_property TIMEOUT_THRESHOLD TYPE STD_LOGIC_VECTOR
set_parameter_property TIMEOUT_THRESHOLD UNITS None
set_parameter_property TIMEOUT_THRESHOLD ALLOWED_RANGES 0:17179869183
set_parameter_property TIMEOUT_THRESHOLD HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clk_in
# 
add_interface clk_in clock end
set_interface_property clk_in clockRate 0
set_interface_property clk_in ENABLED true
set_interface_property clk_in EXPORT_OF ""
set_interface_property clk_in PORT_NAME_MAP ""
set_interface_property clk_in CMSIS_SVD_VARIABLES ""
set_interface_property clk_in SVD_ADDRESS_GROUP ""

add_interface_port clk_in ctrl_clk_i clk Input 1


# 
# connection point rst_n
# 
add_interface rst_n reset end
set_interface_property rst_n associatedClock clk_in
set_interface_property rst_n synchronousEdges DEASSERT
set_interface_property rst_n ENABLED true
set_interface_property rst_n EXPORT_OF ""
set_interface_property rst_n PORT_NAME_MAP ""
set_interface_property rst_n CMSIS_SVD_VARIABLES ""
set_interface_property rst_n SVD_ADDRESS_GROUP ""

add_interface_port rst_n ctrl_rst_n_i reset_n Input 1


# 
# connection point reg_1v2_en
# 
add_interface reg_1v2_en conduit end
set_interface_property reg_1v2_en associatedClock clk_in
set_interface_property reg_1v2_en associatedReset ""
set_interface_property reg_1v2_en ENABLED true
set_interface_property reg_1v2_en EXPORT_OF ""
set_interface_property reg_1v2_en PORT_NAME_MAP ""
set_interface_property reg_1v2_en CMSIS_SVD_VARIABLES ""
set_interface_property reg_1v2_en SVD_ADDRESS_GROUP ""

add_interface_port reg_1v2_en reg_1v2_en_o reg_1v2_en_o Output 1


# 
# connection point reg_1v8_en
# 
add_interface reg_1v8_en conduit end
set_interface_property reg_1v8_en associatedClock clk_in
set_interface_property reg_1v8_en associatedReset ""
set_interface_property reg_1v8_en ENABLED true
set_interface_property reg_1v8_en EXPORT_OF ""
set_interface_property reg_1v8_en PORT_NAME_MAP ""
set_interface_property reg_1v8_en CMSIS_SVD_VARIABLES ""
set_interface_property reg_1v8_en SVD_ADDRESS_GROUP ""

add_interface_port reg_1v8_en reg_1v8_en_o reg_1v8_en_o Output 1


# 
# connection point reg_3v3_en
# 
add_interface reg_3v3_en conduit end
set_interface_property reg_3v3_en associatedClock clk_in
set_interface_property reg_3v3_en associatedReset ""
set_interface_property reg_3v3_en ENABLED true
set_interface_property reg_3v3_en EXPORT_OF ""
set_interface_property reg_3v3_en PORT_NAME_MAP ""
set_interface_property reg_3v3_en CMSIS_SVD_VARIABLES ""
set_interface_property reg_3v3_en SVD_ADDRESS_GROUP ""

add_interface_port reg_3v3_en reg_3v3_en_o reg_3v3_en_o Output 1


# 
# connection point inck_en
# 
add_interface inck_en conduit end
set_interface_property inck_en associatedClock clk_in
set_interface_property inck_en associatedReset ""
set_interface_property inck_en ENABLED true
set_interface_property inck_en EXPORT_OF ""
set_interface_property inck_en PORT_NAME_MAP ""
set_interface_property inck_en CMSIS_SVD_VARIABLES ""
set_interface_property inck_en SVD_ADDRESS_GROUP ""

add_interface_port inck_en inck_en_o inck_en_o Output 1


# 
# connection point xclr
# 
add_interface xclr conduit end
set_interface_property xclr associatedClock clk_in
set_interface_property xclr associatedReset ""
set_interface_property xclr ENABLED true
set_interface_property xclr EXPORT_OF ""
set_interface_property xclr PORT_NAME_MAP ""
set_interface_property xclr CMSIS_SVD_VARIABLES ""
set_interface_property xclr SVD_ADDRESS_GROUP ""

add_interface_port xclr xclr_o xclr_o Output 1

