---
# slides: example
url_pdf: ""
summary: |2-
    * [EECS470 Computer Architecture] 
    * I lead the project group to build a R10K style Out-of-Order CPU using Verilog, with 2-way superscaler, non-blocking cache, branch predictor and early branch resolution
url_video: ""
date: 2022-04-30
external_link: ""
url_slides: ""
title: Implementation of R10K style Out of Order CPU
tags: [Course]
links: []
image:
  caption: Photo by rawpixel on Unsplash
  focal_point: Smart
url_code: ""
---
