Running: /opt/Xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/jenn/git/quad_fpga/spi_tb_isim_beh.exe -prj /home/jenn/git/quad_fpga/spi_tb_beh.prj work.spi_tb 
ISim O.61xd (signature 0xb4d1ced7)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/jenn/git/quad_fpga/spi_module.vhd" into library work
Parsing VHDL file "/home/jenn/git/quad_fpga/spi_tb.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:960 - "/home/jenn/git/quad_fpga/spi_module.vhd" Line 73: Expression has incompatible type
Completed static elaboration
Fuse Memory Usage: 73796 KB
Fuse CPU Usage: 160 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity spi_module [spi_module_default]
Compiling architecture behavior of entity spi_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/jenn/git/quad_fpga/spi_tb_isim_beh.exe
Fuse Memory Usage: 645640 KB
Fuse CPU Usage: 300 ms
GCC CPU Usage: 630 ms
