##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for SPIM_1_IntClock
		4.3::Critical Path Report for SPIM_2_IntClock
		4.4::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
		5.3::Critical Path Report for (SPIM_1_IntClock:R vs. SPIM_1_IntClock:R)
		5.4::Critical Path Report for (SPIM_2_IntClock:R vs. SPIM_2_IntClock:R)
		5.5::Critical Path Report for (timer_clock:R vs. timer_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_SAR_1_theACLK            | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_SAR_1_theACLK(routed)    | N/A                   | Target: 1.60 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 61.61 MHz  | Target: 64.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 64.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 64.00 MHz  | 
Clock: CyXTAL                       | N/A                   | Target: 24.00 MHz  | 
Clock: CyXTAL_32kHz                 | N/A                   | Target: 0.03 MHz   | 
Clock: SPIM_1_IntClock              | Frequency: 43.60 MHz  | Target: 8.00 MHz   | 
Clock: SPIM_2_IntClock              | Frequency: 55.21 MHz  | Target: 2.00 MHz   | 
Clock: timer_clock                  | Frequency: 50.55 MHz  | Target: 32.00 MHz  | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 32.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK        CyBUS_CLK        15625            -606        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        timer_clock      15625            6730        N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_1_IntClock  SPIM_1_IntClock  125000           102062      N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_2_IntClock  SPIM_2_IntClock  500000           481888      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock      timer_clock      31250            11469       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase   
-----------  ------------  -----------------  
MISO(0)_PAD  23531         SPIM_2_IntClock:R  
MISO(0)_PAD  21322         SPIM_1_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name             Clock to Out  Clock Name:Phase               
--------------------  ------------  -----------------------------  
BREAK0(0)_PAD         32199         timer_clock:R                  
BREAK1(0)_PAD         28936         timer_clock:R                  
CW0(0)_PAD            25154         timer_clock:R                  
CW1(0)_PAD            22380         timer_clock:R                  
CycleStart(0)_PAD     23572         CyBUS_CLK:R                    
DOF9_CS(0)_PAD        33206         SPIM_2_IntClock:R              
DOF9_CS(0)_PAD        31434         CyBUS_CLK:R                    
DRV_ENA(0)_PAD        23509         CyBUS_CLK:R                    
EM_STOP(0)_PAD        23666         CyBUS_CLK:R                    
MOSI(0)_PAD           34349         SPIM_2_IntClock:R              
MOSI(0)_PAD           30420         SPIM_1_IntClock:R              
MOTOR_EN(0)_PAD       26052         CyBUS_CLK:R                    
PIC_CS(0)_PAD         35354         SPIM_2_IntClock:R              
PIC_CS(0)_PAD         30747         CyBUS_CLK:R                    
PWMOUT0(0)_PAD        26391         timer_clock:R                  
PWMOUT1(0)_PAD        23248         timer_clock:R                  
SCLK(0)_PAD           30694         CyBUS_CLK:R                    
SCLK(0)_PAD           30648         SPIM_1_IntClock:R              
SCLK(0)_PAD           28541         SPIM_2_IntClock:R              
SS0(0)_PAD            30777         CyBUS_CLK:R                    
SS0(0)_PAD            30536         SPIM_1_IntClock:R              
SS1(0)_PAD            33021         SPIM_1_IntClock:R              
SS1(0)_PAD            31044         CyBUS_CLK:R                    
SubCycleStart(0)_PAD  20270         timer_clock(fixed-function):R  
psoc_nop(0)_PAD       23969         timer_clock:R                  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.61 MHz | Target: 64.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     11395

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12001
-------------------------------------   ----- 
End-of-path arrival time (ps)           12001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3371   6871   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell15   5130  12001   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/ci         datapathcell16      0  12001   -606  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock         datapathcell16      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SPIM_1_IntClock
*********************************************
Clock: SPIM_1_IntClock
Frequency: 43.60 MHz | Target: 8.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 102062p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 122150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20088
-------------------------------------   ----- 
End-of-path arrival time (ps)           20088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3   count7cell      1940   1940  102062  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_1  macrocell9      9036  10976  102062  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell9      3350  14326  102062  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/f1_load   datapathcell9   5762  20088  102062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPIM_2_IntClock
*********************************************
Clock: SPIM_2_IntClock
Frequency: 55.21 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 481888p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9632
-------------------------------------   ---- 
End-of-path arrival time (ps)           9632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q            macrocell91      1250   1250  481888  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell17   8382   9632  481888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 50.55 MHz | Target: 32.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_2:up_pulse\/main_3
Capture Clock  : \motor_enc_2:up_pulse\/clock_0
Path slack     : 11469p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16271
-------------------------------------   ----- 
End-of-path arrival time (ps)           16271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q             macrocell73   1250   1250  11469  RISE       1
\motor_enc_2:b_sync_c\/main_1  macrocell16   8988  10238  11469  RISE       1
\motor_enc_2:b_sync_c\/q       macrocell16   3350  13588  11469  RISE       1
\motor_enc_2:up_pulse\/main_3  macrocell77   2682  16271  11469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:up_pulse\/clock_0                             macrocell77         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     11395

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12001
-------------------------------------   ----- 
End-of-path arrival time (ps)           12001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3371   6871   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell15   5130  12001   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/ci         datapathcell16      0  12001   -606  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock         datapathcell16      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
*************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cycle_start_sig/q
Path End       : \motor_enc_0:re_load1\/main_0
Capture Clock  : \motor_enc_0:re_load1\/clock_0
Path slack     : 6730p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cycle_start_sig/clock_0                                     macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
cycle_start_sig/q              macrocell62   1250   1250   6730  RISE       1
\motor_enc_0:re_load1\/main_0  macrocell41   4135   5385   6730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell41         0      0  RISE       1


5.3::Critical Path Report for (SPIM_1_IntClock:R vs. SPIM_1_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 102062p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 122150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20088
-------------------------------------   ----- 
End-of-path arrival time (ps)           20088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3   count7cell      1940   1940  102062  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_1  macrocell9      9036  10976  102062  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell9      3350  14326  102062  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/f1_load   datapathcell9   5762  20088  102062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (SPIM_2_IntClock:R vs. SPIM_2_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 481888p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9632
-------------------------------------   ---- 
End-of-path arrival time (ps)           9632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q            macrocell91      1250   1250  481888  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell17   8382   9632  481888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1


5.5::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_2:up_pulse\/main_3
Capture Clock  : \motor_enc_2:up_pulse\/clock_0
Path slack     : 11469p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16271
-------------------------------------   ----- 
End-of-path arrival time (ps)           16271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q             macrocell73   1250   1250  11469  RISE       1
\motor_enc_2:b_sync_c\/main_1  macrocell16   8988  10238  11469  RISE       1
\motor_enc_2:b_sync_c\/q       macrocell16   3350  13588  11469  RISE       1
\motor_enc_2:up_pulse\/main_3  macrocell77   2682  16271  11469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:up_pulse\/clock_0                             macrocell77         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     11395

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12001
-------------------------------------   ----- 
End-of-path arrival time (ps)           12001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3371   6871   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell15   5130  12001   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/ci         datapathcell16      0  12001   -606  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock         datapathcell16      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WDT_detect_com_err:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \WDT_detect_com_err:TimerUDB:rstSts:stsreg\/clock
Path slack     : 2594p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     15125

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12531
-------------------------------------   ----- 
End-of-path arrival time (ps)           12531
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    760    760   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    760   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   2740   3500   -606  RISE       1
\WDT_detect_com_err:TimerUDB:status_tc\/main_1         macrocell21      3374   6874   2594  RISE       1
\WDT_detect_com_err:TimerUDB:status_tc\/q              macrocell21      3350  10224   2594  RISE       1
\WDT_detect_com_err:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2308  12531   2594  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:rstSts:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 2694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      9565

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6871
-------------------------------------   ---- 
End-of-path arrival time (ps)           6871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3371   6871   2694  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 2696p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      9565

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6869
-------------------------------------   ---- 
End-of-path arrival time (ps)           6869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell16   3369   6869   2696  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock         datapathcell16      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 4210p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      9565

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell7   2290   2290   4210  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell7   3065   5355   4210  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_cycle:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_cycle:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4253p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     15125

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10872
-------------------------------------   ----- 
End-of-path arrival time (ps)           10872
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell7   2290   2290   4210  RISE       1
\Timer_cycle:TimerUDB:status_tc\/main_1        macrocell6      2924   5214   4253  RISE       1
\Timer_cycle:TimerUDB:status_tc\/q             macrocell6      3350   8564   4253  RISE       1
\Timer_cycle:TimerUDB:rstSts:stsreg\/status_0  statusicell2    2308  10872   4253  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:rstSts:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:timer_enable\/q
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 5213p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      9565

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:timer_enable\/q             macrocell88      1250   1250   1913  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell15   3102   4352   5213  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:timer_enable\/q
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 5345p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      9565

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:timer_enable\/q             macrocell88      1250   1250   1913  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell16   2970   4220   5345  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock         datapathcell16      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 5417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      9565

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210   5138  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell7   2938   4148   5417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WDT_detect_com_err:TimerUDB:timer_enable\/main_3
Capture Clock  : \WDT_detect_com_err:TimerUDB:timer_enable\/clock_0
Path slack     : 5488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6627
-------------------------------------   ---- 
End-of-path arrival time (ps)           6627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    760    760   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    760   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   2740   3500   -606  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/main_3      macrocell88      3127   6627   5488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell88         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WDT_detect_com_err:TimerUDB:trig_disable\/main_2
Capture Clock  : \WDT_detect_com_err:TimerUDB:trig_disable\/clock_0
Path slack     : 5488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6627
-------------------------------------   ---- 
End-of-path arrival time (ps)           6627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    760    760   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    760   -606  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   2740   3500   -606  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/main_2      macrocell89      3127   6627   5488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/clock_0          macrocell89         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_detect_com_err:TimerUDB:run_mode\/main_0
Capture Clock  : \WDT_detect_com_err:TimerUDB:run_mode\/clock_0
Path slack     : 5765p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210   5765  RISE       1
\WDT_detect_com_err:TimerUDB:run_mode\/main_0                     macrocell87    5140   6350   5765  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:run_mode\/clock_0              macrocell87         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_detect_com_err:TimerUDB:timer_enable\/main_0
Capture Clock  : \WDT_detect_com_err:TimerUDB:timer_enable\/clock_0
Path slack     : 5765p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210   5765  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/main_0                 macrocell88    5140   6350   5765  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell88         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cycle_start_sig/q
Path End       : \motor_enc_0:re_load1\/main_0
Capture Clock  : \motor_enc_0:re_load1\/clock_0
Path slack     : 6730p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cycle_start_sig/clock_0                                     macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
cycle_start_sig/q              macrocell62   1250   1250   6730  RISE       1
\motor_enc_0:re_load1\/main_0  macrocell41   4135   5385   6730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : cycle_start_sig/main_1
Capture Clock  : cycle_start_sig/clock_0
Path slack     : 6744p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell7   2290   2290   4210  RISE       1
cycle_start_sig/main_1                         macrocell62     3081   5371   6744  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cycle_start_sig/clock_0                                     macrocell62         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_0
Path End       : Net_270/main_0
Capture Clock  : Net_270/clock_0
Path slack     : 7435p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4680
-------------------------------------   ---- 
End-of-path arrival time (ps)           4680
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   7435  RISE       1
Net_270/main_0                               macrocell29    2630   4680   7435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_270/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_0
Path End       : Net_1271/main_0
Capture Clock  : Net_1271/clock_0
Path slack     : 7435p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4680
-------------------------------------   ---- 
End-of-path arrival time (ps)           4680
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   7435  RISE       1
Net_1271/main_0                              macrocell32    2630   4680   7435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1271/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_0
Path End       : Net_2134/main_0
Capture Clock  : Net_2134/clock_0
Path slack     : 7435p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4680
-------------------------------------   ---- 
End-of-path arrival time (ps)           4680
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   7435  RISE       1
Net_2134/main_0                              macrocell60    2630   4680   7435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_0
Path End       : Net_288/main_0
Capture Clock  : Net_288/clock_0
Path slack     : 7449p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   7435  RISE       1
Net_288/main_0                               macrocell30    2616   4666   7449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_288/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_0
Path End       : Net_1274/main_0
Capture Clock  : Net_1274/clock_0
Path slack     : 7449p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   7435  RISE       1
Net_1274/main_0                              macrocell31    2616   4666   7449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1274/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_0
Path End       : Net_2135/main_0
Capture Clock  : Net_2135/clock_0
Path slack     : 7449p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   7435  RISE       1
Net_2135/main_0                              macrocell61    2616   4666   7449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2135/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_1:Sync:ctrl_reg\/control_0
Path End       : Net_2339/main_0
Capture Clock  : Net_2339/clock_0
Path slack     : 7740p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_1:Sync:ctrl_reg\/busclk                    controlcell6        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_1:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   7740  RISE       1
Net_2339/main_0                              macrocell86    2325   4375   7740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2339/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_1
Path End       : Net_270/main_1
Capture Clock  : Net_270/clock_0
Path slack     : 7745p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_1  controlcell1   2050   2050   7745  RISE       1
Net_270/main_1                               macrocell29    2320   4370   7745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_270/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_1
Path End       : Net_1271/main_1
Capture Clock  : Net_1271/clock_0
Path slack     : 7745p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_1  controlcell1   2050   2050   7745  RISE       1
Net_1271/main_1                              macrocell32    2320   4370   7745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1271/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_1
Path End       : Net_2134/main_1
Capture Clock  : Net_2134/clock_0
Path slack     : 7745p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_1  controlcell1   2050   2050   7745  RISE       1
Net_2134/main_1                              macrocell60    2320   4370   7745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_4
Path End       : Net_288/main_2
Capture Clock  : Net_288/clock_0
Path slack     : 7745p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_4  controlcell1   2050   2050   7745  RISE       1
Net_288/main_2                               macrocell30    2320   4370   7745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_288/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_4
Path End       : Net_1274/main_2
Capture Clock  : Net_1274/clock_0
Path slack     : 7745p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_4  controlcell1   2050   2050   7745  RISE       1
Net_1274/main_2                              macrocell31    2320   4370   7745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1274/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_4
Path End       : Net_2135/main_2
Capture Clock  : Net_2135/clock_0
Path slack     : 7745p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_4  controlcell1   2050   2050   7745  RISE       1
Net_2135/main_2                              macrocell61    2320   4370   7745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2135/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_2
Path End       : Net_270/main_2
Capture Clock  : Net_270/clock_0
Path slack     : 7745p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_2  controlcell1   2050   2050   7745  RISE       1
Net_270/main_2                               macrocell29    2320   4370   7745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_270/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_2
Path End       : Net_1271/main_2
Capture Clock  : Net_1271/clock_0
Path slack     : 7745p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_2  controlcell1   2050   2050   7745  RISE       1
Net_1271/main_2                              macrocell32    2320   4370   7745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1271/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_2
Path End       : Net_2134/main_2
Capture Clock  : Net_2134/clock_0
Path slack     : 7745p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_2  controlcell1   2050   2050   7745  RISE       1
Net_2134/main_2                              macrocell60    2320   4370   7745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_1:Sync:ctrl_reg\/control_2
Path End       : Net_2339/main_3
Capture Clock  : Net_2339/clock_0
Path slack     : 7750p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_1:Sync:ctrl_reg\/busclk                    controlcell6        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_1:Sync:ctrl_reg\/control_2  controlcell6   2050   2050   7750  RISE       1
Net_2339/main_3                              macrocell86    2315   4365   7750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2339/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_2339/main_2
Capture Clock  : Net_2339/clock_0
Path slack     : 7754p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_1:Sync:ctrl_reg\/busclk                    controlcell6        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_1:Sync:ctrl_reg\/control_1  controlcell6   2050   2050   7754  RISE       1
Net_2339/main_2                              macrocell86    2311   4361   7754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2339/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_3
Path End       : Net_288/main_1
Capture Clock  : Net_288/clock_0
Path slack     : 7760p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_3  controlcell1   2050   2050   7760  RISE       1
Net_288/main_1                               macrocell30    2305   4355   7760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_288/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_3
Path End       : Net_1274/main_1
Capture Clock  : Net_1274/clock_0
Path slack     : 7760p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_3  controlcell1   2050   2050   7760  RISE       1
Net_1274/main_1                              macrocell31    2305   4355   7760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1274/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_3
Path End       : Net_2135/main_1
Capture Clock  : Net_2135/clock_0
Path slack     : 7760p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_3  controlcell1   2050   2050   7760  RISE       1
Net_2135/main_1                              macrocell61    2305   4355   7760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2135/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:timer_enable\/q
Path End       : \WDT_detect_com_err:TimerUDB:timer_enable\/main_1
Capture Clock  : \WDT_detect_com_err:TimerUDB:timer_enable\/clock_0
Path slack     : 7773p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:timer_enable\/q       macrocell88   1250   1250   1913  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/main_1  macrocell88   3092   4342   7773  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell88         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:timer_enable\/q
Path End       : \WDT_detect_com_err:TimerUDB:trig_disable\/main_0
Capture Clock  : \WDT_detect_com_err:TimerUDB:trig_disable\/clock_0
Path slack     : 7773p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:timer_enable\/q       macrocell88   1250   1250   1913  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/main_0  macrocell89   3092   4342   7773  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/clock_0          macrocell89         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : cycle_start_sig/main_0
Capture Clock  : cycle_start_sig/clock_0
Path slack     : 7777p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210   5138  RISE       1
cycle_start_sig/main_0                                     macrocell62    3128   4338   7777  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cycle_start_sig/clock_0                                     macrocell62         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:run_mode\/q
Path End       : \WDT_detect_com_err:TimerUDB:timer_enable\/main_2
Capture Clock  : \WDT_detect_com_err:TimerUDB:timer_enable\/clock_0
Path slack     : 8254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:run_mode\/clock_0              macrocell87         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:run_mode\/q           macrocell87   1250   1250   5606  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/main_2  macrocell88   2611   3861   8254  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell88         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:run_mode\/q
Path End       : \WDT_detect_com_err:TimerUDB:trig_disable\/main_1
Capture Clock  : \WDT_detect_com_err:TimerUDB:trig_disable\/clock_0
Path slack     : 8254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:run_mode\/clock_0              macrocell87         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:run_mode\/q           macrocell87   1250   1250   5606  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/main_1  macrocell89   2611   3861   8254  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/clock_0          macrocell89         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:trig_disable\/q
Path End       : \WDT_detect_com_err:TimerUDB:timer_enable\/main_4
Capture Clock  : \WDT_detect_com_err:TimerUDB:timer_enable\/clock_0
Path slack     : 8565p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/clock_0          macrocell89         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:trig_disable\/q       macrocell89   1250   1250   8565  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/main_4  macrocell88   2300   3550   8565  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell88         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:trig_disable\/q
Path End       : \WDT_detect_com_err:TimerUDB:trig_disable\/main_3
Capture Clock  : \WDT_detect_com_err:TimerUDB:trig_disable\/clock_0
Path slack     : 8565p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/clock_0          macrocell89         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:trig_disable\/q       macrocell89   1250   1250   8565  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/main_3  macrocell89   2300   3550   8565  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/clock_0          macrocell89         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : motor0_b(0)_SYNC/out
Path End       : \motor_enc_0:b1\/main_0
Capture Clock  : \motor_enc_0:b1\/clock_0
Path slack     : 8778p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3337
-------------------------------------   ---- 
End-of-path arrival time (ps)           3337
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
motor0_b(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
motor0_b(0)_SYNC/out     synccell      1020   1020   8778  RISE       1
\motor_enc_0:b1\/main_0  macrocell37   2317   3337   8778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b1\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : motor0_a(0)_SYNC/out
Path End       : \motor_enc_0:a1\/main_0
Capture Clock  : \motor_enc_0:a1\/clock_0
Path slack     : 8778p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3337
-------------------------------------   ---- 
End-of-path arrival time (ps)           3337
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
motor0_a(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
motor0_a(0)_SYNC/out     synccell      1020   1020   8778  RISE       1
\motor_enc_0:a1\/main_0  macrocell33   2317   3337   8778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a1\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : motor1_b(0)_SYNC/out
Path End       : \motor_enc_1:b1\/main_0
Capture Clock  : \motor_enc_1:b1\/clock_0
Path slack     : 8790p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           3325
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
motor1_b(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
motor1_b(0)_SYNC/out     synccell      1020   1020   8790  RISE       1
\motor_enc_1:b1\/main_0  macrocell51   2305   3325   8790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b1\/clock_0                                   macrocell51         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : motor1_a(0)_SYNC/out
Path End       : \motor_enc_1:a1\/main_0
Capture Clock  : \motor_enc_1:a1\/clock_0
Path slack     : 8795p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3320
-------------------------------------   ---- 
End-of-path arrival time (ps)           3320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
motor1_a(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
motor1_a(0)_SYNC/out     synccell      1020   1020   8795  RISE       1
\motor_enc_1:a1\/main_0  macrocell47   2300   3320   8795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a1\/clock_0                                   macrocell47         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC_2/out
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clk_en
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 9244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC_2/clock                                   synccell            0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
SubCycleClk__SYNC_2/out                               synccell         1020   1020   9244  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clk_en  datapathcell15   3261   4281   9244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC_2/out
Path End       : \WDT_detect_com_err:TimerUDB:run_mode\/clk_en
Capture Clock  : \WDT_detect_com_err:TimerUDB:run_mode\/clock_0
Path slack     : 9244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC_2/clock                                   synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
SubCycleClk__SYNC_2/out                        synccell      1020   1020   9244  RISE       1
\WDT_detect_com_err:TimerUDB:run_mode\/clk_en  macrocell87   3261   4281   9244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:run_mode\/clock_0              macrocell87         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC_2/out
Path End       : \WDT_detect_com_err:TimerUDB:timer_enable\/clk_en
Capture Clock  : \WDT_detect_com_err:TimerUDB:timer_enable\/clock_0
Path slack     : 9244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC_2/clock                                   synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
SubCycleClk__SYNC_2/out                            synccell      1020   1020   9244  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clk_en  macrocell88   3261   4281   9244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell88         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC_2/out
Path End       : \WDT_detect_com_err:TimerUDB:trig_disable\/clk_en
Capture Clock  : \WDT_detect_com_err:TimerUDB:trig_disable\/clock_0
Path slack     : 9244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC_2/clock                                   synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
SubCycleClk__SYNC_2/out                            synccell      1020   1020   9244  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/clk_en  macrocell89   3261   4281   9244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/clock_0          macrocell89         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC_2/out
Path End       : \WDT_detect_com_err:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \WDT_detect_com_err:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9262p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC_2/clock                                   synccell            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
SubCycleClk__SYNC_2/out                             synccell       1020   1020   9244  RISE       1
\WDT_detect_com_err:TimerUDB:rstSts:stsreg\/clk_en  statusicell5   3243   4263   9262  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:rstSts:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC_2/out
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clk_en
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9262p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC_2/clock                                   synccell            0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
SubCycleClk__SYNC_2/out                               synccell         1020   1020   9244  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clk_en  datapathcell16   3243   4263   9262  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock         datapathcell16      0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC/out
Path End       : \Timer_cycle:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \Timer_cycle:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9585p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
SubCycleClk__SYNC/out                        synccell       1020   1020   9585  RISE       1
\Timer_cycle:TimerUDB:rstSts:stsreg\/clk_en  statusicell2   2920   3940   9585  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:rstSts:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC/out
Path End       : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/clk_en
Capture Clock  : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9585p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
SubCycleClk__SYNC/out                         synccell        1020   1020   9585  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/clk_en  datapathcell7   2920   3940   9585  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC/out
Path End       : cycle_start_sig/clk_en
Capture Clock  : cycle_start_sig/clock_0
Path slack     : 9585p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
SubCycleClk__SYNC/out   synccell      1020   1020   9585  RISE       1
cycle_start_sig/clk_en  macrocell62   2920   3940   9585  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cycle_start_sig/clock_0                                     macrocell62         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC_1/out
Path End       : \Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 9598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC_1/clock                                   synccell            0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
SubCycleClk__SYNC_1/out                                 synccell       1020   1020   9598  RISE       1
\Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell3   2907   3927   9598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC_3/out
Path End       : \WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 10191p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3334
-------------------------------------   ---- 
End-of-path arrival time (ps)           3334
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC_3/clock                                   synccell            0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
SubCycleClk__SYNC_3/out                                        synccell       1020   1020  10191  RISE       1
\WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell7   2314   3334  10191  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_2:up_pulse\/main_3
Capture Clock  : \motor_enc_2:up_pulse\/clock_0
Path slack     : 11469p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16271
-------------------------------------   ----- 
End-of-path arrival time (ps)           16271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q             macrocell73   1250   1250  11469  RISE       1
\motor_enc_2:b_sync_c\/main_1  macrocell16   8988  10238  11469  RISE       1
\motor_enc_2:b_sync_c\/q       macrocell16   3350  13588  11469  RISE       1
\motor_enc_2:up_pulse\/main_3  macrocell77   2682  16271  11469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:up_pulse\/clock_0                             macrocell77         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_2:down_pulse\/main_3
Capture Clock  : \motor_enc_2:down_pulse\/clock_0
Path slack     : 11474p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16266
-------------------------------------   ----- 
End-of-path arrival time (ps)           16266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q               macrocell73   1250   1250  11469  RISE       1
\motor_enc_2:b_sync_c\/main_1    macrocell16   8988  10238  11469  RISE       1
\motor_enc_2:b_sync_c\/q         macrocell16   3350  13588  11469  RISE       1
\motor_enc_2:down_pulse\/main_3  macrocell78   2678  16266  11474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:down_pulse\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_2:up_pulse\/main_1
Capture Clock  : \motor_enc_2:up_pulse\/clock_0
Path slack     : 11981p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15759
-------------------------------------   ----- 
End-of-path arrival time (ps)           15759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q             macrocell73   1250   1250  11469  RISE       1
\motor_enc_2:a_sync_c\/main_1  macrocell15   8099   9349  11981  RISE       1
\motor_enc_2:a_sync_c\/q       macrocell15   3350  12699  11981  RISE       1
\motor_enc_2:up_pulse\/main_1  macrocell77   3060  15759  11981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:up_pulse\/clock_0                             macrocell77         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_2:down_pulse\/main_1
Capture Clock  : \motor_enc_2:down_pulse\/clock_0
Path slack     : 11988p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15752
-------------------------------------   ----- 
End-of-path arrival time (ps)           15752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q               macrocell73   1250   1250  11469  RISE       1
\motor_enc_2:a_sync_c\/main_1    macrocell15   8099   9349  11981  RISE       1
\motor_enc_2:a_sync_c\/q         macrocell15   3350  12699  11981  RISE       1
\motor_enc_2:down_pulse\/main_1  macrocell78   3053  15752  11988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:down_pulse\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_3:down_pulse\/main_3
Capture Clock  : \motor_enc_3:down_pulse\/clock_0
Path slack     : 12228p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15512
-------------------------------------   ----- 
End-of-path arrival time (ps)           15512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q               macrocell72   1250   1250  12228  RISE       1
\motor_enc_3:b_sync_c\/main_0    macrocell18   7823   9073  12228  RISE       1
\motor_enc_3:b_sync_c\/q         macrocell18   3350  12423  12228  RISE       1
\motor_enc_3:down_pulse\/main_3  macrocell84   3089  15512  12228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:down_pulse\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_3:up_pulse\/main_3
Capture Clock  : \motor_enc_3:up_pulse\/clock_0
Path slack     : 12238p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15502
-------------------------------------   ----- 
End-of-path arrival time (ps)           15502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q             macrocell72   1250   1250  12228  RISE       1
\motor_enc_3:b_sync_c\/main_0  macrocell18   7823   9073  12228  RISE       1
\motor_enc_3:b_sync_c\/q       macrocell18   3350  12423  12228  RISE       1
\motor_enc_3:up_pulse\/main_3  macrocell83   3079  15502  12238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:up_pulse\/clock_0                             macrocell83         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_3:down_pulse\/main_1
Capture Clock  : \motor_enc_3:down_pulse\/clock_0
Path slack     : 12241p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15499
-------------------------------------   ----- 
End-of-path arrival time (ps)           15499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q               macrocell72   1250   1250  12228  RISE       1
\motor_enc_3:a_sync_c\/main_0    macrocell17   7803   9053  12241  RISE       1
\motor_enc_3:a_sync_c\/q         macrocell17   3350  12403  12241  RISE       1
\motor_enc_3:down_pulse\/main_1  macrocell84   3096  15499  12241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:down_pulse\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_3:up_pulse\/main_1
Capture Clock  : \motor_enc_3:up_pulse\/clock_0
Path slack     : 12252p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15488
-------------------------------------   ----- 
End-of-path arrival time (ps)           15488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q             macrocell72   1250   1250  12228  RISE       1
\motor_enc_3:a_sync_c\/main_0  macrocell17   7803   9053  12241  RISE       1
\motor_enc_3:a_sync_c\/q       macrocell17   3350  12403  12241  RISE       1
\motor_enc_3:up_pulse\/main_1  macrocell83   3085  15488  12252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:up_pulse\/clock_0                             macrocell83         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b1\/q
Path End       : \motor_enc_1:up_pulse\/main_3
Capture Clock  : \motor_enc_1:up_pulse\/clock_0
Path slack     : 12885p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14855
-------------------------------------   ----- 
End-of-path arrival time (ps)           14855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b1\/clock_0                                   macrocell51         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b1\/q             macrocell51   1250   1250  12885  RISE       1
\motor_enc_1:b_sync_c\/main_0  macrocell4    7007   8257  12885  RISE       1
\motor_enc_1:b_sync_c\/q       macrocell4    3350  11607  12885  RISE       1
\motor_enc_1:up_pulse\/main_3  macrocell56   3247  14855  12885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:up_pulse\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b1\/q
Path End       : \motor_enc_1:down_pulse\/main_3
Capture Clock  : \motor_enc_1:down_pulse\/clock_0
Path slack     : 12895p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14845
-------------------------------------   ----- 
End-of-path arrival time (ps)           14845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b1\/clock_0                                   macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b1\/q               macrocell51   1250   1250  12885  RISE       1
\motor_enc_1:b_sync_c\/main_0    macrocell4    7007   8257  12885  RISE       1
\motor_enc_1:b_sync_c\/q         macrocell4    3350  11607  12885  RISE       1
\motor_enc_1:down_pulse\/main_3  macrocell57   3238  14845  12895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:down_pulse\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:re_load_pulse\/q
Path End       : \motor_enc_3:motor_enc:u1\/ci
Capture Clock  : \motor_enc_3:motor_enc:u1\/clock
Path slack     : 13936p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27020

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13084
-------------------------------------   ----- 
End-of-path arrival time (ps)           13084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_pulse\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_3:re_load_pulse\/q         macrocell85      1250   1250  13936  RISE       1
\motor_enc_3:motor_enc:u0\/cs_addr_2  datapathcell12   6704   7954  13936  RISE       1
\motor_enc_3:motor_enc:u0\/co_msb     datapathcell12   5130  13084  13936  RISE       1
\motor_enc_3:motor_enc:u1\/ci         datapathcell13      0  13084  13936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:motor_enc:u1\/clock                           datapathcell13      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_PWM:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_PWM:TimerUDB:rstSts:stsreg\/clock
Path slack     : 15287p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         30750

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15463
-------------------------------------   ----- 
End-of-path arrival time (ps)           15463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  15287  RISE       1
\Timer_PWM:TimerUDB:status_tc\/main_0                    macrocell5     8577   9787  15287  RISE       1
\Timer_PWM:TimerUDB:status_tc\/q                         macrocell5     3350  13137  15287  RISE       1
\Timer_PWM:TimerUDB:rstSts:stsreg\/status_0              statusicell1   2327  15463  15287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_PWM:TimerUDB:rstSts:stsreg\/clock                   statusicell1        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_PWM:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_PWM:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 15375p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9815
-------------------------------------   ---- 
End-of-path arrival time (ps)           9815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  15287  RISE       1
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell5   8605   9815  15375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a1\/q
Path End       : \motor_enc_1:down_pulse\/main_1
Capture Clock  : \motor_enc_1:down_pulse\/clock_0
Path slack     : 15718p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12022
-------------------------------------   ----- 
End-of-path arrival time (ps)           12022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a1\/clock_0                                   macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a1\/q               macrocell47   1250   1250  15718  RISE       1
\motor_enc_1:a_sync_c\/main_0    macrocell3    4324   5574  15718  RISE       1
\motor_enc_1:a_sync_c\/q         macrocell3    3350   8924  15718  RISE       1
\motor_enc_1:down_pulse\/main_1  macrocell57   3098  12022  15718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:down_pulse\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a1\/q
Path End       : \motor_enc_1:up_pulse\/main_1
Capture Clock  : \motor_enc_1:up_pulse\/clock_0
Path slack     : 15729p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12011
-------------------------------------   ----- 
End-of-path arrival time (ps)           12011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a1\/clock_0                                   macrocell47         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a1\/q             macrocell47   1250   1250  15718  RISE       1
\motor_enc_1:a_sync_c\/main_0  macrocell3    4324   5574  15718  RISE       1
\motor_enc_1:a_sync_c\/q       macrocell3    3350   8924  15718  RISE       1
\motor_enc_1:up_pulse\/main_1  macrocell56   3087  12011  15729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:up_pulse\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a_sync\/q
Path End       : \motor_enc_0:up_pulse\/main_1
Capture Clock  : \motor_enc_0:up_pulse\/clock_0
Path slack     : 15883p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11857
-------------------------------------   ----- 
End-of-path arrival time (ps)           11857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a_sync\/clock_0                               macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a_sync\/q         macrocell36   1250   1250  15883  RISE       1
\motor_enc_0:a_sync_c\/main_3  macrocell1    4474   5724  15883  RISE       1
\motor_enc_0:a_sync_c\/q       macrocell1    3350   9074  15883  RISE       1
\motor_enc_0:up_pulse\/main_1  macrocell44   2783  11857  15883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:up_pulse\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a_sync\/q
Path End       : \motor_enc_0:down_pulse\/main_1
Capture Clock  : \motor_enc_0:down_pulse\/clock_0
Path slack     : 15901p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11839
-------------------------------------   ----- 
End-of-path arrival time (ps)           11839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a_sync\/clock_0                               macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a_sync\/q           macrocell36   1250   1250  15883  RISE       1
\motor_enc_0:a_sync_c\/main_3    macrocell1    4474   5724  15883  RISE       1
\motor_enc_0:a_sync_c\/q         macrocell1    3350   9074  15883  RISE       1
\motor_enc_0:down_pulse\/main_1  macrocell45   2765  11839  15901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:down_pulse\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b3\/q
Path End       : \motor_enc_0:down_pulse\/main_3
Capture Clock  : \motor_enc_0:down_pulse\/clock_0
Path slack     : 16833p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10907
-------------------------------------   ----- 
End-of-path arrival time (ps)           10907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b3\/clock_0                                   macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b3\/q               macrocell39   1250   1250  16833  RISE       1
\motor_enc_0:b_sync_c\/main_2    macrocell2    3211   4461  16833  RISE       1
\motor_enc_0:b_sync_c\/q         macrocell2    3350   7811  16833  RISE       1
\motor_enc_0:down_pulse\/main_3  macrocell45   3096  10907  16833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:down_pulse\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b3\/q
Path End       : \motor_enc_0:up_pulse\/main_3
Capture Clock  : \motor_enc_0:up_pulse\/clock_0
Path slack     : 16837p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10903
-------------------------------------   ----- 
End-of-path arrival time (ps)           10903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b3\/clock_0                                   macrocell39         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b3\/q             macrocell39   1250   1250  16833  RISE       1
\motor_enc_0:b_sync_c\/main_2  macrocell2    3211   4461  16833  RISE       1
\motor_enc_0:b_sync_c\/q       macrocell2    3350   7811  16833  RISE       1
\motor_enc_0:up_pulse\/main_3  macrocell44   3093  10903  16837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:up_pulse\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_2:re_load_sync\/main_0
Capture Clock  : \motor_enc_2:re_load_sync\/clock_0
Path slack     : 16943p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10797
-------------------------------------   ----- 
End-of-path arrival time (ps)           10797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q           macrocell41   1250   1250  16943  RISE       1
\motor_enc_2:re_load_sync\/main_0  macrocell76   9547  10797  16943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_sync\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_2:re_load_pulse\/main_0
Capture Clock  : \motor_enc_2:re_load_pulse\/clock_0
Path slack     : 16952p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10788
-------------------------------------   ----- 
End-of-path arrival time (ps)           10788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q            macrocell41   1250   1250  16943  RISE       1
\motor_enc_2:re_load_pulse\/main_0  macrocell79   9538  10788  16952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_pulse\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:re_load_pulse\/q
Path End       : \motor_enc_1:motor_enc:u1\/ci
Capture Clock  : \motor_enc_1:motor_enc:u1\/clock
Path slack     : 17014p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27020

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10006
-------------------------------------   ----- 
End-of-path arrival time (ps)           10006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_pulse\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_1:re_load_pulse\/q         macrocell58     1250   1250  17014  RISE       1
\motor_enc_1:motor_enc:u0\/cs_addr_2  datapathcell3   3626   4876  17014  RISE       1
\motor_enc_1:motor_enc:u0\/co_msb     datapathcell3   5130  10006  17014  RISE       1
\motor_enc_1:motor_enc:u1\/ci         datapathcell4      0  10006  17014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:motor_enc:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:up_pulse\/q
Path End       : \motor_enc_2:motor_enc:u1\/ci
Capture Clock  : \motor_enc_2:motor_enc:u1\/clock
Path slack     : 17157p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27020

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9863
-------------------------------------   ---- 
End-of-path arrival time (ps)           9863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:up_pulse\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_2:up_pulse\/q              macrocell77      1250   1250  17157  RISE       1
\motor_enc_2:motor_enc:u0\/cs_addr_0  datapathcell10   3483   4733  17157  RISE       1
\motor_enc_2:motor_enc:u0\/co_msb     datapathcell10   5130   9863  17157  RISE       1
\motor_enc_2:motor_enc:u1\/ci         datapathcell11      0   9863  17157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:motor_enc:u1\/clock                           datapathcell11      0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:re_load_pulse\/q
Path End       : \motor_enc_3:motor_enc:u1\/cs_addr_2
Capture Clock  : \motor_enc_3:motor_enc:u1\/clock
Path slack     : 17233p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7957
-------------------------------------   ---- 
End-of-path arrival time (ps)           7957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_pulse\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_3:re_load_pulse\/q         macrocell85      1250   1250  13936  RISE       1
\motor_enc_3:motor_enc:u1\/cs_addr_2  datapathcell13   6707   7957  17233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:motor_enc:u1\/clock                           datapathcell13      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:re_load_pulse\/q
Path End       : \motor_enc_3:motor_enc:u0\/cs_addr_2
Capture Clock  : \motor_enc_3:motor_enc:u0\/clock
Path slack     : 17236p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7954
-------------------------------------   ---- 
End-of-path arrival time (ps)           7954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_pulse\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_3:re_load_pulse\/q         macrocell85      1250   1250  13936  RISE       1
\motor_enc_3:motor_enc:u0\/cs_addr_2  datapathcell12   6704   7954  17236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:motor_enc:u0\/clock                           datapathcell12      0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load2\/q
Path End       : \motor_enc_2:re_load_sync\/main_1
Capture Clock  : \motor_enc_2:re_load_sync\/clock_0
Path slack     : 17451p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10289
-------------------------------------   ----- 
End-of-path arrival time (ps)           10289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load2\/q           macrocell42   1250   1250  17451  RISE       1
\motor_enc_2:re_load_sync\/main_1  macrocell76   9039  10289  17451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_sync\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load2\/q
Path End       : \motor_enc_2:re_load_pulse\/main_1
Capture Clock  : \motor_enc_2:re_load_pulse\/clock_0
Path slack     : 17462p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10278
-------------------------------------   ----- 
End-of-path arrival time (ps)           10278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load2\/q            macrocell42   1250   1250  17451  RISE       1
\motor_enc_2:re_load_pulse\/main_1  macrocell79   9028  10278  17462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_pulse\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load2\/q
Path End       : \motor_enc_3:re_load_sync\/main_1
Capture Clock  : \motor_enc_3:re_load_sync\/clock_0
Path slack     : 17538p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10202
-------------------------------------   ----- 
End-of-path arrival time (ps)           10202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load2\/q           macrocell42   1250   1250  17451  RISE       1
\motor_enc_3:re_load_sync\/main_1  macrocell82   8952  10202  17538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_sync\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:up_pulse\/q
Path End       : \motor_enc_0:motor_enc:u1\/ci
Capture Clock  : \motor_enc_0:motor_enc:u1\/clock
Path slack     : 17835p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27020

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:up_pulse\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_0:up_pulse\/q              macrocell44     1250   1250  17835  RISE       1
\motor_enc_0:motor_enc:u0\/cs_addr_0  datapathcell1   2805   4055  17835  RISE       1
\motor_enc_0:motor_enc:u0\/co_msb     datapathcell1   5130   9185  17835  RISE       1
\motor_enc_0:motor_enc:u1\/ci         datapathcell2      0   9185  17835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:motor_enc:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_3:re_load_pulse\/main_0
Capture Clock  : \motor_enc_3:re_load_pulse\/clock_0
Path slack     : 18003p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9737
-------------------------------------   ---- 
End-of-path arrival time (ps)           9737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q            macrocell41   1250   1250  16943  RISE       1
\motor_enc_3:re_load_pulse\/main_0  macrocell85   8487   9737  18003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_pulse\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_3:re_load_sync\/main_0
Capture Clock  : \motor_enc_3:re_load_sync\/clock_0
Path slack     : 18009p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9731
-------------------------------------   ---- 
End-of-path arrival time (ps)           9731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q           macrocell41   1250   1250  16943  RISE       1
\motor_enc_3:re_load_sync\/main_0  macrocell82   8481   9731  18009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_sync\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_2:a3\/main_0
Capture Clock  : \motor_enc_2:a3\/clock_0
Path slack     : 18078p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9662
-------------------------------------   ---- 
End-of-path arrival time (ps)           9662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell72         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q       macrocell72   1250   1250  12228  RISE       1
\motor_enc_2:a3\/main_0  macrocell73   8412   9662  18078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load2\/q
Path End       : \motor_enc_3:re_load_pulse\/main_1
Capture Clock  : \motor_enc_3:re_load_pulse\/clock_0
Path slack     : 18107p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9633
-------------------------------------   ---- 
End-of-path arrival time (ps)           9633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load2\/q            macrocell42   1250   1250  17451  RISE       1
\motor_enc_3:re_load_pulse\/main_1  macrocell85   8383   9633  18107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_pulse\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_2:a_sync\/main_1
Capture Clock  : \motor_enc_2:a_sync\/clock_0
Path slack     : 18400p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9340
-------------------------------------   ---- 
End-of-path arrival time (ps)           9340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell73         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q           macrocell73   1250   1250  11469  RISE       1
\motor_enc_2:a_sync\/main_1  macrocell74   8090   9340  18400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a_sync\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_2:b_sync\/main_1
Capture Clock  : \motor_enc_2:b_sync\/clock_0
Path slack     : 18400p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9340
-------------------------------------   ---- 
End-of-path arrival time (ps)           9340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell73         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q           macrocell73   1250   1250  11469  RISE       1
\motor_enc_2:b_sync\/main_1  macrocell75   8090   9340  18400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:b_sync\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b1\/q
Path End       : \motor_enc_1:b_sync\/main_0
Capture Clock  : \motor_enc_1:b_sync\/clock_0
Path slack     : 18567p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9173
-------------------------------------   ---- 
End-of-path arrival time (ps)           9173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b1\/clock_0                                   macrocell51         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b1\/q           macrocell51   1250   1250  12885  RISE       1
\motor_enc_1:b_sync\/main_0  macrocell54   7923   9173  18567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b_sync\/clock_0                               macrocell54         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_3:b_sync\/main_0
Capture Clock  : \motor_enc_3:b_sync\/clock_0
Path slack     : 18668p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9072
-------------------------------------   ---- 
End-of-path arrival time (ps)           9072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell72         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q           macrocell72   1250   1250  12228  RISE       1
\motor_enc_3:b_sync\/main_0  macrocell81   7822   9072  18668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:b_sync\/clock_0                               macrocell81         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_3:a_sync\/main_0
Capture Clock  : \motor_enc_3:a_sync\/clock_0
Path slack     : 18679p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9061
-------------------------------------   ---- 
End-of-path arrival time (ps)           9061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell72         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q           macrocell72   1250   1250  12228  RISE       1
\motor_enc_3:a_sync\/main_0  macrocell80   7811   9061  18679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:a_sync\/clock_0                               macrocell80         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_PWM:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : Net_2112/main_1
Capture Clock  : Net_2112/clock_0
Path slack     : 18743p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell5   2290   2290  18743  RISE       1
Net_2112/main_1                              macrocell59     6707   8997  18743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_0:re_load_sync\/main_0
Capture Clock  : \motor_enc_0:re_load_sync\/clock_0
Path slack     : 19072p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8668
-------------------------------------   ---- 
End-of-path arrival time (ps)           8668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q           macrocell41   1250   1250  16943  RISE       1
\motor_enc_0:re_load_sync\/main_0  macrocell43   7418   8668  19072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_sync\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_0:re_load_pulse\/main_0
Capture Clock  : \motor_enc_0:re_load_pulse\/clock_0
Path slack     : 19088p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q            macrocell41   1250   1250  16943  RISE       1
\motor_enc_0:re_load_pulse\/main_0  macrocell46   7402   8652  19088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_pulse\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\/cl0_comb
Path End       : Net_2339/main_1
Capture Clock  : Net_2339/clock_0
Path slack     : 19119p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8621
-------------------------------------   ---- 
End-of-path arrival time (ps)           8621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\/cl0_comb  datapathcell14   2510   2510  19119  RISE       1
Net_2339/main_1                                      macrocell86      6111   8621  19119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2339/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_PWM:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_PWM:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_PWM:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 19350p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5840
-------------------------------------   ---- 
End-of-path arrival time (ps)           5840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell5   2290   2290  18743  RISE       1
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell5   3550   5840  19350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load2\/q
Path End       : \motor_enc_0:re_load_sync\/main_1
Capture Clock  : \motor_enc_0:re_load_sync\/clock_0
Path slack     : 19664p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load2\/q           macrocell42   1250   1250  17451  RISE       1
\motor_enc_0:re_load_sync\/main_1  macrocell43   6826   8076  19664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_sync\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load2\/q
Path End       : \motor_enc_0:re_load_pulse\/main_1
Capture Clock  : \motor_enc_0:re_load_pulse\/clock_0
Path slack     : 19680p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8060
-------------------------------------   ---- 
End-of-path arrival time (ps)           8060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load2\/q            macrocell42   1250   1250  17451  RISE       1
\motor_enc_0:re_load_pulse\/main_1  macrocell46   6810   8060  19680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_pulse\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:re_load_pulse\/q
Path End       : \motor_enc_1:motor_enc:u1\/cs_addr_2
Capture Clock  : \motor_enc_1:motor_enc:u1\/clock
Path slack     : 19764p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_pulse\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_1:re_load_pulse\/q         macrocell58     1250   1250  17014  RISE       1
\motor_enc_1:motor_enc:u1\/cs_addr_2  datapathcell4   4176   5426  19764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:motor_enc:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:up_pulse\/q
Path End       : \motor_enc_2:motor_enc:u1\/cs_addr_0
Capture Clock  : \motor_enc_2:motor_enc:u1\/clock
Path slack     : 19936p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:up_pulse\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_2:up_pulse\/q              macrocell77      1250   1250  17157  RISE       1
\motor_enc_2:motor_enc:u1\/cs_addr_0  datapathcell11   4004   5254  19936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:motor_enc:u1\/clock                           datapathcell11      0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:re_load_pulse\/q
Path End       : \motor_enc_1:motor_enc:u0\/cs_addr_2
Capture Clock  : \motor_enc_1:motor_enc:u0\/clock
Path slack     : 20314p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_pulse\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_1:re_load_pulse\/q         macrocell58     1250   1250  17014  RISE       1
\motor_enc_1:motor_enc:u0\/cs_addr_2  datapathcell3   3626   4876  20314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:motor_enc:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b1\/q
Path End       : \motor_enc_1:b2\/main_0
Capture Clock  : \motor_enc_1:b2\/clock_0
Path slack     : 20410p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7330
-------------------------------------   ---- 
End-of-path arrival time (ps)           7330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b1\/clock_0                                   macrocell51         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b1\/q       macrocell51   1250   1250  12885  RISE       1
\motor_enc_1:b2\/main_0  macrocell52   6080   7330  20410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b2\/clock_0                                   macrocell52         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:up_pulse\/q
Path End       : \motor_enc_2:motor_enc:u0\/cs_addr_0
Capture Clock  : \motor_enc_2:motor_enc:u0\/clock
Path slack     : 20457p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:up_pulse\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_2:up_pulse\/q              macrocell77      1250   1250  17157  RISE       1
\motor_enc_2:motor_enc:u0\/cs_addr_0  datapathcell10   3483   4733  20457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:motor_enc:u0\/clock                           datapathcell10      0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_1:re_load_pulse\/main_0
Capture Clock  : \motor_enc_1:re_load_pulse\/clock_0
Path slack     : 20484p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q            macrocell41   1250   1250  16943  RISE       1
\motor_enc_1:re_load_pulse\/main_0  macrocell58   6006   7256  20484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_pulse\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_1:re_load_sync\/main_0
Capture Clock  : \motor_enc_1:re_load_sync\/clock_0
Path slack     : 20497p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7243
-------------------------------------   ---- 
End-of-path arrival time (ps)           7243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q           macrocell41   1250   1250  16943  RISE       1
\motor_enc_1:re_load_sync\/main_0  macrocell55   5993   7243  20497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_sync\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load2\/q
Path End       : \motor_enc_1:re_load_sync\/main_1
Capture Clock  : \motor_enc_1:re_load_sync\/clock_0
Path slack     : 20615p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7125
-------------------------------------   ---- 
End-of-path arrival time (ps)           7125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load2\/q           macrocell42   1250   1250  17451  RISE       1
\motor_enc_1:re_load_sync\/main_1  macrocell55   5875   7125  20615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_sync\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:down_pulse\/q
Path End       : \motor_enc_1:motor_enc:u1\/cs_addr_1
Capture Clock  : \motor_enc_1:motor_enc:u1\/clock
Path slack     : 21134p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:down_pulse\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_1:down_pulse\/q            macrocell57     1250   1250  17847  RISE       1
\motor_enc_1:motor_enc:u1\/cs_addr_1  datapathcell4   2806   4056  21134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:motor_enc:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:up_pulse\/q
Path End       : \motor_enc_0:motor_enc:u0\/cs_addr_0
Capture Clock  : \motor_enc_0:motor_enc:u0\/clock
Path slack     : 21135p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:up_pulse\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_0:up_pulse\/q              macrocell44     1250   1250  17835  RISE       1
\motor_enc_0:motor_enc:u0\/cs_addr_0  datapathcell1   2805   4055  21135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:motor_enc:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:down_pulse\/q
Path End       : \motor_enc_0:motor_enc:u0\/cs_addr_1
Capture Clock  : \motor_enc_0:motor_enc:u0\/clock
Path slack     : 21139p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:down_pulse\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_0:down_pulse\/q            macrocell45     1250   1250  17839  RISE       1
\motor_enc_0:motor_enc:u0\/cs_addr_1  datapathcell1   2801   4051  21139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:motor_enc:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b_sync\/q
Path End       : \motor_enc_1:down_pulse\/main_2
Capture Clock  : \motor_enc_1:down_pulse\/clock_0
Path slack     : 21140p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6600
-------------------------------------   ---- 
End-of-path arrival time (ps)           6600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b_sync\/clock_0                               macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b_sync\/q           macrocell54   1250   1250  16056  RISE       1
\motor_enc_1:down_pulse\/main_2  macrocell57   5350   6600  21140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:down_pulse\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b_sync\/q
Path End       : \motor_enc_1:up_pulse\/main_2
Capture Clock  : \motor_enc_1:up_pulse\/clock_0
Path slack     : 21146p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6594
-------------------------------------   ---- 
End-of-path arrival time (ps)           6594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b_sync\/clock_0                               macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b_sync\/q         macrocell54   1250   1250  16056  RISE       1
\motor_enc_1:up_pulse\/main_2  macrocell56   5344   6594  21146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:up_pulse\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:down_pulse\/q
Path End       : \motor_enc_0:motor_enc:u1\/cs_addr_1
Capture Clock  : \motor_enc_0:motor_enc:u1\/clock
Path slack     : 21147p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:down_pulse\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_0:down_pulse\/q            macrocell45     1250   1250  17839  RISE       1
\motor_enc_0:motor_enc:u1\/cs_addr_1  datapathcell2   2793   4043  21147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:motor_enc:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:down_pulse\/q
Path End       : \motor_enc_1:motor_enc:u0\/cs_addr_1
Capture Clock  : \motor_enc_1:motor_enc:u0\/clock
Path slack     : 21147p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:down_pulse\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_1:down_pulse\/q            macrocell57     1250   1250  17847  RISE       1
\motor_enc_1:motor_enc:u0\/cs_addr_1  datapathcell3   2793   4043  21147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:motor_enc:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:up_pulse\/q
Path End       : \motor_enc_0:motor_enc:u1\/cs_addr_0
Capture Clock  : \motor_enc_0:motor_enc:u1\/clock
Path slack     : 21152p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:up_pulse\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_0:up_pulse\/q              macrocell44     1250   1250  17835  RISE       1
\motor_enc_0:motor_enc:u1\/cs_addr_0  datapathcell2   2788   4038  21152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:motor_enc:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a2\/q
Path End       : \motor_enc_1:a3\/main_0
Capture Clock  : \motor_enc_1:a3\/clock_0
Path slack     : 21174p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6566
-------------------------------------   ---- 
End-of-path arrival time (ps)           6566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a2\/clock_0                                   macrocell48         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a2\/q       macrocell48   1250   1250  16220  RISE       1
\motor_enc_1:a3\/main_0  macrocell49   5316   6566  21174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a3\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : Net_2339/clk_en
Capture Clock  : Net_2339/clock_0
Path slack     : 21178p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2112/q       macrocell59   1250   1250  21178  RISE       1
Net_2339/clk_en  macrocell86   6722   7972  21178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2339/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_2112/main_0
Capture Clock  : Net_2112/clock_0
Path slack     : 21185p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  15287  RISE       1
Net_2112/main_0                                          macrocell59    5345   6555  21185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load2\/q
Path End       : \motor_enc_1:re_load_pulse\/main_1
Capture Clock  : \motor_enc_1:re_load_pulse\/clock_0
Path slack     : 21188p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load2\/q            macrocell42   1250   1250  17451  RISE       1
\motor_enc_1:re_load_pulse\/main_1  macrocell58   5302   6552  21188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_pulse\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b2\/q
Path End       : \motor_enc_1:b3\/main_0
Capture Clock  : \motor_enc_1:b3\/clock_0
Path slack     : 21197p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b2\/clock_0                                   macrocell52         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b2\/q       macrocell52   1250   1250  16985  RISE       1
\motor_enc_1:b3\/main_0  macrocell53   5293   6543  21197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b3\/clock_0                                   macrocell53         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:down_pulse\/q
Path End       : \motor_enc_2:motor_enc:u0\/cs_addr_1
Capture Clock  : \motor_enc_2:motor_enc:u0\/clock
Path slack     : 21223p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3967
-------------------------------------   ---- 
End-of-path arrival time (ps)           3967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:down_pulse\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_2:down_pulse\/q            macrocell78      1250   1250  17923  RISE       1
\motor_enc_2:motor_enc:u0\/cs_addr_1  datapathcell10   2717   3967  21223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:motor_enc:u0\/clock                           datapathcell10      0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:down_pulse\/q
Path End       : \motor_enc_2:motor_enc:u1\/cs_addr_1
Capture Clock  : \motor_enc_2:motor_enc:u1\/clock
Path slack     : 21227p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           3963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:down_pulse\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_2:down_pulse\/q            macrocell78      1250   1250  17923  RISE       1
\motor_enc_2:motor_enc:u1\/cs_addr_1  datapathcell11   2713   3963  21227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:motor_enc:u1\/clock                           datapathcell11      0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a_sync\/q
Path End       : \motor_enc_1:down_pulse\/main_0
Capture Clock  : \motor_enc_1:down_pulse\/clock_0
Path slack     : 21238p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6502
-------------------------------------   ---- 
End-of-path arrival time (ps)           6502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a_sync\/clock_0                               macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a_sync\/q           macrocell50   1250   1250  16443  RISE       1
\motor_enc_1:down_pulse\/main_0  macrocell57   5252   6502  21238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:down_pulse\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a_sync\/q
Path End       : \motor_enc_1:up_pulse\/main_0
Capture Clock  : \motor_enc_1:up_pulse\/clock_0
Path slack     : 21244p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a_sync\/clock_0                               macrocell50         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a_sync\/q         macrocell50   1250   1250  16443  RISE       1
\motor_enc_1:up_pulse\/main_0  macrocell56   5246   6496  21244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:up_pulse\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:a_sync\/q
Path End       : \motor_enc_3:up_pulse\/main_0
Capture Clock  : \motor_enc_3:up_pulse\/clock_0
Path slack     : 21259p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:a_sync\/clock_0                               macrocell80         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_3:a_sync\/q         macrocell80   1250   1250  17257  RISE       1
\motor_enc_3:up_pulse\/main_0  macrocell83   5231   6481  21259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:up_pulse\/clock_0                             macrocell83         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load_pulse\/q
Path End       : \motor_enc_0:motor_enc:u0\/cs_addr_2
Capture Clock  : \motor_enc_0:motor_enc:u0\/clock
Path slack     : 21313p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_pulse\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_0:re_load_pulse\/q         macrocell46     1250   1250  18013  RISE       1
\motor_enc_0:motor_enc:u0\/cs_addr_2  datapathcell1   2627   3877  21313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:motor_enc:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load_pulse\/q
Path End       : \motor_enc_0:motor_enc:u1\/cs_addr_2
Capture Clock  : \motor_enc_0:motor_enc:u1\/clock
Path slack     : 21315p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_pulse\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_0:re_load_pulse\/q         macrocell46     1250   1250  18013  RISE       1
\motor_enc_0:motor_enc:u1\/cs_addr_2  datapathcell2   2625   3875  21315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:motor_enc:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:down_pulse\/q
Path End       : \motor_enc_3:motor_enc:u0\/cs_addr_1
Capture Clock  : \motor_enc_3:motor_enc:u0\/clock
Path slack     : 21323p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:down_pulse\/clock_0                           macrocell84         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_3:down_pulse\/q            macrocell84      1250   1250  18023  RISE       1
\motor_enc_3:motor_enc:u0\/cs_addr_1  datapathcell12   2617   3867  21323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:motor_enc:u0\/clock                           datapathcell12      0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:down_pulse\/q
Path End       : \motor_enc_3:motor_enc:u1\/cs_addr_1
Capture Clock  : \motor_enc_3:motor_enc:u1\/clock
Path slack     : 21324p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:down_pulse\/clock_0                           macrocell84         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_3:down_pulse\/q            macrocell84      1250   1250  18023  RISE       1
\motor_enc_3:motor_enc:u1\/cs_addr_1  datapathcell13   2616   3866  21324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:motor_enc:u1\/clock                           datapathcell13      0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:up_pulse\/q
Path End       : \motor_enc_1:motor_enc:u0\/cs_addr_0
Capture Clock  : \motor_enc_1:motor_enc:u0\/clock
Path slack     : 21332p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:up_pulse\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_1:up_pulse\/q              macrocell56     1250   1250  18032  RISE       1
\motor_enc_1:motor_enc:u0\/cs_addr_0  datapathcell3   2608   3858  21332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:motor_enc:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:up_pulse\/q
Path End       : \motor_enc_1:motor_enc:u1\/cs_addr_0
Capture Clock  : \motor_enc_1:motor_enc:u1\/clock
Path slack     : 21332p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:up_pulse\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_1:up_pulse\/q              macrocell56     1250   1250  18032  RISE       1
\motor_enc_1:motor_enc:u1\/cs_addr_0  datapathcell4   2608   3858  21332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:motor_enc:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:up_pulse\/q
Path End       : \motor_enc_3:motor_enc:u1\/cs_addr_0
Capture Clock  : \motor_enc_3:motor_enc:u1\/clock
Path slack     : 21341p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:up_pulse\/clock_0                             macrocell83         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_3:up_pulse\/q              macrocell83      1250   1250  18044  RISE       1
\motor_enc_3:motor_enc:u1\/cs_addr_0  datapathcell13   2599   3849  21341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:motor_enc:u1\/clock                           datapathcell13      0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:up_pulse\/q
Path End       : \motor_enc_3:motor_enc:u0\/cs_addr_0
Capture Clock  : \motor_enc_3:motor_enc:u0\/clock
Path slack     : 21344p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:up_pulse\/clock_0                             macrocell83         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_3:up_pulse\/q              macrocell83      1250   1250  18044  RISE       1
\motor_enc_3:motor_enc:u0\/cs_addr_0  datapathcell12   2596   3846  21344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:motor_enc:u0\/clock                           datapathcell12      0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a_sync\/q
Path End       : \motor_enc_2:down_pulse\/main_0
Capture Clock  : \motor_enc_2:down_pulse\/clock_0
Path slack     : 21349p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a_sync\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a_sync\/q           macrocell74   1250   1250  17268  RISE       1
\motor_enc_2:down_pulse\/main_0  macrocell78   5141   6391  21349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:down_pulse\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:re_load_pulse\/q
Path End       : \motor_enc_2:motor_enc:u0\/cs_addr_2
Capture Clock  : \motor_enc_2:motor_enc:u0\/clock
Path slack     : 21392p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_pulse\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_2:re_load_pulse\/q         macrocell79      1250   1250  18092  RISE       1
\motor_enc_2:motor_enc:u0\/cs_addr_2  datapathcell10   2548   3798  21392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:motor_enc:u0\/clock                           datapathcell10      0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:re_load_pulse\/q
Path End       : \motor_enc_2:motor_enc:u1\/cs_addr_2
Capture Clock  : \motor_enc_2:motor_enc:u1\/clock
Path slack     : 21392p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_pulse\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_2:re_load_pulse\/q         macrocell79      1250   1250  18092  RISE       1
\motor_enc_2:motor_enc:u1\/cs_addr_2  datapathcell11   2548   3798  21392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:motor_enc:u1\/clock                           datapathcell11      0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:b_sync\/q
Path End       : \motor_enc_3:up_pulse\/main_2
Capture Clock  : \motor_enc_3:up_pulse\/clock_0
Path slack     : 21407p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:b_sync\/clock_0                               macrocell81         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_3:b_sync\/q         macrocell81   1250   1250  17123  RISE       1
\motor_enc_3:up_pulse\/main_2  macrocell83   5083   6333  21407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:up_pulse\/clock_0                             macrocell83         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a_sync\/q
Path End       : \motor_enc_0:down_pulse\/main_0
Capture Clock  : \motor_enc_0:down_pulse\/clock_0
Path slack     : 21454p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6286
-------------------------------------   ---- 
End-of-path arrival time (ps)           6286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a_sync\/clock_0                               macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a_sync\/q           macrocell36   1250   1250  15883  RISE       1
\motor_enc_0:down_pulse\/main_0  macrocell45   5036   6286  21454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:down_pulse\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_3:a_sync\/main_1
Capture Clock  : \motor_enc_3:a_sync\/clock_0
Path slack     : 21569p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell73         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q           macrocell73   1250   1250  11469  RISE       1
\motor_enc_3:a_sync\/main_1  macrocell80   4921   6171  21569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:a_sync\/clock_0                               macrocell80         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_3:b_sync\/main_1
Capture Clock  : \motor_enc_3:b_sync\/clock_0
Path slack     : 21581p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6159
-------------------------------------   ---- 
End-of-path arrival time (ps)           6159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell73         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q           macrocell73   1250   1250  11469  RISE       1
\motor_enc_3:b_sync\/main_1  macrocell81   4909   6159  21581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:b_sync\/clock_0                               macrocell81         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a1\/q
Path End       : \motor_enc_1:a_sync\/main_0
Capture Clock  : \motor_enc_1:a_sync\/clock_0
Path slack     : 21614p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a1\/clock_0                                   macrocell47         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a1\/q           macrocell47   1250   1250  15718  RISE       1
\motor_enc_1:a_sync\/main_0  macrocell50   4876   6126  21614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a_sync\/clock_0                               macrocell50         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:b_sync\/q
Path End       : \motor_enc_2:down_pulse\/main_2
Capture Clock  : \motor_enc_2:down_pulse\/clock_0
Path slack     : 21698p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:b_sync\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:b_sync\/q           macrocell75   1250   1250  16210  RISE       1
\motor_enc_2:down_pulse\/main_2  macrocell78   4792   6042  21698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:down_pulse\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b2\/q
Path End       : \motor_enc_1:b_sync\/main_1
Capture Clock  : \motor_enc_1:b_sync\/clock_0
Path slack     : 21753p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b2\/clock_0                                   macrocell52         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b2\/q           macrocell52   1250   1250  16985  RISE       1
\motor_enc_1:b_sync\/main_1  macrocell54   4737   5987  21753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b_sync\/clock_0                               macrocell54         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a2\/q
Path End       : \motor_enc_0:a3\/main_0
Capture Clock  : \motor_enc_0:a3\/clock_0
Path slack     : 21758p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a2\/clock_0                                   macrocell34         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a2\/q       macrocell34   1250   1250  17424  RISE       1
\motor_enc_0:a3\/main_0  macrocell35   4732   5982  21758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a3\/clock_0                                   macrocell35         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:a_sync\/q
Path End       : \motor_enc_3:down_pulse\/main_0
Capture Clock  : \motor_enc_3:down_pulse\/clock_0
Path slack     : 21826p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:a_sync\/clock_0                               macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_3:a_sync\/q           macrocell80   1250   1250  17257  RISE       1
\motor_enc_3:down_pulse\/main_0  macrocell84   4664   5914  21826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:down_pulse\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a_sync\/q
Path End       : \motor_enc_2:up_pulse\/main_0
Capture Clock  : \motor_enc_2:up_pulse\/clock_0
Path slack     : 21888p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5852
-------------------------------------   ---- 
End-of-path arrival time (ps)           5852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a_sync\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a_sync\/q         macrocell74   1250   1250  17268  RISE       1
\motor_enc_2:up_pulse\/main_0  macrocell77   4602   5852  21888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:up_pulse\/clock_0                             macrocell77         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:b_sync\/q
Path End       : \motor_enc_3:down_pulse\/main_2
Capture Clock  : \motor_enc_3:down_pulse\/clock_0
Path slack     : 21961p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:b_sync\/clock_0                               macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_3:b_sync\/q           macrocell81   1250   1250  17123  RISE       1
\motor_enc_3:down_pulse\/main_2  macrocell84   4529   5779  21961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:down_pulse\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a3\/q
Path End       : \motor_enc_1:a_sync\/main_2
Capture Clock  : \motor_enc_1:a_sync\/clock_0
Path slack     : 22095p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a3\/clock_0                                   macrocell49         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a3\/q           macrocell49   1250   1250  16220  RISE       1
\motor_enc_1:a_sync\/main_2  macrocell50   4395   5645  22095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a_sync\/clock_0                               macrocell50         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a2\/q
Path End       : \motor_enc_1:a_sync\/main_1
Capture Clock  : \motor_enc_1:a_sync\/clock_0
Path slack     : 22102p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a2\/clock_0                                   macrocell48         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a2\/q           macrocell48   1250   1250  16220  RISE       1
\motor_enc_1:a_sync\/main_1  macrocell50   4388   5638  22102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a_sync\/clock_0                               macrocell50         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b_sync\/q
Path End       : \motor_enc_0:up_pulse\/main_2
Capture Clock  : \motor_enc_0:up_pulse\/clock_0
Path slack     : 22188p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b_sync\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b_sync\/q         macrocell40   1250   1250  16835  RISE       1
\motor_enc_0:up_pulse\/main_2  macrocell44   4302   5552  22188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:up_pulse\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b_sync\/q
Path End       : \motor_enc_0:down_pulse\/main_2
Capture Clock  : \motor_enc_0:down_pulse\/clock_0
Path slack     : 22192p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b_sync\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b_sync\/q           macrocell40   1250   1250  16835  RISE       1
\motor_enc_0:down_pulse\/main_2  macrocell45   4298   5548  22192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:down_pulse\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:b_sync\/q
Path End       : \motor_enc_2:up_pulse\/main_2
Capture Clock  : \motor_enc_2:up_pulse\/clock_0
Path slack     : 22242p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:b_sync\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:b_sync\/q         macrocell75   1250   1250  16210  RISE       1
\motor_enc_2:up_pulse\/main_2  macrocell77   4248   5498  22242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:up_pulse\/clock_0                             macrocell77         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_2:a_sync\/main_0
Capture Clock  : \motor_enc_2:a_sync\/clock_0
Path slack     : 22298p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell72         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q           macrocell72   1250   1250  12228  RISE       1
\motor_enc_2:a_sync\/main_0  macrocell74   4192   5442  22298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a_sync\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_2:b_sync\/main_0
Capture Clock  : \motor_enc_2:b_sync\/clock_0
Path slack     : 22298p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell72         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q           macrocell72   1250   1250  12228  RISE       1
\motor_enc_2:b_sync\/main_0  macrocell75   4192   5442  22298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:b_sync\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_0:re_load2\/main_0
Capture Clock  : \motor_enc_0:re_load2\/clock_0
Path slack     : 22307p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q       macrocell41   1250   1250  16943  RISE       1
\motor_enc_0:re_load2\/main_0  macrocell42   4183   5433  22307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a_sync\/q
Path End       : \motor_enc_1:a_sync\/main_3
Capture Clock  : \motor_enc_1:a_sync\/clock_0
Path slack     : 22338p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a_sync\/clock_0                               macrocell50         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a_sync\/q       macrocell50   1250   1250  16443  RISE       1
\motor_enc_1:a_sync\/main_3  macrocell50   4152   5402  22338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a_sync\/clock_0                               macrocell50         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a_sync\/q
Path End       : \motor_enc_0:up_pulse\/main_0
Capture Clock  : \motor_enc_0:up_pulse\/clock_0
Path slack     : 22423p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a_sync\/clock_0                               macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a_sync\/q         macrocell36   1250   1250  15883  RISE       1
\motor_enc_0:up_pulse\/main_0  macrocell44   4067   5317  22423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:up_pulse\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a2\/q
Path End       : \motor_enc_0:a_sync\/main_1
Capture Clock  : \motor_enc_0:a_sync\/clock_0
Path slack     : 22642p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5098
-------------------------------------   ---- 
End-of-path arrival time (ps)           5098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a2\/clock_0                                   macrocell34         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a2\/q           macrocell34   1250   1250  17424  RISE       1
\motor_enc_0:a_sync\/main_1  macrocell36   3848   5098  22642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a_sync\/clock_0                               macrocell36         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/cl0_comb
Path End       : Net_270/main_3
Capture Clock  : Net_270/clock_0
Path slack     : 22918p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/cl0_comb  datapathcell6   2510   2510  22918  RISE       1
Net_270/main_3                                       macrocell29     2312   4822  22918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_270/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/cl0_comb
Path End       : Net_1271/main_3
Capture Clock  : Net_1271/clock_0
Path slack     : 22918p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/cl0_comb  datapathcell6   2510   2510  22918  RISE       1
Net_1271/main_3                                      macrocell32     2312   4822  22918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1271/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/cl0_comb
Path End       : Net_2134/main_3
Capture Clock  : Net_2134/clock_0
Path slack     : 22918p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/cl0_comb  datapathcell6   2510   2510  22918  RISE       1
Net_2134/main_3                                      macrocell60     2312   4822  22918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a1\/q
Path End       : \motor_enc_0:a_sync\/main_0
Capture Clock  : \motor_enc_0:a_sync\/clock_0
Path slack     : 22937p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a1\/clock_0                                   macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a1\/q           macrocell33   1250   1250  17717  RISE       1
\motor_enc_0:a_sync\/main_0  macrocell36   3553   4803  22937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a_sync\/clock_0                               macrocell36         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b1\/q
Path End       : \motor_enc_0:b_sync\/main_0
Capture Clock  : \motor_enc_0:b_sync\/clock_0
Path slack     : 22973p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b1\/clock_0                                   macrocell37         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b1\/q           macrocell37   1250   1250  17448  RISE       1
\motor_enc_0:b_sync\/main_0  macrocell40   3517   4767  22973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b_sync\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b2\/q
Path End       : \motor_enc_0:b3\/main_0
Capture Clock  : \motor_enc_0:b3\/clock_0
Path slack     : 23085p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b2\/clock_0                                   macrocell38         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b2\/q       macrocell38   1250   1250  17430  RISE       1
\motor_enc_0:b3\/main_0  macrocell39   3405   4655  23085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b3\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b2\/q
Path End       : \motor_enc_0:b_sync\/main_1
Capture Clock  : \motor_enc_0:b_sync\/clock_0
Path slack     : 23085p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b2\/clock_0                                   macrocell38         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b2\/q           macrocell38   1250   1250  17430  RISE       1
\motor_enc_0:b_sync\/main_1  macrocell40   3405   4655  23085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b_sync\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a1\/q
Path End       : \motor_enc_0:a2\/main_0
Capture Clock  : \motor_enc_0:a2\/clock_0
Path slack     : 23104p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a1\/clock_0                                   macrocell33         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a1\/q       macrocell33   1250   1250  17717  RISE       1
\motor_enc_0:a2\/main_0  macrocell34   3386   4636  23104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a2\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:b_sync\/q
Path End       : \motor_enc_3:b_sync\/main_2
Capture Clock  : \motor_enc_3:b_sync\/clock_0
Path slack     : 23562p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:b_sync\/clock_0                               macrocell81         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_3:b_sync\/q       macrocell81   1250   1250  17123  RISE       1
\motor_enc_3:b_sync\/main_2  macrocell81   2928   4178  23562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:b_sync\/clock_0                               macrocell81         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a3\/q
Path End       : \motor_enc_0:a_sync\/main_2
Capture Clock  : \motor_enc_0:a_sync\/clock_0
Path slack     : 23637p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a3\/clock_0                                   macrocell35         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a3\/q           macrocell35   1250   1250  16603  RISE       1
\motor_enc_0:a_sync\/main_2  macrocell36   2853   4103  23637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a_sync\/clock_0                               macrocell36         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a_sync\/q
Path End       : \motor_enc_2:a_sync\/main_2
Capture Clock  : \motor_enc_2:a_sync\/clock_0
Path slack     : 23678p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a_sync\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a_sync\/q       macrocell74   1250   1250  17268  RISE       1
\motor_enc_2:a_sync\/main_2  macrocell74   2812   4062  23678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a_sync\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:re_load_sync\/q
Path End       : \motor_enc_1:re_load_pulse\/main_2
Capture Clock  : \motor_enc_1:re_load_pulse\/clock_0
Path slack     : 23679p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_sync\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:re_load_sync\/q        macrocell55   1250   1250  23679  RISE       1
\motor_enc_1:re_load_pulse\/main_2  macrocell58   2811   4061  23679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_pulse\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:re_load_sync\/q
Path End       : \motor_enc_1:re_load_sync\/main_2
Capture Clock  : \motor_enc_1:re_load_sync\/clock_0
Path slack     : 23700p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_sync\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:re_load_sync\/q       macrocell55   1250   1250  23679  RISE       1
\motor_enc_1:re_load_sync\/main_2  macrocell55   2790   4040  23700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_sync\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:a_sync\/q
Path End       : \motor_enc_3:a_sync\/main_2
Capture Clock  : \motor_enc_3:a_sync\/clock_0
Path slack     : 23719p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:a_sync\/clock_0                               macrocell80         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_3:a_sync\/q       macrocell80   1250   1250  17257  RISE       1
\motor_enc_3:a_sync\/main_2  macrocell80   2771   4021  23719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:a_sync\/clock_0                               macrocell80         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b3\/q
Path End       : \motor_enc_1:b_sync\/main_2
Capture Clock  : \motor_enc_1:b_sync\/clock_0
Path slack     : 23841p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b3\/clock_0                                   macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b3\/q           macrocell53   1250   1250  16474  RISE       1
\motor_enc_1:b_sync\/main_2  macrocell54   2649   3899  23841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b_sync\/clock_0                               macrocell54         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a_sync\/q
Path End       : \motor_enc_0:a_sync\/main_3
Capture Clock  : \motor_enc_0:a_sync\/clock_0
Path slack     : 23848p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a_sync\/clock_0                               macrocell36         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a_sync\/q       macrocell36   1250   1250  15883  RISE       1
\motor_enc_0:a_sync\/main_3  macrocell36   2642   3892  23848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a_sync\/clock_0                               macrocell36         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : \Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/clk_en
Capture Clock  : \Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/clock
Path slack     : 23849p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2112/q                                         macrocell59     1250   1250  21178  RISE       1
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/clk_en  datapathcell6   4051   5301  23849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/clock           datapathcell6       0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : Net_270/clk_en
Capture Clock  : Net_270/clock_0
Path slack     : 23849p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_2112/q      macrocell59   1250   1250  21178  RISE       1
Net_270/clk_en  macrocell29   4051   5301  23849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_270/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : Net_288/clk_en
Capture Clock  : Net_288/clock_0
Path slack     : 23849p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_2112/q      macrocell59   1250   1250  21178  RISE       1
Net_288/clk_en  macrocell30   4051   5301  23849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_288/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : Net_1274/clk_en
Capture Clock  : Net_1274/clock_0
Path slack     : 23849p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2112/q       macrocell59   1250   1250  21178  RISE       1
Net_1274/clk_en  macrocell31   4051   5301  23849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1274/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : Net_1271/clk_en
Capture Clock  : Net_1271/clock_0
Path slack     : 23849p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2112/q       macrocell59   1250   1250  21178  RISE       1
Net_1271/clk_en  macrocell32   4051   5301  23849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1271/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : Net_2134/clk_en
Capture Clock  : Net_2134/clock_0
Path slack     : 23849p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2112/q       macrocell59   1250   1250  21178  RISE       1
Net_2134/clk_en  macrocell60   4051   5301  23849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : Net_2135/clk_en
Capture Clock  : Net_2135/clock_0
Path slack     : 23849p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2112/q       macrocell59   1250   1250  21178  RISE       1
Net_2135/clk_en  macrocell61   4051   5301  23849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2135/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a1\/q
Path End       : \motor_enc_1:a2\/main_0
Capture Clock  : \motor_enc_1:a2\/clock_0
Path slack     : 23868p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a1\/clock_0                                   macrocell47         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a1\/q       macrocell47   1250   1250  15718  RISE       1
\motor_enc_1:a2\/main_0  macrocell48   2622   3872  23868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a2\/clock_0                                   macrocell48         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:b_sync\/q
Path End       : \motor_enc_2:b_sync\/main_2
Capture Clock  : \motor_enc_2:b_sync\/clock_0
Path slack     : 23872p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:b_sync\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:b_sync\/q       macrocell75   1250   1250  16210  RISE       1
\motor_enc_2:b_sync\/main_2  macrocell75   2618   3868  23872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:b_sync\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b1\/q
Path End       : \motor_enc_0:b2\/main_0
Capture Clock  : \motor_enc_0:b2\/clock_0
Path slack     : 23889p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b1\/clock_0                                   macrocell37         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b1\/q       macrocell37   1250   1250  17448  RISE       1
\motor_enc_0:b2\/main_0  macrocell38   2601   3851  23889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b2\/clock_0                                   macrocell38         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:re_load_sync\/q
Path End       : \motor_enc_3:re_load_sync\/main_2
Capture Clock  : \motor_enc_3:re_load_sync\/clock_0
Path slack     : 23900p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_sync\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_3:re_load_sync\/q       macrocell82   1250   1250  23900  RISE       1
\motor_enc_3:re_load_sync\/main_2  macrocell82   2590   3840  23900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_sync\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:re_load_sync\/q
Path End       : \motor_enc_3:re_load_pulse\/main_2
Capture Clock  : \motor_enc_3:re_load_pulse\/clock_0
Path slack     : 23901p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_sync\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_3:re_load_sync\/q        macrocell82   1250   1250  23900  RISE       1
\motor_enc_3:re_load_pulse\/main_2  macrocell85   2589   3839  23901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_pulse\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load_sync\/q
Path End       : \motor_enc_0:re_load_sync\/main_2
Capture Clock  : \motor_enc_0:re_load_sync\/clock_0
Path slack     : 23905p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_sync\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load_sync\/q       macrocell43   1250   1250  23905  RISE       1
\motor_enc_0:re_load_sync\/main_2  macrocell43   2585   3835  23905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_sync\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load_sync\/q
Path End       : \motor_enc_0:re_load_pulse\/main_2
Capture Clock  : \motor_enc_0:re_load_pulse\/clock_0
Path slack     : 23908p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_sync\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load_sync\/q        macrocell43   1250   1250  23905  RISE       1
\motor_enc_0:re_load_pulse\/main_2  macrocell46   2582   3832  23908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_pulse\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:re_load_sync\/q
Path End       : \motor_enc_2:re_load_pulse\/main_2
Capture Clock  : \motor_enc_2:re_load_pulse\/clock_0
Path slack     : 23944p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_sync\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:re_load_sync\/q        macrocell76   1250   1250  23944  RISE       1
\motor_enc_2:re_load_pulse\/main_2  macrocell79   2546   3796  23944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_pulse\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:re_load_sync\/q
Path End       : \motor_enc_2:re_load_sync\/main_2
Capture Clock  : \motor_enc_2:re_load_sync\/clock_0
Path slack     : 23947p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_sync\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:re_load_sync\/q       macrocell76   1250   1250  23944  RISE       1
\motor_enc_2:re_load_sync\/main_2  macrocell76   2543   3793  23947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_sync\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : \Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\/clk_en
Capture Clock  : \Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\/clock
Path slack     : 24030p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2112/q                                         macrocell59      1250   1250  21178  RISE       1
\Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\/clk_en  datapathcell14   3870   5120  24030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\/clock           datapathcell14      0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b_sync\/q
Path End       : \motor_enc_1:b_sync\/main_3
Capture Clock  : \motor_enc_1:b_sync\/clock_0
Path slack     : 24181p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b_sync\/clock_0                               macrocell54         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b_sync\/q       macrocell54   1250   1250  16056  RISE       1
\motor_enc_1:b_sync\/main_3  macrocell54   2309   3559  24181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b_sync\/clock_0                               macrocell54         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b3\/q
Path End       : \motor_enc_0:b_sync\/main_2
Capture Clock  : \motor_enc_0:b_sync\/clock_0
Path slack     : 24199p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b3\/clock_0                                   macrocell39         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b3\/q           macrocell39   1250   1250  16833  RISE       1
\motor_enc_0:b_sync\/main_2  macrocell40   2291   3541  24199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b_sync\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b_sync\/q
Path End       : \motor_enc_0:b_sync\/main_3
Capture Clock  : \motor_enc_0:b_sync\/clock_0
Path slack     : 24203p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b_sync\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b_sync\/q       macrocell40   1250   1250  16835  RISE       1
\motor_enc_0:b_sync\/main_3  macrocell40   2287   3537  24203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b_sync\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 102062p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 122150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20088
-------------------------------------   ----- 
End-of-path arrival time (ps)           20088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3   count7cell      1940   1940  102062  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_1  macrocell9      9036  10976  102062  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell9      3350  14326  102062  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/f1_load   datapathcell9   5762  20088  102062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 102631p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 122150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19519
-------------------------------------   ----- 
End-of-path arrival time (ps)           19519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3   count7cell      1940   1940  102062  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_1  macrocell9      9036  10976  102062  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell9      3350  14326  102062  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/f1_load   datapathcell8   5193  19519  102631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 103792p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20708
-------------------------------------   ----- 
End-of-path arrival time (ps)           20708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3   count7cell     1940   1940  102062  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_1  macrocell9     9036  10976  102062  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell9     3350  14326  102062  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_3    statusicell3   6382  20708  103792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell3        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb
Path End       : \SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 104742p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19758
-------------------------------------   ----- 
End-of-path arrival time (ps)           19758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb  datapathcell9   3580   3580  104742  RISE       1
\SPIM_1:BSPIM:rx_status_6\/main_5           macrocell12    10516  14096  104742  RISE       1
\SPIM_1:BSPIM:rx_status_6\/q                macrocell12     3350  17446  104742  RISE       1
\SPIM_1:BSPIM:RxStsReg\/status_6            statusicell4    2312  19758  104742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:RxStsReg\/clock                              statusicell4        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 106293p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 116520

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10227
-------------------------------------   ----- 
End-of-path arrival time (ps)           10227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q             macrocell68     1250   1250  106293  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell8   8977  10227  106293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 106296p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 116520

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10224
-------------------------------------   ----- 
End-of-path arrival time (ps)           10224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q             macrocell68     1250   1250  106293  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell9   8974  10224  106296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 106906p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 116520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9614
-------------------------------------   ---- 
End-of-path arrival time (ps)           9614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q             macrocell67     1250   1250  106906  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell8   8364   9614  106906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 106906p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 116520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9614
-------------------------------------   ---- 
End-of-path arrival time (ps)           9614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q             macrocell67     1250   1250  106906  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell9   8364   9614  106906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 107901p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13589
-------------------------------------   ----- 
End-of-path arrival time (ps)           13589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell9   3580   3580  107901  RISE       1
\SPIM_1:BSPIM:state_1\/main_8               macrocell67    10009  13589  107901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 107914p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 116520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8606
-------------------------------------   ---- 
End-of-path arrival time (ps)           8606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q             macrocell66     1250   1250  107914  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell8   7356   8606  107914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_0\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 108455p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13035
-------------------------------------   ----- 
End-of-path arrival time (ps)           13035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell9   3580   3580  107901  RISE       1
\SPIM_1:BSPIM:state_0\/main_8               macrocell68     9455  13035  108455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 108595p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 116520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7925
-------------------------------------   ---- 
End-of-path arrival time (ps)           7925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q             macrocell66     1250   1250  107914  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell9   6675   7925  108595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 108643p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15857
-------------------------------------   ----- 
End-of-path arrival time (ps)           15857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q           macrocell68    1250   1250  106293  RISE       1
\SPIM_1:BSPIM:tx_status_0\/main_2  macrocell10    8943  10193  108643  RISE       1
\SPIM_1:BSPIM:tx_status_0\/q       macrocell10    3350  13543  108643  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_0   statusicell3   2314  15857  108643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell3        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 109557p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11933
-------------------------------------   ----- 
End-of-path arrival time (ps)           11933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell68   1250   1250  106293  RISE       1
\SPIM_1:BSPIM:state_2\/main_2  macrocell66  10683  11933  109557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/so_comb
Path End       : Net_2521/main_4
Capture Clock  : Net_2521/clock_0
Path slack     : 109860p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11630
-------------------------------------   ----- 
End-of-path arrival time (ps)           11630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/so_comb  datapathcell9   5360   5360  109860  RISE       1
Net_2521/main_4                    macrocell65     6270  11630  109860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2521/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 110163p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11327
-------------------------------------   ----- 
End-of-path arrival time (ps)           11327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell67   1250   1250  106906  RISE       1
\SPIM_1:BSPIM:state_2\/main_1  macrocell66  10077  11327  110163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_2499/main_1
Capture Clock  : Net_2499/clock_0
Path slack     : 110502p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10988
-------------------------------------   ----- 
End-of-path arrival time (ps)           10988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell66   1250   1250  107914  RISE       1
Net_2499/main_1           macrocell64   9738  10988  110502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2499/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_2521/main_1
Capture Clock  : Net_2521/clock_0
Path slack     : 110502p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10988
-------------------------------------   ----- 
End-of-path arrival time (ps)           10988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell66   1250   1250  107914  RISE       1
Net_2521/main_1           macrocell65   9738  10988  110502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2521/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_2506/main_0
Capture Clock  : Net_2506/clock_0
Path slack     : 110515p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10975
-------------------------------------   ----- 
End-of-path arrival time (ps)           10975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell66   1250   1250  107914  RISE       1
Net_2506/main_0           macrocell71   9725  10975  110515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2506/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 110546p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10944
-------------------------------------   ----- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  102062  RISE       1
\SPIM_1:BSPIM:state_2\/main_4      macrocell66   9004  10944  110546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 110979p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10511
-------------------------------------   ----- 
End-of-path arrival time (ps)           10511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  102518  RISE       1
\SPIM_1:BSPIM:state_2\/main_5      macrocell66   8571  10511  110979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 111474p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10016
-------------------------------------   ----- 
End-of-path arrival time (ps)           10016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q          macrocell66   1250   1250  107914  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_0  macrocell70   8766  10016  111474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 111477p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10013
-------------------------------------   ----- 
End-of-path arrival time (ps)           10013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell66   1250   1250  107914  RISE       1
\SPIM_1:BSPIM:state_0\/main_0  macrocell68   8763  10013  111477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 111487p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10003
-------------------------------------   ----- 
End-of-path arrival time (ps)           10003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q         macrocell66   1250   1250  107914  RISE       1
\SPIM_1:BSPIM:load_cond\/main_0  macrocell69   8753  10003  111487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 111489p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10001
-------------------------------------   ----- 
End-of-path arrival time (ps)           10001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell66   1250   1250  107914  RISE       1
\SPIM_1:BSPIM:state_1\/main_0  macrocell67   8751  10001  111489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 111774p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9716
-------------------------------------   ---- 
End-of-path arrival time (ps)           9716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  103265  RISE       1
\SPIM_1:BSPIM:state_2\/main_3      macrocell66   7776   9716  111774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 111811p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9679
-------------------------------------   ---- 
End-of-path arrival time (ps)           9679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  103351  RISE       1
\SPIM_1:BSPIM:state_2\/main_7      macrocell66   7739   9679  111811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 111897p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9593
-------------------------------------   ---- 
End-of-path arrival time (ps)           9593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  103436  RISE       1
\SPIM_1:BSPIM:state_2\/main_6      macrocell66   7653   9593  111897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 112415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9075
-------------------------------------   ---- 
End-of-path arrival time (ps)           9075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  102062  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_4   macrocell70   7135   9075  112415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 112427p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9063
-------------------------------------   ---- 
End-of-path arrival time (ps)           9063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  102062  RISE       1
\SPIM_1:BSPIM:state_1\/main_4      macrocell67   7123   9063  112427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 113442p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8048
-------------------------------------   ---- 
End-of-path arrival time (ps)           8048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell9   3580   3580  107901  RISE       1
\SPIM_1:BSPIM:state_2\/main_8               macrocell66     4468   8048  113442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_2506/main_2
Capture Clock  : Net_2506/clock_0
Path slack     : 113622p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell68   1250   1250  106293  RISE       1
Net_2506/main_2           macrocell71   6618   7868  113622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2506/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_2499/main_3
Capture Clock  : Net_2499/clock_0
Path slack     : 114174p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell68   1250   1250  106293  RISE       1
Net_2499/main_3           macrocell64   6066   7316  114174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2499/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_2521/main_3
Capture Clock  : Net_2521/clock_0
Path slack     : 114174p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell68   1250   1250  106293  RISE       1
Net_2521/main_3           macrocell65   6066   7316  114174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2521/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 114220p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  102062  RISE       1
\SPIM_1:BSPIM:load_cond\/main_4    macrocell69   5330   7270  114220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_0\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 114231p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  102518  RISE       1
\SPIM_1:BSPIM:state_0\/main_5      macrocell68   5319   7259  114231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 114238p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7252
-------------------------------------   ---- 
End-of-path arrival time (ps)           7252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  102518  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_5   macrocell70   5312   7252  114238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 114246p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  102518  RISE       1
\SPIM_1:BSPIM:state_1\/main_5      macrocell67   5304   7244  114246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 114857p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6633
-------------------------------------   ---- 
End-of-path arrival time (ps)           6633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  103265  RISE       1
\SPIM_1:BSPIM:load_cond\/main_3    macrocell69   4693   6633  114857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 114859p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6631
-------------------------------------   ---- 
End-of-path arrival time (ps)           6631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  103265  RISE       1
\SPIM_1:BSPIM:state_1\/main_3      macrocell67   4691   6631  114859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 114973p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  103351  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_7   macrocell70   4577   6517  114973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 115046p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  103436  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_6   macrocell70   4504   6444  115046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_2499/main_2
Capture Clock  : Net_2499/clock_0
Path slack     : 115205p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell67   1250   1250  106906  RISE       1
Net_2499/main_2           macrocell64   5035   6285  115205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2499/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_2521/main_2
Capture Clock  : Net_2521/clock_0
Path slack     : 115205p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell67   1250   1250  106906  RISE       1
Net_2521/main_2           macrocell65   5035   6285  115205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2521/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_2506/main_1
Capture Clock  : Net_2506/clock_0
Path slack     : 115218p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell67   1250   1250  106906  RISE       1
Net_2506/main_1           macrocell71   5022   6272  115218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2506/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_0\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 115393p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  102062  RISE       1
\SPIM_1:BSPIM:state_0\/main_4      macrocell68   4157   6097  115393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 115422p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  103351  RISE       1
\SPIM_1:BSPIM:load_cond\/main_7    macrocell69   4128   6068  115422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 115422p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  103351  RISE       1
\SPIM_1:BSPIM:state_1\/main_7      macrocell67   4128   6068  115422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_0\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 115422p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  103436  RISE       1
\SPIM_1:BSPIM:state_0\/main_6      macrocell68   4128   6068  115422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 115424p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  103436  RISE       1
\SPIM_1:BSPIM:load_cond\/main_6    macrocell69   4126   6066  115424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 115453p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  102518  RISE       1
\SPIM_1:BSPIM:load_cond\/main_5    macrocell69   4097   6037  115453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_0\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 115523p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  103351  RISE       1
\SPIM_1:BSPIM:state_0\/main_7      macrocell68   4027   5967  115523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 115539p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  103265  RISE       1
\SPIM_1:BSPIM:state_0\/main_3      macrocell68   4011   5951  115539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 115540p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  103265  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_3   macrocell70   4010   5950  115540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 115612p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5878
-------------------------------------   ---- 
End-of-path arrival time (ps)           5878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  103436  RISE       1
\SPIM_1:BSPIM:state_1\/main_6      macrocell67   3938   5878  115612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 115617p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q          macrocell68   1250   1250  106293  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_2  macrocell70   4623   5873  115617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 116142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q         macrocell68   1250   1250  106293  RISE       1
\SPIM_1:BSPIM:load_cond\/main_2  macrocell69   4098   5348  116142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2499/q
Path End       : Net_2499/main_0
Capture Clock  : Net_2499/clock_0
Path slack     : 116482p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2499/clock_0                                           macrocell64         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2499/q       macrocell64   1250   1250  116482  RISE       1
Net_2499/main_0  macrocell64   3758   5008  116482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2499/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 116621p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell66   1250   1250  107914  RISE       1
\SPIM_1:BSPIM:state_2\/main_0  macrocell66   3619   4869  116621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell66         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 116803p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell68   1250   1250  106293  RISE       1
\SPIM_1:BSPIM:state_1\/main_2  macrocell67   3437   4687  116803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 116807p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell68   1250   1250  106293  RISE       1
\SPIM_1:BSPIM:state_0\/main_2  macrocell68   3433   4683  116807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 117081p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4409
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell67   1250   1250  106906  RISE       1
\SPIM_1:BSPIM:state_0\/main_1  macrocell68   3159   4409  117081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 117083p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q         macrocell67   1250   1250  106906  RISE       1
\SPIM_1:BSPIM:load_cond\/main_1  macrocell69   3157   4407  117083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 117091p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell67   1250   1250  106906  RISE       1
\SPIM_1:BSPIM:state_1\/main_1  macrocell67   3149   4399  117091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 117095p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4395
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q          macrocell67   1250   1250  106906  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_1  macrocell70   3145   4395  117095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:cnt_enable\/q
Path End       : \SPIM_1:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_1:BSPIM:BitCounter\/clock
Path slack     : 117444p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -4060
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 120940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:cnt_enable\/q       macrocell70   1250   1250  117444  RISE       1
\SPIM_1:BSPIM:BitCounter\/enable  count7cell    2246   3496  117444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2521/q
Path End       : Net_2521/main_0
Capture Clock  : Net_2521/clock_0
Path slack     : 117654p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2521/clock_0                                           macrocell65         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2521/q       macrocell65   1250   1250  117654  RISE       1
Net_2521/main_0  macrocell65   2586   3836  117654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2521/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:cnt_enable\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 118008p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:cnt_enable\/q       macrocell70   1250   1250  117444  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_8  macrocell70   2232   3482  118008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:load_cond\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 118017p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3473
-------------------------------------   ---- 
End-of-path arrival time (ps)           3473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:load_cond\/q       macrocell69   1250   1250  118017  RISE       1
\SPIM_1:BSPIM:load_cond\/main_8  macrocell69   2223   3473  118017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 118790p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -5490
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 119510

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell8    720    720  118790  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/sir      datapathcell9      0    720  118790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 481888p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9632
-------------------------------------   ---- 
End-of-path arrival time (ps)           9632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q            macrocell91      1250   1250  481888  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell17   8382   9632  481888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_2:BSPIM:TxStsReg\/clock
Path slack     : 482718p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16782
-------------------------------------   ----- 
End-of-path arrival time (ps)           16782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q           macrocell91    1250   1250  481888  RISE       1
\SPIM_2:BSPIM:tx_status_0\/main_0  macrocell23    8511   9761  482718  RISE       1
\SPIM_2:BSPIM:tx_status_0\/q       macrocell23    3350  13111  482718  RISE       1
\SPIM_2:BSPIM:TxStsReg\/status_0   statusicell6   3672  16782  482718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_2:BSPIM:TxStsReg\/clock
Path slack     : 482851p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16649
-------------------------------------   ----- 
End-of-path arrival time (ps)           16649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3   count7cell     1940   1940  482851  RISE       1
\SPIM_2:BSPIM:load_rx_data\/main_1  macrocell22    5495   7435  482851  RISE       1
\SPIM_2:BSPIM:load_rx_data\/q       macrocell22    3350  10785  482851  RISE       1
\SPIM_2:BSPIM:TxStsReg\/status_3    statusicell6   5863  16649  482851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 483954p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q            macrocell93      1250   1250  483818  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell17   6316   7566  483954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484055p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13095
-------------------------------------   ----- 
End-of-path arrival time (ps)           13095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3   count7cell       1940   1940  482851  RISE       1
\SPIM_2:BSPIM:load_rx_data\/main_1  macrocell22      5495   7435  482851  RISE       1
\SPIM_2:BSPIM:load_rx_data\/q       macrocell22      3350  10785  482851  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/f1_load    datapathcell17   2310  13095  484055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : Net_2494/main_3
Capture Clock  : Net_2494/clock_0
Path slack     : 484780p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11710
-------------------------------------   ----- 
End-of-path arrival time (ps)           11710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q  macrocell93   1250   1250  483818  RISE       1
Net_2494/main_3           macrocell63  10460  11710  484780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2494/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485104p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           6416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q            macrocell92      1250   1250  485104  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell17   5166   6416  485104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_2:BSPIM:RxStsReg\/clock
Path slack     : 485239p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14261
-------------------------------------   ----- 
End-of-path arrival time (ps)           14261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  482851  RISE       1
\SPIM_2:BSPIM:rx_status_6\/main_1  macrocell25    6659   8599  485239  RISE       1
\SPIM_2:BSPIM:rx_status_6\/q       macrocell25    3350  11949  485239  RISE       1
\SPIM_2:BSPIM:RxStsReg\/status_6   statusicell7   2312  14261  485239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:RxStsReg\/clock                              statusicell7        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : Net_2522/main_2
Capture Clock  : Net_2522/clock_0
Path slack     : 485496p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10994
-------------------------------------   ----- 
End-of-path arrival time (ps)           10994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q  macrocell93   1250   1250  483818  RISE       1
Net_2522/main_2           macrocell96   9744  10994  485496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2522/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 485573p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10917
-------------------------------------   ----- 
End-of-path arrival time (ps)           10917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q       macrocell93   1250   1250  483818  RISE       1
\SPIM_2:BSPIM:state_2\/main_2  macrocell91   9667  10917  485573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : Net_2494/main_2
Capture Clock  : Net_2494/clock_0
Path slack     : 486118p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10372
-------------------------------------   ----- 
End-of-path arrival time (ps)           10372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q  macrocell92   1250   1250  485104  RISE       1
Net_2494/main_2           macrocell63   9122  10372  486118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2494/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 486140p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10350
-------------------------------------   ----- 
End-of-path arrival time (ps)           10350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q         macrocell93   1250   1250  483818  RISE       1
\SPIM_2:BSPIM:load_cond\/main_2  macrocell94   9100  10350  486140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : Net_2522/main_0
Capture Clock  : Net_2522/clock_0
Path slack     : 486365p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10125
-------------------------------------   ----- 
End-of-path arrival time (ps)           10125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q  macrocell91   1250   1250  481888  RISE       1
Net_2522/main_0           macrocell96   8875  10125  486365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2522/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 486381p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10109
-------------------------------------   ----- 
End-of-path arrival time (ps)           10109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q         macrocell92   1250   1250  485104  RISE       1
\SPIM_2:BSPIM:load_cond\/main_1  macrocell94   8859  10109  486381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 486553p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9937
-------------------------------------   ---- 
End-of-path arrival time (ps)           9937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell    1940   1940  482851  RISE       1
\SPIM_2:BSPIM:state_1\/main_4      macrocell92   7997   9937  486553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 486720p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9770
-------------------------------------   ---- 
End-of-path arrival time (ps)           9770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q       macrocell91   1250   1250  481888  RISE       1
\SPIM_2:BSPIM:state_1\/main_0  macrocell92   8520   9770  486720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : Net_2505/main_3
Capture Clock  : Net_2505/clock_0
Path slack     : 486721p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9769
-------------------------------------   ---- 
End-of-path arrival time (ps)           9769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q  macrocell93   1250   1250  483818  RISE       1
Net_2505/main_3           macrocell90   8519   9769  486721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2505/clock_0                                           macrocell90         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 486938p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9552
-------------------------------------   ---- 
End-of-path arrival time (ps)           9552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q       macrocell92   1250   1250  485104  RISE       1
\SPIM_2:BSPIM:state_2\/main_1  macrocell91   8302   9552  486938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : Net_2522/main_1
Capture Clock  : Net_2522/clock_0
Path slack     : 487032p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9458
-------------------------------------   ---- 
End-of-path arrival time (ps)           9458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q  macrocell92   1250   1250  485104  RISE       1
Net_2522/main_1           macrocell96   8208   9458  487032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2522/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : Net_2494/main_1
Capture Clock  : Net_2494/clock_0
Path slack     : 487097p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9393
-------------------------------------   ---- 
End-of-path arrival time (ps)           9393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q  macrocell91   1250   1250  481888  RISE       1
Net_2494/main_1           macrocell63   8143   9393  487097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2494/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 487398p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9092
-------------------------------------   ---- 
End-of-path arrival time (ps)           9092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483802  RISE       1
\SPIM_2:BSPIM:state_0\/main_3      macrocell93   7152   9092  487398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 487415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9075
-------------------------------------   ---- 
End-of-path arrival time (ps)           9075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483802  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_3   macrocell95   7135   9075  487415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_2:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 487482p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9008
-------------------------------------   ---- 
End-of-path arrival time (ps)           9008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell17   3580   3580  487482  RISE       1
\SPIM_2:BSPIM:state_1\/main_8              macrocell92      5428   9008  487482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 487547p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8943
-------------------------------------   ---- 
End-of-path arrival time (ps)           8943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483802  RISE       1
\SPIM_2:BSPIM:state_1\/main_3      macrocell92   7003   8943  487547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 487634p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8856
-------------------------------------   ---- 
End-of-path arrival time (ps)           8856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q          macrocell93   1250   1250  483818  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_2  macrocell95   7606   8856  487634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 487647p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8843
-------------------------------------   ---- 
End-of-path arrival time (ps)           8843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q       macrocell93   1250   1250  483818  RISE       1
\SPIM_2:BSPIM:state_0\/main_2  macrocell93   7593   8843  487647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_2:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 487664p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell17   3580   3580  487482  RISE       1
\SPIM_2:BSPIM:state_2\/main_8              macrocell91      5246   8826  487664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 487816p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8674
-------------------------------------   ---- 
End-of-path arrival time (ps)           8674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q       macrocell93   1250   1250  483818  RISE       1
\SPIM_2:BSPIM:state_1\/main_2  macrocell92   7424   8674  487816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : Net_2505/main_1
Capture Clock  : Net_2505/clock_0
Path slack     : 487840p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8650
-------------------------------------   ---- 
End-of-path arrival time (ps)           8650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q  macrocell91   1250   1250  481888  RISE       1
Net_2505/main_1           macrocell90   7400   8650  487840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2505/clock_0                                           macrocell90         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 487960p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8530
-------------------------------------   ---- 
End-of-path arrival time (ps)           8530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q          macrocell92   1250   1250  485104  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_1  macrocell95   7280   8530  487960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 488512p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7978
-------------------------------------   ---- 
End-of-path arrival time (ps)           7978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q       macrocell92   1250   1250  485104  RISE       1
\SPIM_2:BSPIM:state_0\/main_1  macrocell93   6728   7978  488512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_2:BSPIM:state_0\/main_8
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 488560p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell17   3580   3580  487482  RISE       1
\SPIM_2:BSPIM:state_0\/main_8              macrocell93      4350   7930  488560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_2505/main_4
Capture Clock  : Net_2505/clock_0
Path slack     : 488805p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7685
-------------------------------------   ---- 
End-of-path arrival time (ps)           7685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/so_comb  datapathcell17   5360   5360  488805  RISE       1
Net_2505/main_4                   macrocell90      2325   7685  488805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2505/clock_0                                           macrocell90         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 489028p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7462
-------------------------------------   ---- 
End-of-path arrival time (ps)           7462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q       macrocell91   1250   1250  481888  RISE       1
\SPIM_2:BSPIM:state_2\/main_0  macrocell91   6212   7462  489028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 489230p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7260
-------------------------------------   ---- 
End-of-path arrival time (ps)           7260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell    1940   1940  482851  RISE       1
\SPIM_2:BSPIM:load_cond\/main_4    macrocell94   5320   7260  489230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 489243p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7247
-------------------------------------   ---- 
End-of-path arrival time (ps)           7247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell    1940   1940  482851  RISE       1
\SPIM_2:BSPIM:state_2\/main_4      macrocell91   5307   7247  489243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 489443p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7047
-------------------------------------   ---- 
End-of-path arrival time (ps)           7047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q          macrocell91   1250   1250  481888  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_0  macrocell95   5797   7047  489443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 489456p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7034
-------------------------------------   ---- 
End-of-path arrival time (ps)           7034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q       macrocell91   1250   1250  481888  RISE       1
\SPIM_2:BSPIM:state_0\/main_0  macrocell93   5784   7034  489456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 489572p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6918
-------------------------------------   ---- 
End-of-path arrival time (ps)           6918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484297  RISE       1
\SPIM_2:BSPIM:state_1\/main_7      macrocell92   4978   6918  489572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 489908p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6582
-------------------------------------   ---- 
End-of-path arrival time (ps)           6582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484629  RISE       1
\SPIM_2:BSPIM:state_1\/main_5      macrocell92   4642   6582  489908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 489913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6577
-------------------------------------   ---- 
End-of-path arrival time (ps)           6577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484635  RISE       1
\SPIM_2:BSPIM:state_1\/main_6      macrocell92   4637   6577  489913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : Net_2505/main_2
Capture Clock  : Net_2505/clock_0
Path slack     : 490375p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q  macrocell92   1250   1250  485104  RISE       1
Net_2505/main_2           macrocell90   4865   6115  490375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2505/clock_0                                           macrocell90         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 490584p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q         macrocell91   1250   1250  481888  RISE       1
\SPIM_2:BSPIM:load_cond\/main_0  macrocell94   4656   5906  490584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:state_0\/main_4
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 490720p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell    1940   1940  482851  RISE       1
\SPIM_2:BSPIM:state_0\/main_4      macrocell93   3830   5770  490720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 490826p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484297  RISE       1
\SPIM_2:BSPIM:load_cond\/main_7    macrocell94   3724   5664  490826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 490845p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484297  RISE       1
\SPIM_2:BSPIM:state_2\/main_7      macrocell91   3705   5645  490845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 490901p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484629  RISE       1
\SPIM_2:BSPIM:load_cond\/main_5    macrocell94   3649   5589  490901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 490904p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484635  RISE       1
\SPIM_2:BSPIM:load_cond\/main_6    macrocell94   3646   5586  490904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 490914p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           5576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484629  RISE       1
\SPIM_2:BSPIM:state_2\/main_5      macrocell91   3636   5576  490914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 490918p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484635  RISE       1
\SPIM_2:BSPIM:state_2\/main_6      macrocell91   3632   5572  490918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 490985p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell    1940   1940  482851  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_4   macrocell95   3565   5505  490985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 491275p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q       macrocell92   1250   1250  485104  RISE       1
\SPIM_2:BSPIM:state_1\/main_1  macrocell92   3965   5215  491275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell92         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 491477p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483802  RISE       1
\SPIM_2:BSPIM:load_cond\/main_3    macrocell94   3073   5013  491477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 491496p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483802  RISE       1
\SPIM_2:BSPIM:state_2\/main_3      macrocell91   3054   4994  491496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell91         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 491597p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484297  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_7   macrocell95   2953   4893  491597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:state_0\/main_7
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 491607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484297  RISE       1
\SPIM_2:BSPIM:state_0\/main_7      macrocell93   2943   4883  491607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 491932p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484629  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_5   macrocell95   2618   4558  491932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 491936p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484635  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_6   macrocell95   2614   4554  491936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:state_0\/main_5
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 491940p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484629  RISE       1
\SPIM_2:BSPIM:state_0\/main_5      macrocell93   2610   4550  491940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:state_0\/main_6
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 491945p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484635  RISE       1
\SPIM_2:BSPIM:state_0\/main_6      macrocell93   2605   4545  491945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:cnt_enable\/q
Path End       : \SPIM_2:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_2:BSPIM:BitCounter\/clock
Path slack     : 492093p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -4060
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:cnt_enable\/q       macrocell95   1250   1250  492093  RISE       1
\SPIM_2:BSPIM:BitCounter\/enable  count7cell    2597   3847  492093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2494/q
Path End       : Net_2494/main_0
Capture Clock  : Net_2494/clock_0
Path slack     : 492621p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2494/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2494/q       macrocell63   1250   1250  492621  RISE       1
Net_2494/main_0  macrocell63   2619   3869  492621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2494/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:cnt_enable\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 492661p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:cnt_enable\/q       macrocell95   1250   1250  492093  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_8  macrocell95   2579   3829  492661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:load_cond\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 492931p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:load_cond\/q       macrocell94   1250   1250  492931  RISE       1
\SPIM_2:BSPIM:load_cond\/main_8  macrocell94   2309   3559  492931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2505/q
Path End       : Net_2505/main_0
Capture Clock  : Net_2505/clock_0
Path slack     : 492937p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2505/clock_0                                           macrocell90         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2505/q       macrocell90   1250   1250  492937  RISE       1
Net_2505/main_0  macrocell90   2303   3553  492937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2505/clock_0                                           macrocell90         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

