
[Global]
SaveParameters=0
Description=Bluespec FPGA Environment for HTG-v5-PCIe Board
File=hasim-fpgaenv-htg-v5-pcie
Version=2.1
Type=HAsim
Name=Bluespec FPGA Environment for HTG-v5-PCIe Board
Class=Asim::Model

[Model]
DefaultAttributes=bluespec htg-v5-pcie
model=FPGA Environment

[FPGA Environment/Requires]
virtual_platform=Standard Virtual Platform
fpga_components=Hardware FPGA Components

[Null Serial Console]
File=modules/bluespec/common/fpgaenv/virtual-platform/virtual-devices/console/null-serial/null-serial.awb
Packagehint=platforms

[Standard Virtual Platform]
File=modules/bluespec/common/fpgaenv/virtual-platform/std-virtual-platform.awb
Packagehint=platforms

[Standard Virtual Platform/Requires]
virtual_devices=Standard Virtual Devices
low_level_platform_interface=Low Level Platform Interface

[FPGA Environment]
File=modules/bluespec/common/fpgaenv/fpga-environment.awb
Packagehint=platforms

[Standard Virtual Devices]
File=modules/bluespec/common/fpgaenv/virtual-platform/virtual-devices/std-virtual-devices.awb
Packagehint=platforms

[Hardware FPGA Components]
File=modules/bluespec/common/fpgaenv/fpga-components/hardware/hardware-fpga-components.awb
Packagehint=platforms

[Standard Virtual Devices/Requires]
console=Null Serial Console
front_panel=Physical HTG-v5-PCIe Front Panel
memory=Null Platform Memory

[Null Channel IO Module]
File=modules/bluespec/common/fpgaenv/virtual-platform/channelio/null/null-channelio.awb
Packagehint=platforms

[Null RRR Module]
File=modules/bluespec/common/fpgaenv/virtual-platform/rrr/null-rrr.awb
Packagehint=platforms

[Low Level Platform Interface/Requires]
rrr=Null RRR Module
channelio=Null Channel IO Module
toplevel_wires=HTG-v5-PCIe TopLevel Wires

[Low Level Platform Interface]
File=modules/bluespec/common/fpgaenv/virtual-platform/low-level-platform-interface/low-level-platform-interface.awb
Packagehint=platforms

[Null Platform Memory]
File=modules/bluespec/common/fpgaenv/virtual-platform/virtual-devices/memory/null/null-memory.awb
Packagehint=platforms

[HTG-v5-PCIe TopLevel Wires]
File=modules/bluespec/common/fpgaenv/toplevel-wires/xilinx/htg-v5-pcie-toplevel-wires.awb
Packagehint=platforms

[Physical HTG-v5-PCIe Front Panel]
File=modules/bluespec/common/fpgaenv/virtual-platform/virtual-devices/front-panel/htg_v5_pcie/htg-v5-pcie-fp.awb
Packagehint=platforms
