# FPGA-Sequential-Circuit-Modeling

Project 1:

Design a 4-bit shift register with the following interface specification 

Project 2:

Suppose the clock frequency is 100 MHz.  Create a design in VHDL such that it outputs one cycle pulse every millisecond.
