C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Duncan\git\ForthCPU\dataSourcesController   -part LCMXO3L_6900C  -package BG256C  -grade -5    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile C:\Users\Duncan\git\ForthCPU\dataSourcesController\synlog\report\ForthCPU_dataSourcesController_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  data_sources  -implementation  dataSourcesController  -flow mapping  -multisrs  -oedif  C:\Users\Duncan\git\ForthCPU\dataSourcesController\ForthCPU_dataSourcesController.edi   -freq 1.000   C:\Users\Duncan\git\ForthCPU\dataSourcesController\synwork\ForthCPU_dataSourcesController_prem.srd  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\Duncan\git\ForthCPU\dataSourcesController\syntmp\ForthCPU_dataSourcesController.plg  -osyn  C:\Users\Duncan\git\ForthCPU\dataSourcesController\ForthCPU_dataSourcesController.srm  -prjdir  C:\Users\Duncan\git\ForthCPU\dataSourcesController\  -prjname  proj_1  -log  C:\Users\Duncan\git\ForthCPU\dataSourcesController\synlog\ForthCPU_dataSourcesController_fpga_mapper.srr  -sn  2021.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\dataSourcesController -part LCMXO3L_6900C -package BG256C -grade -5 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\ForthCPU_dataSourcesController_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module data_sources -implementation dataSourcesController -flow mapping -multisrs -oedif ..\ForthCPU_dataSourcesController.edi -freq 1.000 ..\synwork\ForthCPU_dataSourcesController_prem.srd -devicelib ..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v -devicelib ..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam ForthCPU_dataSourcesController.plg -osyn ..\ForthCPU_dataSourcesController.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\ForthCPU_dataSourcesController_fpga_mapper.srr -sn 2021.03 -jobname "fpga_mapper"
rc:0 success:1 runtime:4
file:..\ForthCPU_dataSourcesController.edi|io:o|time:1693847156|size:171661|exec:0|csum:
file:..\synwork\ForthCPU_dataSourcesController_prem.srd|io:i|time:1693847153|size:4859|exec:0|csum:215973EA805D0FD8FBB85680E2C630BC
file:..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v|io:i|time:1628583068|size:53334|exec:0|csum:BEFB982BE483587B26B156E884C15512
file:..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1628583068|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:ForthCPU_dataSourcesController.plg|io:o|time:1693847157|size:76|exec:0|csum:
file:..\ForthCPU_dataSourcesController.srm|io:o|time:1693847156|size:11995|exec:0|csum:
file:..\synlog\ForthCPU_dataSourcesController_fpga_mapper.srr|io:o|time:1693847157|size:7052|exec:0|csum:
file:..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1633618068|size:42036736|exec:1|csum:184AE1D82114F8176EA5D4186DC7E4B1
