include: riscv32_base.yaml
isa: RV32IC
extensions: [I, C]
formats:
  <<: *riscv_formats
  <<: *riscv_c_formats

instructions:
  # Minimal C examples (you can expand later)
  C.NOP:  {format: C16, opcode: 0b01, funct3: 0b000}   # addi x0, 0
  C.ADDI: {format: C16, opcode: 0b01, funct3: 0b000}
  C.LWSP: {format: C16, opcode: 0b10, funct3: 0b010}
  C.SWSP: {format: C16, opcode: 0b10, funct3: 0b110}
