#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028e79b24d30 .scope module, "cpu" "cpu" 2 42;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v0000028e79b99480_0 .var "ALUOP", 2 0;
v0000028e79b99520_0 .net "ALURESULT", 7 0, v0000028e79b99e80_0;  1 drivers
o0000028e79b46ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028e79b99660_0 .net "CLK", 0 0, o0000028e79b46ec8;  0 drivers
v0000028e79b99700_0 .net "DATA2", 7 0, v0000028e79b984e0_0;  1 drivers
v0000028e79b99f20_0 .net "IMMEDIATE", 7 0, L_0000028e79b9a6d0;  1 drivers
o0000028e79b473a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000028e79b981c0_0 .net "INSTRUCTION", 31 0, o0000028e79b473a8;  0 drivers
v0000028e79b98800_0 .net "NegatedDATA", 7 0, L_0000028e79b9bdf0;  1 drivers
v0000028e79b997a0_0 .net "OPCODE", 7 0, L_0000028e79b9aa90;  1 drivers
v0000028e79b98120_0 .var "PC", 31 0;
v0000028e79b98300_0 .net "READREG1", 2 0, L_0000028e79b9b710;  1 drivers
v0000028e79b99840_0 .net "READREG2", 2 0, L_0000028e79b9be90;  1 drivers
v0000028e79b99980_0 .net "REGOUT1", 7 0, L_0000028e79b24330;  1 drivers
v0000028e79b983a0_0 .net "REGOUT2", 7 0, L_0000028e79b24170;  1 drivers
o0000028e79b46f88 .functor BUFZ 1, C4<z>; HiZ drive
v0000028e79b9bad0_0 .net "RESET", 0 0, o0000028e79b46f88;  0 drivers
v0000028e79b9b530_0 .net "ResultDATA", 7 0, v0000028e79b98d00_0;  1 drivers
v0000028e79b9a090_0 .var "SELECT_imm", 0 0;
v0000028e79b9bb70_0 .var "SELECT_neg", 0 0;
v0000028e79b9b670_0 .var "WRITEENABLE", 0 0;
v0000028e79b9b5d0_0 .net "WRITEREG", 2 0, L_0000028e79b9bcb0;  1 drivers
v0000028e79b9a4f0_0 .net *"_ivl_13", 7 0, L_0000028e79b9a770;  1 drivers
v0000028e79b9b850_0 .net *"_ivl_3", 7 0, L_0000028e79b9ad10;  1 drivers
v0000028e79b9a450_0 .net *"_ivl_7", 7 0, L_0000028e79b9a130;  1 drivers
E_0000028e79b1f8e0 .event anyedge, v0000028e79b981c0_0;
L_0000028e79b9aa90 .part o0000028e79b473a8, 24, 8;
L_0000028e79b9ad10 .part o0000028e79b473a8, 16, 8;
L_0000028e79b9bcb0 .part L_0000028e79b9ad10, 0, 3;
L_0000028e79b9a130 .part o0000028e79b473a8, 8, 8;
L_0000028e79b9b710 .part L_0000028e79b9a130, 0, 3;
L_0000028e79b9a6d0 .part o0000028e79b473a8, 0, 8;
L_0000028e79b9a770 .part o0000028e79b473a8, 0, 8;
L_0000028e79b9be90 .part L_0000028e79b9a770, 0, 3;
S_0000028e79b2f660 .scope module, "Alu" "ALU" 2 72, 3 42 0, S_0000028e79b24d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 3 "SELECT";
    .port_info 3 /OUTPUT 8 "RESULT";
v0000028e79b42110_0 .net "DATA1", 7 0, L_0000028e79b24330;  alias, 1 drivers
v0000028e79b98940_0 .net "DATA2", 7 0, v0000028e79b984e0_0;  alias, 1 drivers
v0000028e79b99ac0_0 .net "OUTPUT_add", 7 0, L_0000028e79b9a630;  1 drivers
v0000028e79b98ee0_0 .net "OUTPUT_and", 7 0, L_0000028e79b23c30;  1 drivers
v0000028e79b98f80_0 .net "OUTPUT_forward", 7 0, L_0000028e79b24a30;  1 drivers
v0000028e79b99d40_0 .net "OUTPUT_or", 7 0, L_0000028e79b23d10;  1 drivers
v0000028e79b99e80_0 .var "RESULT", 7 0;
v0000028e79b990c0_0 .net "SELECT", 2 0, v0000028e79b99480_0;  1 drivers
E_0000028e79b1fca0/0 .event anyedge, v0000028e79b990c0_0, v0000028e79b42070_0, v0000028e79b42430_0, v0000028e79b42890_0;
E_0000028e79b1fca0/1 .event anyedge, v0000028e79b42c50_0;
E_0000028e79b1fca0 .event/or E_0000028e79b1fca0/0, E_0000028e79b1fca0/1;
S_0000028e79b2f7f0 .scope module, "add_" "ADD" 3 53, 3 2 0, S_0000028e79b2f660;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000028e79b42390_0 .net "DATA1", 7 0, L_0000028e79b24330;  alias, 1 drivers
v0000028e79b42a70_0 .net "DATA2", 7 0, v0000028e79b984e0_0;  alias, 1 drivers
v0000028e79b42890_0 .net "RESULT", 7 0, L_0000028e79b9a630;  alias, 1 drivers
L_0000028e79b9a630 .delay 8 (2,2,2) L_0000028e79b9a630/d;
L_0000028e79b9a630/d .arith/sum 8, v0000028e79b984e0_0, L_0000028e79b24330;
S_0000028e79b30ba0 .scope module, "and_" "AND" 3 54, 3 22 0, S_0000028e79b2f660;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000028e79b23c30/d .functor AND 8, v0000028e79b984e0_0, L_0000028e79b24330, C4<11111111>, C4<11111111>;
L_0000028e79b23c30 .delay 8 (1,1,1) L_0000028e79b23c30/d;
v0000028e79b427f0_0 .net "DATA1", 7 0, L_0000028e79b24330;  alias, 1 drivers
v0000028e79b42bb0_0 .net "DATA2", 7 0, v0000028e79b984e0_0;  alias, 1 drivers
v0000028e79b42430_0 .net "RESULT", 7 0, L_0000028e79b23c30;  alias, 1 drivers
S_0000028e79b30d30 .scope module, "forward_" "FORWARD" 3 52, 3 12 0, S_0000028e79b2f660;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000028e79b24a30/d .functor BUFZ 8, v0000028e79b984e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000028e79b24a30 .delay 8 (1,1,1) L_0000028e79b24a30/d;
v0000028e79b429d0_0 .net "DATA2", 7 0, v0000028e79b984e0_0;  alias, 1 drivers
v0000028e79b42c50_0 .net "RESULT", 7 0, L_0000028e79b24a30;  alias, 1 drivers
S_0000028e79b34b90 .scope module, "or_" "OR" 3 55, 3 32 0, S_0000028e79b2f660;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000028e79b23d10/d .functor OR 8, v0000028e79b984e0_0, L_0000028e79b24330, C4<00000000>, C4<00000000>;
L_0000028e79b23d10 .delay 8 (1,1,1) L_0000028e79b23d10/d;
v0000028e79b41fd0_0 .net "DATA1", 7 0, L_0000028e79b24330;  alias, 1 drivers
v0000028e79b42d90_0 .net "DATA2", 7 0, v0000028e79b984e0_0;  alias, 1 drivers
v0000028e79b42070_0 .net "RESULT", 7 0, L_0000028e79b23d10;  alias, 1 drivers
S_0000028e79b34d20 .scope module, "ImmediateMUX" "mux" 2 75, 2 20 0, S_0000028e79b24d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT1";
    .port_info 1 /INPUT 8 "INPUT2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v0000028e79b99200_0 .net "INPUT1", 7 0, v0000028e79b98d00_0;  alias, 1 drivers
v0000028e79b995c0_0 .net "INPUT2", 7 0, L_0000028e79b9a6d0;  alias, 1 drivers
v0000028e79b984e0_0 .var "OUTPUT", 7 0;
v0000028e79b98a80_0 .net "SELECT", 0 0, v0000028e79b9a090_0;  1 drivers
E_0000028e79b1f0a0 .event anyedge, v0000028e79b98a80_0, v0000028e79b995c0_0, v0000028e79b99200_0;
S_0000028e79b26b30 .scope module, "NegationMux" "mux" 2 74, 2 20 0, S_0000028e79b24d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT1";
    .port_info 1 /INPUT 8 "INPUT2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v0000028e79b998e0_0 .net "INPUT1", 7 0, L_0000028e79b24170;  alias, 1 drivers
v0000028e79b992a0_0 .net "INPUT2", 7 0, L_0000028e79b9bdf0;  alias, 1 drivers
v0000028e79b98d00_0 .var "OUTPUT", 7 0;
v0000028e79b98580_0 .net "SELECT", 0 0, v0000028e79b9bb70_0;  1 drivers
E_0000028e79b1f560 .event anyedge, v0000028e79b98580_0, v0000028e79b992a0_0, v0000028e79b998e0_0;
S_0000028e79b26cc0 .scope module, "Reg" "register" 2 71, 4 2 0, S_0000028e79b24d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000028e79b24330/d .functor BUFZ 8, L_0000028e79b9bc10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000028e79b24330 .delay 8 (2,2,2) L_0000028e79b24330/d;
L_0000028e79b24170/d .functor BUFZ 8, L_0000028e79b9abd0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000028e79b24170 .delay 8 (2,2,2) L_0000028e79b24170/d;
v0000028e79b986c0_0 .net "CLK", 0 0, o0000028e79b46ec8;  alias, 0 drivers
v0000028e79b99b60_0 .net "IN", 7 0, v0000028e79b99e80_0;  alias, 1 drivers
v0000028e79b98440_0 .net "INADDRESS", 2 0, L_0000028e79b9bcb0;  alias, 1 drivers
v0000028e79b99340_0 .net "OUT1", 7 0, L_0000028e79b24330;  alias, 1 drivers
v0000028e79b98c60_0 .net "OUT1ADDRESS", 2 0, L_0000028e79b9b710;  alias, 1 drivers
v0000028e79b98080_0 .net "OUT2", 7 0, L_0000028e79b24170;  alias, 1 drivers
v0000028e79b99c00_0 .net "OUT2ADDRESS", 2 0, L_0000028e79b9be90;  alias, 1 drivers
v0000028e79b99020 .array "REGISTER", 0 7, 7 0;
v0000028e79b99a20_0 .net "RESET", 0 0, o0000028e79b46f88;  alias, 0 drivers
v0000028e79b98bc0_0 .net "WRITE", 0 0, v0000028e79b9b670_0;  1 drivers
v0000028e79b988a0_0 .net *"_ivl_0", 7 0, L_0000028e79b9bc10;  1 drivers
v0000028e79b98620_0 .net *"_ivl_10", 4 0, L_0000028e79b9b8f0;  1 drivers
L_0000028e79c200d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028e79b989e0_0 .net *"_ivl_13", 1 0, L_0000028e79c200d0;  1 drivers
v0000028e79b98b20_0 .net *"_ivl_2", 4 0, L_0000028e79b9ab30;  1 drivers
L_0000028e79c20088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028e79b98e40_0 .net *"_ivl_5", 1 0, L_0000028e79c20088;  1 drivers
v0000028e79b99160_0 .net *"_ivl_8", 7 0, L_0000028e79b9abd0;  1 drivers
v0000028e79b98da0_0 .var/i "i", 31 0;
E_0000028e79b1f6e0 .event posedge, v0000028e79b986c0_0;
L_0000028e79b9bc10 .array/port v0000028e79b99020, L_0000028e79b9ab30;
L_0000028e79b9ab30 .concat [ 3 2 0 0], L_0000028e79b9b710, L_0000028e79c20088;
L_0000028e79b9abd0 .array/port v0000028e79b99020, L_0000028e79b9b8f0;
L_0000028e79b9b8f0 .concat [ 3 2 0 0], L_0000028e79b9be90, L_0000028e79c200d0;
S_0000028e79b258f0 .scope module, "TwosCompliment" "twosCompliment" 2 73, 2 10 0, S_0000028e79b24d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "REGOUT2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000028e79b249c0 .functor NOT 8, L_0000028e79b24170, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028e79b98760_0 .net "REGOUT2", 7 0, L_0000028e79b24170;  alias, 1 drivers
v0000028e79b99ca0_0 .net "RESULT", 7 0, L_0000028e79b9bdf0;  alias, 1 drivers
v0000028e79b993e0_0 .net *"_ivl_0", 7 0, L_0000028e79b249c0;  1 drivers
L_0000028e79c20118 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000028e79b99de0_0 .net/2u *"_ivl_2", 7 0, L_0000028e79c20118;  1 drivers
L_0000028e79b9bdf0 .delay 8 (1,1,1) L_0000028e79b9bdf0/d;
L_0000028e79b9bdf0/d .arith/sum 8, L_0000028e79b249c0, L_0000028e79c20118;
    .scope S_0000028e79b26cc0;
T_0 ;
    %wait E_0000028e79b1f6e0;
    %load/vec4 v0000028e79b99a20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e79b98da0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000028e79b98da0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000028e79b98da0_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000028e79b99020, 0, 4;
    %load/vec4 v0000028e79b98da0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028e79b98da0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028e79b98bc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0000028e79b99b60_0;
    %load/vec4 v0000028e79b98440_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000028e79b99020, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028e79b2f660;
T_1 ;
    %wait E_0000028e79b1fca0;
    %load/vec4 v0000028e79b990c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0000028e79b98f80_0;
    %store/vec4 v0000028e79b99e80_0, 0, 8;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0000028e79b99ac0_0;
    %store/vec4 v0000028e79b99e80_0, 0, 8;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0000028e79b98ee0_0;
    %store/vec4 v0000028e79b99e80_0, 0, 8;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0000028e79b99d40_0;
    %store/vec4 v0000028e79b99e80_0, 0, 8;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028e79b26b30;
T_2 ;
    %wait E_0000028e79b1f560;
    %load/vec4 v0000028e79b98580_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000028e79b992a0_0;
    %store/vec4 v0000028e79b98d00_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028e79b998e0_0;
    %store/vec4 v0000028e79b98d00_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000028e79b34d20;
T_3 ;
    %wait E_0000028e79b1f0a0;
    %load/vec4 v0000028e79b98a80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000028e79b995c0_0;
    %store/vec4 v0000028e79b984e0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028e79b99200_0;
    %store/vec4 v0000028e79b984e0_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028e79b24d30;
T_4 ;
    %wait E_0000028e79b1f6e0;
    %load/vec4 v0000028e79b9bad0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e79b98120_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %delay 1, 0;
    %load/vec4 v0000028e79b98120_0;
    %addi 4, 0, 32;
    %store/vec4 v0000028e79b98120_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028e79b24d30;
T_5 ;
    %wait E_0000028e79b1f8e0;
    %delay 1, 0;
    %load/vec4 v0000028e79b997a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e79b99480_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e79b9a090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e79b9bb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e79b9b670_0, 0, 1;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e79b99480_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e79b9a090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e79b9bb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e79b9b670_0, 0, 1;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028e79b99480_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e79b9a090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e79b9bb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e79b9b670_0, 0, 1;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028e79b99480_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e79b9a090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e79b9bb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e79b9b670_0, 0, 1;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028e79b99480_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e79b9a090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e79b9bb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e79b9b670_0, 0, 1;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028e79b99480_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e79b9a090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e79b9bb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e79b9b670_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Cpu.v";
    "./alu.v";
    "./register.v";
