design_1_decoder_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_decoder_0_0/sim/design_1_decoder_0_0.v,
design_1_gateand_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_gateand_0_0/sim/design_1_gateand_0_0.v,
design_1_gateor_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_gateor_0_0/sim/design_1_gateor_0_0.v,
design_1_gatenegare_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_gatenegare_0_0/sim/design_1_gatenegare_0_0.v,
design_1_gateand_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_gateand_0_1/sim/design_1_gateand_0_1.v,
design_1_gateand_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_gateand_0_2/sim/design_1_gateand_0_2.v,
design_1_impartitor_d_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_impartitor_d_0_0/sim/design_1_impartitor_d_0_0.v,
design_1_impartitor_a_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_impartitor_a_0_0/sim/design_1_impartitor_a_0_0.v,
design_1_mc68000_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mc68000_0_0/sim/design_1_mc68000_0_0.v,
design_1_ram8kx8_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ram8kx8_0_0/sim/design_1_ram8kx8_0_0.v,
design_1_ram8kx8_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ram8kx8_1_0/sim/design_1_ram8kx8_1_0.v,
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
