{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1636510965242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636510965243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 10 09:22:44 2021 " "Processing started: Wed Nov 10 09:22:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636510965243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1636510965243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM2 -c FSM2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM2 -c FSM2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1636510965243 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1636510967049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm2.v 2 2 " "Found 2 design units, including 2 entities, in source file fsm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM2 " "Found entity 1: FSM2" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636510967602 ""} { "Info" "ISGN_ENTITY_NAME" "2 TB_FSM2 " "Found entity 2: TB_FSM2" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636510967602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636510967602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c FSM2.v(229) " "Verilog HDL Implicit Net warning at FSM2.v(229): created implicit net for \"c\"" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1636510967603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM2 " "Elaborating entity \"FSM2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1636510967873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 FSM2.v(36) " "Verilog HDL assignment warning at FSM2.v(36): truncated value with size 5 to match size of target (3)" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636510967879 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 FSM2.v(38) " "Verilog HDL assignment warning at FSM2.v(38): truncated value with size 5 to match size of target (3)" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636510967880 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 FSM2.v(39) " "Verilog HDL assignment warning at FSM2.v(39): truncated value with size 5 to match size of target (3)" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636510967880 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 FSM2.v(40) " "Verilog HDL assignment warning at FSM2.v(40): truncated value with size 5 to match size of target (3)" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636510967881 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 FSM2.v(41) " "Verilog HDL assignment warning at FSM2.v(41): truncated value with size 5 to match size of target (3)" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636510967882 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 FSM2.v(42) " "Verilog HDL assignment warning at FSM2.v(42): truncated value with size 5 to match size of target (3)" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636510967882 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 FSM2.v(43) " "Verilog HDL assignment warning at FSM2.v(43): truncated value with size 5 to match size of target (3)" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636510967883 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(44) " "Verilog HDL Case Statement warning at FSM2.v(44): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 44 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510967884 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(45) " "Verilog HDL Case Statement warning at FSM2.v(45): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 45 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510967884 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(46) " "Verilog HDL Case Statement warning at FSM2.v(46): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 46 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510967884 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(47) " "Verilog HDL Case Statement warning at FSM2.v(47): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 47 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510967885 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(48) " "Verilog HDL Case Statement warning at FSM2.v(48): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 48 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510967885 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(49) " "Verilog HDL Case Statement warning at FSM2.v(49): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 49 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510967885 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(50) " "Verilog HDL Case Statement warning at FSM2.v(50): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 50 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510967885 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(51) " "Verilog HDL Case Statement warning at FSM2.v(51): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 51 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510967886 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(52) " "Verilog HDL Case Statement warning at FSM2.v(52): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 52 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510967886 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(53) " "Verilog HDL Case Statement warning at FSM2.v(53): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 53 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510967887 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(54) " "Verilog HDL Case Statement warning at FSM2.v(54): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 54 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510967887 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 FSM2.v(55) " "Verilog HDL assignment warning at FSM2.v(55): truncated value with size 5 to match size of target (3)" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636510967887 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 FSM2.v(61) " "Verilog HDL assignment warning at FSM2.v(61): truncated value with size 5 to match size of target (3)" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636510967936 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(123) " "Verilog HDL Case Statement warning at FSM2.v(123): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 123 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510967938 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(130) " "Verilog HDL Case Statement warning at FSM2.v(130): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 130 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510968005 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(137) " "Verilog HDL Case Statement warning at FSM2.v(137): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 137 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510968005 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(144) " "Verilog HDL Case Statement warning at FSM2.v(144): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 144 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510968005 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(151) " "Verilog HDL Case Statement warning at FSM2.v(151): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 151 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510968011 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(158) " "Verilog HDL Case Statement warning at FSM2.v(158): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 158 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510968012 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(165) " "Verilog HDL Case Statement warning at FSM2.v(165): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 165 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510968019 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(172) " "Verilog HDL Case Statement warning at FSM2.v(172): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 172 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510968019 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(179) " "Verilog HDL Case Statement warning at FSM2.v(179): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 179 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510968052 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(186) " "Verilog HDL Case Statement warning at FSM2.v(186): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 186 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510968052 "|FSM2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM2.v(193) " "Verilog HDL Case Statement warning at FSM2.v(193): case item expression never matches the case expression" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 193 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1636510968052 "|FSM2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "v GND " "Pin \"v\" is stuck at GND" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1636510970286 "|FSM2|v"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\] VCC " "Pin \"HEX\[3\]\" is stuck at VCC" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1636510970286 "|FSM2|HEX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\] VCC " "Pin \"HEX\[4\]\" is stuck at VCC" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1636510970286 "|FSM2|HEX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\] VCC " "Pin \"HEX\[5\]\" is stuck at VCC" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1636510970286 "|FSM2|HEX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[6\] VCC " "Pin \"HEX\[6\]\" is stuck at VCC" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1636510970286 "|FSM2|HEX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[7\] VCC " "Pin \"HEX\[7\]\" is stuck at VCC" {  } { { "FSM2.v" "" { Text "C:/Users/HUONG/Desktop/BT quartus/FSM2/FSM2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1636510970286 "|FSM2|HEX[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1636510970286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1636510972768 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1636510972768 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1636510973882 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1636510973882 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1636510973882 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1636510973882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636510973919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 10 09:22:53 2021 " "Processing ended: Wed Nov 10 09:22:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636510973919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636510973919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636510973919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636510973919 ""}
