/*
 * SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_pci_wr_tg.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_PCI_WR_TG_
#define _NTHW_FPGA_REG_DEFS_PCI_WR_TG_

/* PCI_WR_TG */
#define NTHW_MOD_PCI_WR_TG (0x274b69e1UL)
#define PCI_WR_TG_TG_CTRL (0xa48366c7UL)
#define PCI_WR_TG_TG_CTRL_TG_WR_RDY (0x9983a3e8UL)
#define PCI_WR_TG_TG_SEQ (0x8b3e0bd6UL)
#define PCI_WR_TG_TG_SEQ_SEQUENCE (0xebf1c760UL)
#define PCI_WR_TG_TG_WRADDR (0x2b7b95a5UL)
#define PCI_WR_TG_TG_WRADDR_RAM_ADDR (0x5fdc2aceUL)
#define PCI_WR_TG_TG_WRDATA0 (0xd0bb6e73UL)
#define PCI_WR_TG_TG_WRDATA0_PHYS_ADDR_LOW (0x97cb1c89UL)
#define PCI_WR_TG_TG_WRDATA1 (0xa7bc5ee5UL)
#define PCI_WR_TG_TG_WRDATA1_PHYS_ADDR_HIGH (0x51b3be92UL)
#define PCI_WR_TG_TG_WRDATA2 (0x3eb50f5fUL)
#define PCI_WR_TG_TG_WRDATA2_INC_MODE (0x5be5577UL)
#define PCI_WR_TG_TG_WRDATA2_REQ_HID (0xf4c78ddcUL)
#define PCI_WR_TG_TG_WRDATA2_REQ_SIZE (0x87ceca1UL)
#define PCI_WR_TG_TG_WRDATA2_WAIT (0xb29cb8ffUL)
#define PCI_WR_TG_TG_WRDATA2_WRAP (0x6348ebc7UL)
#define PCI_WR_TG_TG_WR_RUN (0xc4ce1594UL)
#define PCI_WR_TG_TG_WR_RUN_WR_ITERATION (0xe83c0a22UL)

#endif	/* _NTHW_FPGA_REG_DEFS_PCI_WR_TG_ */
