{"sha": "479db22783ba162939d607c2a5da5332c09064e0", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDc5ZGIyMjc4M2JhMTYyOTM5ZDYwN2MyYTVkYTUzMzJjMDkwNjRlMA==", "commit": {"author": {"name": "Andre Vieira", "email": "andre.simoesdiasvieira@arm.com", "date": "2018-11-29T10:20:13Z"}, "committer": {"name": "Andre Vieira", "email": "avieira@gcc.gnu.org", "date": "2018-11-29T10:20:13Z"}, "message": "[PATCH] [Arm] Fix fpu configurations for Cortex-R7 and Cortex-R8\n\ngcc/ChangeLog:\n2018-11-29  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n\n\tPR target/88224\n\t* config/arm/arm-cpus.in (armv7-r): Add FP16conv configurations.\n\t(cortex-r7, cortex-r8): Update default and add new configuration.\n\t* doc/invoke.texi (armv7-r): Add two new vfp options.\n\t(nofp.dp): Add cortex-r7 and cortex-r8 to the list of targets that\n\tsupport this option.\n\nFrom-SVN: r266612", "tree": {"sha": "1a3fa1669f3b1736f507936b53d68eb0e9798f62", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1a3fa1669f3b1736f507936b53d68eb0e9798f62"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/479db22783ba162939d607c2a5da5332c09064e0", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/479db22783ba162939d607c2a5da5332c09064e0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/479db22783ba162939d607c2a5da5332c09064e0", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/479db22783ba162939d607c2a5da5332c09064e0/comments", "author": {"login": "avieira-arm", "id": 68072104, "node_id": "MDQ6VXNlcjY4MDcyMTA0", "avatar_url": "https://avatars.githubusercontent.com/u/68072104?v=4", "gravatar_id": "", "url": "https://api.github.com/users/avieira-arm", "html_url": "https://github.com/avieira-arm", "followers_url": "https://api.github.com/users/avieira-arm/followers", "following_url": "https://api.github.com/users/avieira-arm/following{/other_user}", "gists_url": "https://api.github.com/users/avieira-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/avieira-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/avieira-arm/subscriptions", "organizations_url": "https://api.github.com/users/avieira-arm/orgs", "repos_url": "https://api.github.com/users/avieira-arm/repos", "events_url": "https://api.github.com/users/avieira-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/avieira-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "ebea4e1da08608622e9db37c133c84120b8c5da8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ebea4e1da08608622e9db37c133c84120b8c5da8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ebea4e1da08608622e9db37c133c84120b8c5da8"}], "stats": {"total": 28, "additions": 25, "deletions": 3}, "files": [{"sha": "91a1703db057af182abddc8cad79d82bdbc68d7d", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/479db22783ba162939d607c2a5da5332c09064e0/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/479db22783ba162939d607c2a5da5332c09064e0/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=479db22783ba162939d607c2a5da5332c09064e0", "patch": "@@ -1,3 +1,12 @@\n+2018-11-29  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n+\n+\tPR target/88224\n+\t* config/arm/arm-cpus.in (armv7-r): Add FP16conv configurations.\n+\t(cortex-r7, cortex-r8): Update default and add new configuration.\n+\t* doc/invoke.texi (armv7-r): Add two new vfp options.\n+\t(nofp.dp): Add cortex-r7 and cortex-r8 to the list of targets that\n+\tsupport this option.\n+\n 2018-11-29  Alan Modra  <amodra@gmail.com>\n \n \t* config/rs6000/rs6000.c (rs6000_emit_move): Disable long"}, {"sha": "2fed508a46bc138caaac5d9905d8955e29eb7097", "filename": "gcc/config/arm/arm-cpus.in", "status": "modified", "additions": 6, "deletions": 2, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/479db22783ba162939d607c2a5da5332c09064e0/gcc%2Fconfig%2Farm%2Farm-cpus.in", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/479db22783ba162939d607c2a5da5332c09064e0/gcc%2Fconfig%2Farm%2Farm-cpus.in", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-cpus.in?ref=479db22783ba162939d607c2a5da5332c09064e0", "patch": "@@ -476,6 +476,8 @@ begin arch armv7-r\n  optalias vfpv3xd fp.sp\n  option fp add VFPv3 FP_DBL\n  optalias vfpv3-d16 fp\n+ option vfpv3xd-fp16 add VFPv3 fp16conv\n+ option vfpv3-d16-fp16 add VFPv3 FP_DBL fp16conv\n  option idiv add adiv\n  option nofp remove ALL_FP\n  option noidiv remove adiv\n@@ -1086,7 +1088,8 @@ end cpu cortex-r5\n begin cpu cortex-r7\n  cname cortexr7\n  tune flags LDSCHED\n- architecture armv7-r+idiv+fp\n+ architecture armv7-r+idiv+vfpv3-d16-fp16\n+ option nofp.dp remove FP_DBL\n  option nofp remove ALL_FP\n  costs cortex\n  vendor 41\n@@ -1097,7 +1100,8 @@ begin cpu cortex-r8\n  cname cortexr8\n  tune for cortex-r7\n  tune flags LDSCHED\n- architecture armv7-r+idiv+fp\n+ architecture armv7-r+idiv+vfpv3-d16-fp16\n+ option nofp.dp remove FP_DBL\n  option nofp remove ALL_FP\n  costs cortex\n  vendor 41"}, {"sha": "6d03df51ba17ecfe1765a2ed9fc6a520d4838d0b", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 10, "deletions": 1, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/479db22783ba162939d607c2a5da5332c09064e0/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/479db22783ba162939d607c2a5da5332c09064e0/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=479db22783ba162939d607c2a5da5332c09064e0", "patch": "@@ -17090,6 +17090,14 @@ The single-precision VFPv3 floating-point instructions.  The extension\n The VFPv3 floating-point instructions with 16 double-precision registers.\n The extension +vfpv3-d16 can be used as an alias for this extension.\n \n+@item +vfpv3xd-d16-fp16\n+The single-precision VFPv3 floating-point instructions with 16 double-precision\n+registers and the half-precision floating-point conversion operations.\n+\n+@item +vfpv3-d16-fp16\n+The VFPv3 floating-point instructions with 16 double-precision\n+registers and the half-precision floating-point conversion operations.\n+\n @item +nofp\n Disable the floating-point extension.\n \n@@ -17259,7 +17267,8 @@ Disables the floating-point and SIMD instructions on\n \n @item +nofp.dp\n Disables the double-precision component of the floating-point instructions\n-on @samp{cortex-r5}, @samp{cortex-r52} and @samp{cortex-m7}.\n+on @samp{cortex-r5}, @samp{cortex-r7}, @samp{cortex-r8}, @samp{cortex-r52} and\n+@samp{cortex-m7}.\n \n @item +nosimd\n Disables the SIMD (but not floating-point) instructions on"}]}