#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 31 17:45:25 2022
# Process ID: 20988
# Current directory: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5908 C:\Users\expecto\Desktop\COD-experiment\Lab1-ALU\Lab1-ALU.xpr
# Log file: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/vivado.log
# Journal file: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sources_1/new/alu6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sim_1/new/alu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.sim/sim_1/behav/xsim'
"xelab -wto 39b0059b49f44b03bb4fa7bdf94996f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_sim_behav xil_defaultlib.ALU_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39b0059b49f44b03bb4fa7bdf94996f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_sim_behav xil_defaultlib.ALU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sources_1/new/alu6.v" Line 1. Module alu32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu32
Compiling module xil_defaultlib.ALU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.sim/sim_1/behav/xsim/xsim.dir/ALU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.sim/sim_1/behav/xsim/xsim.dir/ALU_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 31 17:46:51 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 31 17:46:51 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_sim_behav -key {Behavioral:sim_1:Functional:ALU_sim} -tclbatch {ALU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ALU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 777.453 ; gain = 14.227
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sim_1/new/alu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sources_1/new/ALU_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sim_1/new/alu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.sim/sim_1/behav/xsim'
"xelab -wto 39b0059b49f44b03bb4fa7bdf94996f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_sim_behav xil_defaultlib.ALU_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39b0059b49f44b03bb4fa7bdf94996f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_sim_behav xil_defaultlib.ALU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sources_1/new/alu6.v" Line 1. Module alu32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu32
Compiling module xil_defaultlib.ALU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_sim_behav -key {Behavioral:sim_1:Functional:ALU_sim} -tclbatch {ALU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ALU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1179.738 ; gain = 0.000
close [ open C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sources_1/new/FLS.v w ]
add_files C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sources_1/new/FLS.v
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sources_1/new/ALU_top.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 31 18:51:18 2022] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/synth_1/runme.log
[Thu Mar 31 18:51:18 2022] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 31 18:53:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/synth_1/runme.log
[Thu Mar 31 18:53:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 31 18:53:55 2022] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/synth_1/runme.log
[Thu Mar 31 18:53:55 2022] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Mar 31 18:59:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 31 19:05:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/synth_1/runme.log
[Thu Mar 31 19:05:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Mar 31 19:09:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 31 19:09:58 2022] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/synth_1/runme.log
[Thu Mar 31 19:09:58 2022] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 6
[Thu Mar 31 19:18:29 2022] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/impl_1/runme.log
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sim_1/new/fls_sim.v w ]
add_files -fileset sim_1 C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sim_1/new/fls_sim.v
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 31 19:23:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/synth_1/runme.log
[Thu Mar 31 19:23:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Mar 31 19:38:39 2022] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/impl_1/runme.log
close [ open C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sources_1/new/Sig.v w ]
add_files C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sources_1/new/Sig.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 31 19:41:53 2022] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/synth_1/runme.log
[Thu Mar 31 19:41:53 2022] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Mar 31 19:47:16 2022] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 31 19:54:39 2022] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/synth_1/runme.log
[Thu Mar 31 19:54:39 2022] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 20:26:13 2022...
