#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000172094bcbb0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000017209558420_0 .net "PC", 31 0, L_00000172095e4590;  1 drivers
v0000017209558b00_0 .net "cycles_consumed", 31 0, v00000172095572a0_0;  1 drivers
v0000017209557520_0 .var "input_clk", 0 0;
v0000017209556a80_0 .var "rst", 0 0;
S_00000172092e9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000172094bcbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000017209491ba0 .functor NOR 1, v0000017209557520_0, v000001720954a020_0, C4<0>, C4<0>;
L_0000017209491740 .functor AND 1, v00000172095243f0_0, v0000017209524350_0, C4<1>, C4<1>;
L_0000017209491510 .functor AND 1, L_0000017209491740, L_0000017209556b20, C4<1>, C4<1>;
L_0000017209491580 .functor AND 1, v0000017209514070_0, v0000017209513490_0, C4<1>, C4<1>;
L_0000017209491dd0 .functor AND 1, L_0000017209491580, L_0000017209556d00, C4<1>, C4<1>;
L_0000017209491c10 .functor AND 1, v0000017209549da0_0, v0000017209549d00_0, C4<1>, C4<1>;
L_00000172094915f0 .functor AND 1, L_0000017209491c10, L_00000172095575c0, C4<1>, C4<1>;
L_00000172094909b0 .functor AND 1, v00000172095243f0_0, v0000017209524350_0, C4<1>, C4<1>;
L_0000017209491660 .functor AND 1, L_00000172094909b0, L_00000172095577a0, C4<1>, C4<1>;
L_0000017209491eb0 .functor AND 1, v0000017209514070_0, v0000017209513490_0, C4<1>, C4<1>;
L_00000172094910b0 .functor AND 1, L_0000017209491eb0, L_0000017209557840, C4<1>, C4<1>;
L_0000017209491a50 .functor AND 1, v0000017209549da0_0, v0000017209549d00_0, C4<1>, C4<1>;
L_0000017209492380 .functor AND 1, L_0000017209491a50, L_00000172095578e0, C4<1>, C4<1>;
L_000001720955a3c0 .functor NOT 1, L_0000017209491ba0, C4<0>, C4<0>, C4<0>;
L_0000017209559ef0 .functor NOT 1, L_0000017209491ba0, C4<0>, C4<0>, C4<0>;
L_0000017209563760 .functor NOT 1, L_0000017209491ba0, C4<0>, C4<0>, C4<0>;
L_0000017209564d40 .functor NOT 1, L_0000017209491ba0, C4<0>, C4<0>, C4<0>;
L_0000017209564bf0 .functor NOT 1, L_0000017209491ba0, C4<0>, C4<0>, C4<0>;
L_00000172095e4590 .functor BUFZ 32, v0000017209547820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001720954a840_0 .net "EX1_ALU_OPER1", 31 0, L_000001720955b310;  1 drivers
v000001720954a700_0 .net "EX1_ALU_OPER2", 31 0, L_0000017209563450;  1 drivers
v000001720954a8e0_0 .net "EX1_PC", 31 0, v0000017209523db0_0;  1 drivers
v000001720954a660_0 .net "EX1_PFC", 31 0, v0000017209522690_0;  1 drivers
v000001720954a7a0_0 .net "EX1_PFC_to_IF", 31 0, L_0000017209553d80;  1 drivers
v000001720954a980_0 .net "EX1_forward_to_B", 31 0, v00000172095236d0_0;  1 drivers
v000001720954aa20_0 .net "EX1_is_beq", 0 0, v00000172095239f0_0;  1 drivers
v000001720954aac0_0 .net "EX1_is_bne", 0 0, v00000172095240d0_0;  1 drivers
v00000172095435e0_0 .net "EX1_is_jal", 0 0, v0000017209522730_0;  1 drivers
v00000172095439a0_0 .net "EX1_is_jr", 0 0, v0000017209523950_0;  1 drivers
v00000172095430e0_0 .net "EX1_is_oper2_immed", 0 0, v0000017209522190_0;  1 drivers
v0000017209544800_0 .net "EX1_memread", 0 0, v0000017209521fb0_0;  1 drivers
v0000017209544a80_0 .net "EX1_memwrite", 0 0, v0000017209521bf0_0;  1 drivers
v00000172095450c0_0 .net "EX1_opcode", 11 0, v0000017209523130_0;  1 drivers
v0000017209543cc0_0 .net "EX1_predicted", 0 0, v0000017209523310_0;  1 drivers
v0000017209543720_0 .net "EX1_rd_ind", 4 0, v0000017209521e70_0;  1 drivers
v0000017209543a40_0 .net "EX1_rd_indzero", 0 0, v0000017209523270_0;  1 drivers
v0000017209544d00_0 .net "EX1_regwrite", 0 0, v0000017209523ef0_0;  1 drivers
v0000017209543d60_0 .net "EX1_rs1", 31 0, v00000172095242b0_0;  1 drivers
v0000017209543e00_0 .net "EX1_rs1_ind", 4 0, v0000017209522cd0_0;  1 drivers
v0000017209544580_0 .net "EX1_rs2", 31 0, v00000172095222d0_0;  1 drivers
v00000172095434a0_0 .net "EX1_rs2_ind", 4 0, v0000017209522050_0;  1 drivers
v00000172095443a0_0 .net "EX1_rs2_out", 31 0, L_0000017209563d10;  1 drivers
v0000017209543ea0_0 .net "EX2_ALU_OPER1", 31 0, v0000017209524c10_0;  1 drivers
v0000017209544b20_0 .net "EX2_ALU_OPER2", 31 0, v0000017209524ad0_0;  1 drivers
v0000017209544440_0 .net "EX2_ALU_OUT", 31 0, L_0000017209555f40;  1 drivers
v0000017209544bc0_0 .net "EX2_PC", 31 0, v0000017209525250_0;  1 drivers
v0000017209545480_0 .net "EX2_PFC_to_IF", 31 0, v0000017209525750_0;  1 drivers
v00000172095444e0_0 .net "EX2_forward_to_B", 31 0, v0000017209524b70_0;  1 drivers
v0000017209543f40_0 .net "EX2_is_beq", 0 0, v0000017209525110_0;  1 drivers
v0000017209544300_0 .net "EX2_is_bne", 0 0, v00000172095251b0_0;  1 drivers
v00000172095432c0_0 .net "EX2_is_jal", 0 0, v0000017209525610_0;  1 drivers
v0000017209543c20_0 .net "EX2_is_jr", 0 0, v0000017209525570_0;  1 drivers
v0000017209545020_0 .net "EX2_is_oper2_immed", 0 0, v0000017209525390_0;  1 drivers
v0000017209543fe0_0 .net "EX2_memread", 0 0, v0000017209524d50_0;  1 drivers
v0000017209545200_0 .net "EX2_memwrite", 0 0, v0000017209524df0_0;  1 drivers
v0000017209544620_0 .net "EX2_opcode", 11 0, v00000172095256b0_0;  1 drivers
v0000017209544da0_0 .net "EX2_predicted", 0 0, v00000172095259d0_0;  1 drivers
v00000172095446c0_0 .net "EX2_rd_ind", 4 0, v0000017209524e90_0;  1 drivers
v0000017209543360_0 .net "EX2_rd_indzero", 0 0, v0000017209524350_0;  1 drivers
v0000017209542d20_0 .net "EX2_regwrite", 0 0, v00000172095243f0_0;  1 drivers
v0000017209543400_0 .net "EX2_rs1", 31 0, v0000017209524490_0;  1 drivers
v0000017209543860_0 .net "EX2_rs1_ind", 4 0, v0000017209524530_0;  1 drivers
v0000017209544260_0 .net "EX2_rs2_ind", 4 0, v00000172095245d0_0;  1 drivers
v0000017209544760_0 .net "EX2_rs2_out", 31 0, v00000172095247b0_0;  1 drivers
v00000172095441c0_0 .net "ID_INST", 31 0, v0000017209526ca0_0;  1 drivers
v00000172095448a0_0 .net "ID_PC", 31 0, v0000017209526d40_0;  1 drivers
v0000017209544f80_0 .net "ID_PFC_to_EX", 31 0, L_0000017209552660;  1 drivers
v0000017209544940_0 .net "ID_PFC_to_IF", 31 0, L_0000017209551a80;  1 drivers
v0000017209544080_0 .net "ID_forward_to_B", 31 0, L_00000172095528e0;  1 drivers
v0000017209544120_0 .net "ID_is_beq", 0 0, L_0000017209553100;  1 drivers
v0000017209543540_0 .net "ID_is_bne", 0 0, L_0000017209552b60;  1 drivers
v0000017209544c60_0 .net "ID_is_j", 0 0, L_0000017209551580;  1 drivers
v0000017209543180_0 .net "ID_is_jal", 0 0, L_00000172095531a0;  1 drivers
v0000017209542f00_0 .net "ID_is_jr", 0 0, L_00000172095527a0;  1 drivers
v00000172095449e0_0 .net "ID_is_oper2_immed", 0 0, L_000001720955a510;  1 drivers
v0000017209545160_0 .net "ID_memread", 0 0, L_0000017209553560;  1 drivers
v00000172095452a0_0 .net "ID_memwrite", 0 0, L_0000017209552340;  1 drivers
v0000017209545340_0 .net "ID_opcode", 11 0, v00000172095455c0_0;  1 drivers
v0000017209543040_0 .net "ID_predicted", 0 0, v000001720952a760_0;  1 drivers
v0000017209543ae0_0 .net "ID_rd_ind", 4 0, v0000017209546d80_0;  1 drivers
v0000017209544e40_0 .net "ID_regwrite", 0 0, L_00000172095532e0;  1 drivers
v0000017209544ee0_0 .net "ID_rs1", 31 0, v000001720952e0e0_0;  1 drivers
v00000172095453e0_0 .net "ID_rs1_ind", 4 0, v00000172095471e0_0;  1 drivers
v0000017209542dc0_0 .net "ID_rs2", 31 0, v000001720952e4a0_0;  1 drivers
v0000017209542e60_0 .net "ID_rs2_ind", 4 0, v0000017209546060_0;  1 drivers
v0000017209543900_0 .net "IF_INST", 31 0, L_0000017209559e10;  1 drivers
v0000017209542fa0_0 .net "IF_pc", 31 0, v0000017209547820_0;  1 drivers
v0000017209543680_0 .net "MEM_ALU_OUT", 31 0, v0000017209513350_0;  1 drivers
v0000017209543220_0 .net "MEM_Data_mem_out", 31 0, v00000172095487c0_0;  1 drivers
v0000017209543b80_0 .net "MEM_memread", 0 0, v0000017209513710_0;  1 drivers
v00000172095437c0_0 .net "MEM_memwrite", 0 0, v00000172095141b0_0;  1 drivers
v0000017209557660_0 .net "MEM_opcode", 11 0, v0000017209513030_0;  1 drivers
v0000017209557ac0_0 .net "MEM_rd_ind", 4 0, v0000017209512090_0;  1 drivers
v00000172095584c0_0 .net "MEM_rd_indzero", 0 0, v0000017209513490_0;  1 drivers
v00000172095564e0_0 .net "MEM_regwrite", 0 0, v0000017209514070_0;  1 drivers
v0000017209557200_0 .net "MEM_rs2", 31 0, v0000017209513cb0_0;  1 drivers
v0000017209558920_0 .net "PC", 31 0, L_00000172095e4590;  alias, 1 drivers
v0000017209556e40_0 .net "STALL_ID1_FLUSH", 0 0, v000001720952b020_0;  1 drivers
v0000017209558740_0 .net "STALL_ID2_FLUSH", 0 0, v000001720952b160_0;  1 drivers
v0000017209556da0_0 .net "STALL_IF_FLUSH", 0 0, v000001720952c1a0_0;  1 drivers
v0000017209557de0_0 .net "WB_ALU_OUT", 31 0, v0000017209549940_0;  1 drivers
v00000172095573e0_0 .net "WB_Data_mem_out", 31 0, v00000172095499e0_0;  1 drivers
v0000017209557a20_0 .net "WB_memread", 0 0, v0000017209547fa0_0;  1 drivers
v0000017209558560_0 .net "WB_rd_ind", 4 0, v0000017209549c60_0;  1 drivers
v0000017209558240_0 .net "WB_rd_indzero", 0 0, v0000017209549d00_0;  1 drivers
v0000017209558060_0 .net "WB_regwrite", 0 0, v0000017209549da0_0;  1 drivers
v0000017209558c40_0 .net "Wrong_prediction", 0 0, L_0000017209564b80;  1 drivers
v0000017209557160_0 .net *"_ivl_1", 0 0, L_0000017209491740;  1 drivers
v0000017209557340_0 .net *"_ivl_13", 0 0, L_0000017209491c10;  1 drivers
v0000017209558100_0 .net *"_ivl_14", 0 0, L_00000172095575c0;  1 drivers
v00000172095581a0_0 .net *"_ivl_19", 0 0, L_00000172094909b0;  1 drivers
v0000017209557b60_0 .net *"_ivl_2", 0 0, L_0000017209556b20;  1 drivers
v0000017209557c00_0 .net *"_ivl_20", 0 0, L_00000172095577a0;  1 drivers
v0000017209556800_0 .net *"_ivl_25", 0 0, L_0000017209491eb0;  1 drivers
v0000017209556760_0 .net *"_ivl_26", 0 0, L_0000017209557840;  1 drivers
v0000017209558600_0 .net *"_ivl_31", 0 0, L_0000017209491a50;  1 drivers
v0000017209556bc0_0 .net *"_ivl_32", 0 0, L_00000172095578e0;  1 drivers
v0000017209557ca0_0 .net *"_ivl_40", 31 0, L_0000017209553600;  1 drivers
L_0000017209570c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017209556f80_0 .net *"_ivl_43", 26 0, L_0000017209570c58;  1 drivers
L_0000017209570ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017209557020_0 .net/2u *"_ivl_44", 31 0, L_0000017209570ca0;  1 drivers
v00000172095587e0_0 .net *"_ivl_52", 31 0, L_00000172095d0490;  1 drivers
L_0000017209570d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017209556ee0_0 .net *"_ivl_55", 26 0, L_0000017209570d30;  1 drivers
L_0000017209570d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017209557980_0 .net/2u *"_ivl_56", 31 0, L_0000017209570d78;  1 drivers
v0000017209557d40_0 .net *"_ivl_7", 0 0, L_0000017209491580;  1 drivers
v00000172095566c0_0 .net *"_ivl_8", 0 0, L_0000017209556d00;  1 drivers
v0000017209557f20_0 .net "alu_selA", 1 0, L_0000017209557700;  1 drivers
v0000017209557e80_0 .net "alu_selB", 1 0, L_0000017209559320;  1 drivers
v0000017209556620_0 .net "clk", 0 0, L_0000017209491ba0;  1 drivers
v00000172095572a0_0 .var "cycles_consumed", 31 0;
v0000017209558880_0 .net "exhaz", 0 0, L_0000017209491dd0;  1 drivers
v0000017209558ba0_0 .net "exhaz2", 0 0, L_00000172094910b0;  1 drivers
v0000017209558a60_0 .net "hlt", 0 0, v000001720954a020_0;  1 drivers
v00000172095568a0_0 .net "idhaz", 0 0, L_0000017209491510;  1 drivers
v00000172095589c0_0 .net "idhaz2", 0 0, L_0000017209491660;  1 drivers
v00000172095582e0_0 .net "if_id_write", 0 0, v000001720952cd80_0;  1 drivers
v0000017209556940_0 .net "input_clk", 0 0, v0000017209557520_0;  1 drivers
v00000172095570c0_0 .net "is_branch_and_taken", 0 0, L_000001720955a900;  1 drivers
v0000017209556c60_0 .net "memhaz", 0 0, L_00000172094915f0;  1 drivers
v0000017209557fc0_0 .net "memhaz2", 0 0, L_0000017209492380;  1 drivers
v0000017209557480_0 .net "pc_src", 2 0, L_0000017209551800;  1 drivers
v0000017209556580_0 .net "pc_write", 0 0, v000001720952cba0_0;  1 drivers
v00000172095569e0_0 .net "rst", 0 0, v0000017209556a80_0;  1 drivers
v00000172095586a0_0 .net "store_rs2_forward", 1 0, L_00000172095591e0;  1 drivers
v0000017209558380_0 .net "wdata_to_reg_file", 31 0, L_00000172095e43d0;  1 drivers
E_000001720949a830/0 .event negedge, v000001720952a300_0;
E_000001720949a830/1 .event posedge, v0000017209512a90_0;
E_000001720949a830 .event/or E_000001720949a830/0, E_000001720949a830/1;
L_0000017209556b20 .cmp/eq 5, v0000017209524e90_0, v0000017209522cd0_0;
L_0000017209556d00 .cmp/eq 5, v0000017209512090_0, v0000017209522cd0_0;
L_00000172095575c0 .cmp/eq 5, v0000017209549c60_0, v0000017209522cd0_0;
L_00000172095577a0 .cmp/eq 5, v0000017209524e90_0, v0000017209522050_0;
L_0000017209557840 .cmp/eq 5, v0000017209512090_0, v0000017209522050_0;
L_00000172095578e0 .cmp/eq 5, v0000017209549c60_0, v0000017209522050_0;
L_0000017209553600 .concat [ 5 27 0 0], v0000017209546d80_0, L_0000017209570c58;
L_00000172095539c0 .cmp/ne 32, L_0000017209553600, L_0000017209570ca0;
L_00000172095d0490 .concat [ 5 27 0 0], v0000017209524e90_0, L_0000017209570d30;
L_00000172095cfef0 .cmp/ne 32, L_00000172095d0490, L_0000017209570d78;
S_000001720926d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000172092e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000172094922a0 .functor NOT 1, L_0000017209491dd0, C4<0>, C4<0>, C4<0>;
L_0000017209492230 .functor AND 1, L_00000172094915f0, L_00000172094922a0, C4<1>, C4<1>;
L_0000017209492310 .functor OR 1, L_0000017209491510, L_0000017209492230, C4<0>, C4<0>;
L_0000017209490ef0 .functor OR 1, L_0000017209491510, L_0000017209491dd0, C4<0>, C4<0>;
v00000172094bb3d0_0 .net *"_ivl_12", 0 0, L_0000017209490ef0;  1 drivers
v00000172094ba9d0_0 .net *"_ivl_2", 0 0, L_00000172094922a0;  1 drivers
v00000172094bc0f0_0 .net *"_ivl_5", 0 0, L_0000017209492230;  1 drivers
v00000172094bb830_0 .net *"_ivl_7", 0 0, L_0000017209492310;  1 drivers
v00000172094baed0_0 .net "alu_selA", 1 0, L_0000017209557700;  alias, 1 drivers
v00000172094bbdd0_0 .net "exhaz", 0 0, L_0000017209491dd0;  alias, 1 drivers
v00000172094bc4b0_0 .net "idhaz", 0 0, L_0000017209491510;  alias, 1 drivers
v00000172094bc230_0 .net "memhaz", 0 0, L_00000172094915f0;  alias, 1 drivers
L_0000017209557700 .concat8 [ 1 1 0 0], L_0000017209492310, L_0000017209490ef0;
S_000001720926d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000172092e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000017209490d30 .functor NOT 1, L_00000172094910b0, C4<0>, C4<0>, C4<0>;
L_00000172094923f0 .functor AND 1, L_0000017209492380, L_0000017209490d30, C4<1>, C4<1>;
L_00000172094917b0 .functor OR 1, L_0000017209491660, L_00000172094923f0, C4<0>, C4<0>;
L_0000017209490a20 .functor NOT 1, v0000017209522190_0, C4<0>, C4<0>, C4<0>;
L_0000017209490be0 .functor AND 1, L_00000172094917b0, L_0000017209490a20, C4<1>, C4<1>;
L_0000017209491270 .functor OR 1, L_0000017209491660, L_00000172094910b0, C4<0>, C4<0>;
L_0000017209491040 .functor NOT 1, v0000017209522190_0, C4<0>, C4<0>, C4<0>;
L_0000017209491f20 .functor AND 1, L_0000017209491270, L_0000017209491040, C4<1>, C4<1>;
v00000172094bba10_0 .net "EX1_is_oper2_immed", 0 0, v0000017209522190_0;  alias, 1 drivers
v00000172094bb510_0 .net *"_ivl_11", 0 0, L_0000017209490be0;  1 drivers
v00000172094bc550_0 .net *"_ivl_16", 0 0, L_0000017209491270;  1 drivers
v00000172094bb5b0_0 .net *"_ivl_17", 0 0, L_0000017209491040;  1 drivers
v00000172094bb650_0 .net *"_ivl_2", 0 0, L_0000017209490d30;  1 drivers
v00000172094bb010_0 .net *"_ivl_20", 0 0, L_0000017209491f20;  1 drivers
v00000172094bb0b0_0 .net *"_ivl_5", 0 0, L_00000172094923f0;  1 drivers
v00000172094babb0_0 .net *"_ivl_7", 0 0, L_00000172094917b0;  1 drivers
v00000172094bacf0_0 .net *"_ivl_8", 0 0, L_0000017209490a20;  1 drivers
v00000172094bb150_0 .net "alu_selB", 1 0, L_0000017209559320;  alias, 1 drivers
v00000172094bb6f0_0 .net "exhaz", 0 0, L_00000172094910b0;  alias, 1 drivers
v00000172094bc2d0_0 .net "idhaz", 0 0, L_0000017209491660;  alias, 1 drivers
v00000172094bc370_0 .net "memhaz", 0 0, L_0000017209492380;  alias, 1 drivers
L_0000017209559320 .concat8 [ 1 1 0 0], L_0000017209490be0, L_0000017209491f20;
S_00000172092669c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000172092e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000017209490a90 .functor NOT 1, L_00000172094910b0, C4<0>, C4<0>, C4<0>;
L_0000017209490b00 .functor AND 1, L_0000017209492380, L_0000017209490a90, C4<1>, C4<1>;
L_0000017209490b70 .functor OR 1, L_0000017209491660, L_0000017209490b00, C4<0>, C4<0>;
L_0000017209490c50 .functor OR 1, L_0000017209491660, L_00000172094910b0, C4<0>, C4<0>;
v00000172094bb790_0 .net *"_ivl_12", 0 0, L_0000017209490c50;  1 drivers
v00000172094bb8d0_0 .net *"_ivl_2", 0 0, L_0000017209490a90;  1 drivers
v00000172094bc730_0 .net *"_ivl_5", 0 0, L_0000017209490b00;  1 drivers
v00000172094ba930_0 .net *"_ivl_7", 0 0, L_0000017209490b70;  1 drivers
v00000172094baa70_0 .net "exhaz", 0 0, L_00000172094910b0;  alias, 1 drivers
v00000172094bab10_0 .net "idhaz", 0 0, L_0000017209491660;  alias, 1 drivers
v0000017209436420_0 .net "memhaz", 0 0, L_0000017209492380;  alias, 1 drivers
v0000017209437a00_0 .net "store_rs2_forward", 1 0, L_00000172095591e0;  alias, 1 drivers
L_00000172095591e0 .concat8 [ 1 1 0 0], L_0000017209490b70, L_0000017209490c50;
S_0000017209266b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_00000172092e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000017209436a60_0 .net "EX_ALU_OUT", 31 0, L_0000017209555f40;  alias, 1 drivers
v0000017209436b00_0 .net "EX_memread", 0 0, v0000017209524d50_0;  alias, 1 drivers
v00000172094213e0_0 .net "EX_memwrite", 0 0, v0000017209524df0_0;  alias, 1 drivers
v0000017209420b20_0 .net "EX_opcode", 11 0, v00000172095256b0_0;  alias, 1 drivers
v00000172095138f0_0 .net "EX_rd_ind", 4 0, v0000017209524e90_0;  alias, 1 drivers
v0000017209512c70_0 .net "EX_rd_indzero", 0 0, L_00000172095cfef0;  1 drivers
v00000172095132b0_0 .net "EX_regwrite", 0 0, v00000172095243f0_0;  alias, 1 drivers
v0000017209513ad0_0 .net "EX_rs2_out", 31 0, v00000172095247b0_0;  alias, 1 drivers
v0000017209513350_0 .var "MEM_ALU_OUT", 31 0;
v0000017209513710_0 .var "MEM_memread", 0 0;
v00000172095141b0_0 .var "MEM_memwrite", 0 0;
v0000017209513030_0 .var "MEM_opcode", 11 0;
v0000017209512090_0 .var "MEM_rd_ind", 4 0;
v0000017209513490_0 .var "MEM_rd_indzero", 0 0;
v0000017209514070_0 .var "MEM_regwrite", 0 0;
v0000017209513cb0_0 .var "MEM_rs2", 31 0;
v0000017209512e50_0 .net "clk", 0 0, L_0000017209564d40;  1 drivers
v0000017209512a90_0 .net "rst", 0 0, v0000017209556a80_0;  alias, 1 drivers
E_000001720949a470 .event posedge, v0000017209512a90_0, v0000017209512e50_0;
S_00000172092d9aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000172092e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000172092c1490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000172092c14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000172092c1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000172092c1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000172092c1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000172092c15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000172092c15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000172092c1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000172092c1650 .param/l "j" 0 9 19, C4<000010000000>;
P_00000172092c1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000172092c16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000172092c16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000172092c1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000172092c1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000172092c17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000172092c17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000172092c1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000172092c1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000172092c1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000172092c18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000172092c18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000172092c1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000172092c1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000172092c1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000172092c19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000172095648e0 .functor XOR 1, L_00000172095646b0, v00000172095259d0_0, C4<0>, C4<0>;
L_0000017209564e20 .functor NOT 1, L_00000172095648e0, C4<0>, C4<0>, C4<0>;
L_0000017209564e90 .functor OR 1, v0000017209556a80_0, L_0000017209564e20, C4<0>, C4<0>;
L_0000017209564b80 .functor NOT 1, L_0000017209564e90, C4<0>, C4<0>, C4<0>;
v00000172095161e0_0 .net "ALU_OP", 3 0, v0000017209516000_0;  1 drivers
v0000017209518800_0 .net "BranchDecision", 0 0, L_00000172095646b0;  1 drivers
v00000172095193e0_0 .net "CF", 0 0, v0000017209517f40_0;  1 drivers
v00000172095192a0_0 .net "EX_opcode", 11 0, v00000172095256b0_0;  alias, 1 drivers
v00000172095189e0_0 .net "Wrong_prediction", 0 0, L_0000017209564b80;  alias, 1 drivers
v00000172095198e0_0 .net "ZF", 0 0, L_0000017209564100;  1 drivers
L_0000017209570ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017209519660_0 .net/2u *"_ivl_0", 31 0, L_0000017209570ce8;  1 drivers
v0000017209519520_0 .net *"_ivl_11", 0 0, L_0000017209564e90;  1 drivers
v0000017209519700_0 .net *"_ivl_2", 31 0, L_0000017209554140;  1 drivers
v0000017209519a20_0 .net *"_ivl_6", 0 0, L_00000172095648e0;  1 drivers
v0000017209518580_0 .net *"_ivl_8", 0 0, L_0000017209564e20;  1 drivers
v0000017209519160_0 .net "alu_out", 31 0, L_0000017209555f40;  alias, 1 drivers
v0000017209519840_0 .net "alu_outw", 31 0, v0000017209516460_0;  1 drivers
v0000017209518f80_0 .net "is_beq", 0 0, v0000017209525110_0;  alias, 1 drivers
v0000017209519480_0 .net "is_bne", 0 0, v00000172095251b0_0;  alias, 1 drivers
v0000017209519ac0_0 .net "is_jal", 0 0, v0000017209525610_0;  alias, 1 drivers
v0000017209518940_0 .net "oper1", 31 0, v0000017209524c10_0;  alias, 1 drivers
v0000017209518620_0 .net "oper2", 31 0, v0000017209524ad0_0;  alias, 1 drivers
v00000172095190c0_0 .net "pc", 31 0, v0000017209525250_0;  alias, 1 drivers
v0000017209519200_0 .net "predicted", 0 0, v00000172095259d0_0;  alias, 1 drivers
v00000172095197a0_0 .net "rst", 0 0, v0000017209556a80_0;  alias, 1 drivers
L_0000017209554140 .arith/sum 32, v0000017209525250_0, L_0000017209570ce8;
L_0000017209555f40 .functor MUXZ 32, v0000017209516460_0, L_0000017209554140, v0000017209525610_0, C4<>;
S_00000172092d9c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000172092d9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000017209563a70 .functor AND 1, v0000017209525110_0, L_0000017209563a00, C4<1>, C4<1>;
L_0000017209564640 .functor NOT 1, L_0000017209563a00, C4<0>, C4<0>, C4<0>;
L_0000017209563ae0 .functor AND 1, v00000172095251b0_0, L_0000017209564640, C4<1>, C4<1>;
L_00000172095646b0 .functor OR 1, L_0000017209563a70, L_0000017209563ae0, C4<0>, C4<0>;
v0000017209517860_0 .net "BranchDecision", 0 0, L_00000172095646b0;  alias, 1 drivers
v00000172095179a0_0 .net *"_ivl_2", 0 0, L_0000017209564640;  1 drivers
v0000017209517a40_0 .net "is_beq", 0 0, v0000017209525110_0;  alias, 1 drivers
v0000017209515e20_0 .net "is_beq_taken", 0 0, L_0000017209563a70;  1 drivers
v0000017209518120_0 .net "is_bne", 0 0, v00000172095251b0_0;  alias, 1 drivers
v0000017209515d80_0 .net "is_bne_taken", 0 0, L_0000017209563ae0;  1 drivers
v0000017209517b80_0 .net "is_eq", 0 0, L_0000017209563a00;  1 drivers
v0000017209517d60_0 .net "oper1", 31 0, v0000017209524c10_0;  alias, 1 drivers
v0000017209517e00_0 .net "oper2", 31 0, v0000017209524ad0_0;  alias, 1 drivers
S_0000017209320140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000172092d9c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000017209564800 .functor XOR 1, L_0000017209555220, L_0000017209555fe0, C4<0>, C4<0>;
L_0000017209562f80 .functor XOR 1, L_0000017209556080, L_00000172095561c0, C4<0>, C4<0>;
L_0000017209563e60 .functor XOR 1, L_00000172095543c0, L_0000017209553f60, C4<0>, C4<0>;
L_0000017209562ff0 .functor XOR 1, L_0000017209553e20, L_0000017209556260, C4<0>, C4<0>;
L_00000172095637d0 .functor XOR 1, L_0000017209556300, L_00000172095563a0, C4<0>, C4<0>;
L_00000172095641e0 .functor XOR 1, L_00000172095541e0, L_0000017209554500, C4<0>, C4<0>;
L_0000017209563f40 .functor XOR 1, L_00000172095cf3b0, L_00000172095ce410, C4<0>, C4<0>;
L_0000017209563060 .functor XOR 1, L_00000172095ce190, L_00000172095cd150, C4<0>, C4<0>;
L_00000172095630d0 .functor XOR 1, L_00000172095cea50, L_00000172095ccd90, C4<0>, C4<0>;
L_0000017209563300 .functor XOR 1, L_00000172095cf450, L_00000172095cd830, C4<0>, C4<0>;
L_00000172095635a0 .functor XOR 1, L_00000172095cd650, L_00000172095cee10, C4<0>, C4<0>;
L_0000017209564480 .functor XOR 1, L_00000172095ce910, L_00000172095ceaf0, C4<0>, C4<0>;
L_0000017209563ca0 .functor XOR 1, L_00000172095cd0b0, L_00000172095cd010, C4<0>, C4<0>;
L_00000172095645d0 .functor XOR 1, L_00000172095cd290, L_00000172095ce730, C4<0>, C4<0>;
L_0000017209563840 .functor XOR 1, L_00000172095cd6f0, L_00000172095ce5f0, C4<0>, C4<0>;
L_0000017209563b50 .functor XOR 1, L_00000172095ce7d0, L_00000172095ce2d0, C4<0>, C4<0>;
L_0000017209563140 .functor XOR 1, L_00000172095cdd30, L_00000172095cd5b0, C4<0>, C4<0>;
L_0000017209563370 .functor XOR 1, L_00000172095cd330, L_00000172095cd3d0, C4<0>, C4<0>;
L_0000017209563530 .functor XOR 1, L_00000172095cd970, L_00000172095cf270, C4<0>, C4<0>;
L_0000017209563610 .functor XOR 1, L_00000172095cf4f0, L_00000172095ce550, C4<0>, C4<0>;
L_0000017209563680 .functor XOR 1, L_00000172095cddd0, L_00000172095cd470, C4<0>, C4<0>;
L_0000017209564250 .functor XOR 1, L_00000172095ce230, L_00000172095cdab0, C4<0>, C4<0>;
L_00000172095642c0 .functor XOR 1, L_00000172095cce30, L_00000172095ce690, C4<0>, C4<0>;
L_0000017209564330 .functor XOR 1, L_00000172095ce4b0, L_00000172095cced0, C4<0>, C4<0>;
L_0000017209563fb0 .functor XOR 1, L_00000172095cdfb0, L_00000172095cd790, C4<0>, C4<0>;
L_00000172095638b0 .functor XOR 1, L_00000172095ceb90, L_00000172095ce050, C4<0>, C4<0>;
L_0000017209564020 .functor XOR 1, L_00000172095cd1f0, L_00000172095ced70, C4<0>, C4<0>;
L_0000017209563920 .functor XOR 1, L_00000172095ccf70, L_00000172095ce0f0, C4<0>, C4<0>;
L_0000017209564870 .functor XOR 1, L_00000172095ce870, L_00000172095cde70, C4<0>, C4<0>;
L_00000172095644f0 .functor XOR 1, L_00000172095cd510, L_00000172095cf1d0, C4<0>, C4<0>;
L_0000017209563990 .functor XOR 1, L_00000172095cdf10, L_00000172095cd8d0, C4<0>, C4<0>;
L_0000017209564560 .functor XOR 1, L_00000172095ce9b0, L_00000172095ce370, C4<0>, C4<0>;
L_0000017209563a00/0/0 .functor OR 1, L_00000172095cec30, L_00000172095cf310, L_00000172095cdb50, L_00000172095cdbf0;
L_0000017209563a00/0/4 .functor OR 1, L_00000172095cdc90, L_00000172095cecd0, L_00000172095ceeb0, L_00000172095cef50;
L_0000017209563a00/0/8 .functor OR 1, L_00000172095ceff0, L_00000172095cf090, L_00000172095cf130, L_00000172095cf810;
L_0000017209563a00/0/12 .functor OR 1, L_00000172095d0990, L_00000172095cff90, L_00000172095d1b10, L_00000172095cf8b0;
L_0000017209563a00/0/16 .functor OR 1, L_00000172095cf630, L_00000172095d17f0, L_00000172095d0710, L_00000172095d0d50;
L_0000017209563a00/0/20 .functor OR 1, L_00000172095d16b0, L_00000172095d0f30, L_00000172095d0df0, L_00000172095d03f0;
L_0000017209563a00/0/24 .functor OR 1, L_00000172095cf770, L_00000172095d1930, L_00000172095d1890, L_00000172095d1cf0;
L_0000017209563a00/0/28 .functor OR 1, L_00000172095cf950, L_00000172095d02b0, L_00000172095d1bb0, L_00000172095d0c10;
L_0000017209563a00/1/0 .functor OR 1, L_0000017209563a00/0/0, L_0000017209563a00/0/4, L_0000017209563a00/0/8, L_0000017209563a00/0/12;
L_0000017209563a00/1/4 .functor OR 1, L_0000017209563a00/0/16, L_0000017209563a00/0/20, L_0000017209563a00/0/24, L_0000017209563a00/0/28;
L_0000017209563a00 .functor NOR 1, L_0000017209563a00/1/0, L_0000017209563a00/1/4, C4<0>, C4<0>;
v0000017209514430_0 .net *"_ivl_0", 0 0, L_0000017209564800;  1 drivers
v0000017209513df0_0 .net *"_ivl_101", 0 0, L_00000172095cd5b0;  1 drivers
v0000017209512590_0 .net *"_ivl_102", 0 0, L_0000017209563370;  1 drivers
v0000017209514390_0 .net *"_ivl_105", 0 0, L_00000172095cd330;  1 drivers
v00000172095128b0_0 .net *"_ivl_107", 0 0, L_00000172095cd3d0;  1 drivers
v0000017209512630_0 .net *"_ivl_108", 0 0, L_0000017209563530;  1 drivers
v0000017209512950_0 .net *"_ivl_11", 0 0, L_00000172095561c0;  1 drivers
v0000017209511e10_0 .net *"_ivl_111", 0 0, L_00000172095cd970;  1 drivers
v0000017209513fd0_0 .net *"_ivl_113", 0 0, L_00000172095cf270;  1 drivers
v00000172095124f0_0 .net *"_ivl_114", 0 0, L_0000017209563610;  1 drivers
v0000017209512810_0 .net *"_ivl_117", 0 0, L_00000172095cf4f0;  1 drivers
v0000017209513b70_0 .net *"_ivl_119", 0 0, L_00000172095ce550;  1 drivers
v0000017209511f50_0 .net *"_ivl_12", 0 0, L_0000017209563e60;  1 drivers
v0000017209514250_0 .net *"_ivl_120", 0 0, L_0000017209563680;  1 drivers
v00000172095126d0_0 .net *"_ivl_123", 0 0, L_00000172095cddd0;  1 drivers
v0000017209512b30_0 .net *"_ivl_125", 0 0, L_00000172095cd470;  1 drivers
v0000017209513990_0 .net *"_ivl_126", 0 0, L_0000017209564250;  1 drivers
v0000017209513c10_0 .net *"_ivl_129", 0 0, L_00000172095ce230;  1 drivers
v0000017209512db0_0 .net *"_ivl_131", 0 0, L_00000172095cdab0;  1 drivers
v00000172095133f0_0 .net *"_ivl_132", 0 0, L_00000172095642c0;  1 drivers
v00000172095123b0_0 .net *"_ivl_135", 0 0, L_00000172095cce30;  1 drivers
v0000017209513e90_0 .net *"_ivl_137", 0 0, L_00000172095ce690;  1 drivers
v0000017209513530_0 .net *"_ivl_138", 0 0, L_0000017209564330;  1 drivers
v0000017209513f30_0 .net *"_ivl_141", 0 0, L_00000172095ce4b0;  1 drivers
v0000017209514110_0 .net *"_ivl_143", 0 0, L_00000172095cced0;  1 drivers
v0000017209512bd0_0 .net *"_ivl_144", 0 0, L_0000017209563fb0;  1 drivers
v00000172095142f0_0 .net *"_ivl_147", 0 0, L_00000172095cdfb0;  1 drivers
v0000017209513d50_0 .net *"_ivl_149", 0 0, L_00000172095cd790;  1 drivers
v00000172095137b0_0 .net *"_ivl_15", 0 0, L_00000172095543c0;  1 drivers
v00000172095144d0_0 .net *"_ivl_150", 0 0, L_00000172095638b0;  1 drivers
v0000017209513670_0 .net *"_ivl_153", 0 0, L_00000172095ceb90;  1 drivers
v0000017209512d10_0 .net *"_ivl_155", 0 0, L_00000172095ce050;  1 drivers
v0000017209512ef0_0 .net *"_ivl_156", 0 0, L_0000017209564020;  1 drivers
v00000172095130d0_0 .net *"_ivl_159", 0 0, L_00000172095cd1f0;  1 drivers
v0000017209512770_0 .net *"_ivl_161", 0 0, L_00000172095ced70;  1 drivers
v0000017209512f90_0 .net *"_ivl_162", 0 0, L_0000017209563920;  1 drivers
v0000017209511d70_0 .net *"_ivl_165", 0 0, L_00000172095ccf70;  1 drivers
v0000017209513170_0 .net *"_ivl_167", 0 0, L_00000172095ce0f0;  1 drivers
v00000172095121d0_0 .net *"_ivl_168", 0 0, L_0000017209564870;  1 drivers
v0000017209513850_0 .net *"_ivl_17", 0 0, L_0000017209553f60;  1 drivers
v00000172095135d0_0 .net *"_ivl_171", 0 0, L_00000172095ce870;  1 drivers
v0000017209513210_0 .net *"_ivl_173", 0 0, L_00000172095cde70;  1 drivers
v0000017209511eb0_0 .net *"_ivl_174", 0 0, L_00000172095644f0;  1 drivers
v0000017209513a30_0 .net *"_ivl_177", 0 0, L_00000172095cd510;  1 drivers
v0000017209511ff0_0 .net *"_ivl_179", 0 0, L_00000172095cf1d0;  1 drivers
v0000017209512130_0 .net *"_ivl_18", 0 0, L_0000017209562ff0;  1 drivers
v0000017209512270_0 .net *"_ivl_180", 0 0, L_0000017209563990;  1 drivers
v0000017209512310_0 .net *"_ivl_183", 0 0, L_00000172095cdf10;  1 drivers
v0000017209512450_0 .net *"_ivl_185", 0 0, L_00000172095cd8d0;  1 drivers
v0000017209514f70_0 .net *"_ivl_186", 0 0, L_0000017209564560;  1 drivers
v0000017209514e30_0 .net *"_ivl_190", 0 0, L_00000172095ce9b0;  1 drivers
v0000017209514bb0_0 .net *"_ivl_192", 0 0, L_00000172095ce370;  1 drivers
v00000172095149d0_0 .net *"_ivl_194", 0 0, L_00000172095cec30;  1 drivers
v0000017209515290_0 .net *"_ivl_196", 0 0, L_00000172095cf310;  1 drivers
v0000017209514a70_0 .net *"_ivl_198", 0 0, L_00000172095cdb50;  1 drivers
v0000017209515330_0 .net *"_ivl_200", 0 0, L_00000172095cdbf0;  1 drivers
v0000017209515ab0_0 .net *"_ivl_202", 0 0, L_00000172095cdc90;  1 drivers
v0000017209514ed0_0 .net *"_ivl_204", 0 0, L_00000172095cecd0;  1 drivers
v0000017209515150_0 .net *"_ivl_206", 0 0, L_00000172095ceeb0;  1 drivers
v0000017209515010_0 .net *"_ivl_208", 0 0, L_00000172095cef50;  1 drivers
v0000017209514b10_0 .net *"_ivl_21", 0 0, L_0000017209553e20;  1 drivers
v0000017209514890_0 .net *"_ivl_210", 0 0, L_00000172095ceff0;  1 drivers
v0000017209515bf0_0 .net *"_ivl_212", 0 0, L_00000172095cf090;  1 drivers
v0000017209514c50_0 .net *"_ivl_214", 0 0, L_00000172095cf130;  1 drivers
v0000017209514cf0_0 .net *"_ivl_216", 0 0, L_00000172095cf810;  1 drivers
v00000172095151f0_0 .net *"_ivl_218", 0 0, L_00000172095d0990;  1 drivers
v0000017209515b50_0 .net *"_ivl_220", 0 0, L_00000172095cff90;  1 drivers
v0000017209514d90_0 .net *"_ivl_222", 0 0, L_00000172095d1b10;  1 drivers
v00000172095153d0_0 .net *"_ivl_224", 0 0, L_00000172095cf8b0;  1 drivers
v0000017209515470_0 .net *"_ivl_226", 0 0, L_00000172095cf630;  1 drivers
v0000017209515510_0 .net *"_ivl_228", 0 0, L_00000172095d17f0;  1 drivers
v0000017209515970_0 .net *"_ivl_23", 0 0, L_0000017209556260;  1 drivers
v0000017209514570_0 .net *"_ivl_230", 0 0, L_00000172095d0710;  1 drivers
v00000172095150b0_0 .net *"_ivl_232", 0 0, L_00000172095d0d50;  1 drivers
v00000172095155b0_0 .net *"_ivl_234", 0 0, L_00000172095d16b0;  1 drivers
v0000017209515650_0 .net *"_ivl_236", 0 0, L_00000172095d0f30;  1 drivers
v00000172095156f0_0 .net *"_ivl_238", 0 0, L_00000172095d0df0;  1 drivers
v0000017209515a10_0 .net *"_ivl_24", 0 0, L_00000172095637d0;  1 drivers
v0000017209514750_0 .net *"_ivl_240", 0 0, L_00000172095d03f0;  1 drivers
v00000172095147f0_0 .net *"_ivl_242", 0 0, L_00000172095cf770;  1 drivers
v0000017209515790_0 .net *"_ivl_244", 0 0, L_00000172095d1930;  1 drivers
v0000017209515830_0 .net *"_ivl_246", 0 0, L_00000172095d1890;  1 drivers
v00000172095158d0_0 .net *"_ivl_248", 0 0, L_00000172095d1cf0;  1 drivers
v0000017209514610_0 .net *"_ivl_250", 0 0, L_00000172095cf950;  1 drivers
v00000172095146b0_0 .net *"_ivl_252", 0 0, L_00000172095d02b0;  1 drivers
v0000017209514930_0 .net *"_ivl_254", 0 0, L_00000172095d1bb0;  1 drivers
v00000172094367e0_0 .net *"_ivl_256", 0 0, L_00000172095d0c10;  1 drivers
v0000017209517900_0 .net *"_ivl_27", 0 0, L_0000017209556300;  1 drivers
v00000172095174a0_0 .net *"_ivl_29", 0 0, L_00000172095563a0;  1 drivers
v00000172095181c0_0 .net *"_ivl_3", 0 0, L_0000017209555220;  1 drivers
v0000017209516c80_0 .net *"_ivl_30", 0 0, L_00000172095641e0;  1 drivers
v0000017209517cc0_0 .net *"_ivl_33", 0 0, L_00000172095541e0;  1 drivers
v0000017209516780_0 .net *"_ivl_35", 0 0, L_0000017209554500;  1 drivers
v0000017209517fe0_0 .net *"_ivl_36", 0 0, L_0000017209563f40;  1 drivers
v0000017209516640_0 .net *"_ivl_39", 0 0, L_00000172095cf3b0;  1 drivers
v0000017209517360_0 .net *"_ivl_41", 0 0, L_00000172095ce410;  1 drivers
v0000017209515f60_0 .net *"_ivl_42", 0 0, L_0000017209563060;  1 drivers
v0000017209517ae0_0 .net *"_ivl_45", 0 0, L_00000172095ce190;  1 drivers
v00000172095184e0_0 .net *"_ivl_47", 0 0, L_00000172095cd150;  1 drivers
v0000017209516be0_0 .net *"_ivl_48", 0 0, L_00000172095630d0;  1 drivers
v0000017209516d20_0 .net *"_ivl_5", 0 0, L_0000017209555fe0;  1 drivers
v0000017209516dc0_0 .net *"_ivl_51", 0 0, L_00000172095cea50;  1 drivers
v0000017209518260_0 .net *"_ivl_53", 0 0, L_00000172095ccd90;  1 drivers
v0000017209516e60_0 .net *"_ivl_54", 0 0, L_0000017209563300;  1 drivers
v00000172095172c0_0 .net *"_ivl_57", 0 0, L_00000172095cf450;  1 drivers
v0000017209517c20_0 .net *"_ivl_59", 0 0, L_00000172095cd830;  1 drivers
v0000017209517040_0 .net *"_ivl_6", 0 0, L_0000017209562f80;  1 drivers
v00000172095160a0_0 .net *"_ivl_60", 0 0, L_00000172095635a0;  1 drivers
v0000017209517540_0 .net *"_ivl_63", 0 0, L_00000172095cd650;  1 drivers
v00000172095166e0_0 .net *"_ivl_65", 0 0, L_00000172095cee10;  1 drivers
v0000017209517220_0 .net *"_ivl_66", 0 0, L_0000017209564480;  1 drivers
v0000017209517400_0 .net *"_ivl_69", 0 0, L_00000172095ce910;  1 drivers
v0000017209516a00_0 .net *"_ivl_71", 0 0, L_00000172095ceaf0;  1 drivers
v00000172095175e0_0 .net *"_ivl_72", 0 0, L_0000017209563ca0;  1 drivers
v0000017209516aa0_0 .net *"_ivl_75", 0 0, L_00000172095cd0b0;  1 drivers
v0000017209518080_0 .net *"_ivl_77", 0 0, L_00000172095cd010;  1 drivers
v0000017209516f00_0 .net *"_ivl_78", 0 0, L_00000172095645d0;  1 drivers
v00000172095168c0_0 .net *"_ivl_81", 0 0, L_00000172095cd290;  1 drivers
v0000017209516500_0 .net *"_ivl_83", 0 0, L_00000172095ce730;  1 drivers
v0000017209517680_0 .net *"_ivl_84", 0 0, L_0000017209563840;  1 drivers
v0000017209516820_0 .net *"_ivl_87", 0 0, L_00000172095cd6f0;  1 drivers
v0000017209517720_0 .net *"_ivl_89", 0 0, L_00000172095ce5f0;  1 drivers
v0000017209518300_0 .net *"_ivl_9", 0 0, L_0000017209556080;  1 drivers
v0000017209516fa0_0 .net *"_ivl_90", 0 0, L_0000017209563b50;  1 drivers
v00000172095177c0_0 .net *"_ivl_93", 0 0, L_00000172095ce7d0;  1 drivers
v00000172095170e0_0 .net *"_ivl_95", 0 0, L_00000172095ce2d0;  1 drivers
v0000017209516960_0 .net *"_ivl_96", 0 0, L_0000017209563140;  1 drivers
v0000017209516320_0 .net *"_ivl_99", 0 0, L_00000172095cdd30;  1 drivers
v0000017209518440_0 .net "a", 31 0, v0000017209524c10_0;  alias, 1 drivers
v0000017209516b40_0 .net "b", 31 0, v0000017209524ad0_0;  alias, 1 drivers
v0000017209517180_0 .net "out", 0 0, L_0000017209563a00;  alias, 1 drivers
v00000172095165a0_0 .net "temp", 31 0, L_00000172095cda10;  1 drivers
L_0000017209555220 .part v0000017209524c10_0, 0, 1;
L_0000017209555fe0 .part v0000017209524ad0_0, 0, 1;
L_0000017209556080 .part v0000017209524c10_0, 1, 1;
L_00000172095561c0 .part v0000017209524ad0_0, 1, 1;
L_00000172095543c0 .part v0000017209524c10_0, 2, 1;
L_0000017209553f60 .part v0000017209524ad0_0, 2, 1;
L_0000017209553e20 .part v0000017209524c10_0, 3, 1;
L_0000017209556260 .part v0000017209524ad0_0, 3, 1;
L_0000017209556300 .part v0000017209524c10_0, 4, 1;
L_00000172095563a0 .part v0000017209524ad0_0, 4, 1;
L_00000172095541e0 .part v0000017209524c10_0, 5, 1;
L_0000017209554500 .part v0000017209524ad0_0, 5, 1;
L_00000172095cf3b0 .part v0000017209524c10_0, 6, 1;
L_00000172095ce410 .part v0000017209524ad0_0, 6, 1;
L_00000172095ce190 .part v0000017209524c10_0, 7, 1;
L_00000172095cd150 .part v0000017209524ad0_0, 7, 1;
L_00000172095cea50 .part v0000017209524c10_0, 8, 1;
L_00000172095ccd90 .part v0000017209524ad0_0, 8, 1;
L_00000172095cf450 .part v0000017209524c10_0, 9, 1;
L_00000172095cd830 .part v0000017209524ad0_0, 9, 1;
L_00000172095cd650 .part v0000017209524c10_0, 10, 1;
L_00000172095cee10 .part v0000017209524ad0_0, 10, 1;
L_00000172095ce910 .part v0000017209524c10_0, 11, 1;
L_00000172095ceaf0 .part v0000017209524ad0_0, 11, 1;
L_00000172095cd0b0 .part v0000017209524c10_0, 12, 1;
L_00000172095cd010 .part v0000017209524ad0_0, 12, 1;
L_00000172095cd290 .part v0000017209524c10_0, 13, 1;
L_00000172095ce730 .part v0000017209524ad0_0, 13, 1;
L_00000172095cd6f0 .part v0000017209524c10_0, 14, 1;
L_00000172095ce5f0 .part v0000017209524ad0_0, 14, 1;
L_00000172095ce7d0 .part v0000017209524c10_0, 15, 1;
L_00000172095ce2d0 .part v0000017209524ad0_0, 15, 1;
L_00000172095cdd30 .part v0000017209524c10_0, 16, 1;
L_00000172095cd5b0 .part v0000017209524ad0_0, 16, 1;
L_00000172095cd330 .part v0000017209524c10_0, 17, 1;
L_00000172095cd3d0 .part v0000017209524ad0_0, 17, 1;
L_00000172095cd970 .part v0000017209524c10_0, 18, 1;
L_00000172095cf270 .part v0000017209524ad0_0, 18, 1;
L_00000172095cf4f0 .part v0000017209524c10_0, 19, 1;
L_00000172095ce550 .part v0000017209524ad0_0, 19, 1;
L_00000172095cddd0 .part v0000017209524c10_0, 20, 1;
L_00000172095cd470 .part v0000017209524ad0_0, 20, 1;
L_00000172095ce230 .part v0000017209524c10_0, 21, 1;
L_00000172095cdab0 .part v0000017209524ad0_0, 21, 1;
L_00000172095cce30 .part v0000017209524c10_0, 22, 1;
L_00000172095ce690 .part v0000017209524ad0_0, 22, 1;
L_00000172095ce4b0 .part v0000017209524c10_0, 23, 1;
L_00000172095cced0 .part v0000017209524ad0_0, 23, 1;
L_00000172095cdfb0 .part v0000017209524c10_0, 24, 1;
L_00000172095cd790 .part v0000017209524ad0_0, 24, 1;
L_00000172095ceb90 .part v0000017209524c10_0, 25, 1;
L_00000172095ce050 .part v0000017209524ad0_0, 25, 1;
L_00000172095cd1f0 .part v0000017209524c10_0, 26, 1;
L_00000172095ced70 .part v0000017209524ad0_0, 26, 1;
L_00000172095ccf70 .part v0000017209524c10_0, 27, 1;
L_00000172095ce0f0 .part v0000017209524ad0_0, 27, 1;
L_00000172095ce870 .part v0000017209524c10_0, 28, 1;
L_00000172095cde70 .part v0000017209524ad0_0, 28, 1;
L_00000172095cd510 .part v0000017209524c10_0, 29, 1;
L_00000172095cf1d0 .part v0000017209524ad0_0, 29, 1;
L_00000172095cdf10 .part v0000017209524c10_0, 30, 1;
L_00000172095cd8d0 .part v0000017209524ad0_0, 30, 1;
LS_00000172095cda10_0_0 .concat8 [ 1 1 1 1], L_0000017209564800, L_0000017209562f80, L_0000017209563e60, L_0000017209562ff0;
LS_00000172095cda10_0_4 .concat8 [ 1 1 1 1], L_00000172095637d0, L_00000172095641e0, L_0000017209563f40, L_0000017209563060;
LS_00000172095cda10_0_8 .concat8 [ 1 1 1 1], L_00000172095630d0, L_0000017209563300, L_00000172095635a0, L_0000017209564480;
LS_00000172095cda10_0_12 .concat8 [ 1 1 1 1], L_0000017209563ca0, L_00000172095645d0, L_0000017209563840, L_0000017209563b50;
LS_00000172095cda10_0_16 .concat8 [ 1 1 1 1], L_0000017209563140, L_0000017209563370, L_0000017209563530, L_0000017209563610;
LS_00000172095cda10_0_20 .concat8 [ 1 1 1 1], L_0000017209563680, L_0000017209564250, L_00000172095642c0, L_0000017209564330;
LS_00000172095cda10_0_24 .concat8 [ 1 1 1 1], L_0000017209563fb0, L_00000172095638b0, L_0000017209564020, L_0000017209563920;
LS_00000172095cda10_0_28 .concat8 [ 1 1 1 1], L_0000017209564870, L_00000172095644f0, L_0000017209563990, L_0000017209564560;
LS_00000172095cda10_1_0 .concat8 [ 4 4 4 4], LS_00000172095cda10_0_0, LS_00000172095cda10_0_4, LS_00000172095cda10_0_8, LS_00000172095cda10_0_12;
LS_00000172095cda10_1_4 .concat8 [ 4 4 4 4], LS_00000172095cda10_0_16, LS_00000172095cda10_0_20, LS_00000172095cda10_0_24, LS_00000172095cda10_0_28;
L_00000172095cda10 .concat8 [ 16 16 0 0], LS_00000172095cda10_1_0, LS_00000172095cda10_1_4;
L_00000172095ce9b0 .part v0000017209524c10_0, 31, 1;
L_00000172095ce370 .part v0000017209524ad0_0, 31, 1;
L_00000172095cec30 .part L_00000172095cda10, 0, 1;
L_00000172095cf310 .part L_00000172095cda10, 1, 1;
L_00000172095cdb50 .part L_00000172095cda10, 2, 1;
L_00000172095cdbf0 .part L_00000172095cda10, 3, 1;
L_00000172095cdc90 .part L_00000172095cda10, 4, 1;
L_00000172095cecd0 .part L_00000172095cda10, 5, 1;
L_00000172095ceeb0 .part L_00000172095cda10, 6, 1;
L_00000172095cef50 .part L_00000172095cda10, 7, 1;
L_00000172095ceff0 .part L_00000172095cda10, 8, 1;
L_00000172095cf090 .part L_00000172095cda10, 9, 1;
L_00000172095cf130 .part L_00000172095cda10, 10, 1;
L_00000172095cf810 .part L_00000172095cda10, 11, 1;
L_00000172095d0990 .part L_00000172095cda10, 12, 1;
L_00000172095cff90 .part L_00000172095cda10, 13, 1;
L_00000172095d1b10 .part L_00000172095cda10, 14, 1;
L_00000172095cf8b0 .part L_00000172095cda10, 15, 1;
L_00000172095cf630 .part L_00000172095cda10, 16, 1;
L_00000172095d17f0 .part L_00000172095cda10, 17, 1;
L_00000172095d0710 .part L_00000172095cda10, 18, 1;
L_00000172095d0d50 .part L_00000172095cda10, 19, 1;
L_00000172095d16b0 .part L_00000172095cda10, 20, 1;
L_00000172095d0f30 .part L_00000172095cda10, 21, 1;
L_00000172095d0df0 .part L_00000172095cda10, 22, 1;
L_00000172095d03f0 .part L_00000172095cda10, 23, 1;
L_00000172095cf770 .part L_00000172095cda10, 24, 1;
L_00000172095d1930 .part L_00000172095cda10, 25, 1;
L_00000172095d1890 .part L_00000172095cda10, 26, 1;
L_00000172095d1cf0 .part L_00000172095cda10, 27, 1;
L_00000172095cf950 .part L_00000172095cda10, 28, 1;
L_00000172095d02b0 .part L_00000172095cda10, 29, 1;
L_00000172095d1bb0 .part L_00000172095cda10, 30, 1;
L_00000172095d0c10 .part L_00000172095cda10, 31, 1;
S_00000172093202d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000172092d9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000172094999f0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000017209564100 .functor NOT 1, L_0000017209554320, C4<0>, C4<0>, C4<0>;
v0000017209515ec0_0 .net "A", 31 0, v0000017209524c10_0;  alias, 1 drivers
v0000017209517ea0_0 .net "ALUOP", 3 0, v0000017209516000_0;  alias, 1 drivers
v00000172095163c0_0 .net "B", 31 0, v0000017209524ad0_0;  alias, 1 drivers
v0000017209517f40_0 .var "CF", 0 0;
v0000017209516280_0 .net "ZF", 0 0, L_0000017209564100;  alias, 1 drivers
v00000172095183a0_0 .net *"_ivl_1", 0 0, L_0000017209554320;  1 drivers
v0000017209516460_0 .var "res", 31 0;
E_000001720949adf0 .event anyedge, v0000017209517ea0_0, v0000017209518440_0, v0000017209516b40_0, v0000017209517f40_0;
L_0000017209554320 .reduce/or v0000017209516460_0;
S_000001720931d8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000172092d9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001720951a540 .param/l "add" 0 9 6, C4<000000100000>;
P_000001720951a578 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001720951a5b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001720951a5e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001720951a620 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001720951a658 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001720951a690 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001720951a6c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001720951a700 .param/l "j" 0 9 19, C4<000010000000>;
P_000001720951a738 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001720951a770 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001720951a7a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001720951a7e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001720951a818 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001720951a850 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001720951a888 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001720951a8c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001720951a8f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001720951a930 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001720951a968 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001720951a9a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001720951a9d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001720951aa10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001720951aa48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001720951aa80 .param/l "xori" 0 9 12, C4<001110000000>;
v0000017209516000_0 .var "ALU_OP", 3 0;
v0000017209516140_0 .net "opcode", 11 0, v00000172095256b0_0;  alias, 1 drivers
E_000001720949ae70 .event anyedge, v0000017209420b20_0;
S_000001720931da30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000172092e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000017209523090_0 .net "EX1_forward_to_B", 31 0, v00000172095236d0_0;  alias, 1 drivers
v0000017209522eb0_0 .net "EX_PFC", 31 0, v0000017209522690_0;  alias, 1 drivers
v0000017209524210_0 .net "EX_PFC_to_IF", 31 0, L_0000017209553d80;  alias, 1 drivers
v00000172095227d0_0 .net "alu_selA", 1 0, L_0000017209557700;  alias, 1 drivers
v0000017209522e10_0 .net "alu_selB", 1 0, L_0000017209559320;  alias, 1 drivers
v0000017209522b90_0 .net "ex_haz", 31 0, v0000017209513350_0;  alias, 1 drivers
v0000017209521f10_0 .net "id_haz", 31 0, L_0000017209555f40;  alias, 1 drivers
v0000017209523bd0_0 .net "is_jr", 0 0, v0000017209523950_0;  alias, 1 drivers
v0000017209522410_0 .net "mem_haz", 31 0, L_00000172095e43d0;  alias, 1 drivers
v0000017209522c30_0 .net "oper1", 31 0, L_000001720955b310;  alias, 1 drivers
v0000017209522870_0 .net "oper2", 31 0, L_0000017209563450;  alias, 1 drivers
v0000017209523770_0 .net "pc", 31 0, v0000017209523db0_0;  alias, 1 drivers
v0000017209523e50_0 .net "rs1", 31 0, v00000172095242b0_0;  alias, 1 drivers
v0000017209523810_0 .net "rs2_in", 31 0, v00000172095222d0_0;  alias, 1 drivers
v00000172095238b0_0 .net "rs2_out", 31 0, L_0000017209563d10;  alias, 1 drivers
v0000017209523630_0 .net "store_rs2_forward", 1 0, L_00000172095591e0;  alias, 1 drivers
L_0000017209553d80 .functor MUXZ 32, v0000017209522690_0, L_000001720955b310, v0000017209523950_0, C4<>;
S_00000172092d8200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001720931da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001720949b2b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001720955a430 .functor NOT 1, L_00000172095545a0, C4<0>, C4<0>, C4<0>;
L_000001720955aba0 .functor NOT 1, L_00000172095554a0, C4<0>, C4<0>, C4<0>;
L_0000017209559b00 .functor NOT 1, L_0000017209555680, C4<0>, C4<0>, C4<0>;
L_0000017209559c50 .functor NOT 1, L_0000017209555cc0, C4<0>, C4<0>, C4<0>;
L_0000017209559cc0 .functor AND 32, L_000001720955aa50, v00000172095242b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017209559d30 .functor AND 32, L_0000017209559a90, L_00000172095e43d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001720955ac10 .functor OR 32, L_0000017209559cc0, L_0000017209559d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017209559da0 .functor AND 32, L_0000017209559b70, v0000017209513350_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001720955b2a0 .functor OR 32, L_000001720955ac10, L_0000017209559da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001720955b0e0 .functor AND 32, L_0000017209559f60, L_0000017209555f40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001720955b310 .functor OR 32, L_000001720955b2a0, L_000001720955b0e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017209518c60_0 .net *"_ivl_1", 0 0, L_00000172095545a0;  1 drivers
v0000017209518d00_0 .net *"_ivl_13", 0 0, L_0000017209555680;  1 drivers
v0000017209518da0_0 .net *"_ivl_14", 0 0, L_0000017209559b00;  1 drivers
v0000017209518e40_0 .net *"_ivl_19", 0 0, L_0000017209555b80;  1 drivers
v0000017209518ee0_0 .net *"_ivl_2", 0 0, L_000001720955a430;  1 drivers
v000001720951c5d0_0 .net *"_ivl_23", 0 0, L_0000017209555540;  1 drivers
v000001720951be50_0 .net *"_ivl_27", 0 0, L_0000017209555cc0;  1 drivers
v000001720951d250_0 .net *"_ivl_28", 0 0, L_0000017209559c50;  1 drivers
v000001720951c3f0_0 .net *"_ivl_33", 0 0, L_0000017209554fa0;  1 drivers
v000001720951cc10_0 .net *"_ivl_37", 0 0, L_0000017209554dc0;  1 drivers
v000001720951c850_0 .net *"_ivl_40", 31 0, L_0000017209559cc0;  1 drivers
v000001720951d570_0 .net *"_ivl_42", 31 0, L_0000017209559d30;  1 drivers
v000001720951df70_0 .net *"_ivl_44", 31 0, L_000001720955ac10;  1 drivers
v000001720951ce90_0 .net *"_ivl_46", 31 0, L_0000017209559da0;  1 drivers
v000001720951d430_0 .net *"_ivl_48", 31 0, L_000001720955b2a0;  1 drivers
v000001720951e0b0_0 .net *"_ivl_50", 31 0, L_000001720955b0e0;  1 drivers
v000001720951ccb0_0 .net *"_ivl_7", 0 0, L_00000172095554a0;  1 drivers
v000001720951d930_0 .net *"_ivl_8", 0 0, L_000001720955aba0;  1 drivers
v000001720951bef0_0 .net "ina", 31 0, v00000172095242b0_0;  alias, 1 drivers
v000001720951d610_0 .net "inb", 31 0, L_00000172095e43d0;  alias, 1 drivers
v000001720951c350_0 .net "inc", 31 0, v0000017209513350_0;  alias, 1 drivers
v000001720951cd50_0 .net "ind", 31 0, L_0000017209555f40;  alias, 1 drivers
v000001720951c8f0_0 .net "out", 31 0, L_000001720955b310;  alias, 1 drivers
v000001720951d750_0 .net "s0", 31 0, L_000001720955aa50;  1 drivers
v000001720951de30_0 .net "s1", 31 0, L_0000017209559a90;  1 drivers
v000001720951d7f0_0 .net "s2", 31 0, L_0000017209559b70;  1 drivers
v000001720951d890_0 .net "s3", 31 0, L_0000017209559f60;  1 drivers
v000001720951d6b0_0 .net "sel", 1 0, L_0000017209557700;  alias, 1 drivers
L_00000172095545a0 .part L_0000017209557700, 1, 1;
LS_0000017209554f00_0_0 .concat [ 1 1 1 1], L_000001720955a430, L_000001720955a430, L_000001720955a430, L_000001720955a430;
LS_0000017209554f00_0_4 .concat [ 1 1 1 1], L_000001720955a430, L_000001720955a430, L_000001720955a430, L_000001720955a430;
LS_0000017209554f00_0_8 .concat [ 1 1 1 1], L_000001720955a430, L_000001720955a430, L_000001720955a430, L_000001720955a430;
LS_0000017209554f00_0_12 .concat [ 1 1 1 1], L_000001720955a430, L_000001720955a430, L_000001720955a430, L_000001720955a430;
LS_0000017209554f00_0_16 .concat [ 1 1 1 1], L_000001720955a430, L_000001720955a430, L_000001720955a430, L_000001720955a430;
LS_0000017209554f00_0_20 .concat [ 1 1 1 1], L_000001720955a430, L_000001720955a430, L_000001720955a430, L_000001720955a430;
LS_0000017209554f00_0_24 .concat [ 1 1 1 1], L_000001720955a430, L_000001720955a430, L_000001720955a430, L_000001720955a430;
LS_0000017209554f00_0_28 .concat [ 1 1 1 1], L_000001720955a430, L_000001720955a430, L_000001720955a430, L_000001720955a430;
LS_0000017209554f00_1_0 .concat [ 4 4 4 4], LS_0000017209554f00_0_0, LS_0000017209554f00_0_4, LS_0000017209554f00_0_8, LS_0000017209554f00_0_12;
LS_0000017209554f00_1_4 .concat [ 4 4 4 4], LS_0000017209554f00_0_16, LS_0000017209554f00_0_20, LS_0000017209554f00_0_24, LS_0000017209554f00_0_28;
L_0000017209554f00 .concat [ 16 16 0 0], LS_0000017209554f00_1_0, LS_0000017209554f00_1_4;
L_00000172095554a0 .part L_0000017209557700, 0, 1;
LS_0000017209554e60_0_0 .concat [ 1 1 1 1], L_000001720955aba0, L_000001720955aba0, L_000001720955aba0, L_000001720955aba0;
LS_0000017209554e60_0_4 .concat [ 1 1 1 1], L_000001720955aba0, L_000001720955aba0, L_000001720955aba0, L_000001720955aba0;
LS_0000017209554e60_0_8 .concat [ 1 1 1 1], L_000001720955aba0, L_000001720955aba0, L_000001720955aba0, L_000001720955aba0;
LS_0000017209554e60_0_12 .concat [ 1 1 1 1], L_000001720955aba0, L_000001720955aba0, L_000001720955aba0, L_000001720955aba0;
LS_0000017209554e60_0_16 .concat [ 1 1 1 1], L_000001720955aba0, L_000001720955aba0, L_000001720955aba0, L_000001720955aba0;
LS_0000017209554e60_0_20 .concat [ 1 1 1 1], L_000001720955aba0, L_000001720955aba0, L_000001720955aba0, L_000001720955aba0;
LS_0000017209554e60_0_24 .concat [ 1 1 1 1], L_000001720955aba0, L_000001720955aba0, L_000001720955aba0, L_000001720955aba0;
LS_0000017209554e60_0_28 .concat [ 1 1 1 1], L_000001720955aba0, L_000001720955aba0, L_000001720955aba0, L_000001720955aba0;
LS_0000017209554e60_1_0 .concat [ 4 4 4 4], LS_0000017209554e60_0_0, LS_0000017209554e60_0_4, LS_0000017209554e60_0_8, LS_0000017209554e60_0_12;
LS_0000017209554e60_1_4 .concat [ 4 4 4 4], LS_0000017209554e60_0_16, LS_0000017209554e60_0_20, LS_0000017209554e60_0_24, LS_0000017209554e60_0_28;
L_0000017209554e60 .concat [ 16 16 0 0], LS_0000017209554e60_1_0, LS_0000017209554e60_1_4;
L_0000017209555680 .part L_0000017209557700, 1, 1;
LS_0000017209554960_0_0 .concat [ 1 1 1 1], L_0000017209559b00, L_0000017209559b00, L_0000017209559b00, L_0000017209559b00;
LS_0000017209554960_0_4 .concat [ 1 1 1 1], L_0000017209559b00, L_0000017209559b00, L_0000017209559b00, L_0000017209559b00;
LS_0000017209554960_0_8 .concat [ 1 1 1 1], L_0000017209559b00, L_0000017209559b00, L_0000017209559b00, L_0000017209559b00;
LS_0000017209554960_0_12 .concat [ 1 1 1 1], L_0000017209559b00, L_0000017209559b00, L_0000017209559b00, L_0000017209559b00;
LS_0000017209554960_0_16 .concat [ 1 1 1 1], L_0000017209559b00, L_0000017209559b00, L_0000017209559b00, L_0000017209559b00;
LS_0000017209554960_0_20 .concat [ 1 1 1 1], L_0000017209559b00, L_0000017209559b00, L_0000017209559b00, L_0000017209559b00;
LS_0000017209554960_0_24 .concat [ 1 1 1 1], L_0000017209559b00, L_0000017209559b00, L_0000017209559b00, L_0000017209559b00;
LS_0000017209554960_0_28 .concat [ 1 1 1 1], L_0000017209559b00, L_0000017209559b00, L_0000017209559b00, L_0000017209559b00;
LS_0000017209554960_1_0 .concat [ 4 4 4 4], LS_0000017209554960_0_0, LS_0000017209554960_0_4, LS_0000017209554960_0_8, LS_0000017209554960_0_12;
LS_0000017209554960_1_4 .concat [ 4 4 4 4], LS_0000017209554960_0_16, LS_0000017209554960_0_20, LS_0000017209554960_0_24, LS_0000017209554960_0_28;
L_0000017209554960 .concat [ 16 16 0 0], LS_0000017209554960_1_0, LS_0000017209554960_1_4;
L_0000017209555b80 .part L_0000017209557700, 0, 1;
LS_0000017209555400_0_0 .concat [ 1 1 1 1], L_0000017209555b80, L_0000017209555b80, L_0000017209555b80, L_0000017209555b80;
LS_0000017209555400_0_4 .concat [ 1 1 1 1], L_0000017209555b80, L_0000017209555b80, L_0000017209555b80, L_0000017209555b80;
LS_0000017209555400_0_8 .concat [ 1 1 1 1], L_0000017209555b80, L_0000017209555b80, L_0000017209555b80, L_0000017209555b80;
LS_0000017209555400_0_12 .concat [ 1 1 1 1], L_0000017209555b80, L_0000017209555b80, L_0000017209555b80, L_0000017209555b80;
LS_0000017209555400_0_16 .concat [ 1 1 1 1], L_0000017209555b80, L_0000017209555b80, L_0000017209555b80, L_0000017209555b80;
LS_0000017209555400_0_20 .concat [ 1 1 1 1], L_0000017209555b80, L_0000017209555b80, L_0000017209555b80, L_0000017209555b80;
LS_0000017209555400_0_24 .concat [ 1 1 1 1], L_0000017209555b80, L_0000017209555b80, L_0000017209555b80, L_0000017209555b80;
LS_0000017209555400_0_28 .concat [ 1 1 1 1], L_0000017209555b80, L_0000017209555b80, L_0000017209555b80, L_0000017209555b80;
LS_0000017209555400_1_0 .concat [ 4 4 4 4], LS_0000017209555400_0_0, LS_0000017209555400_0_4, LS_0000017209555400_0_8, LS_0000017209555400_0_12;
LS_0000017209555400_1_4 .concat [ 4 4 4 4], LS_0000017209555400_0_16, LS_0000017209555400_0_20, LS_0000017209555400_0_24, LS_0000017209555400_0_28;
L_0000017209555400 .concat [ 16 16 0 0], LS_0000017209555400_1_0, LS_0000017209555400_1_4;
L_0000017209555540 .part L_0000017209557700, 1, 1;
LS_00000172095559a0_0_0 .concat [ 1 1 1 1], L_0000017209555540, L_0000017209555540, L_0000017209555540, L_0000017209555540;
LS_00000172095559a0_0_4 .concat [ 1 1 1 1], L_0000017209555540, L_0000017209555540, L_0000017209555540, L_0000017209555540;
LS_00000172095559a0_0_8 .concat [ 1 1 1 1], L_0000017209555540, L_0000017209555540, L_0000017209555540, L_0000017209555540;
LS_00000172095559a0_0_12 .concat [ 1 1 1 1], L_0000017209555540, L_0000017209555540, L_0000017209555540, L_0000017209555540;
LS_00000172095559a0_0_16 .concat [ 1 1 1 1], L_0000017209555540, L_0000017209555540, L_0000017209555540, L_0000017209555540;
LS_00000172095559a0_0_20 .concat [ 1 1 1 1], L_0000017209555540, L_0000017209555540, L_0000017209555540, L_0000017209555540;
LS_00000172095559a0_0_24 .concat [ 1 1 1 1], L_0000017209555540, L_0000017209555540, L_0000017209555540, L_0000017209555540;
LS_00000172095559a0_0_28 .concat [ 1 1 1 1], L_0000017209555540, L_0000017209555540, L_0000017209555540, L_0000017209555540;
LS_00000172095559a0_1_0 .concat [ 4 4 4 4], LS_00000172095559a0_0_0, LS_00000172095559a0_0_4, LS_00000172095559a0_0_8, LS_00000172095559a0_0_12;
LS_00000172095559a0_1_4 .concat [ 4 4 4 4], LS_00000172095559a0_0_16, LS_00000172095559a0_0_20, LS_00000172095559a0_0_24, LS_00000172095559a0_0_28;
L_00000172095559a0 .concat [ 16 16 0 0], LS_00000172095559a0_1_0, LS_00000172095559a0_1_4;
L_0000017209555cc0 .part L_0000017209557700, 0, 1;
LS_0000017209554780_0_0 .concat [ 1 1 1 1], L_0000017209559c50, L_0000017209559c50, L_0000017209559c50, L_0000017209559c50;
LS_0000017209554780_0_4 .concat [ 1 1 1 1], L_0000017209559c50, L_0000017209559c50, L_0000017209559c50, L_0000017209559c50;
LS_0000017209554780_0_8 .concat [ 1 1 1 1], L_0000017209559c50, L_0000017209559c50, L_0000017209559c50, L_0000017209559c50;
LS_0000017209554780_0_12 .concat [ 1 1 1 1], L_0000017209559c50, L_0000017209559c50, L_0000017209559c50, L_0000017209559c50;
LS_0000017209554780_0_16 .concat [ 1 1 1 1], L_0000017209559c50, L_0000017209559c50, L_0000017209559c50, L_0000017209559c50;
LS_0000017209554780_0_20 .concat [ 1 1 1 1], L_0000017209559c50, L_0000017209559c50, L_0000017209559c50, L_0000017209559c50;
LS_0000017209554780_0_24 .concat [ 1 1 1 1], L_0000017209559c50, L_0000017209559c50, L_0000017209559c50, L_0000017209559c50;
LS_0000017209554780_0_28 .concat [ 1 1 1 1], L_0000017209559c50, L_0000017209559c50, L_0000017209559c50, L_0000017209559c50;
LS_0000017209554780_1_0 .concat [ 4 4 4 4], LS_0000017209554780_0_0, LS_0000017209554780_0_4, LS_0000017209554780_0_8, LS_0000017209554780_0_12;
LS_0000017209554780_1_4 .concat [ 4 4 4 4], LS_0000017209554780_0_16, LS_0000017209554780_0_20, LS_0000017209554780_0_24, LS_0000017209554780_0_28;
L_0000017209554780 .concat [ 16 16 0 0], LS_0000017209554780_1_0, LS_0000017209554780_1_4;
L_0000017209554fa0 .part L_0000017209557700, 1, 1;
LS_0000017209555860_0_0 .concat [ 1 1 1 1], L_0000017209554fa0, L_0000017209554fa0, L_0000017209554fa0, L_0000017209554fa0;
LS_0000017209555860_0_4 .concat [ 1 1 1 1], L_0000017209554fa0, L_0000017209554fa0, L_0000017209554fa0, L_0000017209554fa0;
LS_0000017209555860_0_8 .concat [ 1 1 1 1], L_0000017209554fa0, L_0000017209554fa0, L_0000017209554fa0, L_0000017209554fa0;
LS_0000017209555860_0_12 .concat [ 1 1 1 1], L_0000017209554fa0, L_0000017209554fa0, L_0000017209554fa0, L_0000017209554fa0;
LS_0000017209555860_0_16 .concat [ 1 1 1 1], L_0000017209554fa0, L_0000017209554fa0, L_0000017209554fa0, L_0000017209554fa0;
LS_0000017209555860_0_20 .concat [ 1 1 1 1], L_0000017209554fa0, L_0000017209554fa0, L_0000017209554fa0, L_0000017209554fa0;
LS_0000017209555860_0_24 .concat [ 1 1 1 1], L_0000017209554fa0, L_0000017209554fa0, L_0000017209554fa0, L_0000017209554fa0;
LS_0000017209555860_0_28 .concat [ 1 1 1 1], L_0000017209554fa0, L_0000017209554fa0, L_0000017209554fa0, L_0000017209554fa0;
LS_0000017209555860_1_0 .concat [ 4 4 4 4], LS_0000017209555860_0_0, LS_0000017209555860_0_4, LS_0000017209555860_0_8, LS_0000017209555860_0_12;
LS_0000017209555860_1_4 .concat [ 4 4 4 4], LS_0000017209555860_0_16, LS_0000017209555860_0_20, LS_0000017209555860_0_24, LS_0000017209555860_0_28;
L_0000017209555860 .concat [ 16 16 0 0], LS_0000017209555860_1_0, LS_0000017209555860_1_4;
L_0000017209554dc0 .part L_0000017209557700, 0, 1;
LS_00000172095552c0_0_0 .concat [ 1 1 1 1], L_0000017209554dc0, L_0000017209554dc0, L_0000017209554dc0, L_0000017209554dc0;
LS_00000172095552c0_0_4 .concat [ 1 1 1 1], L_0000017209554dc0, L_0000017209554dc0, L_0000017209554dc0, L_0000017209554dc0;
LS_00000172095552c0_0_8 .concat [ 1 1 1 1], L_0000017209554dc0, L_0000017209554dc0, L_0000017209554dc0, L_0000017209554dc0;
LS_00000172095552c0_0_12 .concat [ 1 1 1 1], L_0000017209554dc0, L_0000017209554dc0, L_0000017209554dc0, L_0000017209554dc0;
LS_00000172095552c0_0_16 .concat [ 1 1 1 1], L_0000017209554dc0, L_0000017209554dc0, L_0000017209554dc0, L_0000017209554dc0;
LS_00000172095552c0_0_20 .concat [ 1 1 1 1], L_0000017209554dc0, L_0000017209554dc0, L_0000017209554dc0, L_0000017209554dc0;
LS_00000172095552c0_0_24 .concat [ 1 1 1 1], L_0000017209554dc0, L_0000017209554dc0, L_0000017209554dc0, L_0000017209554dc0;
LS_00000172095552c0_0_28 .concat [ 1 1 1 1], L_0000017209554dc0, L_0000017209554dc0, L_0000017209554dc0, L_0000017209554dc0;
LS_00000172095552c0_1_0 .concat [ 4 4 4 4], LS_00000172095552c0_0_0, LS_00000172095552c0_0_4, LS_00000172095552c0_0_8, LS_00000172095552c0_0_12;
LS_00000172095552c0_1_4 .concat [ 4 4 4 4], LS_00000172095552c0_0_16, LS_00000172095552c0_0_20, LS_00000172095552c0_0_24, LS_00000172095552c0_0_28;
L_00000172095552c0 .concat [ 16 16 0 0], LS_00000172095552c0_1_0, LS_00000172095552c0_1_4;
S_00000172092d8390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000172092d8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001720955aa50 .functor AND 32, L_0000017209554f00, L_0000017209554e60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000017209519340_0 .net "in1", 31 0, L_0000017209554f00;  1 drivers
v00000172095188a0_0 .net "in2", 31 0, L_0000017209554e60;  1 drivers
v0000017209519c00_0 .net "out", 31 0, L_000001720955aa50;  alias, 1 drivers
S_0000017209310940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000172092d8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017209559a90 .functor AND 32, L_0000017209554960, L_0000017209555400, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000172095195c0_0 .net "in1", 31 0, L_0000017209554960;  1 drivers
v0000017209519020_0 .net "in2", 31 0, L_0000017209555400;  1 drivers
v0000017209519980_0 .net "out", 31 0, L_0000017209559a90;  alias, 1 drivers
S_0000017209310ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000172092d8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017209559b70 .functor AND 32, L_00000172095559a0, L_0000017209554780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000017209519b60_0 .net "in1", 31 0, L_00000172095559a0;  1 drivers
v00000172095186c0_0 .net "in2", 31 0, L_0000017209554780;  1 drivers
v0000017209518760_0 .net "out", 31 0, L_0000017209559b70;  alias, 1 drivers
S_000001720951ae30 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000172092d8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017209559f60 .functor AND 32, L_0000017209555860, L_00000172095552c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000017209518a80_0 .net "in1", 31 0, L_0000017209555860;  1 drivers
v0000017209518b20_0 .net "in2", 31 0, L_00000172095552c0;  1 drivers
v0000017209518bc0_0 .net "out", 31 0, L_0000017209559f60;  alias, 1 drivers
S_000001720951b150 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001720931da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001720949aef0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001720955b3f0 .functor NOT 1, L_0000017209554000, C4<0>, C4<0>, C4<0>;
L_000001720955b1c0 .functor NOT 1, L_00000172095550e0, C4<0>, C4<0>, C4<0>;
L_000001720955b230 .functor NOT 1, L_0000017209554c80, C4<0>, C4<0>, C4<0>;
L_0000017209563df0 .functor NOT 1, L_0000017209555900, C4<0>, C4<0>, C4<0>;
L_0000017209564b10 .functor AND 32, L_000001720955b150, v00000172095236d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017209564950 .functor AND 32, L_000001720955b380, L_00000172095e43d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017209564720 .functor OR 32, L_0000017209564b10, L_0000017209564950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017209563290 .functor AND 32, L_00000172094916d0, v0000017209513350_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017209563d80 .functor OR 32, L_0000017209564720, L_0000017209563290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000172095636f0 .functor AND 32, L_00000172095633e0, L_0000017209555f40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017209563450 .functor OR 32, L_0000017209563d80, L_00000172095636f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001720951e150_0 .net *"_ivl_1", 0 0, L_0000017209554000;  1 drivers
v000001720951c490_0 .net *"_ivl_13", 0 0, L_0000017209554c80;  1 drivers
v000001720951c530_0 .net *"_ivl_14", 0 0, L_000001720955b230;  1 drivers
v000001720951c7b0_0 .net *"_ivl_19", 0 0, L_0000017209555ea0;  1 drivers
v000001720951dbb0_0 .net *"_ivl_2", 0 0, L_000001720955b3f0;  1 drivers
v000001720951dc50_0 .net *"_ivl_23", 0 0, L_0000017209555a40;  1 drivers
v000001720951bb30_0 .net *"_ivl_27", 0 0, L_0000017209555900;  1 drivers
v000001720951dcf0_0 .net *"_ivl_28", 0 0, L_0000017209563df0;  1 drivers
v000001720951ca30_0 .net *"_ivl_33", 0 0, L_00000172095548c0;  1 drivers
v000001720951e010_0 .net *"_ivl_37", 0 0, L_0000017209553ce0;  1 drivers
v000001720951cad0_0 .net *"_ivl_40", 31 0, L_0000017209564b10;  1 drivers
v000001720951cfd0_0 .net *"_ivl_42", 31 0, L_0000017209564950;  1 drivers
v000001720951d390_0 .net *"_ivl_44", 31 0, L_0000017209564720;  1 drivers
v000001720951cb70_0 .net *"_ivl_46", 31 0, L_0000017209563290;  1 drivers
v000001720951c030_0 .net *"_ivl_48", 31 0, L_0000017209563d80;  1 drivers
v000001720951d4d0_0 .net *"_ivl_50", 31 0, L_00000172095636f0;  1 drivers
v000001720951cdf0_0 .net *"_ivl_7", 0 0, L_00000172095550e0;  1 drivers
v000001720951d070_0 .net *"_ivl_8", 0 0, L_000001720955b1c0;  1 drivers
v000001720951d110_0 .net "ina", 31 0, v00000172095236d0_0;  alias, 1 drivers
v000001720951dd90_0 .net "inb", 31 0, L_00000172095e43d0;  alias, 1 drivers
v000001720951e1f0_0 .net "inc", 31 0, v0000017209513350_0;  alias, 1 drivers
v000001720951ded0_0 .net "ind", 31 0, L_0000017209555f40;  alias, 1 drivers
v000001720951e290_0 .net "out", 31 0, L_0000017209563450;  alias, 1 drivers
v000001720951bc70_0 .net "s0", 31 0, L_000001720955b150;  1 drivers
v000001720951bd10_0 .net "s1", 31 0, L_000001720955b380;  1 drivers
v000001720951bdb0_0 .net "s2", 31 0, L_00000172094916d0;  1 drivers
v000001720951c2b0_0 .net "s3", 31 0, L_00000172095633e0;  1 drivers
v000001720951c0d0_0 .net "sel", 1 0, L_0000017209559320;  alias, 1 drivers
L_0000017209554000 .part L_0000017209559320, 1, 1;
LS_00000172095540a0_0_0 .concat [ 1 1 1 1], L_000001720955b3f0, L_000001720955b3f0, L_000001720955b3f0, L_000001720955b3f0;
LS_00000172095540a0_0_4 .concat [ 1 1 1 1], L_000001720955b3f0, L_000001720955b3f0, L_000001720955b3f0, L_000001720955b3f0;
LS_00000172095540a0_0_8 .concat [ 1 1 1 1], L_000001720955b3f0, L_000001720955b3f0, L_000001720955b3f0, L_000001720955b3f0;
LS_00000172095540a0_0_12 .concat [ 1 1 1 1], L_000001720955b3f0, L_000001720955b3f0, L_000001720955b3f0, L_000001720955b3f0;
LS_00000172095540a0_0_16 .concat [ 1 1 1 1], L_000001720955b3f0, L_000001720955b3f0, L_000001720955b3f0, L_000001720955b3f0;
LS_00000172095540a0_0_20 .concat [ 1 1 1 1], L_000001720955b3f0, L_000001720955b3f0, L_000001720955b3f0, L_000001720955b3f0;
LS_00000172095540a0_0_24 .concat [ 1 1 1 1], L_000001720955b3f0, L_000001720955b3f0, L_000001720955b3f0, L_000001720955b3f0;
LS_00000172095540a0_0_28 .concat [ 1 1 1 1], L_000001720955b3f0, L_000001720955b3f0, L_000001720955b3f0, L_000001720955b3f0;
LS_00000172095540a0_1_0 .concat [ 4 4 4 4], LS_00000172095540a0_0_0, LS_00000172095540a0_0_4, LS_00000172095540a0_0_8, LS_00000172095540a0_0_12;
LS_00000172095540a0_1_4 .concat [ 4 4 4 4], LS_00000172095540a0_0_16, LS_00000172095540a0_0_20, LS_00000172095540a0_0_24, LS_00000172095540a0_0_28;
L_00000172095540a0 .concat [ 16 16 0 0], LS_00000172095540a0_1_0, LS_00000172095540a0_1_4;
L_00000172095550e0 .part L_0000017209559320, 0, 1;
LS_0000017209554be0_0_0 .concat [ 1 1 1 1], L_000001720955b1c0, L_000001720955b1c0, L_000001720955b1c0, L_000001720955b1c0;
LS_0000017209554be0_0_4 .concat [ 1 1 1 1], L_000001720955b1c0, L_000001720955b1c0, L_000001720955b1c0, L_000001720955b1c0;
LS_0000017209554be0_0_8 .concat [ 1 1 1 1], L_000001720955b1c0, L_000001720955b1c0, L_000001720955b1c0, L_000001720955b1c0;
LS_0000017209554be0_0_12 .concat [ 1 1 1 1], L_000001720955b1c0, L_000001720955b1c0, L_000001720955b1c0, L_000001720955b1c0;
LS_0000017209554be0_0_16 .concat [ 1 1 1 1], L_000001720955b1c0, L_000001720955b1c0, L_000001720955b1c0, L_000001720955b1c0;
LS_0000017209554be0_0_20 .concat [ 1 1 1 1], L_000001720955b1c0, L_000001720955b1c0, L_000001720955b1c0, L_000001720955b1c0;
LS_0000017209554be0_0_24 .concat [ 1 1 1 1], L_000001720955b1c0, L_000001720955b1c0, L_000001720955b1c0, L_000001720955b1c0;
LS_0000017209554be0_0_28 .concat [ 1 1 1 1], L_000001720955b1c0, L_000001720955b1c0, L_000001720955b1c0, L_000001720955b1c0;
LS_0000017209554be0_1_0 .concat [ 4 4 4 4], LS_0000017209554be0_0_0, LS_0000017209554be0_0_4, LS_0000017209554be0_0_8, LS_0000017209554be0_0_12;
LS_0000017209554be0_1_4 .concat [ 4 4 4 4], LS_0000017209554be0_0_16, LS_0000017209554be0_0_20, LS_0000017209554be0_0_24, LS_0000017209554be0_0_28;
L_0000017209554be0 .concat [ 16 16 0 0], LS_0000017209554be0_1_0, LS_0000017209554be0_1_4;
L_0000017209554c80 .part L_0000017209559320, 1, 1;
LS_00000172095546e0_0_0 .concat [ 1 1 1 1], L_000001720955b230, L_000001720955b230, L_000001720955b230, L_000001720955b230;
LS_00000172095546e0_0_4 .concat [ 1 1 1 1], L_000001720955b230, L_000001720955b230, L_000001720955b230, L_000001720955b230;
LS_00000172095546e0_0_8 .concat [ 1 1 1 1], L_000001720955b230, L_000001720955b230, L_000001720955b230, L_000001720955b230;
LS_00000172095546e0_0_12 .concat [ 1 1 1 1], L_000001720955b230, L_000001720955b230, L_000001720955b230, L_000001720955b230;
LS_00000172095546e0_0_16 .concat [ 1 1 1 1], L_000001720955b230, L_000001720955b230, L_000001720955b230, L_000001720955b230;
LS_00000172095546e0_0_20 .concat [ 1 1 1 1], L_000001720955b230, L_000001720955b230, L_000001720955b230, L_000001720955b230;
LS_00000172095546e0_0_24 .concat [ 1 1 1 1], L_000001720955b230, L_000001720955b230, L_000001720955b230, L_000001720955b230;
LS_00000172095546e0_0_28 .concat [ 1 1 1 1], L_000001720955b230, L_000001720955b230, L_000001720955b230, L_000001720955b230;
LS_00000172095546e0_1_0 .concat [ 4 4 4 4], LS_00000172095546e0_0_0, LS_00000172095546e0_0_4, LS_00000172095546e0_0_8, LS_00000172095546e0_0_12;
LS_00000172095546e0_1_4 .concat [ 4 4 4 4], LS_00000172095546e0_0_16, LS_00000172095546e0_0_20, LS_00000172095546e0_0_24, LS_00000172095546e0_0_28;
L_00000172095546e0 .concat [ 16 16 0 0], LS_00000172095546e0_1_0, LS_00000172095546e0_1_4;
L_0000017209555ea0 .part L_0000017209559320, 0, 1;
LS_0000017209554820_0_0 .concat [ 1 1 1 1], L_0000017209555ea0, L_0000017209555ea0, L_0000017209555ea0, L_0000017209555ea0;
LS_0000017209554820_0_4 .concat [ 1 1 1 1], L_0000017209555ea0, L_0000017209555ea0, L_0000017209555ea0, L_0000017209555ea0;
LS_0000017209554820_0_8 .concat [ 1 1 1 1], L_0000017209555ea0, L_0000017209555ea0, L_0000017209555ea0, L_0000017209555ea0;
LS_0000017209554820_0_12 .concat [ 1 1 1 1], L_0000017209555ea0, L_0000017209555ea0, L_0000017209555ea0, L_0000017209555ea0;
LS_0000017209554820_0_16 .concat [ 1 1 1 1], L_0000017209555ea0, L_0000017209555ea0, L_0000017209555ea0, L_0000017209555ea0;
LS_0000017209554820_0_20 .concat [ 1 1 1 1], L_0000017209555ea0, L_0000017209555ea0, L_0000017209555ea0, L_0000017209555ea0;
LS_0000017209554820_0_24 .concat [ 1 1 1 1], L_0000017209555ea0, L_0000017209555ea0, L_0000017209555ea0, L_0000017209555ea0;
LS_0000017209554820_0_28 .concat [ 1 1 1 1], L_0000017209555ea0, L_0000017209555ea0, L_0000017209555ea0, L_0000017209555ea0;
LS_0000017209554820_1_0 .concat [ 4 4 4 4], LS_0000017209554820_0_0, LS_0000017209554820_0_4, LS_0000017209554820_0_8, LS_0000017209554820_0_12;
LS_0000017209554820_1_4 .concat [ 4 4 4 4], LS_0000017209554820_0_16, LS_0000017209554820_0_20, LS_0000017209554820_0_24, LS_0000017209554820_0_28;
L_0000017209554820 .concat [ 16 16 0 0], LS_0000017209554820_1_0, LS_0000017209554820_1_4;
L_0000017209555a40 .part L_0000017209559320, 1, 1;
LS_0000017209556440_0_0 .concat [ 1 1 1 1], L_0000017209555a40, L_0000017209555a40, L_0000017209555a40, L_0000017209555a40;
LS_0000017209556440_0_4 .concat [ 1 1 1 1], L_0000017209555a40, L_0000017209555a40, L_0000017209555a40, L_0000017209555a40;
LS_0000017209556440_0_8 .concat [ 1 1 1 1], L_0000017209555a40, L_0000017209555a40, L_0000017209555a40, L_0000017209555a40;
LS_0000017209556440_0_12 .concat [ 1 1 1 1], L_0000017209555a40, L_0000017209555a40, L_0000017209555a40, L_0000017209555a40;
LS_0000017209556440_0_16 .concat [ 1 1 1 1], L_0000017209555a40, L_0000017209555a40, L_0000017209555a40, L_0000017209555a40;
LS_0000017209556440_0_20 .concat [ 1 1 1 1], L_0000017209555a40, L_0000017209555a40, L_0000017209555a40, L_0000017209555a40;
LS_0000017209556440_0_24 .concat [ 1 1 1 1], L_0000017209555a40, L_0000017209555a40, L_0000017209555a40, L_0000017209555a40;
LS_0000017209556440_0_28 .concat [ 1 1 1 1], L_0000017209555a40, L_0000017209555a40, L_0000017209555a40, L_0000017209555a40;
LS_0000017209556440_1_0 .concat [ 4 4 4 4], LS_0000017209556440_0_0, LS_0000017209556440_0_4, LS_0000017209556440_0_8, LS_0000017209556440_0_12;
LS_0000017209556440_1_4 .concat [ 4 4 4 4], LS_0000017209556440_0_16, LS_0000017209556440_0_20, LS_0000017209556440_0_24, LS_0000017209556440_0_28;
L_0000017209556440 .concat [ 16 16 0 0], LS_0000017209556440_1_0, LS_0000017209556440_1_4;
L_0000017209555900 .part L_0000017209559320, 0, 1;
LS_00000172095555e0_0_0 .concat [ 1 1 1 1], L_0000017209563df0, L_0000017209563df0, L_0000017209563df0, L_0000017209563df0;
LS_00000172095555e0_0_4 .concat [ 1 1 1 1], L_0000017209563df0, L_0000017209563df0, L_0000017209563df0, L_0000017209563df0;
LS_00000172095555e0_0_8 .concat [ 1 1 1 1], L_0000017209563df0, L_0000017209563df0, L_0000017209563df0, L_0000017209563df0;
LS_00000172095555e0_0_12 .concat [ 1 1 1 1], L_0000017209563df0, L_0000017209563df0, L_0000017209563df0, L_0000017209563df0;
LS_00000172095555e0_0_16 .concat [ 1 1 1 1], L_0000017209563df0, L_0000017209563df0, L_0000017209563df0, L_0000017209563df0;
LS_00000172095555e0_0_20 .concat [ 1 1 1 1], L_0000017209563df0, L_0000017209563df0, L_0000017209563df0, L_0000017209563df0;
LS_00000172095555e0_0_24 .concat [ 1 1 1 1], L_0000017209563df0, L_0000017209563df0, L_0000017209563df0, L_0000017209563df0;
LS_00000172095555e0_0_28 .concat [ 1 1 1 1], L_0000017209563df0, L_0000017209563df0, L_0000017209563df0, L_0000017209563df0;
LS_00000172095555e0_1_0 .concat [ 4 4 4 4], LS_00000172095555e0_0_0, LS_00000172095555e0_0_4, LS_00000172095555e0_0_8, LS_00000172095555e0_0_12;
LS_00000172095555e0_1_4 .concat [ 4 4 4 4], LS_00000172095555e0_0_16, LS_00000172095555e0_0_20, LS_00000172095555e0_0_24, LS_00000172095555e0_0_28;
L_00000172095555e0 .concat [ 16 16 0 0], LS_00000172095555e0_1_0, LS_00000172095555e0_1_4;
L_00000172095548c0 .part L_0000017209559320, 1, 1;
LS_0000017209556120_0_0 .concat [ 1 1 1 1], L_00000172095548c0, L_00000172095548c0, L_00000172095548c0, L_00000172095548c0;
LS_0000017209556120_0_4 .concat [ 1 1 1 1], L_00000172095548c0, L_00000172095548c0, L_00000172095548c0, L_00000172095548c0;
LS_0000017209556120_0_8 .concat [ 1 1 1 1], L_00000172095548c0, L_00000172095548c0, L_00000172095548c0, L_00000172095548c0;
LS_0000017209556120_0_12 .concat [ 1 1 1 1], L_00000172095548c0, L_00000172095548c0, L_00000172095548c0, L_00000172095548c0;
LS_0000017209556120_0_16 .concat [ 1 1 1 1], L_00000172095548c0, L_00000172095548c0, L_00000172095548c0, L_00000172095548c0;
LS_0000017209556120_0_20 .concat [ 1 1 1 1], L_00000172095548c0, L_00000172095548c0, L_00000172095548c0, L_00000172095548c0;
LS_0000017209556120_0_24 .concat [ 1 1 1 1], L_00000172095548c0, L_00000172095548c0, L_00000172095548c0, L_00000172095548c0;
LS_0000017209556120_0_28 .concat [ 1 1 1 1], L_00000172095548c0, L_00000172095548c0, L_00000172095548c0, L_00000172095548c0;
LS_0000017209556120_1_0 .concat [ 4 4 4 4], LS_0000017209556120_0_0, LS_0000017209556120_0_4, LS_0000017209556120_0_8, LS_0000017209556120_0_12;
LS_0000017209556120_1_4 .concat [ 4 4 4 4], LS_0000017209556120_0_16, LS_0000017209556120_0_20, LS_0000017209556120_0_24, LS_0000017209556120_0_28;
L_0000017209556120 .concat [ 16 16 0 0], LS_0000017209556120_1_0, LS_0000017209556120_1_4;
L_0000017209553ce0 .part L_0000017209559320, 0, 1;
LS_0000017209554640_0_0 .concat [ 1 1 1 1], L_0000017209553ce0, L_0000017209553ce0, L_0000017209553ce0, L_0000017209553ce0;
LS_0000017209554640_0_4 .concat [ 1 1 1 1], L_0000017209553ce0, L_0000017209553ce0, L_0000017209553ce0, L_0000017209553ce0;
LS_0000017209554640_0_8 .concat [ 1 1 1 1], L_0000017209553ce0, L_0000017209553ce0, L_0000017209553ce0, L_0000017209553ce0;
LS_0000017209554640_0_12 .concat [ 1 1 1 1], L_0000017209553ce0, L_0000017209553ce0, L_0000017209553ce0, L_0000017209553ce0;
LS_0000017209554640_0_16 .concat [ 1 1 1 1], L_0000017209553ce0, L_0000017209553ce0, L_0000017209553ce0, L_0000017209553ce0;
LS_0000017209554640_0_20 .concat [ 1 1 1 1], L_0000017209553ce0, L_0000017209553ce0, L_0000017209553ce0, L_0000017209553ce0;
LS_0000017209554640_0_24 .concat [ 1 1 1 1], L_0000017209553ce0, L_0000017209553ce0, L_0000017209553ce0, L_0000017209553ce0;
LS_0000017209554640_0_28 .concat [ 1 1 1 1], L_0000017209553ce0, L_0000017209553ce0, L_0000017209553ce0, L_0000017209553ce0;
LS_0000017209554640_1_0 .concat [ 4 4 4 4], LS_0000017209554640_0_0, LS_0000017209554640_0_4, LS_0000017209554640_0_8, LS_0000017209554640_0_12;
LS_0000017209554640_1_4 .concat [ 4 4 4 4], LS_0000017209554640_0_16, LS_0000017209554640_0_20, LS_0000017209554640_0_24, LS_0000017209554640_0_28;
L_0000017209554640 .concat [ 16 16 0 0], LS_0000017209554640_1_0, LS_0000017209554640_1_4;
S_000001720951afc0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001720951b150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001720955b150 .functor AND 32, L_00000172095540a0, L_0000017209554be0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001720951c990_0 .net "in1", 31 0, L_00000172095540a0;  1 drivers
v000001720951d1b0_0 .net "in2", 31 0, L_0000017209554be0;  1 drivers
v000001720951d9d0_0 .net "out", 31 0, L_000001720955b150;  alias, 1 drivers
S_000001720951b2e0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001720951b150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001720955b380 .functor AND 32, L_00000172095546e0, L_0000017209554820, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001720951c670_0 .net "in1", 31 0, L_00000172095546e0;  1 drivers
v000001720951cf30_0 .net "in2", 31 0, L_0000017209554820;  1 drivers
v000001720951bf90_0 .net "out", 31 0, L_000001720955b380;  alias, 1 drivers
S_000001720951ab10 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001720951b150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000172094916d0 .functor AND 32, L_0000017209556440, L_00000172095555e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001720951da70_0 .net "in1", 31 0, L_0000017209556440;  1 drivers
v000001720951db10_0 .net "in2", 31 0, L_00000172095555e0;  1 drivers
v000001720951d2f0_0 .net "out", 31 0, L_00000172094916d0;  alias, 1 drivers
S_000001720951b920 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001720951b150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000172095633e0 .functor AND 32, L_0000017209556120, L_0000017209554640, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001720951bbd0_0 .net "in1", 31 0, L_0000017209556120;  1 drivers
v000001720951c210_0 .net "in2", 31 0, L_0000017209554640;  1 drivers
v000001720951c710_0 .net "out", 31 0, L_00000172095633e0;  alias, 1 drivers
S_000001720951aca0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001720931da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001720949b6b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000172095634c0 .functor NOT 1, L_0000017209553ec0, C4<0>, C4<0>, C4<0>;
L_00000172095643a0 .functor NOT 1, L_0000017209555180, C4<0>, C4<0>, C4<0>;
L_0000017209564a30 .functor NOT 1, L_0000017209554d20, C4<0>, C4<0>, C4<0>;
L_0000017209564aa0 .functor NOT 1, L_0000017209555360, C4<0>, C4<0>, C4<0>;
L_00000172095631b0 .functor AND 32, L_0000017209564090, v00000172095222d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017209564790 .functor AND 32, L_00000172095649c0, L_00000172095e43d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017209563c30 .functor OR 32, L_00000172095631b0, L_0000017209564790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017209564410 .functor AND 32, L_0000017209563ed0, v0000017209513350_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017209564170 .functor OR 32, L_0000017209563c30, L_0000017209564410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017209563220 .functor AND 32, L_0000017209563bc0, L_0000017209555f40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017209563d10 .functor OR 32, L_0000017209564170, L_0000017209563220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001720951ea10_0 .net *"_ivl_1", 0 0, L_0000017209553ec0;  1 drivers
v000001720951f230_0 .net *"_ivl_13", 0 0, L_0000017209554d20;  1 drivers
v000001720951f9b0_0 .net *"_ivl_14", 0 0, L_0000017209564a30;  1 drivers
v000001720951f5f0_0 .net *"_ivl_19", 0 0, L_0000017209555720;  1 drivers
v000001720951e650_0 .net *"_ivl_2", 0 0, L_00000172095634c0;  1 drivers
v000001720951f2d0_0 .net *"_ivl_23", 0 0, L_00000172095557c0;  1 drivers
v000001720951f370_0 .net *"_ivl_27", 0 0, L_0000017209555360;  1 drivers
v000001720951f870_0 .net *"_ivl_28", 0 0, L_0000017209564aa0;  1 drivers
v000001720951edd0_0 .net *"_ivl_33", 0 0, L_0000017209555e00;  1 drivers
v000001720951f910_0 .net *"_ivl_37", 0 0, L_0000017209554280;  1 drivers
v000001720951eab0_0 .net *"_ivl_40", 31 0, L_00000172095631b0;  1 drivers
v000001720951e830_0 .net *"_ivl_42", 31 0, L_0000017209564790;  1 drivers
v000001720951e330_0 .net *"_ivl_44", 31 0, L_0000017209563c30;  1 drivers
v000001720951e8d0_0 .net *"_ivl_46", 31 0, L_0000017209564410;  1 drivers
v000001720951f690_0 .net *"_ivl_48", 31 0, L_0000017209564170;  1 drivers
v000001720951eb50_0 .net *"_ivl_50", 31 0, L_0000017209563220;  1 drivers
v000001720951ee70_0 .net *"_ivl_7", 0 0, L_0000017209555180;  1 drivers
v000001720951f550_0 .net *"_ivl_8", 0 0, L_00000172095643a0;  1 drivers
v000001720951ef10_0 .net "ina", 31 0, v00000172095222d0_0;  alias, 1 drivers
v000001720951efb0_0 .net "inb", 31 0, L_00000172095e43d0;  alias, 1 drivers
v000001720951f730_0 .net "inc", 31 0, v0000017209513350_0;  alias, 1 drivers
v000001720951e3d0_0 .net "ind", 31 0, L_0000017209555f40;  alias, 1 drivers
v000001720951e510_0 .net "out", 31 0, L_0000017209563d10;  alias, 1 drivers
v000001720951e5b0_0 .net "s0", 31 0, L_0000017209564090;  1 drivers
v000001720951e6f0_0 .net "s1", 31 0, L_00000172095649c0;  1 drivers
v000001720951e790_0 .net "s2", 31 0, L_0000017209563ed0;  1 drivers
v0000017209522370_0 .net "s3", 31 0, L_0000017209563bc0;  1 drivers
v00000172095233b0_0 .net "sel", 1 0, L_00000172095591e0;  alias, 1 drivers
L_0000017209553ec0 .part L_00000172095591e0, 1, 1;
LS_0000017209555040_0_0 .concat [ 1 1 1 1], L_00000172095634c0, L_00000172095634c0, L_00000172095634c0, L_00000172095634c0;
LS_0000017209555040_0_4 .concat [ 1 1 1 1], L_00000172095634c0, L_00000172095634c0, L_00000172095634c0, L_00000172095634c0;
LS_0000017209555040_0_8 .concat [ 1 1 1 1], L_00000172095634c0, L_00000172095634c0, L_00000172095634c0, L_00000172095634c0;
LS_0000017209555040_0_12 .concat [ 1 1 1 1], L_00000172095634c0, L_00000172095634c0, L_00000172095634c0, L_00000172095634c0;
LS_0000017209555040_0_16 .concat [ 1 1 1 1], L_00000172095634c0, L_00000172095634c0, L_00000172095634c0, L_00000172095634c0;
LS_0000017209555040_0_20 .concat [ 1 1 1 1], L_00000172095634c0, L_00000172095634c0, L_00000172095634c0, L_00000172095634c0;
LS_0000017209555040_0_24 .concat [ 1 1 1 1], L_00000172095634c0, L_00000172095634c0, L_00000172095634c0, L_00000172095634c0;
LS_0000017209555040_0_28 .concat [ 1 1 1 1], L_00000172095634c0, L_00000172095634c0, L_00000172095634c0, L_00000172095634c0;
LS_0000017209555040_1_0 .concat [ 4 4 4 4], LS_0000017209555040_0_0, LS_0000017209555040_0_4, LS_0000017209555040_0_8, LS_0000017209555040_0_12;
LS_0000017209555040_1_4 .concat [ 4 4 4 4], LS_0000017209555040_0_16, LS_0000017209555040_0_20, LS_0000017209555040_0_24, LS_0000017209555040_0_28;
L_0000017209555040 .concat [ 16 16 0 0], LS_0000017209555040_1_0, LS_0000017209555040_1_4;
L_0000017209555180 .part L_00000172095591e0, 0, 1;
LS_0000017209554460_0_0 .concat [ 1 1 1 1], L_00000172095643a0, L_00000172095643a0, L_00000172095643a0, L_00000172095643a0;
LS_0000017209554460_0_4 .concat [ 1 1 1 1], L_00000172095643a0, L_00000172095643a0, L_00000172095643a0, L_00000172095643a0;
LS_0000017209554460_0_8 .concat [ 1 1 1 1], L_00000172095643a0, L_00000172095643a0, L_00000172095643a0, L_00000172095643a0;
LS_0000017209554460_0_12 .concat [ 1 1 1 1], L_00000172095643a0, L_00000172095643a0, L_00000172095643a0, L_00000172095643a0;
LS_0000017209554460_0_16 .concat [ 1 1 1 1], L_00000172095643a0, L_00000172095643a0, L_00000172095643a0, L_00000172095643a0;
LS_0000017209554460_0_20 .concat [ 1 1 1 1], L_00000172095643a0, L_00000172095643a0, L_00000172095643a0, L_00000172095643a0;
LS_0000017209554460_0_24 .concat [ 1 1 1 1], L_00000172095643a0, L_00000172095643a0, L_00000172095643a0, L_00000172095643a0;
LS_0000017209554460_0_28 .concat [ 1 1 1 1], L_00000172095643a0, L_00000172095643a0, L_00000172095643a0, L_00000172095643a0;
LS_0000017209554460_1_0 .concat [ 4 4 4 4], LS_0000017209554460_0_0, LS_0000017209554460_0_4, LS_0000017209554460_0_8, LS_0000017209554460_0_12;
LS_0000017209554460_1_4 .concat [ 4 4 4 4], LS_0000017209554460_0_16, LS_0000017209554460_0_20, LS_0000017209554460_0_24, LS_0000017209554460_0_28;
L_0000017209554460 .concat [ 16 16 0 0], LS_0000017209554460_1_0, LS_0000017209554460_1_4;
L_0000017209554d20 .part L_00000172095591e0, 1, 1;
LS_0000017209555ae0_0_0 .concat [ 1 1 1 1], L_0000017209564a30, L_0000017209564a30, L_0000017209564a30, L_0000017209564a30;
LS_0000017209555ae0_0_4 .concat [ 1 1 1 1], L_0000017209564a30, L_0000017209564a30, L_0000017209564a30, L_0000017209564a30;
LS_0000017209555ae0_0_8 .concat [ 1 1 1 1], L_0000017209564a30, L_0000017209564a30, L_0000017209564a30, L_0000017209564a30;
LS_0000017209555ae0_0_12 .concat [ 1 1 1 1], L_0000017209564a30, L_0000017209564a30, L_0000017209564a30, L_0000017209564a30;
LS_0000017209555ae0_0_16 .concat [ 1 1 1 1], L_0000017209564a30, L_0000017209564a30, L_0000017209564a30, L_0000017209564a30;
LS_0000017209555ae0_0_20 .concat [ 1 1 1 1], L_0000017209564a30, L_0000017209564a30, L_0000017209564a30, L_0000017209564a30;
LS_0000017209555ae0_0_24 .concat [ 1 1 1 1], L_0000017209564a30, L_0000017209564a30, L_0000017209564a30, L_0000017209564a30;
LS_0000017209555ae0_0_28 .concat [ 1 1 1 1], L_0000017209564a30, L_0000017209564a30, L_0000017209564a30, L_0000017209564a30;
LS_0000017209555ae0_1_0 .concat [ 4 4 4 4], LS_0000017209555ae0_0_0, LS_0000017209555ae0_0_4, LS_0000017209555ae0_0_8, LS_0000017209555ae0_0_12;
LS_0000017209555ae0_1_4 .concat [ 4 4 4 4], LS_0000017209555ae0_0_16, LS_0000017209555ae0_0_20, LS_0000017209555ae0_0_24, LS_0000017209555ae0_0_28;
L_0000017209555ae0 .concat [ 16 16 0 0], LS_0000017209555ae0_1_0, LS_0000017209555ae0_1_4;
L_0000017209555720 .part L_00000172095591e0, 0, 1;
LS_0000017209554a00_0_0 .concat [ 1 1 1 1], L_0000017209555720, L_0000017209555720, L_0000017209555720, L_0000017209555720;
LS_0000017209554a00_0_4 .concat [ 1 1 1 1], L_0000017209555720, L_0000017209555720, L_0000017209555720, L_0000017209555720;
LS_0000017209554a00_0_8 .concat [ 1 1 1 1], L_0000017209555720, L_0000017209555720, L_0000017209555720, L_0000017209555720;
LS_0000017209554a00_0_12 .concat [ 1 1 1 1], L_0000017209555720, L_0000017209555720, L_0000017209555720, L_0000017209555720;
LS_0000017209554a00_0_16 .concat [ 1 1 1 1], L_0000017209555720, L_0000017209555720, L_0000017209555720, L_0000017209555720;
LS_0000017209554a00_0_20 .concat [ 1 1 1 1], L_0000017209555720, L_0000017209555720, L_0000017209555720, L_0000017209555720;
LS_0000017209554a00_0_24 .concat [ 1 1 1 1], L_0000017209555720, L_0000017209555720, L_0000017209555720, L_0000017209555720;
LS_0000017209554a00_0_28 .concat [ 1 1 1 1], L_0000017209555720, L_0000017209555720, L_0000017209555720, L_0000017209555720;
LS_0000017209554a00_1_0 .concat [ 4 4 4 4], LS_0000017209554a00_0_0, LS_0000017209554a00_0_4, LS_0000017209554a00_0_8, LS_0000017209554a00_0_12;
LS_0000017209554a00_1_4 .concat [ 4 4 4 4], LS_0000017209554a00_0_16, LS_0000017209554a00_0_20, LS_0000017209554a00_0_24, LS_0000017209554a00_0_28;
L_0000017209554a00 .concat [ 16 16 0 0], LS_0000017209554a00_1_0, LS_0000017209554a00_1_4;
L_00000172095557c0 .part L_00000172095591e0, 1, 1;
LS_0000017209555c20_0_0 .concat [ 1 1 1 1], L_00000172095557c0, L_00000172095557c0, L_00000172095557c0, L_00000172095557c0;
LS_0000017209555c20_0_4 .concat [ 1 1 1 1], L_00000172095557c0, L_00000172095557c0, L_00000172095557c0, L_00000172095557c0;
LS_0000017209555c20_0_8 .concat [ 1 1 1 1], L_00000172095557c0, L_00000172095557c0, L_00000172095557c0, L_00000172095557c0;
LS_0000017209555c20_0_12 .concat [ 1 1 1 1], L_00000172095557c0, L_00000172095557c0, L_00000172095557c0, L_00000172095557c0;
LS_0000017209555c20_0_16 .concat [ 1 1 1 1], L_00000172095557c0, L_00000172095557c0, L_00000172095557c0, L_00000172095557c0;
LS_0000017209555c20_0_20 .concat [ 1 1 1 1], L_00000172095557c0, L_00000172095557c0, L_00000172095557c0, L_00000172095557c0;
LS_0000017209555c20_0_24 .concat [ 1 1 1 1], L_00000172095557c0, L_00000172095557c0, L_00000172095557c0, L_00000172095557c0;
LS_0000017209555c20_0_28 .concat [ 1 1 1 1], L_00000172095557c0, L_00000172095557c0, L_00000172095557c0, L_00000172095557c0;
LS_0000017209555c20_1_0 .concat [ 4 4 4 4], LS_0000017209555c20_0_0, LS_0000017209555c20_0_4, LS_0000017209555c20_0_8, LS_0000017209555c20_0_12;
LS_0000017209555c20_1_4 .concat [ 4 4 4 4], LS_0000017209555c20_0_16, LS_0000017209555c20_0_20, LS_0000017209555c20_0_24, LS_0000017209555c20_0_28;
L_0000017209555c20 .concat [ 16 16 0 0], LS_0000017209555c20_1_0, LS_0000017209555c20_1_4;
L_0000017209555360 .part L_00000172095591e0, 0, 1;
LS_0000017209555d60_0_0 .concat [ 1 1 1 1], L_0000017209564aa0, L_0000017209564aa0, L_0000017209564aa0, L_0000017209564aa0;
LS_0000017209555d60_0_4 .concat [ 1 1 1 1], L_0000017209564aa0, L_0000017209564aa0, L_0000017209564aa0, L_0000017209564aa0;
LS_0000017209555d60_0_8 .concat [ 1 1 1 1], L_0000017209564aa0, L_0000017209564aa0, L_0000017209564aa0, L_0000017209564aa0;
LS_0000017209555d60_0_12 .concat [ 1 1 1 1], L_0000017209564aa0, L_0000017209564aa0, L_0000017209564aa0, L_0000017209564aa0;
LS_0000017209555d60_0_16 .concat [ 1 1 1 1], L_0000017209564aa0, L_0000017209564aa0, L_0000017209564aa0, L_0000017209564aa0;
LS_0000017209555d60_0_20 .concat [ 1 1 1 1], L_0000017209564aa0, L_0000017209564aa0, L_0000017209564aa0, L_0000017209564aa0;
LS_0000017209555d60_0_24 .concat [ 1 1 1 1], L_0000017209564aa0, L_0000017209564aa0, L_0000017209564aa0, L_0000017209564aa0;
LS_0000017209555d60_0_28 .concat [ 1 1 1 1], L_0000017209564aa0, L_0000017209564aa0, L_0000017209564aa0, L_0000017209564aa0;
LS_0000017209555d60_1_0 .concat [ 4 4 4 4], LS_0000017209555d60_0_0, LS_0000017209555d60_0_4, LS_0000017209555d60_0_8, LS_0000017209555d60_0_12;
LS_0000017209555d60_1_4 .concat [ 4 4 4 4], LS_0000017209555d60_0_16, LS_0000017209555d60_0_20, LS_0000017209555d60_0_24, LS_0000017209555d60_0_28;
L_0000017209555d60 .concat [ 16 16 0 0], LS_0000017209555d60_1_0, LS_0000017209555d60_1_4;
L_0000017209555e00 .part L_00000172095591e0, 1, 1;
LS_0000017209554aa0_0_0 .concat [ 1 1 1 1], L_0000017209555e00, L_0000017209555e00, L_0000017209555e00, L_0000017209555e00;
LS_0000017209554aa0_0_4 .concat [ 1 1 1 1], L_0000017209555e00, L_0000017209555e00, L_0000017209555e00, L_0000017209555e00;
LS_0000017209554aa0_0_8 .concat [ 1 1 1 1], L_0000017209555e00, L_0000017209555e00, L_0000017209555e00, L_0000017209555e00;
LS_0000017209554aa0_0_12 .concat [ 1 1 1 1], L_0000017209555e00, L_0000017209555e00, L_0000017209555e00, L_0000017209555e00;
LS_0000017209554aa0_0_16 .concat [ 1 1 1 1], L_0000017209555e00, L_0000017209555e00, L_0000017209555e00, L_0000017209555e00;
LS_0000017209554aa0_0_20 .concat [ 1 1 1 1], L_0000017209555e00, L_0000017209555e00, L_0000017209555e00, L_0000017209555e00;
LS_0000017209554aa0_0_24 .concat [ 1 1 1 1], L_0000017209555e00, L_0000017209555e00, L_0000017209555e00, L_0000017209555e00;
LS_0000017209554aa0_0_28 .concat [ 1 1 1 1], L_0000017209555e00, L_0000017209555e00, L_0000017209555e00, L_0000017209555e00;
LS_0000017209554aa0_1_0 .concat [ 4 4 4 4], LS_0000017209554aa0_0_0, LS_0000017209554aa0_0_4, LS_0000017209554aa0_0_8, LS_0000017209554aa0_0_12;
LS_0000017209554aa0_1_4 .concat [ 4 4 4 4], LS_0000017209554aa0_0_16, LS_0000017209554aa0_0_20, LS_0000017209554aa0_0_24, LS_0000017209554aa0_0_28;
L_0000017209554aa0 .concat [ 16 16 0 0], LS_0000017209554aa0_1_0, LS_0000017209554aa0_1_4;
L_0000017209554280 .part L_00000172095591e0, 0, 1;
LS_0000017209554b40_0_0 .concat [ 1 1 1 1], L_0000017209554280, L_0000017209554280, L_0000017209554280, L_0000017209554280;
LS_0000017209554b40_0_4 .concat [ 1 1 1 1], L_0000017209554280, L_0000017209554280, L_0000017209554280, L_0000017209554280;
LS_0000017209554b40_0_8 .concat [ 1 1 1 1], L_0000017209554280, L_0000017209554280, L_0000017209554280, L_0000017209554280;
LS_0000017209554b40_0_12 .concat [ 1 1 1 1], L_0000017209554280, L_0000017209554280, L_0000017209554280, L_0000017209554280;
LS_0000017209554b40_0_16 .concat [ 1 1 1 1], L_0000017209554280, L_0000017209554280, L_0000017209554280, L_0000017209554280;
LS_0000017209554b40_0_20 .concat [ 1 1 1 1], L_0000017209554280, L_0000017209554280, L_0000017209554280, L_0000017209554280;
LS_0000017209554b40_0_24 .concat [ 1 1 1 1], L_0000017209554280, L_0000017209554280, L_0000017209554280, L_0000017209554280;
LS_0000017209554b40_0_28 .concat [ 1 1 1 1], L_0000017209554280, L_0000017209554280, L_0000017209554280, L_0000017209554280;
LS_0000017209554b40_1_0 .concat [ 4 4 4 4], LS_0000017209554b40_0_0, LS_0000017209554b40_0_4, LS_0000017209554b40_0_8, LS_0000017209554b40_0_12;
LS_0000017209554b40_1_4 .concat [ 4 4 4 4], LS_0000017209554b40_0_16, LS_0000017209554b40_0_20, LS_0000017209554b40_0_24, LS_0000017209554b40_0_28;
L_0000017209554b40 .concat [ 16 16 0 0], LS_0000017209554b40_1_0, LS_0000017209554b40_1_4;
S_000001720951b470 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001720951aca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017209564090 .functor AND 32, L_0000017209555040, L_0000017209554460, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001720951c170_0 .net "in1", 31 0, L_0000017209555040;  1 drivers
v000001720951f410_0 .net "in2", 31 0, L_0000017209554460;  1 drivers
v000001720951f7d0_0 .net "out", 31 0, L_0000017209564090;  alias, 1 drivers
S_000001720951b600 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001720951aca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000172095649c0 .functor AND 32, L_0000017209555ae0, L_0000017209554a00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001720951ebf0_0 .net "in1", 31 0, L_0000017209555ae0;  1 drivers
v000001720951f0f0_0 .net "in2", 31 0, L_0000017209554a00;  1 drivers
v000001720951f050_0 .net "out", 31 0, L_00000172095649c0;  alias, 1 drivers
S_000001720951b790 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001720951aca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017209563ed0 .functor AND 32, L_0000017209555c20, L_0000017209555d60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001720951ec90_0 .net "in1", 31 0, L_0000017209555c20;  1 drivers
v000001720951ed30_0 .net "in2", 31 0, L_0000017209555d60;  1 drivers
v000001720951f190_0 .net "out", 31 0, L_0000017209563ed0;  alias, 1 drivers
S_000001720951ffe0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001720951aca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017209563bc0 .functor AND 32, L_0000017209554aa0, L_0000017209554b40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001720951e970_0 .net "in1", 31 0, L_0000017209554aa0;  1 drivers
v000001720951f4b0_0 .net "in2", 31 0, L_0000017209554b40;  1 drivers
v000001720951e470_0 .net "out", 31 0, L_0000017209563bc0;  alias, 1 drivers
S_00000172095207b0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000172092e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000017209525b00 .param/l "add" 0 9 6, C4<000000100000>;
P_0000017209525b38 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000017209525b70 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000017209525ba8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000017209525be0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000017209525c18 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000017209525c50 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000017209525c88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000017209525cc0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000017209525cf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000017209525d30 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000017209525d68 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000017209525da0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000017209525dd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000017209525e10 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000017209525e48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000017209525e80 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000017209525eb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000017209525ef0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000017209525f28 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000017209525f60 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000017209525f98 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000017209525fd0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000017209526008 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000017209526040 .param/l "xori" 0 9 12, C4<001110000000>;
v0000017209523db0_0 .var "EX1_PC", 31 0;
v0000017209522690_0 .var "EX1_PFC", 31 0;
v00000172095236d0_0 .var "EX1_forward_to_B", 31 0;
v00000172095239f0_0 .var "EX1_is_beq", 0 0;
v00000172095240d0_0 .var "EX1_is_bne", 0 0;
v0000017209522730_0 .var "EX1_is_jal", 0 0;
v0000017209523950_0 .var "EX1_is_jr", 0 0;
v0000017209522190_0 .var "EX1_is_oper2_immed", 0 0;
v0000017209521fb0_0 .var "EX1_memread", 0 0;
v0000017209521bf0_0 .var "EX1_memwrite", 0 0;
v0000017209523130_0 .var "EX1_opcode", 11 0;
v0000017209523310_0 .var "EX1_predicted", 0 0;
v0000017209521e70_0 .var "EX1_rd_ind", 4 0;
v0000017209523270_0 .var "EX1_rd_indzero", 0 0;
v0000017209523ef0_0 .var "EX1_regwrite", 0 0;
v00000172095242b0_0 .var "EX1_rs1", 31 0;
v0000017209522cd0_0 .var "EX1_rs1_ind", 4 0;
v00000172095222d0_0 .var "EX1_rs2", 31 0;
v0000017209522050_0 .var "EX1_rs2_ind", 4 0;
v0000017209523f90_0 .net "FLUSH", 0 0, v000001720952b020_0;  alias, 1 drivers
v0000017209524030_0 .net "ID_PC", 31 0, v0000017209526d40_0;  alias, 1 drivers
v00000172095220f0_0 .net "ID_PFC_to_EX", 31 0, L_0000017209552660;  alias, 1 drivers
v0000017209522230_0 .net "ID_forward_to_B", 31 0, L_00000172095528e0;  alias, 1 drivers
v0000017209523450_0 .net "ID_is_beq", 0 0, L_0000017209553100;  alias, 1 drivers
v00000172095231d0_0 .net "ID_is_bne", 0 0, L_0000017209552b60;  alias, 1 drivers
v0000017209521b50_0 .net "ID_is_jal", 0 0, L_00000172095531a0;  alias, 1 drivers
v0000017209522d70_0 .net "ID_is_jr", 0 0, L_00000172095527a0;  alias, 1 drivers
v0000017209522910_0 .net "ID_is_oper2_immed", 0 0, L_000001720955a510;  alias, 1 drivers
v0000017209523a90_0 .net "ID_memread", 0 0, L_0000017209553560;  alias, 1 drivers
v00000172095224b0_0 .net "ID_memwrite", 0 0, L_0000017209552340;  alias, 1 drivers
v0000017209522550_0 .net "ID_opcode", 11 0, v00000172095455c0_0;  alias, 1 drivers
v0000017209521c90_0 .net "ID_predicted", 0 0, v000001720952a760_0;  alias, 1 drivers
v0000017209521d30_0 .net "ID_rd_ind", 4 0, v0000017209546d80_0;  alias, 1 drivers
v0000017209523b30_0 .net "ID_rd_indzero", 0 0, L_00000172095539c0;  1 drivers
v0000017209523c70_0 .net "ID_regwrite", 0 0, L_00000172095532e0;  alias, 1 drivers
v0000017209523d10_0 .net "ID_rs1", 31 0, v000001720952e0e0_0;  alias, 1 drivers
v00000172095234f0_0 .net "ID_rs1_ind", 4 0, v00000172095471e0_0;  alias, 1 drivers
v0000017209521dd0_0 .net "ID_rs2", 31 0, v000001720952e4a0_0;  alias, 1 drivers
v0000017209524170_0 .net "ID_rs2_ind", 4 0, v0000017209546060_0;  alias, 1 drivers
v00000172095225f0_0 .net "clk", 0 0, L_0000017209559ef0;  1 drivers
v00000172095229b0_0 .net "rst", 0 0, v0000017209556a80_0;  alias, 1 drivers
E_000001720949b3f0 .event posedge, v0000017209512a90_0, v00000172095225f0_0;
S_0000017209520300 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000172092e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000017209526080 .param/l "add" 0 9 6, C4<000000100000>;
P_00000172095260b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000172095260f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000017209526128 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000017209526160 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000017209526198 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000172095261d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000017209526208 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000017209526240 .param/l "j" 0 9 19, C4<000010000000>;
P_0000017209526278 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000172095262b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000172095262e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000017209526320 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000017209526358 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000017209526390 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000172095263c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000017209526400 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000017209526438 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000017209526470 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000172095264a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000172095264e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000017209526518 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000017209526550 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000017209526588 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000172095265c0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000017209522f50_0 .net "EX1_ALU_OPER1", 31 0, L_000001720955b310;  alias, 1 drivers
v0000017209522ff0_0 .net "EX1_ALU_OPER2", 31 0, L_0000017209563450;  alias, 1 drivers
v0000017209522a50_0 .net "EX1_PC", 31 0, v0000017209523db0_0;  alias, 1 drivers
v0000017209523590_0 .net "EX1_PFC_to_IF", 31 0, L_0000017209553d80;  alias, 1 drivers
v0000017209522af0_0 .net "EX1_forward_to_B", 31 0, v00000172095236d0_0;  alias, 1 drivers
v0000017209525070_0 .net "EX1_is_beq", 0 0, v00000172095239f0_0;  alias, 1 drivers
v0000017209525430_0 .net "EX1_is_bne", 0 0, v00000172095240d0_0;  alias, 1 drivers
v00000172095252f0_0 .net "EX1_is_jal", 0 0, v0000017209522730_0;  alias, 1 drivers
v0000017209524cb0_0 .net "EX1_is_jr", 0 0, v0000017209523950_0;  alias, 1 drivers
v0000017209524f30_0 .net "EX1_is_oper2_immed", 0 0, v0000017209522190_0;  alias, 1 drivers
v0000017209524990_0 .net "EX1_memread", 0 0, v0000017209521fb0_0;  alias, 1 drivers
v00000172095248f0_0 .net "EX1_memwrite", 0 0, v0000017209521bf0_0;  alias, 1 drivers
v0000017209524a30_0 .net "EX1_opcode", 11 0, v0000017209523130_0;  alias, 1 drivers
v0000017209524670_0 .net "EX1_predicted", 0 0, v0000017209523310_0;  alias, 1 drivers
v0000017209525890_0 .net "EX1_rd_ind", 4 0, v0000017209521e70_0;  alias, 1 drivers
v0000017209524710_0 .net "EX1_rd_indzero", 0 0, v0000017209523270_0;  alias, 1 drivers
v0000017209524850_0 .net "EX1_regwrite", 0 0, v0000017209523ef0_0;  alias, 1 drivers
v00000172095254d0_0 .net "EX1_rs1", 31 0, v00000172095242b0_0;  alias, 1 drivers
v0000017209524fd0_0 .net "EX1_rs1_ind", 4 0, v0000017209522cd0_0;  alias, 1 drivers
v0000017209525930_0 .net "EX1_rs2_ind", 4 0, v0000017209522050_0;  alias, 1 drivers
v00000172095257f0_0 .net "EX1_rs2_out", 31 0, L_0000017209563d10;  alias, 1 drivers
v0000017209524c10_0 .var "EX2_ALU_OPER1", 31 0;
v0000017209524ad0_0 .var "EX2_ALU_OPER2", 31 0;
v0000017209525250_0 .var "EX2_PC", 31 0;
v0000017209525750_0 .var "EX2_PFC_to_IF", 31 0;
v0000017209524b70_0 .var "EX2_forward_to_B", 31 0;
v0000017209525110_0 .var "EX2_is_beq", 0 0;
v00000172095251b0_0 .var "EX2_is_bne", 0 0;
v0000017209525610_0 .var "EX2_is_jal", 0 0;
v0000017209525570_0 .var "EX2_is_jr", 0 0;
v0000017209525390_0 .var "EX2_is_oper2_immed", 0 0;
v0000017209524d50_0 .var "EX2_memread", 0 0;
v0000017209524df0_0 .var "EX2_memwrite", 0 0;
v00000172095256b0_0 .var "EX2_opcode", 11 0;
v00000172095259d0_0 .var "EX2_predicted", 0 0;
v0000017209524e90_0 .var "EX2_rd_ind", 4 0;
v0000017209524350_0 .var "EX2_rd_indzero", 0 0;
v00000172095243f0_0 .var "EX2_regwrite", 0 0;
v0000017209524490_0 .var "EX2_rs1", 31 0;
v0000017209524530_0 .var "EX2_rs1_ind", 4 0;
v00000172095245d0_0 .var "EX2_rs2_ind", 4 0;
v00000172095247b0_0 .var "EX2_rs2_out", 31 0;
v0000017209529540_0 .net "FLUSH", 0 0, v000001720952b160_0;  alias, 1 drivers
v000001720952aa80_0 .net "clk", 0 0, L_0000017209563760;  1 drivers
v0000017209529720_0 .net "rst", 0 0, v0000017209556a80_0;  alias, 1 drivers
E_000001720949af30 .event posedge, v0000017209512a90_0, v000001720952aa80_0;
S_0000017209521430 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000172092e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001720952e610 .param/l "add" 0 9 6, C4<000000100000>;
P_000001720952e648 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001720952e680 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001720952e6b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001720952e6f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001720952e728 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001720952e760 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001720952e798 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001720952e7d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001720952e808 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001720952e840 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001720952e878 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001720952e8b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001720952e8e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001720952e920 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001720952e958 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001720952e990 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001720952e9c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001720952ea00 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001720952ea38 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001720952ea70 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001720952eaa8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001720952eae0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001720952eb18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001720952eb50 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001720955b000 .functor OR 1, L_0000017209553100, L_0000017209552b60, C4<0>, C4<0>;
L_000001720955a900 .functor AND 1, L_000001720955b000, L_000001720955a820, C4<1>, C4<1>;
L_0000017209559a20 .functor OR 1, L_0000017209553100, L_0000017209552b60, C4<0>, C4<0>;
L_0000017209559be0 .functor AND 1, L_0000017209559a20, L_000001720955a820, C4<1>, C4<1>;
L_000001720955a120 .functor OR 1, L_0000017209553100, L_0000017209552b60, C4<0>, C4<0>;
L_0000017209559e80 .functor AND 1, L_000001720955a120, v000001720952a760_0, C4<1>, C4<1>;
v0000017209527380_0 .net "EX1_memread", 0 0, v0000017209521fb0_0;  alias, 1 drivers
v00000172095286e0_0 .net "EX1_opcode", 11 0, v0000017209523130_0;  alias, 1 drivers
v0000017209526de0_0 .net "EX1_rd_ind", 4 0, v0000017209521e70_0;  alias, 1 drivers
v0000017209527e20_0 .net "EX1_rd_indzero", 0 0, v0000017209523270_0;  alias, 1 drivers
v0000017209528c80_0 .net "EX2_memread", 0 0, v0000017209524d50_0;  alias, 1 drivers
v0000017209528780_0 .net "EX2_opcode", 11 0, v00000172095256b0_0;  alias, 1 drivers
v00000172095272e0_0 .net "EX2_rd_ind", 4 0, v0000017209524e90_0;  alias, 1 drivers
v0000017209528140_0 .net "EX2_rd_indzero", 0 0, v0000017209524350_0;  alias, 1 drivers
v00000172095283c0_0 .net "ID_EX1_flush", 0 0, v000001720952b020_0;  alias, 1 drivers
v00000172095280a0_0 .net "ID_EX2_flush", 0 0, v000001720952b160_0;  alias, 1 drivers
v0000017209527600_0 .net "ID_is_beq", 0 0, L_0000017209553100;  alias, 1 drivers
v0000017209527060_0 .net "ID_is_bne", 0 0, L_0000017209552b60;  alias, 1 drivers
v0000017209528820_0 .net "ID_is_j", 0 0, L_0000017209551580;  alias, 1 drivers
v0000017209527420_0 .net "ID_is_jal", 0 0, L_00000172095531a0;  alias, 1 drivers
v0000017209528640_0 .net "ID_is_jr", 0 0, L_00000172095527a0;  alias, 1 drivers
v00000172095276a0_0 .net "ID_opcode", 11 0, v00000172095455c0_0;  alias, 1 drivers
v0000017209527740_0 .net "ID_rs1_ind", 4 0, v00000172095471e0_0;  alias, 1 drivers
v00000172095271a0_0 .net "ID_rs2_ind", 4 0, v0000017209546060_0;  alias, 1 drivers
v00000172095274c0_0 .net "IF_ID_flush", 0 0, v000001720952c1a0_0;  alias, 1 drivers
v0000017209528500_0 .net "IF_ID_write", 0 0, v000001720952cd80_0;  alias, 1 drivers
v0000017209527ce0_0 .net "PC_src", 2 0, L_0000017209551800;  alias, 1 drivers
v0000017209526fc0_0 .net "PFC_to_EX", 31 0, L_0000017209552660;  alias, 1 drivers
v0000017209527d80_0 .net "PFC_to_IF", 31 0, L_0000017209551a80;  alias, 1 drivers
v0000017209528be0_0 .net "WB_rd_ind", 4 0, v0000017209549c60_0;  alias, 1 drivers
v00000172095277e0_0 .net "Wrong_prediction", 0 0, L_0000017209564b80;  alias, 1 drivers
v0000017209527c40_0 .net *"_ivl_11", 0 0, L_0000017209559be0;  1 drivers
v0000017209527880_0 .net *"_ivl_13", 9 0, L_0000017209552ca0;  1 drivers
v0000017209527100_0 .net *"_ivl_15", 9 0, L_00000172095523e0;  1 drivers
v0000017209528a00_0 .net *"_ivl_16", 9 0, L_0000017209553a60;  1 drivers
v0000017209526ac0_0 .net *"_ivl_19", 9 0, L_0000017209552160;  1 drivers
v0000017209527f60_0 .net *"_ivl_20", 9 0, L_0000017209552480;  1 drivers
v0000017209526f20_0 .net *"_ivl_25", 0 0, L_000001720955a120;  1 drivers
v0000017209527240_0 .net *"_ivl_27", 0 0, L_0000017209559e80;  1 drivers
v0000017209526e80_0 .net *"_ivl_29", 9 0, L_0000017209552520;  1 drivers
v0000017209527a60_0 .net *"_ivl_3", 0 0, L_000001720955b000;  1 drivers
L_00000172095701f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000017209527560_0 .net/2u *"_ivl_30", 9 0, L_00000172095701f0;  1 drivers
v0000017209526700_0 .net *"_ivl_32", 9 0, L_0000017209552d40;  1 drivers
v0000017209527920_0 .net *"_ivl_35", 9 0, L_0000017209552c00;  1 drivers
v00000172095279c0_0 .net *"_ivl_37", 9 0, L_00000172095525c0;  1 drivers
v00000172095267a0_0 .net *"_ivl_38", 9 0, L_0000017209552700;  1 drivers
v00000172095288c0_0 .net *"_ivl_40", 9 0, L_0000017209553c40;  1 drivers
L_0000017209570238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017209527ec0_0 .net/2s *"_ivl_45", 21 0, L_0000017209570238;  1 drivers
L_0000017209570280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017209527b00_0 .net/2s *"_ivl_50", 21 0, L_0000017209570280;  1 drivers
v0000017209527ba0_0 .net *"_ivl_9", 0 0, L_0000017209559a20;  1 drivers
v0000017209528000_0 .net "clk", 0 0, L_0000017209491ba0;  alias, 1 drivers
v0000017209526a20_0 .net "forward_to_B", 31 0, L_00000172095528e0;  alias, 1 drivers
v0000017209528aa0_0 .net "imm", 31 0, v000001720952bb60_0;  1 drivers
v00000172095281e0_0 .net "inst", 31 0, v0000017209526ca0_0;  alias, 1 drivers
v0000017209528280_0 .net "is_branch_and_taken", 0 0, L_000001720955a900;  alias, 1 drivers
v0000017209526980_0 .net "is_oper2_immed", 0 0, L_000001720955a510;  alias, 1 drivers
v0000017209528320_0 .net "mem_read", 0 0, L_0000017209553560;  alias, 1 drivers
v0000017209528460_0 .net "mem_write", 0 0, L_0000017209552340;  alias, 1 drivers
v00000172095285a0_0 .net "pc", 31 0, v0000017209526d40_0;  alias, 1 drivers
v0000017209528960_0 .net "pc_write", 0 0, v000001720952cba0_0;  alias, 1 drivers
v0000017209528b40_0 .net "predicted", 0 0, L_000001720955a820;  1 drivers
v0000017209528d20_0 .net "predicted_to_EX", 0 0, v000001720952a760_0;  alias, 1 drivers
v0000017209528dc0_0 .net "reg_write", 0 0, L_00000172095532e0;  alias, 1 drivers
v0000017209526660_0 .net "reg_write_from_wb", 0 0, v0000017209549da0_0;  alias, 1 drivers
v0000017209526840_0 .net "rs1", 31 0, v000001720952e0e0_0;  alias, 1 drivers
v0000017209526b60_0 .net "rs2", 31 0, v000001720952e4a0_0;  alias, 1 drivers
v00000172095268e0_0 .net "rst", 0 0, v0000017209556a80_0;  alias, 1 drivers
v0000017209526c00_0 .net "wr_reg_data", 31 0, L_00000172095e43d0;  alias, 1 drivers
L_00000172095528e0 .functor MUXZ 32, v000001720952e4a0_0, v000001720952bb60_0, L_000001720955a510, C4<>;
L_0000017209552ca0 .part v0000017209526d40_0, 0, 10;
L_00000172095523e0 .part v0000017209526ca0_0, 0, 10;
L_0000017209553a60 .arith/sum 10, L_0000017209552ca0, L_00000172095523e0;
L_0000017209552160 .part v0000017209526ca0_0, 0, 10;
L_0000017209552480 .functor MUXZ 10, L_0000017209552160, L_0000017209553a60, L_0000017209559be0, C4<>;
L_0000017209552520 .part v0000017209526d40_0, 0, 10;
L_0000017209552d40 .arith/sum 10, L_0000017209552520, L_00000172095701f0;
L_0000017209552c00 .part v0000017209526d40_0, 0, 10;
L_00000172095525c0 .part v0000017209526ca0_0, 0, 10;
L_0000017209552700 .arith/sum 10, L_0000017209552c00, L_00000172095525c0;
L_0000017209553c40 .functor MUXZ 10, L_0000017209552700, L_0000017209552d40, L_0000017209559e80, C4<>;
L_0000017209551a80 .concat8 [ 10 22 0 0], L_0000017209552480, L_0000017209570238;
L_0000017209552660 .concat8 [ 10 22 0 0], L_0000017209553c40, L_0000017209570280;
S_00000172095212a0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000017209521430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001720952eb90 .param/l "add" 0 9 6, C4<000000100000>;
P_000001720952ebc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001720952ec00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001720952ec38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001720952ec70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001720952eca8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001720952ece0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001720952ed18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001720952ed50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001720952ed88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001720952edc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001720952edf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001720952ee30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001720952ee68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001720952eea0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001720952eed8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001720952ef10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001720952ef48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001720952ef80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001720952efb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001720952eff0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001720952f028 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001720952f060 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001720952f098 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001720952f0d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001720955a190 .functor OR 1, L_000001720955a820, L_0000017209552020, C4<0>, C4<0>;
L_000001720955a970 .functor OR 1, L_000001720955a190, L_00000172095536a0, C4<0>, C4<0>;
v000001720952a6c0_0 .net "EX1_opcode", 11 0, v0000017209523130_0;  alias, 1 drivers
v0000017209529680_0 .net "EX2_opcode", 11 0, v00000172095256b0_0;  alias, 1 drivers
v0000017209528f00_0 .net "ID_opcode", 11 0, v00000172095455c0_0;  alias, 1 drivers
v0000017209529860_0 .net "PC_src", 2 0, L_0000017209551800;  alias, 1 drivers
v0000017209529180_0 .net "Wrong_prediction", 0 0, L_0000017209564b80;  alias, 1 drivers
L_00000172095703e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001720952a800_0 .net/2u *"_ivl_0", 2 0, L_00000172095703e8;  1 drivers
v0000017209529fe0_0 .net *"_ivl_10", 0 0, L_0000017209552a20;  1 drivers
L_0000017209570508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001720952a8a0_0 .net/2u *"_ivl_12", 2 0, L_0000017209570508;  1 drivers
L_0000017209570550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000017209529900_0 .net/2u *"_ivl_14", 11 0, L_0000017209570550;  1 drivers
v000001720952ad00_0 .net *"_ivl_16", 0 0, L_0000017209552020;  1 drivers
v0000017209529220_0 .net *"_ivl_19", 0 0, L_000001720955a190;  1 drivers
L_0000017209570430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001720952a940_0 .net/2u *"_ivl_2", 11 0, L_0000017209570430;  1 drivers
L_0000017209570598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001720952b0c0_0 .net/2u *"_ivl_20", 11 0, L_0000017209570598;  1 drivers
v00000172095292c0_0 .net *"_ivl_22", 0 0, L_00000172095536a0;  1 drivers
v0000017209529c20_0 .net *"_ivl_25", 0 0, L_000001720955a970;  1 drivers
L_00000172095705e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001720952a1c0_0 .net/2u *"_ivl_26", 2 0, L_00000172095705e0;  1 drivers
L_0000017209570628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000017209529a40_0 .net/2u *"_ivl_28", 2 0, L_0000017209570628;  1 drivers
v000001720952b3e0_0 .net *"_ivl_30", 2 0, L_0000017209551760;  1 drivers
v0000017209529d60_0 .net *"_ivl_32", 2 0, L_00000172095520c0;  1 drivers
v000001720952a260_0 .net *"_ivl_34", 2 0, L_0000017209553420;  1 drivers
v0000017209529360_0 .net *"_ivl_4", 0 0, L_0000017209553b00;  1 drivers
L_0000017209570478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001720952a080_0 .net/2u *"_ivl_6", 2 0, L_0000017209570478;  1 drivers
L_00000172095704c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000017209528fa0_0 .net/2u *"_ivl_8", 11 0, L_00000172095704c0;  1 drivers
v000001720952ab20_0 .net "clk", 0 0, L_0000017209491ba0;  alias, 1 drivers
v000001720952af80_0 .net "predicted", 0 0, L_000001720955a820;  alias, 1 drivers
v000001720952ae40_0 .net "predicted_to_EX", 0 0, v000001720952a760_0;  alias, 1 drivers
v000001720952b340_0 .net "rst", 0 0, v0000017209556a80_0;  alias, 1 drivers
v000001720952a3a0_0 .net "state", 1 0, v0000017209529400_0;  1 drivers
L_0000017209553b00 .cmp/eq 12, v00000172095455c0_0, L_0000017209570430;
L_0000017209552a20 .cmp/eq 12, v0000017209523130_0, L_00000172095704c0;
L_0000017209552020 .cmp/eq 12, v00000172095455c0_0, L_0000017209570550;
L_00000172095536a0 .cmp/eq 12, v00000172095455c0_0, L_0000017209570598;
L_0000017209551760 .functor MUXZ 3, L_0000017209570628, L_00000172095705e0, L_000001720955a970, C4<>;
L_00000172095520c0 .functor MUXZ 3, L_0000017209551760, L_0000017209570508, L_0000017209552a20, C4<>;
L_0000017209553420 .functor MUXZ 3, L_00000172095520c0, L_0000017209570478, L_0000017209553b00, C4<>;
L_0000017209551800 .functor MUXZ 3, L_0000017209553420, L_00000172095703e8, L_0000017209564b80, C4<>;
S_0000017209520620 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000172095212a0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001720952f110 .param/l "add" 0 9 6, C4<000000100000>;
P_000001720952f148 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001720952f180 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001720952f1b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001720952f1f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001720952f228 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001720952f260 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001720952f298 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001720952f2d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001720952f308 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001720952f340 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001720952f378 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001720952f3b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001720952f3e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001720952f420 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001720952f458 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001720952f490 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001720952f4c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001720952f500 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001720952f538 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001720952f570 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001720952f5a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001720952f5e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001720952f618 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001720952f650 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000017209559780 .functor OR 1, L_0000017209552de0, L_00000172095514e0, C4<0>, C4<0>;
L_000001720955a660 .functor OR 1, L_0000017209552e80, L_0000017209553740, C4<0>, C4<0>;
L_000001720955a6d0 .functor AND 1, L_0000017209559780, L_000001720955a660, C4<1>, C4<1>;
L_000001720955add0 .functor NOT 1, L_000001720955a6d0, C4<0>, C4<0>, C4<0>;
L_00000172095597f0 .functor OR 1, v0000017209556a80_0, L_000001720955add0, C4<0>, C4<0>;
L_000001720955a820 .functor NOT 1, L_00000172095597f0, C4<0>, C4<0>, C4<0>;
v0000017209529ae0_0 .net "EX_opcode", 11 0, v00000172095256b0_0;  alias, 1 drivers
v000001720952abc0_0 .net "ID_opcode", 11 0, v00000172095455c0_0;  alias, 1 drivers
v000001720952b2a0_0 .net "Wrong_prediction", 0 0, L_0000017209564b80;  alias, 1 drivers
L_00000172095702c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000017209528e60_0 .net/2u *"_ivl_0", 11 0, L_00000172095702c8;  1 drivers
L_0000017209570358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000017209529b80_0 .net/2u *"_ivl_10", 1 0, L_0000017209570358;  1 drivers
v0000017209529e00_0 .net *"_ivl_12", 0 0, L_0000017209552e80;  1 drivers
L_00000172095703a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000017209529ea0_0 .net/2u *"_ivl_14", 1 0, L_00000172095703a0;  1 drivers
v00000172095299a0_0 .net *"_ivl_16", 0 0, L_0000017209553740;  1 drivers
v0000017209529cc0_0 .net *"_ivl_19", 0 0, L_000001720955a660;  1 drivers
v000001720952a580_0 .net *"_ivl_2", 0 0, L_0000017209552de0;  1 drivers
v000001720952ada0_0 .net *"_ivl_21", 0 0, L_000001720955a6d0;  1 drivers
v00000172095297c0_0 .net *"_ivl_22", 0 0, L_000001720955add0;  1 drivers
v000001720952a4e0_0 .net *"_ivl_25", 0 0, L_00000172095597f0;  1 drivers
L_0000017209570310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001720952ac60_0 .net/2u *"_ivl_4", 11 0, L_0000017209570310;  1 drivers
v000001720952b5c0_0 .net *"_ivl_6", 0 0, L_00000172095514e0;  1 drivers
v000001720952a620_0 .net *"_ivl_9", 0 0, L_0000017209559780;  1 drivers
v000001720952a300_0 .net "clk", 0 0, L_0000017209491ba0;  alias, 1 drivers
v0000017209529f40_0 .net "predicted", 0 0, L_000001720955a820;  alias, 1 drivers
v000001720952a760_0 .var "predicted_to_EX", 0 0;
v000001720952b200_0 .net "rst", 0 0, v0000017209556a80_0;  alias, 1 drivers
v0000017209529400_0 .var "state", 1 0;
E_000001720949ad30 .event posedge, v000001720952a300_0, v0000017209512a90_0;
L_0000017209552de0 .cmp/eq 12, v00000172095455c0_0, L_00000172095702c8;
L_00000172095514e0 .cmp/eq 12, v00000172095455c0_0, L_0000017209570310;
L_0000017209552e80 .cmp/eq 2, v0000017209529400_0, L_0000017209570358;
L_0000017209553740 .cmp/eq 2, v0000017209529400_0, L_00000172095703a0;
S_0000017209520df0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000017209521430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000172095396b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000172095396e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000017209539720 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000017209539758 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000017209539790 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000172095397c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000017209539800 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000017209539838 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000017209539870 .param/l "j" 0 9 19, C4<000010000000>;
P_00000172095398a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000172095398e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000017209539918 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000017209539950 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000017209539988 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000172095399c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000172095399f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000017209539a30 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000017209539a68 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000017209539aa0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000017209539ad8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000017209539b10 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000017209539b48 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000017209539b80 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000017209539bb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000017209539bf0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000172095294a0_0 .net "EX1_memread", 0 0, v0000017209521fb0_0;  alias, 1 drivers
v00000172095295e0_0 .net "EX1_rd_ind", 4 0, v0000017209521e70_0;  alias, 1 drivers
v000001720952a120_0 .net "EX1_rd_indzero", 0 0, v0000017209523270_0;  alias, 1 drivers
v0000017209529040_0 .net "EX2_memread", 0 0, v0000017209524d50_0;  alias, 1 drivers
v000001720952a440_0 .net "EX2_rd_ind", 4 0, v0000017209524e90_0;  alias, 1 drivers
v000001720952aee0_0 .net "EX2_rd_indzero", 0 0, v0000017209524350_0;  alias, 1 drivers
v000001720952b020_0 .var "ID_EX1_flush", 0 0;
v000001720952b160_0 .var "ID_EX2_flush", 0 0;
v000001720952b480_0 .net "ID_opcode", 11 0, v00000172095455c0_0;  alias, 1 drivers
v00000172095290e0_0 .net "ID_rs1_ind", 4 0, v00000172095471e0_0;  alias, 1 drivers
v000001720952b520_0 .net "ID_rs2_ind", 4 0, v0000017209546060_0;  alias, 1 drivers
v000001720952cd80_0 .var "IF_ID_Write", 0 0;
v000001720952c1a0_0 .var "IF_ID_flush", 0 0;
v000001720952cba0_0 .var "PC_Write", 0 0;
v000001720952c560_0 .net "Wrong_prediction", 0 0, L_0000017209564b80;  alias, 1 drivers
E_000001720949b730/0 .event anyedge, v00000172095189e0_0, v0000017209521fb0_0, v0000017209523270_0, v00000172095234f0_0;
E_000001720949b730/1 .event anyedge, v0000017209521e70_0, v0000017209524170_0, v0000017209436b00_0, v0000017209524350_0;
E_000001720949b730/2 .event anyedge, v00000172095138f0_0, v0000017209522550_0;
E_000001720949b730 .event/or E_000001720949b730/0, E_000001720949b730/1, E_000001720949b730/2;
S_0000017209520ad0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000017209521430;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000017209539c30 .param/l "add" 0 9 6, C4<000000100000>;
P_0000017209539c68 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000017209539ca0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000017209539cd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000017209539d10 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000017209539d48 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000017209539d80 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000017209539db8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000017209539df0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000017209539e28 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000017209539e60 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000017209539e98 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000017209539ed0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000017209539f08 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000017209539f40 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000017209539f78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000017209539fb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000017209539fe8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001720953a020 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001720953a058 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001720953a090 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001720953a0c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001720953a100 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001720953a138 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001720953a170 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001720955ab30 .functor OR 1, L_0000017209551620, L_0000017209552fc0, C4<0>, C4<0>;
L_0000017209559860 .functor OR 1, L_000001720955ab30, L_00000172095518a0, C4<0>, C4<0>;
L_00000172095595c0 .functor OR 1, L_0000017209559860, L_0000017209553880, C4<0>, C4<0>;
L_000001720955a9e0 .functor OR 1, L_00000172095595c0, L_0000017209553060, C4<0>, C4<0>;
L_000001720955a270 .functor OR 1, L_000001720955a9e0, L_0000017209553920, C4<0>, C4<0>;
L_000001720955a2e0 .functor OR 1, L_000001720955a270, L_00000172095534c0, C4<0>, C4<0>;
L_000001720955a350 .functor OR 1, L_000001720955a2e0, L_0000017209553380, C4<0>, C4<0>;
L_000001720955a510 .functor OR 1, L_000001720955a350, L_0000017209553ba0, C4<0>, C4<0>;
L_00000172095599b0 .functor OR 1, L_0000017209551bc0, L_0000017209551da0, C4<0>, C4<0>;
L_000001720955a740 .functor OR 1, L_00000172095599b0, L_0000017209552200, C4<0>, C4<0>;
L_000001720955ad60 .functor OR 1, L_000001720955a740, L_0000017209551d00, C4<0>, C4<0>;
L_000001720955a7b0 .functor OR 1, L_000001720955ad60, L_0000017209552ac0, C4<0>, C4<0>;
v000001720952b660_0 .net "ID_opcode", 11 0, v00000172095455c0_0;  alias, 1 drivers
L_0000017209570670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001720952c380_0 .net/2u *"_ivl_0", 11 0, L_0000017209570670;  1 drivers
L_0000017209570700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001720952c600_0 .net/2u *"_ivl_10", 11 0, L_0000017209570700;  1 drivers
L_0000017209570bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001720952ce20_0 .net/2u *"_ivl_102", 11 0, L_0000017209570bc8;  1 drivers
L_0000017209570c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001720952d780_0 .net/2u *"_ivl_106", 11 0, L_0000017209570c10;  1 drivers
v000001720952d140_0 .net *"_ivl_12", 0 0, L_00000172095518a0;  1 drivers
v000001720952d3c0_0 .net *"_ivl_15", 0 0, L_0000017209559860;  1 drivers
L_0000017209570748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001720952da00_0 .net/2u *"_ivl_16", 11 0, L_0000017209570748;  1 drivers
v000001720952c6a0_0 .net *"_ivl_18", 0 0, L_0000017209553880;  1 drivers
v000001720952cb00_0 .net *"_ivl_2", 0 0, L_0000017209551620;  1 drivers
v000001720952c420_0 .net *"_ivl_21", 0 0, L_00000172095595c0;  1 drivers
L_0000017209570790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001720952db40_0 .net/2u *"_ivl_22", 11 0, L_0000017209570790;  1 drivers
v000001720952c740_0 .net *"_ivl_24", 0 0, L_0000017209553060;  1 drivers
v000001720952c7e0_0 .net *"_ivl_27", 0 0, L_000001720955a9e0;  1 drivers
L_00000172095707d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001720952cec0_0 .net/2u *"_ivl_28", 11 0, L_00000172095707d8;  1 drivers
v000001720952c4c0_0 .net *"_ivl_30", 0 0, L_0000017209553920;  1 drivers
v000001720952d500_0 .net *"_ivl_33", 0 0, L_000001720955a270;  1 drivers
L_0000017209570820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001720952d5a0_0 .net/2u *"_ivl_34", 11 0, L_0000017209570820;  1 drivers
v000001720952c100_0 .net *"_ivl_36", 0 0, L_00000172095534c0;  1 drivers
v000001720952bde0_0 .net *"_ivl_39", 0 0, L_000001720955a2e0;  1 drivers
L_00000172095706b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001720952c880_0 .net/2u *"_ivl_4", 11 0, L_00000172095706b8;  1 drivers
L_0000017209570868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001720952d000_0 .net/2u *"_ivl_40", 11 0, L_0000017209570868;  1 drivers
v000001720952d8c0_0 .net *"_ivl_42", 0 0, L_0000017209553380;  1 drivers
v000001720952be80_0 .net *"_ivl_45", 0 0, L_000001720955a350;  1 drivers
L_00000172095708b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001720952c240_0 .net/2u *"_ivl_46", 11 0, L_00000172095708b0;  1 drivers
v000001720952c9c0_0 .net *"_ivl_48", 0 0, L_0000017209553ba0;  1 drivers
L_00000172095708f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001720952cf60_0 .net/2u *"_ivl_52", 11 0, L_00000172095708f8;  1 drivers
L_0000017209570940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001720952d640_0 .net/2u *"_ivl_56", 11 0, L_0000017209570940;  1 drivers
v000001720952c920_0 .net *"_ivl_6", 0 0, L_0000017209552fc0;  1 drivers
L_0000017209570988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001720952c2e0_0 .net/2u *"_ivl_60", 11 0, L_0000017209570988;  1 drivers
L_00000172095709d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001720952ca60_0 .net/2u *"_ivl_64", 11 0, L_00000172095709d0;  1 drivers
L_0000017209570a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001720952ba20_0 .net/2u *"_ivl_68", 11 0, L_0000017209570a18;  1 drivers
L_0000017209570a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001720952dd20_0 .net/2u *"_ivl_72", 11 0, L_0000017209570a60;  1 drivers
v000001720952cc40_0 .net *"_ivl_74", 0 0, L_0000017209551bc0;  1 drivers
L_0000017209570aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001720952d1e0_0 .net/2u *"_ivl_76", 11 0, L_0000017209570aa8;  1 drivers
v000001720952d0a0_0 .net *"_ivl_78", 0 0, L_0000017209551da0;  1 drivers
v000001720952cce0_0 .net *"_ivl_81", 0 0, L_00000172095599b0;  1 drivers
L_0000017209570af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001720952d280_0 .net/2u *"_ivl_82", 11 0, L_0000017209570af0;  1 drivers
v000001720952b700_0 .net *"_ivl_84", 0 0, L_0000017209552200;  1 drivers
v000001720952d320_0 .net *"_ivl_87", 0 0, L_000001720955a740;  1 drivers
L_0000017209570b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001720952daa0_0 .net/2u *"_ivl_88", 11 0, L_0000017209570b38;  1 drivers
v000001720952bfc0_0 .net *"_ivl_9", 0 0, L_000001720955ab30;  1 drivers
v000001720952bf20_0 .net *"_ivl_90", 0 0, L_0000017209551d00;  1 drivers
v000001720952c060_0 .net *"_ivl_93", 0 0, L_000001720955ad60;  1 drivers
L_0000017209570b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001720952d460_0 .net/2u *"_ivl_94", 11 0, L_0000017209570b80;  1 drivers
v000001720952d6e0_0 .net *"_ivl_96", 0 0, L_0000017209552ac0;  1 drivers
v000001720952d820_0 .net *"_ivl_99", 0 0, L_000001720955a7b0;  1 drivers
v000001720952d960_0 .net "is_beq", 0 0, L_0000017209553100;  alias, 1 drivers
v000001720952dbe0_0 .net "is_bne", 0 0, L_0000017209552b60;  alias, 1 drivers
v000001720952dc80_0 .net "is_j", 0 0, L_0000017209551580;  alias, 1 drivers
v000001720952ddc0_0 .net "is_jal", 0 0, L_00000172095531a0;  alias, 1 drivers
v000001720952b7a0_0 .net "is_jr", 0 0, L_00000172095527a0;  alias, 1 drivers
v000001720952b840_0 .net "is_oper2_immed", 0 0, L_000001720955a510;  alias, 1 drivers
v000001720952b8e0_0 .net "memread", 0 0, L_0000017209553560;  alias, 1 drivers
v000001720952b980_0 .net "memwrite", 0 0, L_0000017209552340;  alias, 1 drivers
v000001720952bac0_0 .net "regwrite", 0 0, L_00000172095532e0;  alias, 1 drivers
L_0000017209551620 .cmp/eq 12, v00000172095455c0_0, L_0000017209570670;
L_0000017209552fc0 .cmp/eq 12, v00000172095455c0_0, L_00000172095706b8;
L_00000172095518a0 .cmp/eq 12, v00000172095455c0_0, L_0000017209570700;
L_0000017209553880 .cmp/eq 12, v00000172095455c0_0, L_0000017209570748;
L_0000017209553060 .cmp/eq 12, v00000172095455c0_0, L_0000017209570790;
L_0000017209553920 .cmp/eq 12, v00000172095455c0_0, L_00000172095707d8;
L_00000172095534c0 .cmp/eq 12, v00000172095455c0_0, L_0000017209570820;
L_0000017209553380 .cmp/eq 12, v00000172095455c0_0, L_0000017209570868;
L_0000017209553ba0 .cmp/eq 12, v00000172095455c0_0, L_00000172095708b0;
L_0000017209553100 .cmp/eq 12, v00000172095455c0_0, L_00000172095708f8;
L_0000017209552b60 .cmp/eq 12, v00000172095455c0_0, L_0000017209570940;
L_00000172095527a0 .cmp/eq 12, v00000172095455c0_0, L_0000017209570988;
L_00000172095531a0 .cmp/eq 12, v00000172095455c0_0, L_00000172095709d0;
L_0000017209551580 .cmp/eq 12, v00000172095455c0_0, L_0000017209570a18;
L_0000017209551bc0 .cmp/eq 12, v00000172095455c0_0, L_0000017209570a60;
L_0000017209551da0 .cmp/eq 12, v00000172095455c0_0, L_0000017209570aa8;
L_0000017209552200 .cmp/eq 12, v00000172095455c0_0, L_0000017209570af0;
L_0000017209551d00 .cmp/eq 12, v00000172095455c0_0, L_0000017209570b38;
L_0000017209552ac0 .cmp/eq 12, v00000172095455c0_0, L_0000017209570b80;
L_00000172095532e0 .reduce/nor L_000001720955a7b0;
L_0000017209553560 .cmp/eq 12, v00000172095455c0_0, L_0000017209570bc8;
L_0000017209552340 .cmp/eq 12, v00000172095455c0_0, L_0000017209570c10;
S_000001720951fb30 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000017209521430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001720953a1b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001720953a1e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001720953a220 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001720953a258 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001720953a290 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001720953a2c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001720953a300 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001720953a338 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001720953a370 .param/l "j" 0 9 19, C4<000010000000>;
P_000001720953a3a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001720953a3e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001720953a418 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001720953a450 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001720953a488 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001720953a4c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001720953a4f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001720953a530 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001720953a568 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001720953a5a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001720953a5d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001720953a610 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001720953a648 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001720953a680 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001720953a6b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001720953a6f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001720952bb60_0 .var "Immed", 31 0;
v000001720952bc00_0 .net "Inst", 31 0, v0000017209526ca0_0;  alias, 1 drivers
v000001720952bca0_0 .net "opcode", 11 0, v00000172095455c0_0;  alias, 1 drivers
E_000001720949afb0 .event anyedge, v0000017209522550_0, v000001720952bc00_0;
S_0000017209520490 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000017209521430;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001720952e0e0_0 .var "Read_data1", 31 0;
v000001720952e4a0_0 .var "Read_data2", 31 0;
v000001720952e540_0 .net "Read_reg1", 4 0, v00000172095471e0_0;  alias, 1 drivers
v000001720952e400_0 .net "Read_reg2", 4 0, v0000017209546060_0;  alias, 1 drivers
v000001720952e040_0 .net "Write_data", 31 0, L_00000172095e43d0;  alias, 1 drivers
v000001720952de60_0 .net "Write_en", 0 0, v0000017209549da0_0;  alias, 1 drivers
v000001720952df00_0 .net "Write_reg", 4 0, v0000017209549c60_0;  alias, 1 drivers
v000001720952e180_0 .net "clk", 0 0, L_0000017209491ba0;  alias, 1 drivers
v000001720952e2c0_0 .var/i "i", 31 0;
v000001720952dfa0 .array "reg_file", 0 31, 31 0;
v000001720952e360_0 .net "rst", 0 0, v0000017209556a80_0;  alias, 1 drivers
E_000001720949b5b0 .event posedge, v000001720952a300_0;
S_000001720951fcc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000017209520490;
 .timescale 0 0;
v000001720952e220_0 .var/i "i", 31 0;
S_0000017209520170 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000172092e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001720953a730 .param/l "add" 0 9 6, C4<000000100000>;
P_000001720953a768 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001720953a7a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001720953a7d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001720953a810 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001720953a848 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001720953a880 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001720953a8b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001720953a8f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001720953a928 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001720953a960 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001720953a998 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001720953a9d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001720953aa08 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001720953aa40 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001720953aa78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001720953aab0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001720953aae8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001720953ab20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001720953ab58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001720953ab90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001720953abc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001720953ac00 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001720953ac38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001720953ac70 .param/l "xori" 0 9 12, C4<001110000000>;
v0000017209526ca0_0 .var "ID_INST", 31 0;
v0000017209526d40_0 .var "ID_PC", 31 0;
v00000172095455c0_0 .var "ID_opcode", 11 0;
v0000017209546d80_0 .var "ID_rd_ind", 4 0;
v00000172095471e0_0 .var "ID_rs1_ind", 4 0;
v0000017209546060_0 .var "ID_rs2_ind", 4 0;
v0000017209547a00_0 .net "IF_FLUSH", 0 0, v000001720952c1a0_0;  alias, 1 drivers
v0000017209545520_0 .net "IF_INST", 31 0, L_0000017209559e10;  alias, 1 drivers
v0000017209547b40_0 .net "IF_PC", 31 0, v0000017209547820_0;  alias, 1 drivers
v0000017209545e80_0 .net "clk", 0 0, L_000001720955a3c0;  1 drivers
v0000017209545de0_0 .net "if_id_Write", 0 0, v000001720952cd80_0;  alias, 1 drivers
v0000017209545f20_0 .net "rst", 0 0, v0000017209556a80_0;  alias, 1 drivers
E_000001720949b870 .event posedge, v0000017209512a90_0, v0000017209545e80_0;
S_0000017209520940 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000172092e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000017209549080_0 .net "EX1_PFC", 31 0, L_0000017209553d80;  alias, 1 drivers
v0000017209548cc0_0 .net "EX2_PFC", 31 0, v0000017209525750_0;  alias, 1 drivers
v000001720954a0c0_0 .net "ID_PFC", 31 0, L_0000017209551a80;  alias, 1 drivers
v00000172095484a0_0 .net "PC_src", 2 0, L_0000017209551800;  alias, 1 drivers
v0000017209548860_0 .net "PC_write", 0 0, v000001720952cba0_0;  alias, 1 drivers
L_0000017209570088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017209548040_0 .net/2u *"_ivl_0", 31 0, L_0000017209570088;  1 drivers
v0000017209549580_0 .net "clk", 0 0, L_0000017209491ba0;  alias, 1 drivers
v00000172095489a0_0 .net "inst", 31 0, L_0000017209559e10;  alias, 1 drivers
v0000017209547d20_0 .net "inst_mem_in", 31 0, v0000017209547820_0;  alias, 1 drivers
v0000017209548a40_0 .net "pc_reg_in", 31 0, L_000001720955a200;  1 drivers
v0000017209549120_0 .net "rst", 0 0, v0000017209556a80_0;  alias, 1 drivers
L_00000172095519e0 .arith/sum 32, v0000017209547820_0, L_0000017209570088;
S_00000172095215c0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000017209520940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000017209559e10 .functor BUFZ 32, L_0000017209551f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017209547960_0 .net "Data_Out", 31 0, L_0000017209559e10;  alias, 1 drivers
v0000017209546a60 .array "InstMem", 0 1023, 31 0;
v0000017209545c00_0 .net *"_ivl_0", 31 0, L_0000017209551f80;  1 drivers
v0000017209545a20_0 .net *"_ivl_3", 9 0, L_0000017209552840;  1 drivers
v0000017209545660_0 .net *"_ivl_4", 11 0, L_00000172095522a0;  1 drivers
L_00000172095701a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017209547780_0 .net *"_ivl_7", 1 0, L_00000172095701a8;  1 drivers
v0000017209545fc0_0 .net "addr", 31 0, v0000017209547820_0;  alias, 1 drivers
v00000172095469c0_0 .net "clk", 0 0, L_0000017209491ba0;  alias, 1 drivers
v0000017209545ac0_0 .var/i "i", 31 0;
L_0000017209551f80 .array/port v0000017209546a60, L_00000172095522a0;
L_0000017209552840 .part v0000017209547820_0, 0, 10;
L_00000172095522a0 .concat [ 10 2 0 0], L_0000017209552840, L_00000172095701a8;
S_000001720951fe50 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000017209520940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001720949b170 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000017209547aa0_0 .net "DataIn", 31 0, L_000001720955a200;  alias, 1 drivers
v0000017209547820_0 .var "DataOut", 31 0;
v0000017209545840_0 .net "PC_Write", 0 0, v000001720952cba0_0;  alias, 1 drivers
v0000017209545ca0_0 .net "clk", 0 0, L_0000017209491ba0;  alias, 1 drivers
v00000172095458e0_0 .net "rst", 0 0, v0000017209556a80_0;  alias, 1 drivers
S_0000017209520f80 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000017209520940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001720949b430 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000017209490da0 .functor NOT 1, L_0000017209559280, C4<0>, C4<0>, C4<0>;
L_0000017209490fd0 .functor NOT 1, L_0000017209559140, C4<0>, C4<0>, C4<0>;
L_0000017209491120 .functor AND 1, L_0000017209490da0, L_0000017209490fd0, C4<1>, C4<1>;
L_000001720942ee00 .functor NOT 1, L_00000172095590a0, C4<0>, C4<0>, C4<0>;
L_000001720942ef50 .functor AND 1, L_0000017209491120, L_000001720942ee00, C4<1>, C4<1>;
L_000001720942f0a0 .functor AND 32, L_00000172095593c0, L_00000172095519e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001720942e4d0 .functor NOT 1, L_0000017209558e20, C4<0>, C4<0>, C4<0>;
L_000001720955ae40 .functor NOT 1, L_0000017209558d80, C4<0>, C4<0>, C4<0>;
L_000001720955af20 .functor AND 1, L_000001720942e4d0, L_000001720955ae40, C4<1>, C4<1>;
L_0000017209559fd0 .functor AND 1, L_000001720955af20, L_0000017209558ec0, C4<1>, C4<1>;
L_000001720955aeb0 .functor AND 32, L_0000017209558f60, L_0000017209551a80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001720955a0b0 .functor OR 32, L_000001720942f0a0, L_000001720955aeb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001720955aac0 .functor NOT 1, L_0000017209558ce0, C4<0>, C4<0>, C4<0>;
L_000001720955af90 .functor AND 1, L_000001720955aac0, L_0000017209559000, C4<1>, C4<1>;
L_00000172095598d0 .functor NOT 1, L_0000017209552980, C4<0>, C4<0>, C4<0>;
L_000001720955a4a0 .functor AND 1, L_000001720955af90, L_00000172095598d0, C4<1>, C4<1>;
L_0000017209559940 .functor AND 32, L_0000017209551b20, v0000017209547820_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000172095596a0 .functor OR 32, L_000001720955a0b0, L_0000017209559940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017209559710 .functor NOT 1, L_0000017209551e40, C4<0>, C4<0>, C4<0>;
L_000001720955a580 .functor AND 1, L_0000017209559710, L_00000172095537e0, C4<1>, C4<1>;
L_0000017209559630 .functor AND 1, L_000001720955a580, L_0000017209553240, C4<1>, C4<1>;
L_000001720955a5f0 .functor AND 32, L_0000017209551c60, L_0000017209553d80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001720955b070 .functor OR 32, L_00000172095596a0, L_000001720955a5f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001720955ac80 .functor NOT 1, L_0000017209551ee0, C4<0>, C4<0>, C4<0>;
L_00000172095594e0 .functor AND 1, L_0000017209551940, L_000001720955ac80, C4<1>, C4<1>;
L_000001720955acf0 .functor NOT 1, L_0000017209552f20, C4<0>, C4<0>, C4<0>;
L_0000017209559550 .functor AND 1, L_00000172095594e0, L_000001720955acf0, C4<1>, C4<1>;
L_000001720955a040 .functor AND 32, L_00000172095516c0, v0000017209525750_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001720955a200 .functor OR 32, L_000001720955b070, L_000001720955a040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017209547be0_0 .net *"_ivl_1", 0 0, L_0000017209559280;  1 drivers
v0000017209547640_0 .net *"_ivl_11", 0 0, L_00000172095590a0;  1 drivers
v0000017209547000_0 .net *"_ivl_12", 0 0, L_000001720942ee00;  1 drivers
v00000172095478c0_0 .net *"_ivl_14", 0 0, L_000001720942ef50;  1 drivers
v00000172095464c0_0 .net *"_ivl_16", 31 0, L_00000172095593c0;  1 drivers
v00000172095475a0_0 .net *"_ivl_18", 31 0, L_000001720942f0a0;  1 drivers
v0000017209547c80_0 .net *"_ivl_2", 0 0, L_0000017209490da0;  1 drivers
v0000017209546560_0 .net *"_ivl_21", 0 0, L_0000017209558e20;  1 drivers
v0000017209546600_0 .net *"_ivl_22", 0 0, L_000001720942e4d0;  1 drivers
v0000017209546380_0 .net *"_ivl_25", 0 0, L_0000017209558d80;  1 drivers
v0000017209546c40_0 .net *"_ivl_26", 0 0, L_000001720955ae40;  1 drivers
v00000172095466a0_0 .net *"_ivl_28", 0 0, L_000001720955af20;  1 drivers
v0000017209546740_0 .net *"_ivl_31", 0 0, L_0000017209558ec0;  1 drivers
v0000017209547280_0 .net *"_ivl_32", 0 0, L_0000017209559fd0;  1 drivers
v0000017209545700_0 .net *"_ivl_34", 31 0, L_0000017209558f60;  1 drivers
v0000017209546b00_0 .net *"_ivl_36", 31 0, L_000001720955aeb0;  1 drivers
v0000017209546100_0 .net *"_ivl_38", 31 0, L_000001720955a0b0;  1 drivers
v00000172095457a0_0 .net *"_ivl_41", 0 0, L_0000017209558ce0;  1 drivers
v0000017209545980_0 .net *"_ivl_42", 0 0, L_000001720955aac0;  1 drivers
v0000017209546e20_0 .net *"_ivl_45", 0 0, L_0000017209559000;  1 drivers
v00000172095461a0_0 .net *"_ivl_46", 0 0, L_000001720955af90;  1 drivers
v0000017209547320_0 .net *"_ivl_49", 0 0, L_0000017209552980;  1 drivers
v00000172095473c0_0 .net *"_ivl_5", 0 0, L_0000017209559140;  1 drivers
v0000017209545d40_0 .net *"_ivl_50", 0 0, L_00000172095598d0;  1 drivers
v0000017209545b60_0 .net *"_ivl_52", 0 0, L_000001720955a4a0;  1 drivers
v0000017209546240_0 .net *"_ivl_54", 31 0, L_0000017209551b20;  1 drivers
v00000172095462e0_0 .net *"_ivl_56", 31 0, L_0000017209559940;  1 drivers
v00000172095467e0_0 .net *"_ivl_58", 31 0, L_00000172095596a0;  1 drivers
v0000017209546880_0 .net *"_ivl_6", 0 0, L_0000017209490fd0;  1 drivers
v0000017209546ce0_0 .net *"_ivl_61", 0 0, L_0000017209551e40;  1 drivers
v0000017209546920_0 .net *"_ivl_62", 0 0, L_0000017209559710;  1 drivers
v0000017209546ba0_0 .net *"_ivl_65", 0 0, L_00000172095537e0;  1 drivers
v0000017209546ec0_0 .net *"_ivl_66", 0 0, L_000001720955a580;  1 drivers
v0000017209546f60_0 .net *"_ivl_69", 0 0, L_0000017209553240;  1 drivers
v00000172095470a0_0 .net *"_ivl_70", 0 0, L_0000017209559630;  1 drivers
v0000017209547140_0 .net *"_ivl_72", 31 0, L_0000017209551c60;  1 drivers
v0000017209547500_0 .net *"_ivl_74", 31 0, L_000001720955a5f0;  1 drivers
v0000017209547460_0 .net *"_ivl_76", 31 0, L_000001720955b070;  1 drivers
v00000172095476e0_0 .net *"_ivl_79", 0 0, L_0000017209551940;  1 drivers
v0000017209548b80_0 .net *"_ivl_8", 0 0, L_0000017209491120;  1 drivers
v0000017209549440_0 .net *"_ivl_81", 0 0, L_0000017209551ee0;  1 drivers
v0000017209548d60_0 .net *"_ivl_82", 0 0, L_000001720955ac80;  1 drivers
v0000017209548f40_0 .net *"_ivl_84", 0 0, L_00000172095594e0;  1 drivers
v0000017209549a80_0 .net *"_ivl_87", 0 0, L_0000017209552f20;  1 drivers
v000001720954a480_0 .net *"_ivl_88", 0 0, L_000001720955acf0;  1 drivers
v0000017209549300_0 .net *"_ivl_90", 0 0, L_0000017209559550;  1 drivers
v00000172095493a0_0 .net *"_ivl_92", 31 0, L_00000172095516c0;  1 drivers
v0000017209548c20_0 .net *"_ivl_94", 31 0, L_000001720955a040;  1 drivers
v00000172095494e0_0 .net "ina", 31 0, L_00000172095519e0;  1 drivers
v000001720954a200_0 .net "inb", 31 0, L_0000017209551a80;  alias, 1 drivers
v0000017209548360_0 .net "inc", 31 0, v0000017209547820_0;  alias, 1 drivers
v00000172095485e0_0 .net "ind", 31 0, L_0000017209553d80;  alias, 1 drivers
v0000017209549b20_0 .net "ine", 31 0, v0000017209525750_0;  alias, 1 drivers
L_00000172095700d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017209549bc0_0 .net "inf", 31 0, L_00000172095700d0;  1 drivers
L_0000017209570118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017209548540_0 .net "ing", 31 0, L_0000017209570118;  1 drivers
L_0000017209570160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017209547dc0_0 .net "inh", 31 0, L_0000017209570160;  1 drivers
v0000017209548680_0 .net "out", 31 0, L_000001720955a200;  alias, 1 drivers
v0000017209548900_0 .net "sel", 2 0, L_0000017209551800;  alias, 1 drivers
L_0000017209559280 .part L_0000017209551800, 2, 1;
L_0000017209559140 .part L_0000017209551800, 1, 1;
L_00000172095590a0 .part L_0000017209551800, 0, 1;
LS_00000172095593c0_0_0 .concat [ 1 1 1 1], L_000001720942ef50, L_000001720942ef50, L_000001720942ef50, L_000001720942ef50;
LS_00000172095593c0_0_4 .concat [ 1 1 1 1], L_000001720942ef50, L_000001720942ef50, L_000001720942ef50, L_000001720942ef50;
LS_00000172095593c0_0_8 .concat [ 1 1 1 1], L_000001720942ef50, L_000001720942ef50, L_000001720942ef50, L_000001720942ef50;
LS_00000172095593c0_0_12 .concat [ 1 1 1 1], L_000001720942ef50, L_000001720942ef50, L_000001720942ef50, L_000001720942ef50;
LS_00000172095593c0_0_16 .concat [ 1 1 1 1], L_000001720942ef50, L_000001720942ef50, L_000001720942ef50, L_000001720942ef50;
LS_00000172095593c0_0_20 .concat [ 1 1 1 1], L_000001720942ef50, L_000001720942ef50, L_000001720942ef50, L_000001720942ef50;
LS_00000172095593c0_0_24 .concat [ 1 1 1 1], L_000001720942ef50, L_000001720942ef50, L_000001720942ef50, L_000001720942ef50;
LS_00000172095593c0_0_28 .concat [ 1 1 1 1], L_000001720942ef50, L_000001720942ef50, L_000001720942ef50, L_000001720942ef50;
LS_00000172095593c0_1_0 .concat [ 4 4 4 4], LS_00000172095593c0_0_0, LS_00000172095593c0_0_4, LS_00000172095593c0_0_8, LS_00000172095593c0_0_12;
LS_00000172095593c0_1_4 .concat [ 4 4 4 4], LS_00000172095593c0_0_16, LS_00000172095593c0_0_20, LS_00000172095593c0_0_24, LS_00000172095593c0_0_28;
L_00000172095593c0 .concat [ 16 16 0 0], LS_00000172095593c0_1_0, LS_00000172095593c0_1_4;
L_0000017209558e20 .part L_0000017209551800, 2, 1;
L_0000017209558d80 .part L_0000017209551800, 1, 1;
L_0000017209558ec0 .part L_0000017209551800, 0, 1;
LS_0000017209558f60_0_0 .concat [ 1 1 1 1], L_0000017209559fd0, L_0000017209559fd0, L_0000017209559fd0, L_0000017209559fd0;
LS_0000017209558f60_0_4 .concat [ 1 1 1 1], L_0000017209559fd0, L_0000017209559fd0, L_0000017209559fd0, L_0000017209559fd0;
LS_0000017209558f60_0_8 .concat [ 1 1 1 1], L_0000017209559fd0, L_0000017209559fd0, L_0000017209559fd0, L_0000017209559fd0;
LS_0000017209558f60_0_12 .concat [ 1 1 1 1], L_0000017209559fd0, L_0000017209559fd0, L_0000017209559fd0, L_0000017209559fd0;
LS_0000017209558f60_0_16 .concat [ 1 1 1 1], L_0000017209559fd0, L_0000017209559fd0, L_0000017209559fd0, L_0000017209559fd0;
LS_0000017209558f60_0_20 .concat [ 1 1 1 1], L_0000017209559fd0, L_0000017209559fd0, L_0000017209559fd0, L_0000017209559fd0;
LS_0000017209558f60_0_24 .concat [ 1 1 1 1], L_0000017209559fd0, L_0000017209559fd0, L_0000017209559fd0, L_0000017209559fd0;
LS_0000017209558f60_0_28 .concat [ 1 1 1 1], L_0000017209559fd0, L_0000017209559fd0, L_0000017209559fd0, L_0000017209559fd0;
LS_0000017209558f60_1_0 .concat [ 4 4 4 4], LS_0000017209558f60_0_0, LS_0000017209558f60_0_4, LS_0000017209558f60_0_8, LS_0000017209558f60_0_12;
LS_0000017209558f60_1_4 .concat [ 4 4 4 4], LS_0000017209558f60_0_16, LS_0000017209558f60_0_20, LS_0000017209558f60_0_24, LS_0000017209558f60_0_28;
L_0000017209558f60 .concat [ 16 16 0 0], LS_0000017209558f60_1_0, LS_0000017209558f60_1_4;
L_0000017209558ce0 .part L_0000017209551800, 2, 1;
L_0000017209559000 .part L_0000017209551800, 1, 1;
L_0000017209552980 .part L_0000017209551800, 0, 1;
LS_0000017209551b20_0_0 .concat [ 1 1 1 1], L_000001720955a4a0, L_000001720955a4a0, L_000001720955a4a0, L_000001720955a4a0;
LS_0000017209551b20_0_4 .concat [ 1 1 1 1], L_000001720955a4a0, L_000001720955a4a0, L_000001720955a4a0, L_000001720955a4a0;
LS_0000017209551b20_0_8 .concat [ 1 1 1 1], L_000001720955a4a0, L_000001720955a4a0, L_000001720955a4a0, L_000001720955a4a0;
LS_0000017209551b20_0_12 .concat [ 1 1 1 1], L_000001720955a4a0, L_000001720955a4a0, L_000001720955a4a0, L_000001720955a4a0;
LS_0000017209551b20_0_16 .concat [ 1 1 1 1], L_000001720955a4a0, L_000001720955a4a0, L_000001720955a4a0, L_000001720955a4a0;
LS_0000017209551b20_0_20 .concat [ 1 1 1 1], L_000001720955a4a0, L_000001720955a4a0, L_000001720955a4a0, L_000001720955a4a0;
LS_0000017209551b20_0_24 .concat [ 1 1 1 1], L_000001720955a4a0, L_000001720955a4a0, L_000001720955a4a0, L_000001720955a4a0;
LS_0000017209551b20_0_28 .concat [ 1 1 1 1], L_000001720955a4a0, L_000001720955a4a0, L_000001720955a4a0, L_000001720955a4a0;
LS_0000017209551b20_1_0 .concat [ 4 4 4 4], LS_0000017209551b20_0_0, LS_0000017209551b20_0_4, LS_0000017209551b20_0_8, LS_0000017209551b20_0_12;
LS_0000017209551b20_1_4 .concat [ 4 4 4 4], LS_0000017209551b20_0_16, LS_0000017209551b20_0_20, LS_0000017209551b20_0_24, LS_0000017209551b20_0_28;
L_0000017209551b20 .concat [ 16 16 0 0], LS_0000017209551b20_1_0, LS_0000017209551b20_1_4;
L_0000017209551e40 .part L_0000017209551800, 2, 1;
L_00000172095537e0 .part L_0000017209551800, 1, 1;
L_0000017209553240 .part L_0000017209551800, 0, 1;
LS_0000017209551c60_0_0 .concat [ 1 1 1 1], L_0000017209559630, L_0000017209559630, L_0000017209559630, L_0000017209559630;
LS_0000017209551c60_0_4 .concat [ 1 1 1 1], L_0000017209559630, L_0000017209559630, L_0000017209559630, L_0000017209559630;
LS_0000017209551c60_0_8 .concat [ 1 1 1 1], L_0000017209559630, L_0000017209559630, L_0000017209559630, L_0000017209559630;
LS_0000017209551c60_0_12 .concat [ 1 1 1 1], L_0000017209559630, L_0000017209559630, L_0000017209559630, L_0000017209559630;
LS_0000017209551c60_0_16 .concat [ 1 1 1 1], L_0000017209559630, L_0000017209559630, L_0000017209559630, L_0000017209559630;
LS_0000017209551c60_0_20 .concat [ 1 1 1 1], L_0000017209559630, L_0000017209559630, L_0000017209559630, L_0000017209559630;
LS_0000017209551c60_0_24 .concat [ 1 1 1 1], L_0000017209559630, L_0000017209559630, L_0000017209559630, L_0000017209559630;
LS_0000017209551c60_0_28 .concat [ 1 1 1 1], L_0000017209559630, L_0000017209559630, L_0000017209559630, L_0000017209559630;
LS_0000017209551c60_1_0 .concat [ 4 4 4 4], LS_0000017209551c60_0_0, LS_0000017209551c60_0_4, LS_0000017209551c60_0_8, LS_0000017209551c60_0_12;
LS_0000017209551c60_1_4 .concat [ 4 4 4 4], LS_0000017209551c60_0_16, LS_0000017209551c60_0_20, LS_0000017209551c60_0_24, LS_0000017209551c60_0_28;
L_0000017209551c60 .concat [ 16 16 0 0], LS_0000017209551c60_1_0, LS_0000017209551c60_1_4;
L_0000017209551940 .part L_0000017209551800, 2, 1;
L_0000017209551ee0 .part L_0000017209551800, 1, 1;
L_0000017209552f20 .part L_0000017209551800, 0, 1;
LS_00000172095516c0_0_0 .concat [ 1 1 1 1], L_0000017209559550, L_0000017209559550, L_0000017209559550, L_0000017209559550;
LS_00000172095516c0_0_4 .concat [ 1 1 1 1], L_0000017209559550, L_0000017209559550, L_0000017209559550, L_0000017209559550;
LS_00000172095516c0_0_8 .concat [ 1 1 1 1], L_0000017209559550, L_0000017209559550, L_0000017209559550, L_0000017209559550;
LS_00000172095516c0_0_12 .concat [ 1 1 1 1], L_0000017209559550, L_0000017209559550, L_0000017209559550, L_0000017209559550;
LS_00000172095516c0_0_16 .concat [ 1 1 1 1], L_0000017209559550, L_0000017209559550, L_0000017209559550, L_0000017209559550;
LS_00000172095516c0_0_20 .concat [ 1 1 1 1], L_0000017209559550, L_0000017209559550, L_0000017209559550, L_0000017209559550;
LS_00000172095516c0_0_24 .concat [ 1 1 1 1], L_0000017209559550, L_0000017209559550, L_0000017209559550, L_0000017209559550;
LS_00000172095516c0_0_28 .concat [ 1 1 1 1], L_0000017209559550, L_0000017209559550, L_0000017209559550, L_0000017209559550;
LS_00000172095516c0_1_0 .concat [ 4 4 4 4], LS_00000172095516c0_0_0, LS_00000172095516c0_0_4, LS_00000172095516c0_0_8, LS_00000172095516c0_0_12;
LS_00000172095516c0_1_4 .concat [ 4 4 4 4], LS_00000172095516c0_0_16, LS_00000172095516c0_0_20, LS_00000172095516c0_0_24, LS_00000172095516c0_0_28;
L_00000172095516c0 .concat [ 16 16 0 0], LS_00000172095516c0_1_0, LS_00000172095516c0_1_4;
S_0000017209521110 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_00000172092e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000017209547f00_0 .net "Write_Data", 31 0, v0000017209513cb0_0;  alias, 1 drivers
v0000017209548ea0_0 .net "addr", 31 0, v0000017209513350_0;  alias, 1 drivers
v0000017209548fe0_0 .net "clk", 0 0, L_0000017209491ba0;  alias, 1 drivers
v00000172095480e0_0 .net "mem_out", 31 0, v00000172095487c0_0;  alias, 1 drivers
v0000017209548400_0 .net "mem_read", 0 0, v0000017209513710_0;  alias, 1 drivers
v00000172095491c0_0 .net "mem_write", 0 0, v00000172095141b0_0;  alias, 1 drivers
S_0000017209520c60 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000017209521110;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000017209548e00 .array "DataMem", 1023 0, 31 0;
v0000017209548ae0_0 .net "Data_In", 31 0, v0000017209513cb0_0;  alias, 1 drivers
v00000172095487c0_0 .var "Data_Out", 31 0;
v0000017209549620_0 .net "Write_en", 0 0, v00000172095141b0_0;  alias, 1 drivers
v0000017209547e60_0 .net "addr", 31 0, v0000017209513350_0;  alias, 1 drivers
v0000017209548720_0 .net "clk", 0 0, L_0000017209491ba0;  alias, 1 drivers
v0000017209549260_0 .var/i "i", 31 0;
S_0000017209521750 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_00000172092e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001720954cef0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001720954cf28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001720954cf60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001720954cf98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001720954cfd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001720954d008 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001720954d040 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001720954d078 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001720954d0b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001720954d0e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001720954d120 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001720954d158 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001720954d190 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001720954d1c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001720954d200 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001720954d238 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001720954d270 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001720954d2a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001720954d2e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001720954d318 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001720954d350 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001720954d388 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001720954d3c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001720954d3f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001720954d430 .param/l "xori" 0 9 12, C4<001110000000>;
v00000172095496c0_0 .net "MEM_ALU_OUT", 31 0, v0000017209513350_0;  alias, 1 drivers
v0000017209549e40_0 .net "MEM_Data_mem_out", 31 0, v00000172095487c0_0;  alias, 1 drivers
v000001720954a160_0 .net "MEM_memread", 0 0, v0000017209513710_0;  alias, 1 drivers
v0000017209549760_0 .net "MEM_opcode", 11 0, v0000017209513030_0;  alias, 1 drivers
v0000017209549800_0 .net "MEM_rd_ind", 4 0, v0000017209512090_0;  alias, 1 drivers
v00000172095498a0_0 .net "MEM_rd_indzero", 0 0, v0000017209513490_0;  alias, 1 drivers
v0000017209549f80_0 .net "MEM_regwrite", 0 0, v0000017209514070_0;  alias, 1 drivers
v0000017209549940_0 .var "WB_ALU_OUT", 31 0;
v00000172095499e0_0 .var "WB_Data_mem_out", 31 0;
v0000017209547fa0_0 .var "WB_memread", 0 0;
v0000017209549c60_0 .var "WB_rd_ind", 4 0;
v0000017209549d00_0 .var "WB_rd_indzero", 0 0;
v0000017209549da0_0 .var "WB_regwrite", 0 0;
v0000017209549ee0_0 .net "clk", 0 0, L_0000017209564bf0;  1 drivers
v000001720954a020_0 .var "hlt", 0 0;
v000001720954a2a0_0 .net "rst", 0 0, v0000017209556a80_0;  alias, 1 drivers
E_000001720949b8b0 .event posedge, v0000017209512a90_0, v0000017209549ee0_0;
S_00000172095218e0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_00000172092e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000017209564c60 .functor AND 32, v00000172095499e0_0, L_00000172095d0670, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017209564db0 .functor NOT 1, v0000017209547fa0_0, C4<0>, C4<0>, C4<0>;
L_0000017209564cd0 .functor AND 32, v0000017209549940_0, L_00000172095d0e90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000172095e43d0 .functor OR 32, L_0000017209564c60, L_0000017209564cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001720954a340_0 .net "Write_Data_RegFile", 31 0, L_00000172095e43d0;  alias, 1 drivers
v000001720954a3e0_0 .net *"_ivl_0", 31 0, L_00000172095d0670;  1 drivers
v0000017209548180_0 .net *"_ivl_2", 31 0, L_0000017209564c60;  1 drivers
v0000017209548220_0 .net *"_ivl_4", 0 0, L_0000017209564db0;  1 drivers
v00000172095482c0_0 .net *"_ivl_6", 31 0, L_00000172095d0e90;  1 drivers
v000001720954a520_0 .net *"_ivl_8", 31 0, L_0000017209564cd0;  1 drivers
v000001720954ab60_0 .net "alu_out", 31 0, v0000017209549940_0;  alias, 1 drivers
v000001720954a5c0_0 .net "mem_out", 31 0, v00000172095499e0_0;  alias, 1 drivers
v000001720954ac00_0 .net "mem_read", 0 0, v0000017209547fa0_0;  alias, 1 drivers
LS_00000172095d0670_0_0 .concat [ 1 1 1 1], v0000017209547fa0_0, v0000017209547fa0_0, v0000017209547fa0_0, v0000017209547fa0_0;
LS_00000172095d0670_0_4 .concat [ 1 1 1 1], v0000017209547fa0_0, v0000017209547fa0_0, v0000017209547fa0_0, v0000017209547fa0_0;
LS_00000172095d0670_0_8 .concat [ 1 1 1 1], v0000017209547fa0_0, v0000017209547fa0_0, v0000017209547fa0_0, v0000017209547fa0_0;
LS_00000172095d0670_0_12 .concat [ 1 1 1 1], v0000017209547fa0_0, v0000017209547fa0_0, v0000017209547fa0_0, v0000017209547fa0_0;
LS_00000172095d0670_0_16 .concat [ 1 1 1 1], v0000017209547fa0_0, v0000017209547fa0_0, v0000017209547fa0_0, v0000017209547fa0_0;
LS_00000172095d0670_0_20 .concat [ 1 1 1 1], v0000017209547fa0_0, v0000017209547fa0_0, v0000017209547fa0_0, v0000017209547fa0_0;
LS_00000172095d0670_0_24 .concat [ 1 1 1 1], v0000017209547fa0_0, v0000017209547fa0_0, v0000017209547fa0_0, v0000017209547fa0_0;
LS_00000172095d0670_0_28 .concat [ 1 1 1 1], v0000017209547fa0_0, v0000017209547fa0_0, v0000017209547fa0_0, v0000017209547fa0_0;
LS_00000172095d0670_1_0 .concat [ 4 4 4 4], LS_00000172095d0670_0_0, LS_00000172095d0670_0_4, LS_00000172095d0670_0_8, LS_00000172095d0670_0_12;
LS_00000172095d0670_1_4 .concat [ 4 4 4 4], LS_00000172095d0670_0_16, LS_00000172095d0670_0_20, LS_00000172095d0670_0_24, LS_00000172095d0670_0_28;
L_00000172095d0670 .concat [ 16 16 0 0], LS_00000172095d0670_1_0, LS_00000172095d0670_1_4;
LS_00000172095d0e90_0_0 .concat [ 1 1 1 1], L_0000017209564db0, L_0000017209564db0, L_0000017209564db0, L_0000017209564db0;
LS_00000172095d0e90_0_4 .concat [ 1 1 1 1], L_0000017209564db0, L_0000017209564db0, L_0000017209564db0, L_0000017209564db0;
LS_00000172095d0e90_0_8 .concat [ 1 1 1 1], L_0000017209564db0, L_0000017209564db0, L_0000017209564db0, L_0000017209564db0;
LS_00000172095d0e90_0_12 .concat [ 1 1 1 1], L_0000017209564db0, L_0000017209564db0, L_0000017209564db0, L_0000017209564db0;
LS_00000172095d0e90_0_16 .concat [ 1 1 1 1], L_0000017209564db0, L_0000017209564db0, L_0000017209564db0, L_0000017209564db0;
LS_00000172095d0e90_0_20 .concat [ 1 1 1 1], L_0000017209564db0, L_0000017209564db0, L_0000017209564db0, L_0000017209564db0;
LS_00000172095d0e90_0_24 .concat [ 1 1 1 1], L_0000017209564db0, L_0000017209564db0, L_0000017209564db0, L_0000017209564db0;
LS_00000172095d0e90_0_28 .concat [ 1 1 1 1], L_0000017209564db0, L_0000017209564db0, L_0000017209564db0, L_0000017209564db0;
LS_00000172095d0e90_1_0 .concat [ 4 4 4 4], LS_00000172095d0e90_0_0, LS_00000172095d0e90_0_4, LS_00000172095d0e90_0_8, LS_00000172095d0e90_0_12;
LS_00000172095d0e90_1_4 .concat [ 4 4 4 4], LS_00000172095d0e90_0_16, LS_00000172095d0e90_0_20, LS_00000172095d0e90_0_24, LS_00000172095d0e90_0_28;
L_00000172095d0e90 .concat [ 16 16 0 0], LS_00000172095d0e90_1_0, LS_00000172095d0e90_1_4;
    .scope S_000001720951fe50;
T_0 ;
    %wait E_000001720949ad30;
    %load/vec4 v00000172095458e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000017209547820_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017209545840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000017209547aa0_0;
    %assign/vec4 v0000017209547820_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000172095215c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017209545ac0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000017209545ac0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017209545ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %load/vec4 v0000017209545ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017209545ac0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209546a60, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000017209520170;
T_2 ;
    %wait E_000001720949b870;
    %load/vec4 v0000017209545f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000017209526d40_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209526ca0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017209546d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017209546060_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000172095471e0_0, 0;
    %assign/vec4 v00000172095455c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000017209545de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000017209547a00_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000017209526d40_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209526ca0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017209546d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017209546060_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000172095471e0_0, 0;
    %assign/vec4 v00000172095455c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000017209545de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000017209545520_0;
    %assign/vec4 v0000017209526ca0_0, 0;
    %load/vec4 v0000017209547b40_0;
    %assign/vec4 v0000017209526d40_0, 0;
    %load/vec4 v0000017209545520_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000017209546060_0, 0;
    %load/vec4 v0000017209545520_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000172095455c0_0, 4, 5;
    %load/vec4 v0000017209545520_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000017209545520_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000172095455c0_0, 4, 5;
    %load/vec4 v0000017209545520_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000017209545520_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000017209545520_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000017209545520_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000017209545520_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000017209545520_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000172095471e0_0, 0;
    %load/vec4 v0000017209545520_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000017209545520_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000017209546d80_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000017209545520_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000017209546d80_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000017209545520_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000017209546d80_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017209520490;
T_3 ;
    %wait E_000001720949ad30;
    %load/vec4 v000001720952e360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001720952e2c0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001720952e2c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001720952e2c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001720952dfa0, 0, 4;
    %load/vec4 v000001720952e2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001720952e2c0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001720952df00_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001720952de60_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001720952e040_0;
    %load/vec4 v000001720952df00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001720952dfa0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001720952dfa0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017209520490;
T_4 ;
    %wait E_000001720949b5b0;
    %load/vec4 v000001720952df00_0;
    %load/vec4 v000001720952e540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001720952df00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001720952de60_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001720952e040_0;
    %assign/vec4 v000001720952e0e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001720952e540_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001720952dfa0, 4;
    %assign/vec4 v000001720952e0e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017209520490;
T_5 ;
    %wait E_000001720949b5b0;
    %load/vec4 v000001720952df00_0;
    %load/vec4 v000001720952e400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001720952df00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001720952de60_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001720952e040_0;
    %assign/vec4 v000001720952e4a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001720952e400_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001720952dfa0, 4;
    %assign/vec4 v000001720952e4a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017209520490;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001720951fcc0;
    %jmp t_0;
    .scope S_000001720951fcc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001720952e220_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001720952e220_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001720952e220_0;
    %ix/getv/s 4, v000001720952e220_0;
    %load/vec4a v000001720952dfa0, 4;
    %ix/getv/s 4, v000001720952e220_0;
    %load/vec4a v000001720952dfa0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001720952e220_0;
    %addi 1, 0, 32;
    %store/vec4 v000001720952e220_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000017209520490;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001720951fb30;
T_7 ;
    %wait E_000001720949afb0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001720952bb60_0, 0, 32;
    %load/vec4 v000001720952bca0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001720952bca0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001720952bc00_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001720952bb60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001720952bca0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001720952bca0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001720952bca0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001720952bc00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001720952bb60_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001720952bca0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001720952bca0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001720952bca0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001720952bca0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001720952bca0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001720952bca0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001720952bc00_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001720952bc00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001720952bb60_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000017209520620;
T_8 ;
    %wait E_000001720949ad30;
    %load/vec4 v000001720952b200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017209529400_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000017209529ae0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000017209529ae0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000017209529400_0;
    %load/vec4 v000001720952b2a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000017209529400_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017209529400_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000017209529400_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000017209529400_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000017209529400_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000017209529400_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000017209520620;
T_9 ;
    %wait E_000001720949ad30;
    %load/vec4 v000001720952b200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001720952a760_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000017209529f40_0;
    %assign/vec4 v000001720952a760_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000017209520df0;
T_10 ;
    %wait E_000001720949b730;
    %load/vec4 v000001720952c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001720952cba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001720952cd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001720952c1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001720952b020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001720952b160_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000172095294a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001720952a120_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000172095290e0_0;
    %load/vec4 v00000172095295e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001720952b520_0;
    %load/vec4 v00000172095295e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000017209529040_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001720952aee0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000172095290e0_0;
    %load/vec4 v000001720952a440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001720952b520_0;
    %load/vec4 v000001720952a440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001720952cba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001720952cd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001720952c1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001720952b020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001720952b160_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001720952b480_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001720952cba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001720952cd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001720952c1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001720952b020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001720952b160_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001720952cba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001720952cd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001720952c1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001720952b020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001720952b160_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000172095207b0;
T_11 ;
    %wait E_000001720949b3f0;
    %load/vec4 v00000172095229b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000017209523270_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000172095236d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209522730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209523950_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000172095240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000172095239f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209522190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209523310_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209522690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209521bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209521fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209523ef0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000172095222d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000172095242b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209523db0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017209521e70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017209522050_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017209522cd0_0, 0;
    %assign/vec4 v0000017209523130_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000017209523f90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000017209522550_0;
    %assign/vec4 v0000017209523130_0, 0;
    %load/vec4 v00000172095234f0_0;
    %assign/vec4 v0000017209522cd0_0, 0;
    %load/vec4 v0000017209524170_0;
    %assign/vec4 v0000017209522050_0, 0;
    %load/vec4 v0000017209521d30_0;
    %assign/vec4 v0000017209521e70_0, 0;
    %load/vec4 v0000017209524030_0;
    %assign/vec4 v0000017209523db0_0, 0;
    %load/vec4 v0000017209523d10_0;
    %assign/vec4 v00000172095242b0_0, 0;
    %load/vec4 v0000017209521dd0_0;
    %assign/vec4 v00000172095222d0_0, 0;
    %load/vec4 v0000017209523c70_0;
    %assign/vec4 v0000017209523ef0_0, 0;
    %load/vec4 v0000017209523a90_0;
    %assign/vec4 v0000017209521fb0_0, 0;
    %load/vec4 v00000172095224b0_0;
    %assign/vec4 v0000017209521bf0_0, 0;
    %load/vec4 v00000172095220f0_0;
    %assign/vec4 v0000017209522690_0, 0;
    %load/vec4 v0000017209521c90_0;
    %assign/vec4 v0000017209523310_0, 0;
    %load/vec4 v0000017209522910_0;
    %assign/vec4 v0000017209522190_0, 0;
    %load/vec4 v0000017209523450_0;
    %assign/vec4 v00000172095239f0_0, 0;
    %load/vec4 v00000172095231d0_0;
    %assign/vec4 v00000172095240d0_0, 0;
    %load/vec4 v0000017209522d70_0;
    %assign/vec4 v0000017209523950_0, 0;
    %load/vec4 v0000017209521b50_0;
    %assign/vec4 v0000017209522730_0, 0;
    %load/vec4 v0000017209522230_0;
    %assign/vec4 v00000172095236d0_0, 0;
    %load/vec4 v0000017209523b30_0;
    %assign/vec4 v0000017209523270_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000017209523270_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000172095236d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209522730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209523950_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000172095240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000172095239f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209522190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209523310_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209522690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209521bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209521fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209523ef0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000172095222d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000172095242b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209523db0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017209521e70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017209522050_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017209522cd0_0, 0;
    %assign/vec4 v0000017209523130_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000017209520300;
T_12 ;
    %wait E_000001720949af30;
    %load/vec4 v0000017209529720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000017209524350_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209525750_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209524b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209525610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209525570_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000172095251b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209525110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209525390_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000172095259d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209524df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209524d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000172095243f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000172095247b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209524490_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209525250_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017209524e90_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000172095245d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017209524530_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000172095256b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209524ad0_0, 0;
    %assign/vec4 v0000017209524c10_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000017209529540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000017209522f50_0;
    %assign/vec4 v0000017209524c10_0, 0;
    %load/vec4 v0000017209522ff0_0;
    %assign/vec4 v0000017209524ad0_0, 0;
    %load/vec4 v0000017209524a30_0;
    %assign/vec4 v00000172095256b0_0, 0;
    %load/vec4 v0000017209524fd0_0;
    %assign/vec4 v0000017209524530_0, 0;
    %load/vec4 v0000017209525930_0;
    %assign/vec4 v00000172095245d0_0, 0;
    %load/vec4 v0000017209525890_0;
    %assign/vec4 v0000017209524e90_0, 0;
    %load/vec4 v0000017209522a50_0;
    %assign/vec4 v0000017209525250_0, 0;
    %load/vec4 v00000172095254d0_0;
    %assign/vec4 v0000017209524490_0, 0;
    %load/vec4 v00000172095257f0_0;
    %assign/vec4 v00000172095247b0_0, 0;
    %load/vec4 v0000017209524850_0;
    %assign/vec4 v00000172095243f0_0, 0;
    %load/vec4 v0000017209524990_0;
    %assign/vec4 v0000017209524d50_0, 0;
    %load/vec4 v00000172095248f0_0;
    %assign/vec4 v0000017209524df0_0, 0;
    %load/vec4 v0000017209524670_0;
    %assign/vec4 v00000172095259d0_0, 0;
    %load/vec4 v0000017209524f30_0;
    %assign/vec4 v0000017209525390_0, 0;
    %load/vec4 v0000017209525070_0;
    %assign/vec4 v0000017209525110_0, 0;
    %load/vec4 v0000017209525430_0;
    %assign/vec4 v00000172095251b0_0, 0;
    %load/vec4 v0000017209524cb0_0;
    %assign/vec4 v0000017209525570_0, 0;
    %load/vec4 v00000172095252f0_0;
    %assign/vec4 v0000017209525610_0, 0;
    %load/vec4 v0000017209522af0_0;
    %assign/vec4 v0000017209524b70_0, 0;
    %load/vec4 v0000017209523590_0;
    %assign/vec4 v0000017209525750_0, 0;
    %load/vec4 v0000017209524710_0;
    %assign/vec4 v0000017209524350_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000017209524350_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209525750_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209524b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209525610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209525570_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000172095251b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209525110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209525390_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000172095259d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209524df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209524d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000172095243f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000172095247b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209524490_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209525250_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017209524e90_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000172095245d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017209524530_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000172095256b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209524ad0_0, 0;
    %assign/vec4 v0000017209524c10_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001720931d8a0;
T_13 ;
    %wait E_000001720949ae70;
    %load/vec4 v0000017209516140_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000017209516000_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000172093202d0;
T_14 ;
    %wait E_000001720949adf0;
    %load/vec4 v0000017209517ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000017209515ec0_0;
    %pad/u 33;
    %load/vec4 v00000172095163c0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000017209516460_0, 0;
    %assign/vec4 v0000017209517f40_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000017209515ec0_0;
    %pad/u 33;
    %load/vec4 v00000172095163c0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000017209516460_0, 0;
    %assign/vec4 v0000017209517f40_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000017209515ec0_0;
    %pad/u 33;
    %load/vec4 v00000172095163c0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000017209516460_0, 0;
    %assign/vec4 v0000017209517f40_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000017209515ec0_0;
    %pad/u 33;
    %load/vec4 v00000172095163c0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000017209516460_0, 0;
    %assign/vec4 v0000017209517f40_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000017209515ec0_0;
    %pad/u 33;
    %load/vec4 v00000172095163c0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000017209516460_0, 0;
    %assign/vec4 v0000017209517f40_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000017209515ec0_0;
    %pad/u 33;
    %load/vec4 v00000172095163c0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000017209516460_0, 0;
    %assign/vec4 v0000017209517f40_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000172095163c0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000017209517f40_0;
    %load/vec4 v00000172095163c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000017209515ec0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000172095163c0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000172095163c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000017209517f40_0, 0;
    %load/vec4 v0000017209515ec0_0;
    %ix/getv 4, v00000172095163c0_0;
    %shiftl 4;
    %assign/vec4 v0000017209516460_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000172095163c0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000017209517f40_0;
    %load/vec4 v00000172095163c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000017209515ec0_0;
    %load/vec4 v00000172095163c0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000172095163c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000017209517f40_0, 0;
    %load/vec4 v0000017209515ec0_0;
    %ix/getv 4, v00000172095163c0_0;
    %shiftr 4;
    %assign/vec4 v0000017209516460_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017209517f40_0, 0;
    %load/vec4 v0000017209515ec0_0;
    %load/vec4 v00000172095163c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000017209516460_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017209517f40_0, 0;
    %load/vec4 v00000172095163c0_0;
    %load/vec4 v0000017209515ec0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000017209516460_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000017209266b50;
T_15 ;
    %wait E_000001720949a470;
    %load/vec4 v0000017209512a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000017209513490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209514070_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000172095141b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209513710_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000017209513030_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017209512090_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017209513cb0_0, 0;
    %assign/vec4 v0000017209513350_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000017209436a60_0;
    %assign/vec4 v0000017209513350_0, 0;
    %load/vec4 v0000017209513ad0_0;
    %assign/vec4 v0000017209513cb0_0, 0;
    %load/vec4 v00000172095138f0_0;
    %assign/vec4 v0000017209512090_0, 0;
    %load/vec4 v0000017209420b20_0;
    %assign/vec4 v0000017209513030_0, 0;
    %load/vec4 v0000017209436b00_0;
    %assign/vec4 v0000017209513710_0, 0;
    %load/vec4 v00000172094213e0_0;
    %assign/vec4 v00000172095141b0_0, 0;
    %load/vec4 v00000172095132b0_0;
    %assign/vec4 v0000017209514070_0, 0;
    %load/vec4 v0000017209512c70_0;
    %assign/vec4 v0000017209513490_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000017209520c60;
T_16 ;
    %wait E_000001720949b5b0;
    %load/vec4 v0000017209549620_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000017209548ae0_0;
    %load/vec4 v0000017209547e60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000017209520c60;
T_17 ;
    %wait E_000001720949b5b0;
    %load/vec4 v0000017209547e60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017209548e00, 4;
    %assign/vec4 v00000172095487c0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000017209520c60;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017209549260_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000017209549260_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017209549260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
    %load/vec4 v0000017209549260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017209549260_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209548e00, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000017209520c60;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017209549260_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000017209549260_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000017209549260_0;
    %load/vec4a v0000017209548e00, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000017209549260_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000017209549260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017209549260_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000017209521750;
T_20 ;
    %wait E_000001720949b8b0;
    %load/vec4 v000001720954a2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000017209549d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001720954a020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209549da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017209547fa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017209549c60_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000172095499e0_0, 0;
    %assign/vec4 v0000017209549940_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000172095496c0_0;
    %assign/vec4 v0000017209549940_0, 0;
    %load/vec4 v0000017209549e40_0;
    %assign/vec4 v00000172095499e0_0, 0;
    %load/vec4 v000001720954a160_0;
    %assign/vec4 v0000017209547fa0_0, 0;
    %load/vec4 v0000017209549800_0;
    %assign/vec4 v0000017209549c60_0, 0;
    %load/vec4 v0000017209549f80_0;
    %assign/vec4 v0000017209549da0_0, 0;
    %load/vec4 v00000172095498a0_0;
    %assign/vec4 v0000017209549d00_0, 0;
    %load/vec4 v0000017209549760_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001720954a020_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000172092e9f50;
T_21 ;
    %wait E_000001720949a830;
    %load/vec4 v00000172095569e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000172095572a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000172095572a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000172095572a0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000172094bcbb0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209557520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209556a80_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000172094bcbb0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000017209557520_0;
    %inv;
    %assign/vec4 v0000017209557520_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000172094bcbb0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./RemoveDuplicates/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209556a80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209556a80_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000017209558b00_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
