#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Tue Nov 23 02:10:54 2021
# Process ID: 13512
# Log file: D:/Workers/Xilinx/Test/planAhead_run_1/planAhead.log
# Journal file: D:/Workers/Xilinx/Test/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Workers/Xilinx/Test/pa.fromHdl.tcl
# create_project -name Test -dir "D:/Workers/Xilinx/Test/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "clock.ucf" [current_fileset -constrset]
Adding file 'D:/Workers/Xilinx/Test/clock.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {diviser_5.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {diviser_2.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {diviser_10.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {diviser_100K.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {NewBcdTo7Seg.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clock.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top clock $srcset
# add_files [list {clock.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Workers/Xilinx/Test/NewBcdTo7Seg.vf" into library work
Analyzing Verilog file "D:/Workers/Xilinx/Test/diviser_100K.vf" into library work
Analyzing Verilog file "D:/Workers/Xilinx/Test/Counter.vf" into library work
Analyzing Verilog file "D:/Workers/Xilinx/Test/clock.vf" into library work
Loading clock regions from D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Workers/Xilinx/Test/clock.ucf]
Finished Parsing UCF File [D:/Workers/Xilinx/Test/clock.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4ffbeddd
open_rtl_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 531.258 ; gain = 93.809
update_compile_order -fileset sim_1
startgroup
set_property package_pin P123 [get_ports OSC]
endgroup
set_property package_pin "" [get_ports [list  SW]]
startgroup
set_property package_pin P123 [get_ports OSC]
endgroup
startgroup
set_property package_pin P47 [get_ports SW]
endgroup
startgroup
set_property package_pin P44 [get_ports comm_0]
endgroup
startgroup
set_property package_pin P43 [get_ports comm_1]
endgroup
startgroup
set_property package_pin P41 [get_ports {SEVSEG[6]}]
endgroup
startgroup
set_property package_pin P40 [get_ports {SEVSEG[5]}]
endgroup
startgroup
set_property package_pin P35 [get_ports {SEVSEG[4]}]
endgroup
startgroup
set_property package_pin P34 [get_ports {SEVSEG[3]}]
endgroup
startgroup
set_property package_pin P32 [get_ports {SEVSEG[2]}]
endgroup
startgroup
set_property package_pin P29 [get_ports {SEVSEG[1]}]
endgroup
startgroup
set_property package_pin P27 [get_ports {SEVSEG[0]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/Workers/Xilinx/Test\planAhead_pid13512.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Nov 23 02:14:35 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
