/*
 * Copyright (C) 2016-2023 T-Head Semiconductor Co., Ltd. All rights reserved.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

/* SHL version 2.1.x */

#include "shl_c908.h"

/*************************************************************
    note: VLEN = 128
*************************************************************/

/******************************************************************************************
 * padding input for winograd input transform , and change memory layout
 * input layout: [n c h w]
 * input_padded layout: [n, c/8, h, w, 8]
 * constrain: input channel % 8 = 0
 ******************************************************************************************/
static void winograd_pad_input_pack1to8_fp16(const __fp16 *input, __fp16 *input_padded, int inc,
                                             int inh, int inw, int padded_h, int padded_w,
                                             int pad_top, int pad_left)
{
    const int packn = csrr_vlenb() / sizeof(__fp16);
    const int vl = vsetvl_e16m1(packn);

    int padded_hw = padded_h * padded_w;
    const int in_size = inh * inw;  // per-channel size

    __fp16 *pad_ptr = input_padded;
    __fp16 *inp_ptr = (__fp16 *)input;
    int pad_down = padded_h - pad_top - inh;    // remain to pad on h (pad_down)
    int pad_right = padded_w - pad_left - inw;  // remain to pad on w (pad_right)

    vfloat16m1_t _zero = vfmv_v_f_f16m1(0.0f, vl);

    int c = 0;
    for (; c + packn - 1 < inc; c += packn) {
        inp_ptr = (__fp16 *)input + c * in_size;
        // pad h_top
        for (int i = 0; i < pad_top * padded_w; i++) {
            vse16_v_f16m1(pad_ptr, _zero, vl);
            pad_ptr += vl;
        }
        // pad h_mid
        for (int i = 0; i < inh; i++) {
            // pad w_left
            for (int j = 0; j < pad_left; j++) {
                vse16_v_f16m1(pad_ptr, _zero, vl);
                pad_ptr += vl;
            }
            // pad w_mid
            for (int j = 0; j < inw; j++) {
                vfloat16m1_t _tmp = vlse16_v_f16m1(inp_ptr, in_size * sizeof(__fp16), vl);
                inp_ptr++;
                vse16_v_f16m1(pad_ptr, _tmp, vl);
                pad_ptr += vl;
            }
            // pad w_end
            for (int j = 0; j < pad_right; j++) {
                vse16_v_f16m1(pad_ptr, _zero, vl);
                pad_ptr += vl;
            }
        }
        // pad h_bottom
        for (int i = 0; i < pad_down * padded_w; i++) {
            vse16_v_f16m1(pad_ptr, _zero, vl);
            pad_ptr += vl;
        }
    }
}

/******************************************************************************************
 * cut winograd output transform for output, and change memory layout
 * winograd output transform layout: [n, c/8, h, w, 8]
 * output layout: [n, c, h, w]
 * constrain: output channel % 8 = 0
 ******************************************************************************************/
static void winograd_crop_output_pack8to1_fp16(const __fp16 *output_trans, __fp16 *output,
                                               int out_c, int out_h, int out_w, int wino_h,
                                               int wino_w)
{
    const int packn = csrr_vlenb() / sizeof(__fp16);
    const int vl = vsetvl_e16m1(packn);
    const int out_size = out_h * out_w;  // per-channel size
    const int crop_size = wino_h * wino_w;

    __fp16 *out_tm_ptr = (__fp16 *)output_trans;
    __fp16 *out_ptr = output;

    int c = 0;
    for (; c + packn - 1 < out_c; c += packn) {
        out_tm_ptr = (__fp16 *)output_trans + c * crop_size;
        out_ptr = output + c * out_size;

        for (int h = 0; h < out_h; h++) {
            __fp16 *crop_ptr = out_tm_ptr + h * wino_w * vl;
            for (int w = 0; w < out_w; w++) {
                vfloat16m1_t _tmp = vle16_v_f16m1(crop_ptr, vl);
                crop_ptr += vl;
                vsse16_v_f16m1(out_ptr, out_size * sizeof(__fp16), _tmp, vl);
                out_ptr++;
            }
        }
    }
}

static void winograd_crop_output_pack16to1_fp16(const __fp16 *output_trans, __fp16 *output,
                                                int out_c, int out_h, int out_w, int wino_h,
                                                int wino_w)
{
    const int pack2n = csrr_vlenb() / sizeof(__fp16) * 2;
    const int vl = vsetvl_e16m2(pack2n);
    const int out_size = out_h * out_w;  // per-channel size
    const int crop_size = wino_h * wino_w;

    __fp16 *out_tm_ptr = (__fp16 *)output_trans;
    __fp16 *out_ptr = output;

    int c = 0;
    for (; c + pack2n - 1 < out_c; c += pack2n) {
        out_tm_ptr = (__fp16 *)output_trans + c * crop_size;
        out_ptr = output + c * out_size;

        for (int h = 0; h < out_h; h++) {
            __fp16 *crop_ptr = out_tm_ptr + h * wino_w * vl;
            for (int w = 0; w < out_w; w++) {
                vfloat16m2_t _tmp = vle16_v_f16m2(crop_ptr, vl);
                crop_ptr += vl;
                vsse16_v_f16m2(out_ptr, out_size * sizeof(__fp16), _tmp, vl);
                out_ptr++;
            }
        }
    }
}

static inline void wg_b4f3s1_trans_input_pack8_fp16(const __fp16 *src, __fp16 *dst, int ch, int h,
                                                    int w, int blk_h, int blk_w)
{
    /* input transform matrix
    BT = {
        { 4   0   -5   0   1  0 };
        { 0  -4   -4   1   1  0 };
        { 0   4   -4  -1   1  0 };
        { 0  -2   -1   2   1  0 };
        { 0   2   -1  -2   1  0 };
        { 0   4    0  -5   0  1 }
    };
    */
    const int packn = csrr_vlenb() / sizeof(__fp16);
    const int vl = vsetvl_e16m1(packn);
    int tiles = blk_h * blk_w;
    for (int q = 0; q + packn - 1 < ch; q += packn) {
        const __fp16 *img0 = src + q * h * w;    // feature map after padding - q channel
        __fp16 *img0_tm = dst + q * 36 * tiles;  // transform and interleave - q channel

        __fp16 tmp[6][6][packn];

        for (int i = 0; i < blk_h; i++) {
            for (int j = 0; j < blk_w; j++) {
                // after padding 6*6 start addr
                const __fp16 *r0 = img0 + (i * w * 4 + j * 4) * packn;
                // input_tm1 6*6 block start addr
                __fp16 *r0_tm = img0_tm + (i * blk_w + j) * packn;

                for (int m = 0; m < 6; m++) {
                    vfloat16m1_t _r00 = vle16_v_f16m1(r0, vl);
                    vfloat16m1_t _r01 = vle16_v_f16m1(r0 + packn * 1, vl);
                    vfloat16m1_t _r02 = vle16_v_f16m1(r0 + packn * 2, vl);
                    vfloat16m1_t _r03 = vle16_v_f16m1(r0 + packn * 3, vl);
                    vfloat16m1_t _r04 = vle16_v_f16m1(r0 + packn * 4, vl);
                    vfloat16m1_t _r05 = vle16_v_f16m1(r0 + packn * 5, vl);

                    vfloat16m1_t _tmp0m =
                        vfmacc_vf_f16m1(vfmacc_vf_f16m1(_r04, 4.f, _r00, vl), -5.f, _r02, vl);
                    vfloat16m1_t _tmp1m = vfmacc_vf_f16m1(vfadd_vv_f16m1(_r04, _r03, vl), -4.f,
                                                          vfadd_vv_f16m1(_r01, _r02, vl), vl);
                    vfloat16m1_t _tmp2m = vfmacc_vf_f16m1(vfsub_vv_f16m1(_r04, _r03, vl), 4.f,
                                                          vfsub_vv_f16m1(_r01, _r02, vl), vl);
                    vfloat16m1_t _tmp3m = vfmacc_vf_f16m1(vfsub_vv_f16m1(_r04, _r02, vl), -2.f,
                                                          vfsub_vv_f16m1(_r01, _r03, vl), vl);
                    vfloat16m1_t _tmp4m = vfmacc_vf_f16m1(vfsub_vv_f16m1(_r04, _r02, vl), 2.f,
                                                          vfsub_vv_f16m1(_r01, _r03, vl), vl);
                    vfloat16m1_t _tmp5m =
                        vfmacc_vf_f16m1(vfmacc_vf_f16m1(_r05, 4.f, _r01, vl), -5.f, _r03, vl);

                    vse16_v_f16m1(tmp[0][m], _tmp0m, vl);
                    vse16_v_f16m1(tmp[1][m], _tmp1m, vl);
                    vse16_v_f16m1(tmp[2][m], _tmp2m, vl);
                    vse16_v_f16m1(tmp[3][m], _tmp3m, vl);
                    vse16_v_f16m1(tmp[4][m], _tmp4m, vl);
                    vse16_v_f16m1(tmp[5][m], _tmp5m, vl);
                    r0 += w * packn;
                }

                for (int m = 0; m < 6; m++) {
                    __fp16 *r0_tm0 = r0_tm;
                    __fp16 *r0_tm1 = r0_tm0 + tiles * packn;
                    __fp16 *r0_tm2 = r0_tm1 + tiles * packn;
                    __fp16 *r0_tm3 = r0_tm2 + tiles * packn;
                    __fp16 *r0_tm4 = r0_tm3 + tiles * packn;
                    __fp16 *r0_tm5 = r0_tm4 + tiles * packn;

                    vfloat16m1_t _tmp00 = vle16_v_f16m1(tmp[m][0], vl);
                    vfloat16m1_t _tmp01 = vle16_v_f16m1(tmp[m][1], vl);
                    vfloat16m1_t _tmp02 = vle16_v_f16m1(tmp[m][2], vl);
                    vfloat16m1_t _tmp03 = vle16_v_f16m1(tmp[m][3], vl);
                    vfloat16m1_t _tmp04 = vle16_v_f16m1(tmp[m][4], vl);
                    vfloat16m1_t _tmp05 = vle16_v_f16m1(tmp[m][5], vl);

                    vfloat16m1_t _r0tm0 =
                        vfmacc_vf_f16m1(vfmacc_vf_f16m1(_tmp04, 4.f, _tmp00, vl), -5.f, _tmp02, vl);
                    vfloat16m1_t _r0tm1 = vfmacc_vf_f16m1(vfadd_vv_f16m1(_tmp04, _tmp03, vl), -4.f,
                                                          vfadd_vv_f16m1(_tmp01, _tmp02, vl), vl);
                    vfloat16m1_t _r0tm2 = vfmacc_vf_f16m1(vfsub_vv_f16m1(_tmp04, _tmp03, vl), 4.f,
                                                          vfsub_vv_f16m1(_tmp01, _tmp02, vl), vl);
                    vfloat16m1_t _r0tm3 = vfmacc_vf_f16m1(vfsub_vv_f16m1(_tmp04, _tmp02, vl), -2.f,
                                                          vfsub_vv_f16m1(_tmp01, _tmp03, vl), vl);
                    vfloat16m1_t _r0tm4 = vfmacc_vf_f16m1(vfsub_vv_f16m1(_tmp04, _tmp02, vl), 2.f,
                                                          vfsub_vv_f16m1(_tmp01, _tmp03, vl), vl);
                    vfloat16m1_t _r0tm5 =
                        vfmacc_vf_f16m1(vfmacc_vf_f16m1(_tmp05, 4.f, _tmp01, vl), -5.f, _tmp03, vl);

                    vse16_v_f16m1(r0_tm0, _r0tm0, vl);
                    vse16_v_f16m1(r0_tm1, _r0tm1, vl);
                    vse16_v_f16m1(r0_tm2, _r0tm2, vl);
                    vse16_v_f16m1(r0_tm3, _r0tm3, vl);
                    vse16_v_f16m1(r0_tm4, _r0tm4, vl);
                    vse16_v_f16m1(r0_tm5, _r0tm5, vl);
                    r0_tm += tiles * packn * 6;
                }
            }
        }
    }
}

// TODO: remove useless code for unsatisfactory performance
static inline void wg_b4f3s1_trans_output_pack8_fp16(const __fp16 *src, const __fp16 *bias,
                                                     __fp16 *dst, int ch, int blk_h, int blk_w)
{
    /* output transform matrix
    AT = {
        { 1  1  1   1  1   0 },
        { 0  1  -1  2  -2  0 },
        { 0  1  1   4  4   0 },
        { 0  1  -1  8  -8  1 }
    };
    */
    const int packn = csrr_vlenb() / sizeof(__fp16);
    const int vl = vsetvl_e16m1(packn);
    int tiles = blk_h * blk_w;
    for (int p = 0; p + packn - 1 < ch; p += packn) {
        const __fp16 *out0_tm = src + p * 36 * tiles;    // 输出转换前/dot后 第p个channel
        __fp16 *out0 = dst + p * 4 * blk_h * 4 * blk_w;  // 转换后输出 第p个channel

        __fp16 tmp[4][6][packn];

        vfloat16m1_t _bias = bias ? vle16_v_f16m1(bias + p, vl) : vfmv_v_f_f16m1(0.0f, vl);

        for (int i = 0; i < blk_h; i++) {
            for (int j = 0; j < blk_w; j++) {
                const __fp16 *output0_tm_0 = out0_tm + (i * blk_w + j) * 8;  // 6*6 起始地址
                const __fp16 *output0_tm_1 = output0_tm_0 + tiles * packn * 1;
                const __fp16 *output0_tm_2 = output0_tm_0 + tiles * packn * 2;
                const __fp16 *output0_tm_3 = output0_tm_0 + tiles * packn * 3;
                const __fp16 *output0_tm_4 = output0_tm_0 + tiles * packn * 4;
                const __fp16 *output0_tm_5 = output0_tm_0 + tiles * packn * 5;

                __fp16 *output0 = out0 + (i * blk_w * 4 * 4 + j * 4) * packn;  // out 4*4 addr

                for (int m = 0; m < 6; m++) {
                    vfloat16m1_t _r00 = vle16_v_f16m1(output0_tm_0, vl);
                    vfloat16m1_t _r01 = vle16_v_f16m1(output0_tm_1, vl);
                    vfloat16m1_t _r02 = vle16_v_f16m1(output0_tm_2, vl);
                    vfloat16m1_t _r03 = vle16_v_f16m1(output0_tm_3, vl);
                    vfloat16m1_t _r04 = vle16_v_f16m1(output0_tm_4, vl);
                    vfloat16m1_t _r05 = vle16_v_f16m1(output0_tm_5, vl);

                    vfloat16m1_t _tmp02a = vfadd_vv_f16m1(_r01, _r02, vl);
                    vfloat16m1_t _tmp13a = vfsub_vv_f16m1(_r01, _r02, vl);

                    vfloat16m1_t _tmp02b = vfadd_vv_f16m1(_r03, _r04, vl);
                    vfloat16m1_t _tmp13b = vfsub_vv_f16m1(_r03, _r04, vl);

                    vfloat16m1_t _tmp0m =
                        vfadd_vv_f16m1(vfadd_vv_f16m1(_r00, _tmp02a, vl), _tmp02b, vl);
                    vfloat16m1_t _tmp1m = vfmacc_vf_f16m1(_tmp13a, 2.f, _tmp13b, vl);
                    vfloat16m1_t _tmp2m = vfmacc_vf_f16m1(_tmp02a, 4.f, _tmp02b, vl);
                    vfloat16m1_t _tmp3m =
                        vfmacc_vf_f16m1(vfadd_vv_f16m1(_r05, _tmp13a, vl), 8.f, _tmp13b, vl);

                    vse16_v_f16m1(tmp[0][m], _tmp0m, vl);
                    vse16_v_f16m1(tmp[1][m], _tmp1m, vl);
                    vse16_v_f16m1(tmp[2][m], _tmp2m, vl);
                    vse16_v_f16m1(tmp[3][m], _tmp3m, vl);

                    output0_tm_0 += tiles * packn * 6;
                    output0_tm_1 += tiles * packn * 6;
                    output0_tm_2 += tiles * packn * 6;
                    output0_tm_3 += tiles * packn * 6;
                    output0_tm_4 += tiles * packn * 6;
                    output0_tm_5 += tiles * packn * 6;
                }

                for (int m = 0; m < 4; m++) {
                    vfloat16m1_t _tmp00 = vle16_v_f16m1(tmp[m][0], vl);
                    vfloat16m1_t _tmp01 = vle16_v_f16m1(tmp[m][1], vl);
                    vfloat16m1_t _tmp02 = vle16_v_f16m1(tmp[m][2], vl);
                    vfloat16m1_t _tmp03 = vle16_v_f16m1(tmp[m][3], vl);
                    vfloat16m1_t _tmp04 = vle16_v_f16m1(tmp[m][4], vl);
                    vfloat16m1_t _tmp05 = vle16_v_f16m1(tmp[m][5], vl);

                    vfloat16m1_t _tmp02a = vfadd_vv_f16m1(_tmp01, _tmp02, vl);
                    vfloat16m1_t _tmp13a = vfsub_vv_f16m1(_tmp01, _tmp02, vl);

                    vfloat16m1_t _tmp02b = vfadd_vv_f16m1(_tmp03, _tmp04, vl);
                    vfloat16m1_t _tmp13b = vfsub_vv_f16m1(_tmp03, _tmp04, vl);

                    vfloat16m1_t _out00 =
                        vfadd_vv_f16m1(vfadd_vv_f16m1(_tmp00, _tmp02a, vl), _tmp02b, vl);
                    vfloat16m1_t _out01 = vfmacc_vf_f16m1(_tmp13a, 2.f, _tmp13b, vl);
                    vfloat16m1_t _out02 = vfmacc_vf_f16m1(_tmp02a, 4.f, _tmp02b, vl);
                    vfloat16m1_t _out03 =
                        vfmacc_vf_f16m1(vfadd_vv_f16m1(_tmp05, _tmp13a, vl), 8.f, _tmp13b, vl);

                    _out00 = vfadd_vv_f16m1(_bias, _out00, vl);
                    _out01 = vfadd_vv_f16m1(_bias, _out01, vl);
                    _out02 = vfadd_vv_f16m1(_bias, _out02, vl);
                    _out03 = vfadd_vv_f16m1(_bias, _out03, vl);

                    vse16_v_f16m1(output0, _out00, vl);
                    vse16_v_f16m1(output0 + packn * 1, _out01, vl);
                    vse16_v_f16m1(output0 + packn * 2, _out02, vl);
                    vse16_v_f16m1(output0 + packn * 3, _out03, vl);

                    output0 += blk_w * 4 * packn;
                }
            }
        }
    }
}

// TODO: remove useless code for unsatisfactory performance
static inline void wg_bxf3s1_reorder_input_tile16_fp16(const __fp16 *src, __fp16 *dst, int ch,
                                                       int tiles, int area)
{
    int vl = vsetvl_e16m1(8);
    for (int r = 0; r < area; r++) {
        __fp16 *img_tm2 = dst + r * tiles * ch;  // input_tm2 r channel data

        int t = 0;
        for (; t + 15 < tiles; t += 16) {
            const __fp16 *tm1 = src;

            tm1 += (r * tiles + t) * 8;
            for (int q = 0; q < ch / 8; q++) {
                vfloat16m1_t _b0, _b1, _b2, _b3, _b4, _b5, _b6, _b7;
                vfloat16m1_t _b8, _b9, _b10, _b11, _b12, _b13, _b14, _b15;

                vlseg8e16_v_f16m1(&_b0, &_b1, &_b2, &_b3, &_b4, &_b5, &_b6, &_b7, tm1, vl);
                vlseg8e16_v_f16m1(&_b8, &_b9, &_b10, &_b11, &_b12, &_b13, &_b14, &_b15, tm1 + 64,
                                  vl);

                vse16_v_f16m1(img_tm2, _b0, vl);
                img_tm2 += vl;  // += 8
                vse16_v_f16m1(img_tm2, _b8, vl);
                img_tm2 += vl;
                vse16_v_f16m1(img_tm2, _b1, vl);
                img_tm2 += vl;
                vse16_v_f16m1(img_tm2, _b9, vl);
                img_tm2 += vl;
                vse16_v_f16m1(img_tm2, _b2, vl);
                img_tm2 += vl;
                vse16_v_f16m1(img_tm2, _b10, vl);
                img_tm2 += vl;
                vse16_v_f16m1(img_tm2, _b3, vl);
                img_tm2 += vl;
                vse16_v_f16m1(img_tm2, _b11, vl);
                img_tm2 += vl;
                vse16_v_f16m1(img_tm2, _b4, vl);
                img_tm2 += vl;
                vse16_v_f16m1(img_tm2, _b12, vl);
                img_tm2 += vl;
                vse16_v_f16m1(img_tm2, _b5, vl);
                img_tm2 += vl;
                vse16_v_f16m1(img_tm2, _b13, vl);
                img_tm2 += vl;
                vse16_v_f16m1(img_tm2, _b6, vl);
                img_tm2 += vl;
                vse16_v_f16m1(img_tm2, _b14, vl);
                img_tm2 += vl;
                vse16_v_f16m1(img_tm2, _b7, vl);
                img_tm2 += vl;
                vse16_v_f16m1(img_tm2, _b15, vl);
                img_tm2 += vl;

                tm1 += area * tiles * 8;
                // img_tm2 += 16 * 8;
            }
        }
        for (; t + 7 < tiles; t += 8) {
            const __fp16 *tm1 = src;
            tm1 += (r * tiles + t) * 8;
            for (int q = 0; q < ch / 8; q++) {
                vfloat16m1_t _tmp0 = vle16_v_f16m1(tm1, vl);
                vfloat16m1_t _tmp1 = vle16_v_f16m1(tm1 + 8 * 1, vl);
                vfloat16m1_t _tmp2 = vle16_v_f16m1(tm1 + 8 * 2, vl);
                vfloat16m1_t _tmp3 = vle16_v_f16m1(tm1 + 8 * 3, vl);
                vfloat16m1_t _tmp4 = vle16_v_f16m1(tm1 + 8 * 4, vl);
                vfloat16m1_t _tmp5 = vle16_v_f16m1(tm1 + 8 * 5, vl);
                vfloat16m1_t _tmp6 = vle16_v_f16m1(tm1 + 8 * 6, vl);
                vfloat16m1_t _tmp7 = vle16_v_f16m1(tm1 + 8 * 7, vl);

                vsseg8e16_v_f16m1(img_tm2, _tmp0, _tmp1, _tmp2, _tmp3, _tmp4, _tmp5, _tmp6, _tmp7,
                                  vl);
                tm1 += area * tiles * 8;
                img_tm2 += 8 * 8;
            }
        }
        for (; t + 3 < tiles; t += 4) {
            const __fp16 *tm1 = src;
            tm1 += (r * tiles + t) * 8;
            for (int q = 0; q < ch / 8; q++) {
                vfloat16m1_t _tmp0 = vle16_v_f16m1(tm1, vl);
                vfloat16m1_t _tmp1 = vle16_v_f16m1(tm1 + 8 * 1, vl);
                vfloat16m1_t _tmp2 = vle16_v_f16m1(tm1 + 8 * 2, vl);
                vfloat16m1_t _tmp3 = vle16_v_f16m1(tm1 + 8 * 3, vl);

                vsseg4e16_v_f16m1(img_tm2, _tmp0, _tmp1, _tmp2, _tmp3, vl);
                tm1 += area * tiles * 8;
                img_tm2 += 4 * 8;
            }
        }
        for (; t + 1 < tiles; t += 2) {
            const __fp16 *tm1 = src;
            tm1 += (r * tiles + t) * 8;
            for (int q = 0; q < ch / 8; q++) {
                vfloat16m1_t _tmp0 = vle16_v_f16m1(tm1, vl);
                vfloat16m1_t _tmp1 = vle16_v_f16m1(tm1 + 8 * 1, vl);

                vsseg2e16_v_f16m1(img_tm2, _tmp0, _tmp1, vl);
                tm1 += area * tiles * 8;
                img_tm2 += 2 * 8;
            }
        }
        for (; t < tiles; t++) {
            const __fp16 *tm1 = src;
            tm1 += (r * tiles + t) * 8;
            for (int q = 0; q < ch / 8; q++) {
                vfloat16m1_t _tmp0 = vle16_v_f16m1(tm1, vl);

                vse16_v_f16m1(img_tm2, _tmp0, vl);
                tm1 += area * tiles * 8;
                img_tm2 += 1 * 8;
            }
        }
    }
}

// TODO: remove useless code for unsatisfactory performance
static inline void wg_bxf3s1_batch_gemm_m8n16_fp16(const __fp16 *input, const __fp16 *kernel,
                                                   __fp16 *output, int in_ch, int out_ch, int tiles,
                                                   int area)
{
    for (int p = 0; p + 7 < out_ch; p += 8) {
        __fp16 *output0_tm = output + p * area * tiles;        // 8 channel dot output
        const __fp16 *kernel0_tm = kernel + p * area * in_ch;  // 8 channel kernel

        for (int r = 0; r < area; r++) {
            const __fp16 *img0 = input + r * tiles * in_ch;  // img_tm2 第r个channel

            int t = 0;
            for (; t + 15 < tiles; t += 16) {
                const __fp16 *k0 = kernel0_tm + r * in_ch * 8;

                asm volatile(
                    "li             t0, 8\n\t"
                    "vsetvli        zero, t0, e16, m1\n\t"
                    "srai           t0, %[inch], 1\n\t"  // t0 = in_c / 2

                    "vmv.v.x        v16, zero\n\t"
                    "vmv.v.x        v17, zero\n\t"
                    "vmv.v.x        v18, zero\n\t"
                    "vmv.v.x        v19, zero\n\t"
                    "vmv.v.x        v20, zero\n\t"
                    "vmv.v.x        v21, zero\n\t"
                    "vmv.v.x        v22, zero\n\t"
                    "vmv.v.x        v23, zero\n\t"
                    "vmv.v.x        v24, zero\n\t"
                    "vmv.v.x        v25, zero\n\t"
                    "vmv.v.x        v26, zero\n\t"
                    "vmv.v.x        v27, zero\n\t"
                    "vmv.v.x        v28, zero\n\t"
                    "vmv.v.x        v29, zero\n\t"
                    "vmv.v.x        v30, zero\n\t"
                    "vmv.v.x        v31, zero\n\t"  // clear

                    // pre-load kernel matrix
                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 16\n\t"  // kernel_ptr += 8

                    // pre-load input matrix
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"
                    "flh            fa2, 4(%[input_ptr])\n\t"
                    "flh            fa3, 6(%[input_ptr])\n\t"
                    "flh            fa4, 8(%[input_ptr])\n\t"
                    "flh            fa5, 10(%[input_ptr])\n\t"
                    "flh            fa6, 12(%[input_ptr])\n\t"
                    "flh            fa7, 14(%[input_ptr])\n\t"

                    "1:\n\t"  // m8n16k2
                    "vle16.v        v4, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 16\n\t"  // kernel_ptr += 8

                    "vfmacc.vf      v16, fa0, v2\n\t"
                    "flh            ft0, 16(%[input_ptr])\n\t"
                    "vfmacc.vf      v17, fa1, v2\n\t"
                    "flh            ft1, 18(%[input_ptr])\n\t"
                    "vfmacc.vf      v18, fa2, v2\n\t"
                    "flh            ft2, 20(%[input_ptr])\n\t"
                    "vfmacc.vf      v19, fa3, v2\n\t"
                    "flh            ft3, 22(%[input_ptr])\n\t"
                    "vfmacc.vf      v20, fa4, v2\n\t"
                    "flh            ft4, 24(%[input_ptr])\n\t"
                    "vfmacc.vf      v21, fa5, v2\n\t"
                    "flh            ft5, 26(%[input_ptr])\n\t"
                    "vfmacc.vf      v22, fa6, v2\n\t"
                    "flh            ft6, 28(%[input_ptr])\n\t"
                    "vfmacc.vf      v23, fa7, v2\n\t"
                    "flh            ft7, 30(%[input_ptr])\n\t"
                    "vfmacc.vf      v24, ft0, v2\n\t"
                    "flh            fa0, 32(%[input_ptr])\n\t"
                    "vfmacc.vf      v25, ft1, v2\n\t"
                    "flh            fa1, 34(%[input_ptr])\n\t"
                    "vfmacc.vf      v26, ft2, v2\n\t"
                    "flh            fa2, 36(%[input_ptr])\n\t"
                    "vfmacc.vf      v27, ft3, v2\n\t"
                    "flh            fa3, 38(%[input_ptr])\n\t"
                    "vfmacc.vf      v28, ft4, v2\n\t"
                    "flh            fa4, 40(%[input_ptr])\n\t"
                    "vfmacc.vf      v29, ft5, v2\n\t"
                    "flh            fa5, 42(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, ft6, v2\n\t"
                    "flh            fa6, 44(%[input_ptr])\n\t"
                    "vfmacc.vf      v31, ft7, v2\n\t"
                    "flh            fa7, 46(%[input_ptr])\n\t"

                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 16\n\t"  // kernel_ptr += 8

                    "vfmacc.vf      v16, fa0, v4\n\t"
                    "flh            ft0, 48(%[input_ptr])\n\t"
                    "vfmacc.vf      v17, fa1, v4\n\t"
                    "flh            ft1, 50(%[input_ptr])\n\t"
                    "vfmacc.vf      v18, fa2, v4\n\t"
                    "flh            ft2, 52(%[input_ptr])\n\t"
                    "vfmacc.vf      v19, fa3, v4\n\t"
                    "flh            ft3, 54(%[input_ptr])\n\t"
                    "vfmacc.vf      v20, fa4, v4\n\t"
                    "flh            ft4, 56(%[input_ptr])\n\t"
                    "vfmacc.vf      v21, fa5, v4\n\t"
                    "flh            ft5, 58(%[input_ptr])\n\t"
                    "vfmacc.vf      v22, fa6, v4\n\t"
                    "flh            ft6, 60(%[input_ptr])\n\t"
                    "vfmacc.vf      v23, fa7, v4\n\t"
                    "flh            ft7, 62(%[input_ptr])\n\t"

                    "addi           %[input_ptr], %[input_ptr], 64\n\t"  // input_ptr += 32

                    "vfmacc.vf      v24, ft0, v4\n\t"
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "vfmacc.vf      v25, ft1, v4\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"
                    "vfmacc.vf      v26, ft2, v4\n\t"
                    "flh            fa2, 4(%[input_ptr])\n\t"
                    "vfmacc.vf      v27, ft3, v4\n\t"
                    "flh            fa3, 6(%[input_ptr])\n\t"
                    "vfmacc.vf      v28, ft4, v4\n\t"
                    "flh            fa4, 8(%[input_ptr])\n\t"
                    "vfmacc.vf      v29, ft5, v4\n\t"
                    "flh            fa5, 10(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, ft6, v4\n\t"
                    "flh            fa6, 12(%[input_ptr])\n\t"
                    "vfmacc.vf      v31, ft7, v4\n\t"
                    "flh            fa7, 14(%[input_ptr])\n\t"

                    "addi           t0, t0, -1\n\t"
                    "bnez           t0, 1b\n\t"

                    "addi           %[kernel_ptr], %[kernel_ptr], -16\n\t"  // kernel_ptr -= 8

                    "vse16.v        v16, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v17, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v18, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v19, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v20, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v21, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v22, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v23, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v24, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v25, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v26, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v27, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v28, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v29, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v30, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v31, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"

                    : [input_ptr] "+r"(img0), [kernel_ptr] "+r"(k0), [output_ptr] "+r"(output0_tm)
                    : [inch] "r"(in_ch)
                    : "cc", "memory", "v2", "v3", "v4", "v5", "v16", "v17", "v18", "v19", "v20",
                      "v21", "v22", "v23", "v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31",
                      "fa0", "fa1", "fa2", "fa3", "fa4", "fa5", "fa6", "fa7", "ft0", "ft1", "ft2",
                      "ft3", "ft4", "ft5", "ft6", "ft7", "t0");
            }
            for (; t + 7 < tiles; t += 8) {
                const __fp16 *k0 = kernel0_tm + r * in_ch * 8;

                asm volatile(
                    "li             t0, 8\n\t"
                    "vsetvli        zero, t0, e16, m1\n\t"
                    "srai           t0, %[inch], 1\n\t"  // t0 = in_c / 2

                    "vmv.v.x        v24, zero\n\t"
                    "vmv.v.x        v25, zero\n\t"
                    "vmv.v.x        v26, zero\n\t"
                    "vmv.v.x        v27, zero\n\t"
                    "vmv.v.x        v28, zero\n\t"
                    "vmv.v.x        v29, zero\n\t"
                    "vmv.v.x        v30, zero\n\t"
                    "vmv.v.x        v31, zero\n\t"  // clear

                    // pre-load kernel matrix
                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 16\n\t"  // kernel_ptr += 8

                    // pre-load input matrix
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"
                    "flh            fa2, 4(%[input_ptr])\n\t"
                    "flh            fa3, 6(%[input_ptr])\n\t"
                    "flh            fa4, 8(%[input_ptr])\n\t"
                    "flh            fa5, 10(%[input_ptr])\n\t"
                    "flh            fa6, 12(%[input_ptr])\n\t"
                    "flh            fa7, 14(%[input_ptr])\n\t"

                    "1:\n\t"  // m8n8k2
                    "vle16.v        v4, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 16\n\t"  // kernel_ptr += 8

                    "vfmacc.vf      v24, fa0, v2\n\t"
                    "flh            ft0, 16(%[input_ptr])\n\t"
                    "vfmacc.vf      v25, fa1, v2\n\t"
                    "flh            ft1, 18(%[input_ptr])\n\t"
                    "vfmacc.vf      v26, fa2, v2\n\t"
                    "flh            ft2, 20(%[input_ptr])\n\t"
                    "vfmacc.vf      v27, fa3, v2\n\t"
                    "flh            ft3, 22(%[input_ptr])\n\t"
                    "vfmacc.vf      v28, fa4, v2\n\t"
                    "flh            ft4, 24(%[input_ptr])\n\t"
                    "vfmacc.vf      v29, fa5, v2\n\t"
                    "flh            ft5, 26(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, fa6, v2\n\t"
                    "flh            ft6, 28(%[input_ptr])\n\t"
                    "vfmacc.vf      v31, fa7, v2\n\t"
                    "flh            ft7, 30(%[input_ptr])\n\t"
                    "addi           %[input_ptr], %[input_ptr], 32\n\t"  // input_ptr += 16

                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 16\n\t"  // kernel_ptr += 8

                    "vfmacc.vf      v24, ft0, v4\n\t"
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "vfmacc.vf      v25, ft1, v4\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"
                    "vfmacc.vf      v26, ft2, v4\n\t"
                    "flh            fa2, 4(%[input_ptr])\n\t"
                    "vfmacc.vf      v27, ft3, v4\n\t"
                    "flh            fa3, 6(%[input_ptr])\n\t"
                    "vfmacc.vf      v28, ft4, v4\n\t"
                    "flh            fa4, 8(%[input_ptr])\n\t"
                    "vfmacc.vf      v29, ft5, v4\n\t"
                    "flh            fa5, 10(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, ft6, v4\n\t"
                    "flh            fa6, 12(%[input_ptr])\n\t"
                    "vfmacc.vf      v31, ft7, v4\n\t"
                    "flh            fa7, 14(%[input_ptr])\n\t"

                    "addi           t0, t0, -1\n\t"
                    "bnez           t0, 1b\n\t"

                    "addi           %[kernel_ptr], %[kernel_ptr], -16\n\t"  // kernel_ptr -= 8

                    "vse16.v        v24, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v25, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v26, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v27, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v28, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v29, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v30, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v31, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"

                    : [input_ptr] "+r"(img0), [kernel_ptr] "+r"(k0), [output_ptr] "+r"(output0_tm)
                    : [inch] "r"(in_ch)
                    : "cc", "memory", "v2", "v3", "v4", "v5", "v24", "v25", "v26", "v27", "v28",
                      "v29", "v30", "v31", "fa0", "fa1", "fa2", "fa3", "fa4", "fa5", "fa6", "fa7",
                      "ft0", "ft1", "ft2", "ft3", "ft4", "ft5", "ft6", "ft7", "t0");
            }
            for (; t + 3 < tiles; t += 4) {
                const __fp16 *k0 = kernel0_tm + r * in_ch * 8;

                asm volatile(
                    "li             t0, 8\n\t"
                    "vsetvli        zero, t0, e16, m1\n\t"
                    "srai           t0, %[inch], 1\n\t"  // t0 = in_c / 2

                    "vmv.v.x        v28, zero\n\t"
                    "vmv.v.x        v29, zero\n\t"
                    "vmv.v.x        v30, zero\n\t"
                    "vmv.v.x        v31, zero\n\t"  // clear

                    // pre-load kernel matrix
                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 16\n\t"  // kernel_ptr += 8

                    // pre-load input matrix
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"
                    "flh            fa2, 4(%[input_ptr])\n\t"
                    "flh            fa3, 6(%[input_ptr])\n\t"

                    "1:\n\t"  // m8n4k2
                    "vle16.v        v4, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 16\n\t"  // kernel_ptr += 8

                    "vfmacc.vf      v28, fa0, v2\n\t"
                    "flh            ft0, 8(%[input_ptr])\n\t"
                    "vfmacc.vf      v29, fa1, v2\n\t"
                    "flh            ft1, 10(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, fa2, v2\n\t"
                    "flh            ft2, 12(%[input_ptr])\n\t"
                    "vfmacc.vf      v31, fa3, v2\n\t"
                    "flh            ft3, 14(%[input_ptr])\n\t"
                    "addi           %[input_ptr], %[input_ptr], 16\n\t"  // input_ptr += 8

                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 16\n\t"  // kernel_ptr += 8

                    "vfmacc.vf      v28, ft0, v4\n\t"
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "vfmacc.vf      v29, ft1, v4\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, ft2, v4\n\t"
                    "flh            fa2, 4(%[input_ptr])\n\t"
                    "vfmacc.vf      v31, ft3, v4\n\t"
                    "flh            fa3, 6(%[input_ptr])\n\t"

                    "addi           t0, t0, -1\n\t"
                    "bnez           t0, 1b\n\t"

                    "addi           %[kernel_ptr], %[kernel_ptr], -16\n\t"  // kernel_ptr -= 8

                    "vse16.v        v28, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v29, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v30, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v31, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"

                    : [input_ptr] "+r"(img0), [kernel_ptr] "+r"(k0), [output_ptr] "+r"(output0_tm)
                    : [inch] "r"(in_ch)
                    : "cc", "memory", "v2", "v3", "v4", "v5", "v28", "v29", "v30", "v31", "fa0",
                      "fa1", "fa2", "fa3", "ft0", "ft1", "ft2", "ft3", "t0");
            }
            for (; t + 1 < tiles; t += 2) {
                const __fp16 *k0 = kernel0_tm + r * in_ch * 8;

                asm volatile(
                    "li             t0, 8\n\t"
                    "vsetvli        zero, t0, e16, m1\n\t"
                    "srai           t0, %[inch], 1\n\t"  // t0 = in_c / 2

                    "vmv.v.x        v30, zero\n\t"
                    "vmv.v.x        v31, zero\n\t"  // clear

                    // pre-load kernel matrix
                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 16\n\t"  // kernel_ptr += 8

                    // pre-load input matrix
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"

                    "1:\n\t"  // m8n2k2
                    "vle16.v        v4, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 16\n\t"  // kernel_ptr += 8

                    "vfmacc.vf      v30, fa0, v2\n\t"
                    "flh            ft0, 4(%[input_ptr])\n\t"
                    "vfmacc.vf      v31, fa1, v2\n\t"
                    "flh            ft1, 6(%[input_ptr])\n\t"
                    "addi           %[input_ptr], %[input_ptr], 8\n\t"  // input_ptr += 4

                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 16\n\t"  // kernel_ptr += 8

                    "vfmacc.vf      v30, ft0, v4\n\t"
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "vfmacc.vf      v31, ft1, v4\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"

                    "addi           t0, t0, -1\n\t"
                    "bnez           t0, 1b\n\t"

                    "addi           %[kernel_ptr], %[kernel_ptr], -16\n\t"  // kernel_ptr -= 8

                    "vse16.v        v30, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"
                    "vse16.v        v31, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"

                    : [input_ptr] "+r"(img0), [kernel_ptr] "+r"(k0), [output_ptr] "+r"(output0_tm)
                    : [inch] "r"(in_ch)
                    : "cc", "memory", "v2", "v3", "v4", "v5", "v30", "v31", "fa0", "fa1", "ft0",
                      "ft1", "t0");
            }
            for (; t < tiles; t++) {
                const __fp16 *k0 = kernel0_tm + r * in_ch * 8;

                asm volatile(
                    "li             t0, 8\n\t"
                    "vsetvli        zero, t0, e16, m1\n\t"
                    "srai           t0, %[inch], 1\n\t"  // t0 = in_c / 2

                    "vmv.v.x        v31, zero\n\t"  // clear

                    // pre-load kernel matrix
                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 16\n\t"  // kernel_ptr += 8

                    // pre-load input matrix
                    "flh            fa0, 0(%[input_ptr])\n\t"

                    "1:\n\t"  // m8n1k2
                    "vle16.v        v4, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 16\n\t"  // kernel_ptr += 8

                    "vfmacc.vf      v31, fa0, v2\n\t"
                    "flh            ft0, 2(%[input_ptr])\n\t"
                    "addi           %[input_ptr], %[input_ptr], 4\n\t"  // input_ptr += 2

                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 16\n\t"  // kernel_ptr += 8

                    "vfmacc.vf      v31, ft0, v4\n\t"
                    "flh            fa0, 0(%[input_ptr])\n\t"

                    "addi           t0, t0, -1\n\t"
                    "bnez           t0, 1b\n\t"

                    "addi           %[kernel_ptr], %[kernel_ptr], -16\n\t"  // kernel_ptr -= 8

                    "vse16.v        v31, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 16\n\t"

                    : [input_ptr] "+r"(img0), [kernel_ptr] "+r"(k0), [output_ptr] "+r"(output0_tm)
                    : [inch] "r"(in_ch)
                    : "cc", "memory", "v2", "v3", "v4", "v5", "v31", "fa0", "ft0", "t0");
            }
        }
    }
}

static inline void wg_b6f3s1_trans_input_pack8_fp16(const __fp16 *src, __fp16 *dst, int ch, int h,
                                                    int w, int blk_h, int blk_w)
{
    /* input transform matrix
    BT = {
        { 1   0    -5.25    0    5.25     0    -1  0 };
        { 0   1      1    -4.25  -4.25    1    1   0 };
        { 0   -1     1    4.25   -4.25   -1    1   0 };
        { 0  0.5    0.25   -2.5   -1.25     2    1   0 };
        { 0  -0.5   0.25    2.5   -1.25    -2    1   0 };
        { 0   2      4    -2.5    -5     0.5   1   0 };
        { 0   -2     4     2.5    -5    -0.5   1   0 };
        { 0   -1     0    5.25     0    -5.25  0   1 }
    };
    */
    const int packn = csrr_vlenb() / sizeof(__fp16);
    const int vl = vsetvl_e16m1(packn);
    int tiles = blk_h * blk_w;
    for (int q = 0; q + packn - 1 < ch; q += packn) {
        const __fp16 *img0 = src + q * h * w;    // feature map after padding - q channel
        __fp16 *img0_tm = dst + q * 64 * tiles;  // transform and interleave - q channel

        __fp16 tmp[8][8][packn];

        for (int i = 0; i < blk_h; i++) {
            for (int j = 0; j < blk_w; j++) {
                // after padding 8*8 start addr
                const __fp16 *r0 = img0 + (i * w * 6 + j * 6) * packn;
                // input_tm1 8*8 block start addr
                __fp16 *r0_tm = img0_tm + (i * blk_w + j) * packn;

                for (int m = 0; m < 8; m++) {
                    vfloat16m1_t _r00 = vle16_v_f16m1(r0, vl);
                    vfloat16m1_t _r01 = vle16_v_f16m1(r0 + packn * 1, vl);
                    vfloat16m1_t _r02 = vle16_v_f16m1(r0 + packn * 2, vl);
                    vfloat16m1_t _r03 = vle16_v_f16m1(r0 + packn * 3, vl);
                    vfloat16m1_t _r04 = vle16_v_f16m1(r0 + packn * 4, vl);
                    vfloat16m1_t _r05 = vle16_v_f16m1(r0 + packn * 5, vl);
                    vfloat16m1_t _r06 = vle16_v_f16m1(r0 + packn * 6, vl);
                    vfloat16m1_t _r07 = vle16_v_f16m1(r0 + packn * 7, vl);

                    vfloat16m1_t _tmp0m = vfmacc_vf_f16m1(vfsub_vv_f16m1(_r00, _r06, vl), 5.25f,
                                                          vfsub_vv_f16m1(_r04, _r02, vl), vl);
                    vfloat16m1_t _tmp7m = vfmacc_vf_f16m1(vfsub_vv_f16m1(_r07, _r01, vl), 5.25f,
                                                          vfsub_vv_f16m1(_r03, _r05, vl), vl);

                    vfloat16m1_t _tmp12a =
                        vfmacc_vf_f16m1(vfadd_vv_f16m1(_r02, _r06, vl), -4.25f, _r04, vl);
                    vfloat16m1_t _tmp12b =
                        vfmacc_vf_f16m1(vfadd_vv_f16m1(_r01, _r05, vl), -4.25f, _r03, vl);
                    vfloat16m1_t _tmp1m = vfadd_vv_f16m1(_tmp12a, _tmp12b, vl);
                    vfloat16m1_t _tmp2m = vfsub_vv_f16m1(_tmp12a, _tmp12b, vl);

                    vfloat16m1_t _tmp34a =
                        vfmacc_vf_f16m1(vfmacc_vf_f16m1(_r06, 0.25f, _r02, vl), -1.25f, _r04, vl);
                    vfloat16m1_t _tmp34b = vfmacc_vf_f16m1(
                        vfmacc_vf_f16m1(vfmul_vf_f16m1(_r01, 0.5f, vl), -2.5f, _r03, vl), 2.f, _r05,
                        vl);
                    vfloat16m1_t _tmp3m = vfadd_vv_f16m1(_tmp34a, _tmp34b, vl);
                    vfloat16m1_t _tmp4m = vfsub_vv_f16m1(_tmp34a, _tmp34b, vl);

                    vfloat16m1_t _tmp56a =
                        vfmacc_vf_f16m1(_r06, 4.f, vfmacc_vf_f16m1(_r02, -1.25f, _r04, vl), vl);
                    vfloat16m1_t _tmp56b = vfmacc_vf_f16m1(
                        vfmacc_vf_f16m1(vfmul_vf_f16m1(_r01, 2.f, vl), -2.5f, _r03, vl), 0.5f, _r05,
                        vl);
                    vfloat16m1_t _tmp5m = vfadd_vv_f16m1(_tmp56a, _tmp56b, vl);
                    vfloat16m1_t _tmp6m = vfsub_vv_f16m1(_tmp56a, _tmp56b, vl);

                    vse16_v_f16m1(tmp[0][m], _tmp0m, vl);
                    vse16_v_f16m1(tmp[7][m], _tmp7m, vl);
                    vse16_v_f16m1(tmp[1][m], _tmp1m, vl);
                    vse16_v_f16m1(tmp[2][m], _tmp2m, vl);
                    vse16_v_f16m1(tmp[3][m], _tmp3m, vl);
                    vse16_v_f16m1(tmp[4][m], _tmp4m, vl);
                    vse16_v_f16m1(tmp[5][m], _tmp5m, vl);
                    vse16_v_f16m1(tmp[6][m], _tmp6m, vl);

                    r0 += w * packn;
                }

                for (int m = 0; m < 8; m++) {
                    __fp16 *r0_tm0 = r0_tm;
                    __fp16 *r0_tm1 = r0_tm0 + tiles * packn;
                    __fp16 *r0_tm2 = r0_tm1 + tiles * packn;
                    __fp16 *r0_tm3 = r0_tm2 + tiles * packn;
                    __fp16 *r0_tm4 = r0_tm3 + tiles * packn;
                    __fp16 *r0_tm5 = r0_tm4 + tiles * packn;
                    __fp16 *r0_tm6 = r0_tm5 + tiles * packn;
                    __fp16 *r0_tm7 = r0_tm6 + tiles * packn;

                    vfloat16m1_t _tmp00 = vle16_v_f16m1(tmp[m][0], vl);
                    vfloat16m1_t _tmp01 = vle16_v_f16m1(tmp[m][1], vl);
                    vfloat16m1_t _tmp02 = vle16_v_f16m1(tmp[m][2], vl);
                    vfloat16m1_t _tmp03 = vle16_v_f16m1(tmp[m][3], vl);
                    vfloat16m1_t _tmp04 = vle16_v_f16m1(tmp[m][4], vl);
                    vfloat16m1_t _tmp05 = vle16_v_f16m1(tmp[m][5], vl);
                    vfloat16m1_t _tmp06 = vle16_v_f16m1(tmp[m][6], vl);
                    vfloat16m1_t _tmp07 = vle16_v_f16m1(tmp[m][7], vl);

                    vfloat16m1_t _r0tm0 = vfmacc_vf_f16m1(vfsub_vv_f16m1(_tmp00, _tmp06, vl), 5.25f,
                                                          vfsub_vv_f16m1(_tmp04, _tmp02, vl), vl);
                    vfloat16m1_t _r0tm7 = vfmacc_vf_f16m1(vfsub_vv_f16m1(_tmp07, _tmp01, vl), 5.25f,
                                                          vfsub_vv_f16m1(_tmp03, _tmp05, vl), vl);

                    vfloat16m1_t _tmp12a =
                        vfmacc_vf_f16m1(vfadd_vv_f16m1(_tmp02, _tmp06, vl), -4.25f, _tmp04, vl);
                    vfloat16m1_t _tmp12b =
                        vfmacc_vf_f16m1(vfadd_vv_f16m1(_tmp01, _tmp05, vl), -4.25f, _tmp03, vl);
                    vfloat16m1_t _r0tm1 = vfadd_vv_f16m1(_tmp12a, _tmp12b, vl);
                    vfloat16m1_t _r0tm2 = vfsub_vv_f16m1(_tmp12a, _tmp12b, vl);

                    vfloat16m1_t _tmp34a = vfmacc_vf_f16m1(
                        vfmacc_vf_f16m1(_tmp06, 0.25f, _tmp02, vl), -1.25f, _tmp04, vl);
                    vfloat16m1_t _tmp34b = vfmacc_vf_f16m1(
                        vfmacc_vf_f16m1(vfmul_vf_f16m1(_tmp01, 0.5f, vl), -2.5f, _tmp03, vl), 2.f,
                        _tmp05, vl);
                    vfloat16m1_t _r0tm3 = vfadd_vv_f16m1(_tmp34a, _tmp34b, vl);
                    vfloat16m1_t _r0tm4 = vfsub_vv_f16m1(_tmp34a, _tmp34b, vl);

                    vfloat16m1_t _tmp56a = vfmacc_vf_f16m1(
                        _tmp06, 4.f, vfmacc_vf_f16m1(_tmp02, -1.25f, _tmp04, vl), vl);
                    vfloat16m1_t _tmp56b = vfmacc_vf_f16m1(
                        vfmacc_vf_f16m1(vfmul_vf_f16m1(_tmp01, 2.f, vl), -2.5f, _tmp03, vl), 0.5f,
                        _tmp05, vl);
                    vfloat16m1_t _r0tm5 = vfadd_vv_f16m1(_tmp56a, _tmp56b, vl);
                    vfloat16m1_t _r0tm6 = vfsub_vv_f16m1(_tmp56a, _tmp56b, vl);

                    vse16_v_f16m1(r0_tm0, _r0tm0, vl);
                    vse16_v_f16m1(r0_tm7, _r0tm7, vl);
                    vse16_v_f16m1(r0_tm1, _r0tm1, vl);
                    vse16_v_f16m1(r0_tm2, _r0tm2, vl);
                    vse16_v_f16m1(r0_tm3, _r0tm3, vl);
                    vse16_v_f16m1(r0_tm4, _r0tm4, vl);
                    vse16_v_f16m1(r0_tm5, _r0tm5, vl);
                    vse16_v_f16m1(r0_tm6, _r0tm6, vl);

                    r0_tm += tiles * packn * 8;
                }
            }
        }
    }
}

// TODO: remove useless code for unsatisfactory performance
static inline void wg_b6f3s1_trans_output_pack8_fp16(const __fp16 *src, const __fp16 *bias,
                                                     __fp16 *dst, int ch, int blk_h, int blk_w)
{
    /* output transform matrix
    AT = {
        { 1  1  1   1    1    1      1    0 };
        { 0  1  -1  2   -2   1/2   -1/2   0 };
        { 0  1  1   4    4   1/4    1/4   0 };
        { 0  1  -1  8   -8   1/8   -1/8   0 };
        { 0  1  1   16  16   1/16  1/16   0 };
        { 0  1  -1  32  -32  1/32  -1/32  1 }
    };
    AT = {
        { 1  1  1   1    1   32    32   0 };
        { 0  1  -1  2   -2   16   -16   0 };
        { 0  1  1   4    4   8     8    0 };
        { 0  1  -1  8   -8   4    -4    0 };
        { 0  1  1   16  16   2     2    0 };
        { 0  1  -1  32  -32  1    -1    1 }
    };
    */
    const int packn = csrr_vlenb() / sizeof(__fp16);
    const int vl = vsetvl_e16m1(packn);
    int tiles = blk_h * blk_w;
    for (int p = 0; p + packn - 1 < ch; p += packn) {
        const __fp16 *out0_tm = src + p * 64 * tiles;    // 输出转换前/dot后 第p个channel
        __fp16 *out0 = dst + p * 6 * blk_h * 6 * blk_w;  // 转换后输出 第p个channel

        __fp16 tmp[6][8][packn];

        vfloat16m1_t _bias = bias ? vle16_v_f16m1(bias + p, vl) : vfmv_v_f_f16m1(0.0f, vl);

        for (int i = 0; i < blk_h; i++) {
            for (int j = 0; j < blk_w; j++) {
                const __fp16 *output0_tm_0 = out0_tm + (i * blk_w + j) * packn;  // 8*8 起始地址
                const __fp16 *output0_tm_1 = output0_tm_0 + tiles * packn * 1;
                const __fp16 *output0_tm_2 = output0_tm_0 + tiles * packn * 2;
                const __fp16 *output0_tm_3 = output0_tm_0 + tiles * packn * 3;
                const __fp16 *output0_tm_4 = output0_tm_0 + tiles * packn * 4;
                const __fp16 *output0_tm_5 = output0_tm_0 + tiles * packn * 5;
                const __fp16 *output0_tm_6 = output0_tm_0 + tiles * packn * 6;
                const __fp16 *output0_tm_7 = output0_tm_0 + tiles * packn * 7;

                __fp16 *output0 = out0 + (i * blk_w * 6 * 6 + j * 6) * packn;  // out 6*6 addr

                for (int m = 0; m < 8; m++) {
                    vfloat16m1_t _r00 = vle16_v_f16m1(output0_tm_0, vl);
                    vfloat16m1_t _r01 = vle16_v_f16m1(output0_tm_1, vl);
                    vfloat16m1_t _r02 = vle16_v_f16m1(output0_tm_2, vl);
                    vfloat16m1_t _r03 = vle16_v_f16m1(output0_tm_3, vl);
                    vfloat16m1_t _r04 = vle16_v_f16m1(output0_tm_4, vl);
                    vfloat16m1_t _r05 = vle16_v_f16m1(output0_tm_5, vl);
                    vfloat16m1_t _r06 = vle16_v_f16m1(output0_tm_6, vl);
                    vfloat16m1_t _r07 = vle16_v_f16m1(output0_tm_7, vl);

                    vfloat16m1_t _tmp024a = vfadd_vv_f16m1(_r01, _r02, vl);
                    vfloat16m1_t _tmp135a = vfsub_vv_f16m1(_r01, _r02, vl);

                    vfloat16m1_t _tmp024b = vfadd_vv_f16m1(_r03, _r04, vl);
                    vfloat16m1_t _tmp135b = vfsub_vv_f16m1(_r03, _r04, vl);

                    vfloat16m1_t _tmp024c = vfadd_vv_f16m1(_r05, _r06, vl);
                    vfloat16m1_t _tmp135c = vfsub_vv_f16m1(_r05, _r06, vl);

                    vfloat16m1_t _tmp0m =
                        vfadd_vv_f16m1(vfadd_vv_f16m1(_r00, _tmp024a, vl),
                                       vfmacc_vf_f16m1(_tmp024b, 32.f, _tmp024c, vl), vl);
                    vfloat16m1_t _tmp2m = vfmacc_vf_f16m1(
                        vfmacc_vf_f16m1(_tmp024a, 4.f, _tmp024b, vl), 8.f, _tmp024c, vl);
                    vfloat16m1_t _tmp4m = vfmacc_vf_f16m1(
                        vfmacc_vf_f16m1(_tmp024a, 16.f, _tmp024b, vl), 2.f, _tmp024c, vl);

                    vfloat16m1_t _tmp1m = vfmacc_vf_f16m1(
                        vfmacc_vf_f16m1(_tmp135a, 2.f, _tmp135b, vl), 16.f, _tmp135c, vl);
                    vfloat16m1_t _tmp3m = vfmacc_vf_f16m1(
                        vfmacc_vf_f16m1(_tmp135a, 8.f, _tmp135b, vl), 4.f, _tmp135c, vl);
                    vfloat16m1_t _tmp5m =
                        vfadd_vv_f16m1(vfadd_vv_f16m1(_r07, _tmp135a, vl),
                                       vfmacc_vf_f16m1(_tmp135c, 32.f, _tmp135b, vl), vl);

                    vse16_v_f16m1(tmp[0][m], _tmp0m, vl);
                    vse16_v_f16m1(tmp[2][m], _tmp2m, vl);
                    vse16_v_f16m1(tmp[4][m], _tmp4m, vl);
                    vse16_v_f16m1(tmp[1][m], _tmp1m, vl);
                    vse16_v_f16m1(tmp[3][m], _tmp3m, vl);
                    vse16_v_f16m1(tmp[5][m], _tmp5m, vl);

                    output0_tm_0 += tiles * packn * 8;
                    output0_tm_1 += tiles * packn * 8;
                    output0_tm_2 += tiles * packn * 8;
                    output0_tm_3 += tiles * packn * 8;
                    output0_tm_4 += tiles * packn * 8;
                    output0_tm_5 += tiles * packn * 8;
                    output0_tm_6 += tiles * packn * 8;
                    output0_tm_7 += tiles * packn * 8;
                }

                for (int m = 0; m < 6; m++) {
                    vfloat16m1_t _tmp00 = vle16_v_f16m1(tmp[m][0], vl);
                    vfloat16m1_t _tmp01 = vle16_v_f16m1(tmp[m][1], vl);
                    vfloat16m1_t _tmp02 = vle16_v_f16m1(tmp[m][2], vl);
                    vfloat16m1_t _tmp03 = vle16_v_f16m1(tmp[m][3], vl);
                    vfloat16m1_t _tmp04 = vle16_v_f16m1(tmp[m][4], vl);
                    vfloat16m1_t _tmp05 = vle16_v_f16m1(tmp[m][5], vl);
                    vfloat16m1_t _tmp06 = vle16_v_f16m1(tmp[m][6], vl);
                    vfloat16m1_t _tmp07 = vle16_v_f16m1(tmp[m][7], vl);

                    vfloat16m1_t _tmp024a = vfadd_vv_f16m1(_tmp01, _tmp02, vl);
                    vfloat16m1_t _tmp135a = vfsub_vv_f16m1(_tmp01, _tmp02, vl);

                    vfloat16m1_t _tmp024b = vfadd_vv_f16m1(_tmp03, _tmp04, vl);
                    vfloat16m1_t _tmp135b = vfsub_vv_f16m1(_tmp03, _tmp04, vl);

                    vfloat16m1_t _tmp024c = vfadd_vv_f16m1(_tmp05, _tmp06, vl);
                    vfloat16m1_t _tmp135c = vfsub_vv_f16m1(_tmp05, _tmp06, vl);

                    vfloat16m1_t _output00 =
                        vfadd_vv_f16m1(vfadd_vv_f16m1(_tmp00, _tmp024a, vl),
                                       vfmacc_vf_f16m1(_tmp024b, 32.f, _tmp024c, vl), vl);
                    vfloat16m1_t _output02 = vfmacc_vf_f16m1(
                        vfmacc_vf_f16m1(_tmp024a, 4.f, _tmp024b, vl), 8.f, _tmp024c, vl);
                    vfloat16m1_t _output04 = vfmacc_vf_f16m1(
                        vfmacc_vf_f16m1(_tmp024a, 16.f, _tmp024b, vl), 2.f, _tmp024c, vl);

                    vfloat16m1_t _output01 = vfmacc_vf_f16m1(
                        vfmacc_vf_f16m1(_tmp135a, 2.f, _tmp135b, vl), 16.f, _tmp135c, vl);
                    vfloat16m1_t _output03 = vfmacc_vf_f16m1(
                        vfmacc_vf_f16m1(_tmp135a, 8.f, _tmp135b, vl), 4.f, _tmp135c, vl);
                    vfloat16m1_t _output05 =
                        vfadd_vv_f16m1(vfadd_vv_f16m1(_tmp07, _tmp135a, vl),
                                       vfmacc_vf_f16m1(_tmp135c, 32.f, _tmp135b, vl), vl);

                    _output00 = vfadd_vv_f16m1(_bias, _output00, vl);
                    _output01 = vfadd_vv_f16m1(_bias, _output01, vl);
                    _output02 = vfadd_vv_f16m1(_bias, _output02, vl);
                    _output03 = vfadd_vv_f16m1(_bias, _output03, vl);
                    _output04 = vfadd_vv_f16m1(_bias, _output04, vl);
                    _output05 = vfadd_vv_f16m1(_bias, _output05, vl);

                    vse16_v_f16m1(output0, _output00, vl);
                    vse16_v_f16m1(output0 + packn * 2, _output02, vl);
                    vse16_v_f16m1(output0 + packn * 4, _output04, vl);
                    vse16_v_f16m1(output0 + packn * 1, _output01, vl);
                    vse16_v_f16m1(output0 + packn * 3, _output03, vl);
                    vse16_v_f16m1(output0 + packn * 5, _output05, vl);

                    output0 += blk_w * 6 * packn;
                }
            }
        }
    }
}

static inline void wg_b4f3s1_trans_output_pack16_fp16(const __fp16 *src, const __fp16 *bias,
                                                      __fp16 *dst, int ch, int blk_h, int blk_w)
{
    /* output transform matrix
    AT = {
        { 1  1  1   1  1   0 },
        { 0  1  -1  2  -2  0 },
        { 0  1  1   4  4   0 },
        { 0  1  -1  8  -8  1 }
    };
    */
    const int pack2n = csrr_vlenb() / sizeof(__fp16) * 2;
    const int vl = vsetvl_e16m2(pack2n);
    int tiles = blk_h * blk_w;
    for (int p = 0; p + pack2n - 1 < ch; p += pack2n) {
        const __fp16 *out0_tm = src + p * 36 * tiles;    // 输出转换前/dot后 第p个channel
        __fp16 *out0 = dst + p * 4 * blk_h * 4 * blk_w;  // 转换后输出 第p个channel

        __fp16 tmp[4][6][pack2n];

        vfloat16m2_t _bias = bias ? vle16_v_f16m2(bias + p, vl) : vfmv_v_f_f16m2(0.0f, vl);

        for (int i = 0; i < blk_h; i++) {
            for (int j = 0; j < blk_w; j++) {
                const __fp16 *output0_tm_0 = out0_tm + (i * blk_w + j) * pack2n;  // 6*6 起始地址
                const __fp16 *output0_tm_1 = output0_tm_0 + tiles * pack2n * 1;
                const __fp16 *output0_tm_2 = output0_tm_0 + tiles * pack2n * 2;
                const __fp16 *output0_tm_3 = output0_tm_0 + tiles * pack2n * 3;
                const __fp16 *output0_tm_4 = output0_tm_0 + tiles * pack2n * 4;
                const __fp16 *output0_tm_5 = output0_tm_0 + tiles * pack2n * 5;

                __fp16 *output0 = out0 + (i * blk_w * 4 * 4 + j * 4) * pack2n;  // out 4*4 addr

                for (int m = 0; m < 6; m++) {
                    vfloat16m2_t _r00 = vle16_v_f16m2(output0_tm_0, vl);
                    vfloat16m2_t _r01 = vle16_v_f16m2(output0_tm_1, vl);
                    vfloat16m2_t _r02 = vle16_v_f16m2(output0_tm_2, vl);
                    vfloat16m2_t _r03 = vle16_v_f16m2(output0_tm_3, vl);
                    vfloat16m2_t _r04 = vle16_v_f16m2(output0_tm_4, vl);
                    vfloat16m2_t _r05 = vle16_v_f16m2(output0_tm_5, vl);

                    vfloat16m2_t _tmp02a = vfadd_vv_f16m2(_r01, _r02, vl);
                    vfloat16m2_t _tmp13a = vfsub_vv_f16m2(_r01, _r02, vl);

                    vfloat16m2_t _tmp02b = vfadd_vv_f16m2(_r03, _r04, vl);
                    vfloat16m2_t _tmp13b = vfsub_vv_f16m2(_r03, _r04, vl);

                    vfloat16m2_t _tmp0m =
                        vfadd_vv_f16m2(vfadd_vv_f16m2(_r00, _tmp02a, vl), _tmp02b, vl);
                    vfloat16m2_t _tmp1m = vfmacc_vf_f16m2(_tmp13a, 2.f, _tmp13b, vl);
                    vfloat16m2_t _tmp2m = vfmacc_vf_f16m2(_tmp02a, 4.f, _tmp02b, vl);
                    vfloat16m2_t _tmp3m =
                        vfmacc_vf_f16m2(vfadd_vv_f16m2(_r05, _tmp13a, vl), 8.f, _tmp13b, vl);

                    vse16_v_f16m2(tmp[0][m], _tmp0m, vl);
                    vse16_v_f16m2(tmp[1][m], _tmp1m, vl);
                    vse16_v_f16m2(tmp[2][m], _tmp2m, vl);
                    vse16_v_f16m2(tmp[3][m], _tmp3m, vl);

                    output0_tm_0 += tiles * pack2n * 6;
                    output0_tm_1 += tiles * pack2n * 6;
                    output0_tm_2 += tiles * pack2n * 6;
                    output0_tm_3 += tiles * pack2n * 6;
                    output0_tm_4 += tiles * pack2n * 6;
                    output0_tm_5 += tiles * pack2n * 6;
                }

                for (int m = 0; m < 4; m++) {
                    vfloat16m2_t _tmp00 = vle16_v_f16m2(tmp[m][0], vl);
                    vfloat16m2_t _tmp01 = vle16_v_f16m2(tmp[m][1], vl);
                    vfloat16m2_t _tmp02 = vle16_v_f16m2(tmp[m][2], vl);
                    vfloat16m2_t _tmp03 = vle16_v_f16m2(tmp[m][3], vl);
                    vfloat16m2_t _tmp04 = vle16_v_f16m2(tmp[m][4], vl);
                    vfloat16m2_t _tmp05 = vle16_v_f16m2(tmp[m][5], vl);

                    vfloat16m2_t _tmp02a = vfadd_vv_f16m2(_tmp01, _tmp02, vl);
                    vfloat16m2_t _tmp13a = vfsub_vv_f16m2(_tmp01, _tmp02, vl);

                    vfloat16m2_t _tmp02b = vfadd_vv_f16m2(_tmp03, _tmp04, vl);
                    vfloat16m2_t _tmp13b = vfsub_vv_f16m2(_tmp03, _tmp04, vl);

                    vfloat16m2_t _out00 = vfadd_vv_f16m2(
                        _bias, vfadd_vv_f16m2(vfadd_vv_f16m2(_tmp00, _tmp02a, vl), _tmp02b, vl),
                        vl);
                    vfloat16m2_t _out01 =
                        vfadd_vv_f16m2(_bias, vfmacc_vf_f16m2(_tmp13a, 2.f, _tmp13b, vl), vl);
                    vfloat16m2_t _out02 =
                        vfadd_vv_f16m2(_bias, vfmacc_vf_f16m2(_tmp02a, 4.f, _tmp02b, vl), vl);
                    vfloat16m2_t _out03 = vfadd_vv_f16m2(
                        _bias,
                        vfmacc_vf_f16m2(vfadd_vv_f16m2(_tmp05, _tmp13a, vl), 8.f, _tmp13b, vl), vl);

                    vse16_v_f16m2(output0, _out00, vl);
                    vse16_v_f16m2(output0 + pack2n * 1, _out01, vl);
                    vse16_v_f16m2(output0 + pack2n * 2, _out02, vl);
                    vse16_v_f16m2(output0 + pack2n * 3, _out03, vl);

                    output0 += blk_w * 4 * pack2n;
                }
            }
        }
    }
}

static inline void wg_bxf3s1_reorder_input_tile8_fp16(const __fp16 *src, __fp16 *dst, int ch,
                                                      int tiles, int area)
{
    const int packn = csrr_vlenb() / sizeof(__fp16);
    const int vl = vsetvl_e16m1(packn);
    for (int r = 0; r < area; r++) {
        __fp16 *img_tm2 = dst + r * tiles * ch;  // input_tm2 r channel data

        int t = 0;
        for (; t + 7 < tiles; t += 8) {
            const __fp16 *tm1 = src;
            tm1 += (r * tiles + t) * packn;
            for (int q = 0; q < ch / packn; q++) {
                vfloat16m1_t _tmp0 = vle16_v_f16m1(tm1, vl);
                vfloat16m1_t _tmp1 = vle16_v_f16m1(tm1 + packn * 1, vl);
                vfloat16m1_t _tmp2 = vle16_v_f16m1(tm1 + packn * 2, vl);
                vfloat16m1_t _tmp3 = vle16_v_f16m1(tm1 + packn * 3, vl);
                vfloat16m1_t _tmp4 = vle16_v_f16m1(tm1 + packn * 4, vl);
                vfloat16m1_t _tmp5 = vle16_v_f16m1(tm1 + packn * 5, vl);
                vfloat16m1_t _tmp6 = vle16_v_f16m1(tm1 + packn * 6, vl);
                vfloat16m1_t _tmp7 = vle16_v_f16m1(tm1 + packn * 7, vl);

                vsseg8e16_v_f16m1(img_tm2, _tmp0, _tmp1, _tmp2, _tmp3, _tmp4, _tmp5, _tmp6, _tmp7,
                                  vl);
                tm1 += area * tiles * packn;
                img_tm2 += 8 * packn;
            }
        }
        for (; t + 3 < tiles; t += 4) {
            const __fp16 *tm1 = src;
            tm1 += (r * tiles + t) * packn;
            for (int q = 0; q < ch / packn; q++) {
                vfloat16m1_t _tmp0 = vle16_v_f16m1(tm1, vl);
                vfloat16m1_t _tmp1 = vle16_v_f16m1(tm1 + packn * 1, vl);
                vfloat16m1_t _tmp2 = vle16_v_f16m1(tm1 + packn * 2, vl);
                vfloat16m1_t _tmp3 = vle16_v_f16m1(tm1 + packn * 3, vl);

                vsseg4e16_v_f16m1(img_tm2, _tmp0, _tmp1, _tmp2, _tmp3, vl);
                tm1 += area * tiles * packn;
                img_tm2 += 4 * packn;
            }
        }
        for (; t + 1 < tiles; t += 2) {
            const __fp16 *tm1 = src;
            tm1 += (r * tiles + t) * packn;
            for (int q = 0; q < ch / packn; q++) {
                vfloat16m1_t _tmp0 = vle16_v_f16m1(tm1, vl);
                vfloat16m1_t _tmp1 = vle16_v_f16m1(tm1 + packn * 1, vl);

                vsseg2e16_v_f16m1(img_tm2, _tmp0, _tmp1, vl);
                tm1 += area * tiles * packn;
                img_tm2 += 2 * packn;
            }
        }
        for (; t < tiles; t++) {
            const __fp16 *tm1 = src;
            tm1 += (r * tiles + t) * packn;
            for (int q = 0; q < ch / packn; q++) {
                vfloat16m1_t _tmp0 = vle16_v_f16m1(tm1, vl);

                vse16_v_f16m1(img_tm2, _tmp0, vl);
                tm1 += area * tiles * packn;
                img_tm2 += 1 * packn;
            }
        }
    }
}

static inline void wg_bxf3s1_batch_gemm_m16n8_fp16(const __fp16 *input, const __fp16 *kernel,
                                                   __fp16 *output, int in_ch, int out_ch, int tiles,
                                                   int area)
{
    for (int p = 0; p + 15 < out_ch; p += 16) {
        __fp16 *output0_tm = output + p * area * tiles;        // 8 channel dot output
        const __fp16 *kernel0_tm = kernel + p * area * in_ch;  // 8 channel kernel

        for (int r = 0; r < area; r++) {
            const __fp16 *img0 = input + r * tiles * in_ch;  // img_tm2 第r个channel

            int t = 0;
            for (; t + 7 < tiles; t += 8) {
                const __fp16 *k0 = kernel0_tm + r * in_ch * 16;

                asm volatile(
                    "li             t0, 16\n\t"
                    "vsetvli        zero, t0, e16, m2\n\t"
                    "srai           t0, %[inch], 1\n\t"  // t0 = in_c / 2

                    "vmv.v.x        v16, zero\n\t"
                    "vmv.v.x        v18, zero\n\t"
                    "vmv.v.x        v20, zero\n\t"
                    "vmv.v.x        v22, zero\n\t"
                    "vmv.v.x        v24, zero\n\t"
                    "vmv.v.x        v26, zero\n\t"
                    "vmv.v.x        v28, zero\n\t"
                    "vmv.v.x        v30, zero\n\t"  // clear

                    // pre-load kernel matrix
                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 32\n\t"  // kernel_ptr += 16

                    // pre-load input matrix
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"
                    "flh            fa2, 4(%[input_ptr])\n\t"
                    "flh            fa3, 6(%[input_ptr])\n\t"

                    "1:\n\t"  // m8n8k2
                    "vle16.v        v4, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 32\n\t"  // kernel_ptr += 16

                    "vfmacc.vf      v16, fa0, v2\n\t"
                    "flh            ft0, 8(%[input_ptr])\n\t"
                    "vfmacc.vf      v18, fa1, v2\n\t"
                    "flh            ft1, 10(%[input_ptr])\n\t"
                    "vfmacc.vf      v20, fa2, v2\n\t"
                    "flh            ft2, 12(%[input_ptr])\n\t"
                    "vfmacc.vf      v22, fa3, v2\n\t"
                    "flh            ft3, 14(%[input_ptr])\n\t"
                    "vfmacc.vf      v24, ft0, v2\n\t"
                    "flh            fa0, 16(%[input_ptr])\n\t"
                    "vfmacc.vf      v26, ft1, v2\n\t"
                    "flh            fa1, 18(%[input_ptr])\n\t"
                    "vfmacc.vf      v28, ft2, v2\n\t"
                    "flh            fa2, 20(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, ft3, v2\n\t"
                    "flh            fa3, 22(%[input_ptr])\n\t"

                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 32\n\t"  // kernel_ptr += 16

                    "vfmacc.vf      v16, fa0, v4\n\t"
                    "flh            ft0, 24(%[input_ptr])\n\t"
                    "vfmacc.vf      v18, fa1, v4\n\t"
                    "flh            ft1, 26(%[input_ptr])\n\t"
                    "vfmacc.vf      v20, fa2, v4\n\t"
                    "flh            ft2, 28(%[input_ptr])\n\t"
                    "vfmacc.vf      v22, fa3, v4\n\t"
                    "flh            ft3, 30(%[input_ptr])\n\t"
                    "addi           %[input_ptr], %[input_ptr], 32\n\t"  // input_ptr += 16
                    "vfmacc.vf      v24, ft0, v4\n\t"
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "vfmacc.vf      v26, ft1, v4\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"
                    "vfmacc.vf      v28, ft2, v4\n\t"
                    "flh            fa2, 4(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, ft3, v4\n\t"
                    "flh            fa3, 6(%[input_ptr])\n\t"

                    "addi           t0, t0, -1\n\t"
                    "bnez           t0, 1b\n\t"

                    "addi           %[kernel_ptr], %[kernel_ptr], -32\n\t"  // kernel_ptr -= 16

                    "vse16.v        v16, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 32\n\t"
                    "vse16.v        v18, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 32\n\t"
                    "vse16.v        v20, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 32\n\t"
                    "vse16.v        v22, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 32\n\t"
                    "vse16.v        v24, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 32\n\t"
                    "vse16.v        v26, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 32\n\t"
                    "vse16.v        v28, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 32\n\t"
                    "vse16.v        v30, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 32\n\t"

                    : [input_ptr] "+r"(img0), [kernel_ptr] "+r"(k0), [output_ptr] "+r"(output0_tm)
                    : [inch] "r"(in_ch)
                    : "cc", "memory", "v2", "v3", "v4", "v5", "v16", "v17", "v18", "v19", "v20",
                      "v21", "v22", "v23", "v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31",
                      "fa0", "fa1", "fa2", "fa3", "ft0", "ft1", "ft2", "ft3", "t0");
            }
            for (; t + 3 < tiles; t += 4) {
                const __fp16 *k0 = kernel0_tm + r * in_ch * 16;

                asm volatile(
                    "li             t0, 16\n\t"
                    "vsetvli        zero, t0, e16, m2\n\t"
                    "srai           t0, %[inch], 1\n\t"  // t0 = in_c / 2

                    "vmv.v.x        v24, zero\n\t"
                    "vmv.v.x        v26, zero\n\t"
                    "vmv.v.x        v28, zero\n\t"
                    "vmv.v.x        v30, zero\n\t"  // clear

                    // pre-load kernel matrix
                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 32\n\t"  // kernel_ptr += 16

                    // pre-load input matrix
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"
                    "flh            fa2, 4(%[input_ptr])\n\t"
                    "flh            fa3, 6(%[input_ptr])\n\t"

                    "1:\n\t"  // m8n8k2
                    "vle16.v        v4, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 32\n\t"  // kernel_ptr += 16

                    "vfmacc.vf      v24, fa0, v2\n\t"
                    "flh            ft0, 8(%[input_ptr])\n\t"
                    "vfmacc.vf      v26, fa1, v2\n\t"
                    "flh            ft1, 10(%[input_ptr])\n\t"
                    "vfmacc.vf      v28, fa2, v2\n\t"
                    "flh            ft2, 12(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, fa3, v2\n\t"
                    "flh            ft3, 14(%[input_ptr])\n\t"
                    "addi           %[input_ptr], %[input_ptr], 16\n\t"  // input_ptr += 8

                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 32\n\t"  // kernel_ptr += 16

                    "vfmacc.vf      v24, ft0, v4\n\t"
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "vfmacc.vf      v26, ft1, v4\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"
                    "vfmacc.vf      v28, ft2, v4\n\t"
                    "flh            fa2, 4(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, ft3, v4\n\t"
                    "flh            fa3, 6(%[input_ptr])\n\t"

                    "addi           t0, t0, -1\n\t"
                    "bnez           t0, 1b\n\t"

                    "addi           %[kernel_ptr], %[kernel_ptr], -32\n\t"  // kernel_ptr -= 16

                    "vse16.v        v24, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 32\n\t"
                    "vse16.v        v26, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 32\n\t"
                    "vse16.v        v28, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 32\n\t"
                    "vse16.v        v30, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 32\n\t"

                    : [input_ptr] "+r"(img0), [kernel_ptr] "+r"(k0), [output_ptr] "+r"(output0_tm)
                    : [inch] "r"(in_ch)
                    : "cc", "memory", "v2", "v3", "v4", "v5", "v24", "v25", "v26", "v27", "v28",
                      "v29", "v30", "v31", "fa0", "fa1", "fa2", "fa3", "ft0", "ft1", "ft2", "ft3",
                      "t0");
            }
            for (; t + 1 < tiles; t += 2) {
                const __fp16 *k0 = kernel0_tm + r * in_ch * 16;

                asm volatile(
                    "li             t0, 16\n\t"
                    "vsetvli        zero, t0, e16, m2\n\t"
                    "srai           t0, %[inch], 1\n\t"  // t0 = in_c / 2

                    "vmv.v.x        v28, zero\n\t"
                    "vmv.v.x        v30, zero\n\t"  // clear

                    // pre-load kernel matrix
                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 32\n\t"  // kernel_ptr += 16

                    // pre-load input matrix
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"

                    "1:\n\t"  // m8n8k2
                    "vle16.v        v4, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 32\n\t"  // kernel_ptr += 16

                    "vfmacc.vf      v28, fa0, v2\n\t"
                    "flh            ft0, 4(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, fa1, v2\n\t"
                    "flh            ft1, 6(%[input_ptr])\n\t"
                    "addi           %[input_ptr], %[input_ptr], 8\n\t"  // input_ptr += 4

                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 32\n\t"  // kernel_ptr += 16

                    "vfmacc.vf      v28, ft0, v4\n\t"
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, ft1, v4\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"

                    "addi           t0, t0, -1\n\t"
                    "bnez           t0, 1b\n\t"

                    "addi           %[kernel_ptr], %[kernel_ptr], -32\n\t"  // kernel_ptr -= 16

                    "vse16.v        v28, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 32\n\t"
                    "vse16.v        v30, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 32\n\t"

                    : [input_ptr] "+r"(img0), [kernel_ptr] "+r"(k0), [output_ptr] "+r"(output0_tm)
                    : [inch] "r"(in_ch)
                    : "cc", "memory", "v2", "v3", "v4", "v5", "v28", "v29", "v30", "v31", "fa0",
                      "fa1", "ft0", "ft1", "t0");
            }
            for (; t < tiles; t++) {
                const __fp16 *k0 = kernel0_tm + r * in_ch * 16;

                asm volatile(
                    "li             t0, 16\n\t"
                    "vsetvli        zero, t0, e16, m2\n\t"
                    "srai           t0, %[inch], 1\n\t"  // t0 = in_c / 2

                    "vmv.v.x        v30, zero\n\t"  // clear

                    // pre-load kernel matrix
                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 32\n\t"  // kernel_ptr += 16

                    // pre-load input matrix
                    "flh            fa0, 0(%[input_ptr])\n\t"

                    "1:\n\t"  // m8n8k2
                    "vle16.v        v4, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 32\n\t"  // kernel_ptr += 16

                    "vfmacc.vf      v30, fa0, v2\n\t"
                    "flh            ft0, 2(%[input_ptr])\n\t"
                    "addi           %[input_ptr], %[input_ptr], 4\n\t"  // input_ptr += 2

                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 32\n\t"  // kernel_ptr += 16

                    "vfmacc.vf      v30, ft0, v4\n\t"
                    "flh            fa0, 0(%[input_ptr])\n\t"

                    "addi           t0, t0, -1\n\t"
                    "bnez           t0, 1b\n\t"

                    "addi           %[kernel_ptr], %[kernel_ptr], -32\n\t"  // kernel_ptr -= 16

                    "vse16.v        v30, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 32\n\t"

                    : [input_ptr] "+r"(img0), [kernel_ptr] "+r"(k0), [output_ptr] "+r"(output0_tm)
                    : [inch] "r"(in_ch)
                    : "cc", "memory", "v2", "v3", "v4", "v5", "v30", "v31", "fa0", "ft0", "t0");
            }
        }
    }
}

static inline void wg_bxf3s1_batch_gemm_m32n8_fp16_v256(const __fp16 *input, const __fp16 *kernel,
                                                        __fp16 *output, int in_ch, int out_ch,
                                                        int tiles, int area)
{
    for (int p = 0; p + 31 < out_ch; p += 32) {
        __fp16 *output0_tm = output + p * area * tiles;        // 8 channel dot output
        const __fp16 *kernel0_tm = kernel + p * area * in_ch;  // 8 channel kernel

        for (int r = 0; r < area; r++) {
            const __fp16 *img0 = input + r * tiles * in_ch;  // img_tm2 第r个channel

            int t = 0;
            for (; t + 7 < tiles; t += 8) {
                const __fp16 *k0 = kernel0_tm + r * in_ch * 32;

                asm volatile(
                    "li             t0, 32\n\t"
                    "vsetvli        zero, t0, e16, m2\n\t"
                    "srai           t0, %[inch], 1\n\t"  // t0 = in_c / 2

                    "vmv.v.x        v16, zero\n\t"
                    "vmv.v.x        v18, zero\n\t"
                    "vmv.v.x        v20, zero\n\t"
                    "vmv.v.x        v22, zero\n\t"
                    "vmv.v.x        v24, zero\n\t"
                    "vmv.v.x        v26, zero\n\t"
                    "vmv.v.x        v28, zero\n\t"
                    "vmv.v.x        v30, zero\n\t"  // clear

                    // pre-load kernel matrix
                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 64\n\t"  // kernel_ptr += 32

                    // pre-load input matrix
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"
                    "flh            fa2, 4(%[input_ptr])\n\t"
                    "flh            fa3, 6(%[input_ptr])\n\t"

                    "1:\n\t"  // m8n8k2
                    "vle16.v        v4, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 64\n\t"  // kernel_ptr += 32

                    "vfmacc.vf      v16, fa0, v2\n\t"
                    "flh            ft0, 8(%[input_ptr])\n\t"
                    "vfmacc.vf      v18, fa1, v2\n\t"
                    "flh            ft1, 10(%[input_ptr])\n\t"
                    "vfmacc.vf      v20, fa2, v2\n\t"
                    "flh            ft2, 12(%[input_ptr])\n\t"
                    "vfmacc.vf      v22, fa3, v2\n\t"
                    "flh            ft3, 14(%[input_ptr])\n\t"
                    "vfmacc.vf      v24, ft0, v2\n\t"
                    "flh            fa0, 16(%[input_ptr])\n\t"
                    "vfmacc.vf      v26, ft1, v2\n\t"
                    "flh            fa1, 18(%[input_ptr])\n\t"
                    "vfmacc.vf      v28, ft2, v2\n\t"
                    "flh            fa2, 20(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, ft3, v2\n\t"
                    "flh            fa3, 22(%[input_ptr])\n\t"

                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 64\n\t"  // kernel_ptr += 32

                    "vfmacc.vf      v16, fa0, v4\n\t"
                    "flh            ft0, 24(%[input_ptr])\n\t"
                    "vfmacc.vf      v18, fa1, v4\n\t"
                    "flh            ft1, 26(%[input_ptr])\n\t"
                    "vfmacc.vf      v20, fa2, v4\n\t"
                    "flh            ft2, 28(%[input_ptr])\n\t"
                    "vfmacc.vf      v22, fa3, v4\n\t"
                    "flh            ft3, 30(%[input_ptr])\n\t"
                    "addi           %[input_ptr], %[input_ptr], 32\n\t"  // input_ptr += 16
                    "vfmacc.vf      v24, ft0, v4\n\t"
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "vfmacc.vf      v26, ft1, v4\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"
                    "vfmacc.vf      v28, ft2, v4\n\t"
                    "flh            fa2, 4(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, ft3, v4\n\t"
                    "flh            fa3, 6(%[input_ptr])\n\t"

                    "addi           t0, t0, -1\n\t"
                    "bnez           t0, 1b\n\t"

                    "addi           %[kernel_ptr], %[kernel_ptr], -64\n\t"  // kernel_ptr -= 32

                    "vse16.v        v16, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 64\n\t"
                    "vse16.v        v18, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 64\n\t"
                    "vse16.v        v20, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 64\n\t"
                    "vse16.v        v22, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 64\n\t"
                    "vse16.v        v24, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 64\n\t"
                    "vse16.v        v26, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 64\n\t"
                    "vse16.v        v28, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 64\n\t"
                    "vse16.v        v30, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 64\n\t"

                    : [input_ptr] "+r"(img0), [kernel_ptr] "+r"(k0), [output_ptr] "+r"(output0_tm)
                    : [inch] "r"(in_ch)
                    : "cc", "memory", "v2", "v3", "v4", "v5", "v16", "v17", "v18", "v19", "v20",
                      "v21", "v22", "v23", "v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31",
                      "fa0", "fa1", "fa2", "fa3", "ft0", "ft1", "ft2", "ft3", "t0");
            }
            for (; t + 3 < tiles; t += 4) {
                const __fp16 *k0 = kernel0_tm + r * in_ch * 32;

                asm volatile(
                    "li             t0, 32\n\t"
                    "vsetvli        zero, t0, e16, m2\n\t"
                    "srai           t0, %[inch], 1\n\t"  // t0 = in_c / 2

                    "vmv.v.x        v24, zero\n\t"
                    "vmv.v.x        v26, zero\n\t"
                    "vmv.v.x        v28, zero\n\t"
                    "vmv.v.x        v30, zero\n\t"  // clear

                    // pre-load kernel matrix
                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 64\n\t"  // kernel_ptr += 32

                    // pre-load input matrix
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"
                    "flh            fa2, 4(%[input_ptr])\n\t"
                    "flh            fa3, 6(%[input_ptr])\n\t"

                    "1:\n\t"  // m8n8k2
                    "vle16.v        v4, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 64\n\t"  // kernel_ptr += 32

                    "vfmacc.vf      v24, fa0, v2\n\t"
                    "flh            ft0, 8(%[input_ptr])\n\t"
                    "vfmacc.vf      v26, fa1, v2\n\t"
                    "flh            ft1, 10(%[input_ptr])\n\t"
                    "vfmacc.vf      v28, fa2, v2\n\t"
                    "flh            ft2, 12(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, fa3, v2\n\t"
                    "flh            ft3, 14(%[input_ptr])\n\t"
                    "addi           %[input_ptr], %[input_ptr], 16\n\t"  // input_ptr += 8

                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 64\n\t"  // kernel_ptr += 32

                    "vfmacc.vf      v24, ft0, v4\n\t"
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "vfmacc.vf      v26, ft1, v4\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"
                    "vfmacc.vf      v28, ft2, v4\n\t"
                    "flh            fa2, 4(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, ft3, v4\n\t"
                    "flh            fa3, 6(%[input_ptr])\n\t"

                    "addi           t0, t0, -1\n\t"
                    "bnez           t0, 1b\n\t"

                    "addi           %[kernel_ptr], %[kernel_ptr], -64\n\t"  // kernel_ptr -= 32

                    "vse16.v        v24, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 64\n\t"
                    "vse16.v        v26, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 64\n\t"
                    "vse16.v        v28, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 64\n\t"
                    "vse16.v        v30, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 64\n\t"

                    : [input_ptr] "+r"(img0), [kernel_ptr] "+r"(k0), [output_ptr] "+r"(output0_tm)
                    : [inch] "r"(in_ch)
                    : "cc", "memory", "v2", "v3", "v4", "v5", "v24", "v25", "v26", "v27", "v28",
                      "v29", "v30", "v31", "fa0", "fa1", "fa2", "fa3", "ft0", "ft1", "ft2", "ft3",
                      "t0");
            }
            for (; t + 1 < tiles; t += 2) {
                const __fp16 *k0 = kernel0_tm + r * in_ch * 32;

                asm volatile(
                    "li             t0, 32\n\t"
                    "vsetvli        zero, t0, e16, m2\n\t"
                    "srai           t0, %[inch], 1\n\t"  // t0 = in_c / 2

                    "vmv.v.x        v28, zero\n\t"
                    "vmv.v.x        v30, zero\n\t"  // clear

                    // pre-load kernel matrix
                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 64\n\t"  // kernel_ptr += 32

                    // pre-load input matrix
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"

                    "1:\n\t"  // m8n8k2
                    "vle16.v        v4, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 64\n\t"  // kernel_ptr += 32

                    "vfmacc.vf      v28, fa0, v2\n\t"
                    "flh            ft0, 4(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, fa1, v2\n\t"
                    "flh            ft1, 6(%[input_ptr])\n\t"
                    "addi           %[input_ptr], %[input_ptr], 8\n\t"  // input_ptr += 4

                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 64\n\t"  // kernel_ptr += 32

                    "vfmacc.vf      v28, ft0, v4\n\t"
                    "flh            fa0, 0(%[input_ptr])\n\t"
                    "vfmacc.vf      v30, ft1, v4\n\t"
                    "flh            fa1, 2(%[input_ptr])\n\t"

                    "addi           t0, t0, -1\n\t"
                    "bnez           t0, 1b\n\t"

                    "addi           %[kernel_ptr], %[kernel_ptr], -64\n\t"  // kernel_ptr -= 32

                    "vse16.v        v28, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 64\n\t"
                    "vse16.v        v30, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 64\n\t"

                    : [input_ptr] "+r"(img0), [kernel_ptr] "+r"(k0), [output_ptr] "+r"(output0_tm)
                    : [inch] "r"(in_ch)
                    : "cc", "memory", "v2", "v3", "v4", "v5", "v28", "v29", "v30", "v31", "fa0",
                      "fa1", "ft0", "ft1", "t0");
            }
            for (; t < tiles; t++) {
                const __fp16 *k0 = kernel0_tm + r * in_ch * 32;

                asm volatile(
                    "li             t0, 32\n\t"
                    "vsetvli        zero, t0, e16, m2\n\t"
                    "srai           t0, %[inch], 1\n\t"  // t0 = in_c / 2

                    "vmv.v.x        v30, zero\n\t"  // clear

                    // pre-load kernel matrix
                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 64\n\t"  // kernel_ptr += 32

                    // pre-load input matrix
                    "flh            fa0, 0(%[input_ptr])\n\t"

                    "1:\n\t"  // m8n8k2
                    "vle16.v        v4, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 64\n\t"  // kernel_ptr += 32

                    "vfmacc.vf      v30, fa0, v2\n\t"
                    "flh            ft0, 2(%[input_ptr])\n\t"
                    "addi           %[input_ptr], %[input_ptr], 4\n\t"  // input_ptr += 2

                    "vle16.v        v2, (%[kernel_ptr])\n\t"
                    "addi           %[kernel_ptr], %[kernel_ptr], 64\n\t"  // kernel_ptr += 32

                    "vfmacc.vf      v30, ft0, v4\n\t"
                    "flh            fa0, 0(%[input_ptr])\n\t"

                    "addi           t0, t0, -1\n\t"
                    "bnez           t0, 1b\n\t"

                    "addi           %[kernel_ptr], %[kernel_ptr], -64\n\t"  // kernel_ptr -= 32

                    "vse16.v        v30, (%[output_ptr])\n\t"
                    "addi           %[output_ptr], %[output_ptr], 64\n\t"

                    : [input_ptr] "+r"(img0), [kernel_ptr] "+r"(k0), [output_ptr] "+r"(output0_tm)
                    : [inch] "r"(in_ch)
                    : "cc", "memory", "v2", "v3", "v4", "v5", "v30", "v31", "fa0", "ft0", "t0");
            }
        }
    }
}

static inline void wg_b6f3s1_trans_output_pack16_fp16(const __fp16 *src, const __fp16 *bias,
                                                      __fp16 *dst, int ch, int blk_h, int blk_w)
{
    /* output transform matrix
    AT = {
        { 1  1  1   1    1    1      1    0 };
        { 0  1  -1  2   -2   1/2   -1/2   0 };
        { 0  1  1   4    4   1/4    1/4   0 };
        { 0  1  -1  8   -8   1/8   -1/8   0 };
        { 0  1  1   16  16   1/16  1/16   0 };
        { 0  1  -1  32  -32  1/32  -1/32  1 }
    };
    AT = {
        { 1  1  1   1    1   32    32   0 };
        { 0  1  -1  2   -2   16   -16   0 };
        { 0  1  1   4    4   8     8    0 };
        { 0  1  -1  8   -8   4    -4    0 };
        { 0  1  1   16  16   2     2    0 };
        { 0  1  -1  32  -32  1    -1    1 }
    };
    */
    const int pack2n = csrr_vlenb() / sizeof(__fp16) * 2;
    const int vl = vsetvl_e16m2(pack2n);
    int tiles = blk_h * blk_w;
    for (int p = 0; p + pack2n - 1 < ch; p += pack2n) {
        const __fp16 *out0_tm = src + p * 64 * tiles;    // 输出转换前/dot后 第p个channel
        __fp16 *out0 = dst + p * 6 * blk_h * 6 * blk_w;  // 转换后输出 第p个channel

        __fp16 tmp[6][8][pack2n];

        vfloat16m2_t _bias = bias ? vle16_v_f16m2(bias + p, vl) : vfmv_v_f_f16m2(0.0f, vl);

        for (int i = 0; i < blk_h; i++) {
            for (int j = 0; j < blk_w; j++) {
                const __fp16 *output0_tm_0 = out0_tm + (i * blk_w + j) * pack2n;  // 8*8 起始地址
                const __fp16 *output0_tm_1 = output0_tm_0 + tiles * pack2n * 1;
                const __fp16 *output0_tm_2 = output0_tm_0 + tiles * pack2n * 2;
                const __fp16 *output0_tm_3 = output0_tm_0 + tiles * pack2n * 3;
                const __fp16 *output0_tm_4 = output0_tm_0 + tiles * pack2n * 4;
                const __fp16 *output0_tm_5 = output0_tm_0 + tiles * pack2n * 5;
                const __fp16 *output0_tm_6 = output0_tm_0 + tiles * pack2n * 6;
                const __fp16 *output0_tm_7 = output0_tm_0 + tiles * pack2n * 7;

                __fp16 *output0 = out0 + (i * blk_w * 6 * 6 + j * 6) * pack2n;  // out 6*6 addr

                for (int m = 0; m < 8; m++) {
                    vfloat16m2_t _r00 = vle16_v_f16m2(output0_tm_0, vl);
                    vfloat16m2_t _r01 = vle16_v_f16m2(output0_tm_1, vl);
                    vfloat16m2_t _r02 = vle16_v_f16m2(output0_tm_2, vl);
                    vfloat16m2_t _r03 = vle16_v_f16m2(output0_tm_3, vl);
                    vfloat16m2_t _r04 = vle16_v_f16m2(output0_tm_4, vl);
                    vfloat16m2_t _r05 = vle16_v_f16m2(output0_tm_5, vl);
                    vfloat16m2_t _r06 = vle16_v_f16m2(output0_tm_6, vl);
                    vfloat16m2_t _r07 = vle16_v_f16m2(output0_tm_7, vl);

                    vfloat16m2_t _tmp024a = vfadd_vv_f16m2(_r01, _r02, vl);
                    vfloat16m2_t _tmp135a = vfsub_vv_f16m2(_r01, _r02, vl);

                    vfloat16m2_t _tmp024b = vfadd_vv_f16m2(_r03, _r04, vl);
                    vfloat16m2_t _tmp135b = vfsub_vv_f16m2(_r03, _r04, vl);

                    vfloat16m2_t _tmp024c = vfadd_vv_f16m2(_r05, _r06, vl);
                    vfloat16m2_t _tmp135c = vfsub_vv_f16m2(_r05, _r06, vl);

                    vfloat16m2_t _tmp0m =
                        vfadd_vv_f16m2(vfadd_vv_f16m2(_r00, _tmp024a, vl),
                                       vfmacc_vf_f16m2(_tmp024b, 32.f, _tmp024c, vl), vl);
                    vfloat16m2_t _tmp2m = vfmacc_vf_f16m2(
                        vfmacc_vf_f16m2(_tmp024a, 4.f, _tmp024b, vl), 8.f, _tmp024c, vl);
                    vfloat16m2_t _tmp4m = vfmacc_vf_f16m2(
                        vfmacc_vf_f16m2(_tmp024a, 16.f, _tmp024b, vl), 2.f, _tmp024c, vl);

                    vfloat16m2_t _tmp1m = vfmacc_vf_f16m2(
                        vfmacc_vf_f16m2(_tmp135a, 2.f, _tmp135b, vl), 16.f, _tmp135c, vl);
                    vfloat16m2_t _tmp3m = vfmacc_vf_f16m2(
                        vfmacc_vf_f16m2(_tmp135a, 8.f, _tmp135b, vl), 4.f, _tmp135c, vl);
                    vfloat16m2_t _tmp5m =
                        vfadd_vv_f16m2(vfadd_vv_f16m2(_r07, _tmp135a, vl),
                                       vfmacc_vf_f16m2(_tmp135c, 32.f, _tmp135b, vl), vl);

                    vse16_v_f16m2(tmp[0][m], _tmp0m, vl);
                    vse16_v_f16m2(tmp[2][m], _tmp2m, vl);
                    vse16_v_f16m2(tmp[4][m], _tmp4m, vl);
                    vse16_v_f16m2(tmp[1][m], _tmp1m, vl);
                    vse16_v_f16m2(tmp[3][m], _tmp3m, vl);
                    vse16_v_f16m2(tmp[5][m], _tmp5m, vl);

                    output0_tm_0 += tiles * pack2n * 8;
                    output0_tm_1 += tiles * pack2n * 8;
                    output0_tm_2 += tiles * pack2n * 8;
                    output0_tm_3 += tiles * pack2n * 8;
                    output0_tm_4 += tiles * pack2n * 8;
                    output0_tm_5 += tiles * pack2n * 8;
                    output0_tm_6 += tiles * pack2n * 8;
                    output0_tm_7 += tiles * pack2n * 8;
                }

                for (int m = 0; m < 6; m++) {
                    vfloat16m2_t _tmp00 = vle16_v_f16m2(tmp[m][0], vl);
                    vfloat16m2_t _tmp01 = vle16_v_f16m2(tmp[m][1], vl);
                    vfloat16m2_t _tmp02 = vle16_v_f16m2(tmp[m][2], vl);
                    vfloat16m2_t _tmp03 = vle16_v_f16m2(tmp[m][3], vl);
                    vfloat16m2_t _tmp04 = vle16_v_f16m2(tmp[m][4], vl);
                    vfloat16m2_t _tmp05 = vle16_v_f16m2(tmp[m][5], vl);
                    vfloat16m2_t _tmp06 = vle16_v_f16m2(tmp[m][6], vl);
                    vfloat16m2_t _tmp07 = vle16_v_f16m2(tmp[m][7], vl);

                    vfloat16m2_t _tmp024a = vfadd_vv_f16m2(_tmp01, _tmp02, vl);
                    vfloat16m2_t _tmp135a = vfsub_vv_f16m2(_tmp01, _tmp02, vl);

                    vfloat16m2_t _tmp024b = vfadd_vv_f16m2(_tmp03, _tmp04, vl);
                    vfloat16m2_t _tmp135b = vfsub_vv_f16m2(_tmp03, _tmp04, vl);

                    vfloat16m2_t _tmp024c = vfadd_vv_f16m2(_tmp05, _tmp06, vl);
                    vfloat16m2_t _tmp135c = vfsub_vv_f16m2(_tmp05, _tmp06, vl);

                    vfloat16m2_t _output00 =
                        vfadd_vv_f16m2(vfadd_vv_f16m2(_tmp00, _tmp024a, vl),
                                       vfmacc_vf_f16m2(_tmp024b, 32.f, _tmp024c, vl), vl);
                    vfloat16m2_t _output02 = vfmacc_vf_f16m2(
                        vfmacc_vf_f16m2(_tmp024a, 4.f, _tmp024b, vl), 8.f, _tmp024c, vl);
                    vfloat16m2_t _output04 = vfmacc_vf_f16m2(
                        vfmacc_vf_f16m2(_tmp024a, 16.f, _tmp024b, vl), 2.f, _tmp024c, vl);

                    vfloat16m2_t _output01 = vfmacc_vf_f16m2(
                        vfmacc_vf_f16m2(_tmp135a, 2.f, _tmp135b, vl), 16.f, _tmp135c, vl);
                    vfloat16m2_t _output03 = vfmacc_vf_f16m2(
                        vfmacc_vf_f16m2(_tmp135a, 8.f, _tmp135b, vl), 4.f, _tmp135c, vl);
                    vfloat16m2_t _output05 =
                        vfadd_vv_f16m2(vfadd_vv_f16m2(_tmp07, _tmp135a, vl),
                                       vfmacc_vf_f16m2(_tmp135c, 32.f, _tmp135b, vl), vl);

                    _output00 = vfadd_vv_f16m2(_bias, _output00, vl);
                    _output01 = vfadd_vv_f16m2(_bias, _output01, vl);
                    _output02 = vfadd_vv_f16m2(_bias, _output02, vl);
                    _output03 = vfadd_vv_f16m2(_bias, _output03, vl);
                    _output04 = vfadd_vv_f16m2(_bias, _output04, vl);
                    _output05 = vfadd_vv_f16m2(_bias, _output05, vl);

                    vse16_v_f16m2(output0, _output00, vl);
                    vse16_v_f16m2(output0 + pack2n * 2, _output02, vl);
                    vse16_v_f16m2(output0 + pack2n * 4, _output04, vl);
                    vse16_v_f16m2(output0 + pack2n * 1, _output01, vl);
                    vse16_v_f16m2(output0 + pack2n * 3, _output03, vl);
                    vse16_v_f16m2(output0 + pack2n * 5, _output05, vl);

                    output0 += blk_w * 6 * pack2n;
                }
            }
        }
    }
}

/******************************************************************************************
 * kernel layout before:  [O, I, 3, 3]
 * kernel layout after :  [O/8, 36, I, 8]
 * constrain: output channel % 8 = 0
 *            input channel % 8 = 0
 * // TODO: remove useless code for unsatisfactory performance
 ******************************************************************************************/
void shl_c908_wg_b4f3s1_trans_kernel_pack8_fp16(struct csinn_tensor *src_kernel,
                                                struct csinn_tensor *dst_kernel)
{
    int32_t outch = src_kernel->dim[0];
    int32_t inch = src_kernel->dim[1];

    __fp16 *kernel_data = (__fp16 *)src_kernel->data;
    // for kernel transform buf, 3x3 --> 6x6
    __fp16 *kernel_tm = (__fp16 *)shl_mem_alloc(outch * inch * 6 * 6 * sizeof(__fp16));

    // kernel transform matrix: G
    const __fp16 ktm[6][3] = {{1.0f / 4, 0.0f, 0.0f},
                              {-1.0f / 6, -1.0f / 6, -1.0f / 6},
                              {-1.0f / 6, 1.0f / 6, -1.0f / 6},
                              {1.0f / 24, 1.0f / 12, 1.0f / 6},
                              {1.0f / 24, -1.0f / 12, 1.0f / 6},
                              {0.0f, 0.0f, 1.0f}};

    csinn_tensor_copy(dst_kernel, src_kernel);

    for (int p = 0; p < outch; p++) {
        for (int q = 0; q < inch; q++) {
            const __fp16 *kernel0 = kernel_data + p * inch * 9 + q * 9;
            __fp16 *kernel_tm0 = kernel_tm + p * inch * 36 + q * 36;

            // transform kernel
            const __fp16 *k0 = kernel0;
            const __fp16 *k1 = kernel0 + 3;
            const __fp16 *k2 = kernel0 + 6;

            // h : first compute the transport matrix tmp = (g * GT)T
            __fp16 tmp[6][3];
            for (int i = 0; i < 6; i++) {
                tmp[i][0] = k0[0] * ktm[i][0] + k0[1] * ktm[i][1] + k0[2] * ktm[i][2];
                tmp[i][1] = k1[0] * ktm[i][0] + k1[1] * ktm[i][1] + k1[2] * ktm[i][2];
                tmp[i][2] = k2[0] * ktm[i][0] + k2[1] * ktm[i][1] + k2[2] * ktm[i][2];
            }

            // U
            for (int j = 0; j < 6; j++) {
                __fp16 *tmpp = &tmp[j][0];

                for (int i = 0; i < 6; i++) {
                    kernel_tm0[j * 6 + i] =
                        tmpp[0] * ktm[i][0] + tmpp[1] * ktm[i][1] + tmpp[2] * ktm[i][2];
                }
            }
        }
    }

    // optimized layout for winograd b4f3
    // [O, I, 6, 6]  -->  [O/8, 6*6, I, 8]
    __fp16 *kernel_tm_packn = (__fp16 *)shl_mem_alloc(outch / 8 * 36 * inch * 8 * sizeof(__fp16));
    dst_kernel->data = kernel_tm_packn;

    for (int oc = 0; oc + 7 < outch; oc += 8) {
        const __fp16 *k0 = kernel_tm + (oc + 0) * inch * 36;
        const __fp16 *k1 = kernel_tm + (oc + 1) * inch * 36;
        const __fp16 *k2 = kernel_tm + (oc + 2) * inch * 36;
        const __fp16 *k3 = kernel_tm + (oc + 3) * inch * 36;
        const __fp16 *k4 = kernel_tm + (oc + 4) * inch * 36;
        const __fp16 *k5 = kernel_tm + (oc + 5) * inch * 36;
        const __fp16 *k6 = kernel_tm + (oc + 6) * inch * 36;
        const __fp16 *k7 = kernel_tm + (oc + 7) * inch * 36;

        __fp16 *g0 = kernel_tm_packn + oc * inch * 36;

        for (int t = 0; t < 36; t++) {
            __fp16 *g00 = g0 + t * inch * 8;

            for (int ic = 0; ic < inch; ic++) {
                const __fp16 *k00 = k0 + ic * 36;
                const __fp16 *k10 = k1 + ic * 36;
                const __fp16 *k20 = k2 + ic * 36;
                const __fp16 *k30 = k3 + ic * 36;
                const __fp16 *k40 = k4 + ic * 36;
                const __fp16 *k50 = k5 + ic * 36;
                const __fp16 *k60 = k6 + ic * 36;
                const __fp16 *k70 = k7 + ic * 36;

                g00[0] = k00[t];
                g00[1] = k10[t];
                g00[2] = k20[t];
                g00[3] = k30[t];
                g00[4] = k40[t];
                g00[5] = k50[t];
                g00[6] = k60[t];
                g00[7] = k70[t];
                g00 += 8;
            }
        }
    }
    shl_mem_free(kernel_tm);
}

/******************************************************************************************
 * constrain: output channel % 8 = 0
 *            input channel % 8 = 0
 * // TODO: remove useless code for unsatisfactory performance
 ******************************************************************************************/
int shl_c908_wg_b4f3s1_pack8_fp16(struct csinn_tensor *input, struct csinn_tensor *output,
                                  struct csinn_tensor *kernel, struct csinn_tensor *bias,
                                  struct csinn_conv2d_params *params)
{
    __fp16 *input_data = (__fp16 *)input->data;
    __fp16 *output_data = (__fp16 *)output->data;
    __fp16 *kernel_data = (__fp16 *)params->conv_extra.kernel_tm->data;
    __fp16 *bias_data = (__fp16 *)bias->data;

    // param
    int pad_left = params->pad_left;
    int pad_top = params->pad_top;

    int batch = input->dim[0];
    int in_c = input->dim[1];
    int in_h = input->dim[2];
    int in_w = input->dim[3];
    int input_size = in_c * in_h * in_w;

    int out_c = kernel->dim[0];
    int out_h = output->dim[2];
    int out_w = output->dim[3];
    int output_size = out_c * out_h * out_w;

    // winograd param
    int block_h = (out_h + 3) / 4;
    int block_w = (out_w + 3) / 4;

    // block * 4 for alignment with 4，kernel = 3 * 3 ，stride = 1，thus input_size + 2
    int padded_in_h = block_h * 4 + 2;
    int padded_in_w = block_w * 4 + 2;
    int padded_in_hw = padded_in_h * padded_in_w;  // element size after padding per channel

    int tiles = block_h * block_w;
    /****************************** bias *****************************/
    bool flag_bias = 1;  // default: conv2d layer include bias
    if (bias_data == NULL) {
        flag_bias = 0;
        bias_data = (__fp16 *)shl_mem_alloc(out_c * sizeof(__fp16));
    }

    for (int n = 0; n < batch; n++) {
        // pad buffer: [in_c/8 h w 8]
        __fp16 *input_padd_buf = (__fp16 *)shl_mem_alloc(in_c * padded_in_hw * sizeof(__fp16));

        // pad input
        winograd_pad_input_pack1to8_fp16(input_data, input_padd_buf, in_c, in_h, in_w, padded_in_h,
                                         padded_in_w, pad_top, pad_left);

        input_data += input_size;

        /****************************** transform input *****************************/
        // input transform buffer1: [in_ch/8, 64, tiles, 8]
        __fp16 *input_tm1_buf = (__fp16 *)shl_mem_alloc(in_c / 8 * 36 * tiles * 8 * sizeof(__fp16));
        wg_b4f3s1_trans_input_pack8_fp16(input_padd_buf, input_tm1_buf, in_c, padded_in_h,
                                         padded_in_w, block_h, block_w);
        shl_mem_free(input_padd_buf);

        /****************************** reorder input_tm1_buf *****************************/
        // input reorder buffer2: [36, tiles/16, in_c, 16]
        __fp16 *input_tm2_buf = (__fp16 *)shl_mem_alloc(36 * tiles * in_c * sizeof(__fp16));
        wg_bxf3s1_reorder_input_tile16_fp16(input_tm1_buf, input_tm2_buf, in_c, tiles, 36);
        shl_mem_free(input_tm1_buf);

        /****************************** batch gemm *****************************/
        // output_dot_buf： [out_c/8, 36, tiles, 8]
        __fp16 *output_dot_buf =
            (__fp16 *)shl_mem_alloc(out_c / 8 * 36 * tiles * 8 * sizeof(__fp16));
        wg_bxf3s1_batch_gemm_m8n16_fp16(input_tm2_buf, kernel_data, output_dot_buf, in_c, out_c,
                                        tiles, 36);
        shl_mem_free(input_tm2_buf);

        /****************************** transform output *****************************/
        // output_tm1_buf: [out_c/8, out_h4, out_w4, 8]
        __fp16 *output_tm1_buf =
            (__fp16 *)shl_mem_alloc(out_c / 8 * tiles * 4 * 4 * 8 * sizeof(__fp16));
        wg_b4f3s1_trans_output_pack8_fp16(output_dot_buf, bias_data, output_tm1_buf, out_c, block_h,
                                          block_w);
        shl_mem_free(output_dot_buf);

        // crop the output after transform: cut extra part (right , bottom)
        winograd_crop_output_pack8to1_fp16(output_tm1_buf, output_data, out_c, out_h, out_w,
                                           block_h * 4, block_w * 4);
        output_data += output_size;
        shl_mem_free(output_tm1_buf);
    }
    if (!flag_bias) {
        shl_mem_free(bias_data);
        bias_data = NULL;
    }
    // requantize
    shl_rvv_sidcso_op_requantize_fp16(input, output, kernel);
    return CSINN_TRUE;
}

// TODO: remove useless code for unsatisfactory performance
void shl_c908_wg_b6f3s1_trans_kernel_pack8_fp16(struct csinn_tensor *src_kernel,
                                                struct csinn_tensor *dst_kernel)
{
    int32_t outch = src_kernel->dim[0];
    int32_t inch = src_kernel->dim[1];

    __fp16 *kernel_data = (__fp16 *)src_kernel->data;
    // for kernel transform buf, 3x3 --> 8x8
    __fp16 *kernel_tm = (__fp16 *)shl_mem_alloc(outch * inch * 8 * 8 * sizeof(__fp16));
    // kernel transform matrix: G
    const __fp16 ktm[8][3] = {{1.0f, 0.0f, 0.0f},
                              {-2.0f / 9, -2.0f / 9, -2.0f / 9},
                              {-2.0f / 9, 2.0f / 9, -2.0f / 9},
                              {1.0f / 90, 1.0f / 45, 2.0f / 45},
                              {1.0f / 90, -1.0f / 45, 2.0f / 45},
                              {1.0f / 45, 1.0f / 90, 1.0f / 180},
                              {1.0f / 45, -1.0f / 90, 1.0f / 180},
                              {0.0f, 0.0f, 1.0f}};

    csinn_tensor_copy(dst_kernel, src_kernel);

    for (int p = 0; p < outch; p++) {
        for (int q = 0; q < inch; q++) {
            const __fp16 *kernel0 = kernel_data + p * inch * 9 + q * 9;
            __fp16 *kernel_tmp = kernel_tm + p * inch * 64 + q * 64;

            // transform kernel
            const __fp16 *k0 = kernel0;
            const __fp16 *k1 = kernel0 + 3;
            const __fp16 *k2 = kernel0 + 6;

            // h : first compute the transport matrix tmp = (g * GT)T
            __fp16 tmp[8][3];
            for (int i = 0; i < 8; i++) {
                tmp[i][0] = k0[0] * ktm[i][0] + k0[1] * ktm[i][1] + k0[2] * ktm[i][2];
                tmp[i][1] = k1[0] * ktm[i][0] + k1[1] * ktm[i][1] + k1[2] * ktm[i][2];
                tmp[i][2] = k2[0] * ktm[i][0] + k2[1] * ktm[i][1] + k2[2] * ktm[i][2];
            }

            // U
            for (int j = 0; j < 8; j++) {
                __fp16 *tmpp = &tmp[j][0];

                for (int i = 0; i < 8; i++) {
                    kernel_tmp[j * 8 + i] =
                        tmpp[0] * ktm[i][0] + tmpp[1] * ktm[i][1] + tmpp[2] * ktm[i][2];
                }
            }
        }
    }
    // optimized layout for winograd64
    __fp16 *kernel_tm_packn = (__fp16 *)shl_mem_alloc(64 * outch / 8 * inch * 8 * sizeof(__fp16));
    dst_kernel->data = kernel_tm_packn;

    for (int oc = 0; oc + 7 < outch; oc += 8) {
        const __fp16 *k0 = kernel_tm + (oc + 0) * inch * 64;
        const __fp16 *k1 = kernel_tm + (oc + 1) * inch * 64;
        const __fp16 *k2 = kernel_tm + (oc + 2) * inch * 64;
        const __fp16 *k3 = kernel_tm + (oc + 3) * inch * 64;
        const __fp16 *k4 = kernel_tm + (oc + 4) * inch * 64;
        const __fp16 *k5 = kernel_tm + (oc + 5) * inch * 64;
        const __fp16 *k6 = kernel_tm + (oc + 6) * inch * 64;
        const __fp16 *k7 = kernel_tm + (oc + 7) * inch * 64;

        __fp16 *g0 = kernel_tm_packn + oc * inch * 64;

        for (int t = 0; t < 64; t++) {
            __fp16 *g00 = g0 + t * inch * 8;

            for (int ic = 0; ic < inch; ic++) {
                const __fp16 *k00 = k0 + ic * 64;
                const __fp16 *k10 = k1 + ic * 64;
                const __fp16 *k20 = k2 + ic * 64;
                const __fp16 *k30 = k3 + ic * 64;
                const __fp16 *k40 = k4 + ic * 64;
                const __fp16 *k50 = k5 + ic * 64;
                const __fp16 *k60 = k6 + ic * 64;
                const __fp16 *k70 = k7 + ic * 64;

                g00[0] = k00[t];
                g00[1] = k10[t];
                g00[2] = k20[t];
                g00[3] = k30[t];
                g00[4] = k40[t];
                g00[5] = k50[t];
                g00[6] = k60[t];
                g00[7] = k70[t];
                g00 += 8;
            }
        }
    }
    shl_mem_free(kernel_tm);
}

// TODO: remove useless code for unsatisfactory performance
int shl_c908_wg_b6f3s1_pack8_fp16(struct csinn_tensor *input, struct csinn_tensor *output,
                                  struct csinn_tensor *kernel, struct csinn_tensor *bias,
                                  struct csinn_conv2d_params *params)
{
    __fp16 *input_data = (__fp16 *)input->data;
    __fp16 *output_data = (__fp16 *)output->data;
    __fp16 *kernel_data = (__fp16 *)params->conv_extra.kernel_tm->data;
    __fp16 *bias_data = (__fp16 *)bias->data;

    // param
    int pad_left = params->pad_left;
    int pad_top = params->pad_top;

    int batch = input->dim[0];
    int in_c = input->dim[1];
    int in_h = input->dim[2];
    int in_w = input->dim[3];
    int input_size = in_c * in_h * in_w;

    int out_c = kernel->dim[0];
    int out_h = output->dim[2];
    int out_w = output->dim[3];
    int output_size = out_c * out_h * out_w;

    // winograd param
    int block_h = (out_h + 5) / 6;
    int block_w = (out_w + 5) / 6;

    // block * 6 for alignment with 6, kernel = 3 * 3, stride = 1, thus input_size + 2
    int padded_in_h = block_h * 6 + 2;
    int padded_in_w = block_w * 6 + 2;
    int padded_in_hw = padded_in_h * padded_in_w;  // element size after padding per channel

    int tiles = block_h * block_w;
    /****************************** bias *****************************/
    bool flag_bias = 1;  // default: conv2d layer include bias
    if (bias_data == NULL) {
        flag_bias = 0;
        bias_data = (__fp16 *)shl_mem_alloc(out_c * sizeof(__fp16));
    }

    for (int n = 0; n < batch; n++) {
        // pad buffer: [in_c/8 h w 8]
        __fp16 *input_padd_buf = (__fp16 *)shl_mem_alloc(in_c * padded_in_hw * sizeof(__fp16));

        // pad input
        winograd_pad_input_pack1to8_fp16(input_data, input_padd_buf, in_c, in_h, in_w, padded_in_h,
                                         padded_in_w, pad_top, pad_left);

        input_data += input_size;

        /****************************** transform input *****************************/
        // input transform buffer1: [in_ch/8, 64, tiles, 8]
        __fp16 *input_tm1_buf = (__fp16 *)shl_mem_alloc(in_c / 8 * 64 * tiles * 8 * sizeof(__fp16));
        wg_b6f3s1_trans_input_pack8_fp16(input_padd_buf, input_tm1_buf, in_c, padded_in_h,
                                         padded_in_w, block_h, block_w);
        shl_mem_free(input_padd_buf);

        /****************************** reorder input_tm1_buf *****************************/
        // input reorder buffer2: [64, tiles/16, in_c, 16]
        __fp16 *input_tm2_buf = (__fp16 *)shl_mem_alloc(64 * tiles * in_c * sizeof(__fp16));
        wg_bxf3s1_reorder_input_tile16_fp16(input_tm1_buf, input_tm2_buf, in_c, tiles, 64);
        shl_mem_free(input_tm1_buf);

        /****************************** batch gemm *****************************/
        // output_dot_buf： [out_c/8, 64, tiles, 8]
        __fp16 *output_dot_buf =
            (__fp16 *)shl_mem_alloc(out_c / 8 * 64 * tiles * 8 * sizeof(__fp16));
        wg_bxf3s1_batch_gemm_m8n16_fp16(input_tm2_buf, kernel_data, output_dot_buf, in_c, out_c,
                                        tiles, 64);
        shl_mem_free(input_tm2_buf);

        /****************************** transform output *****************************/
        // output_tm1_buf: [out_c/8, out_h6, out_w6, 8]
        __fp16 *output_tm1_buf =
            (__fp16 *)shl_mem_alloc(out_c / 8 * tiles * 6 * 6 * 8 * sizeof(__fp16));
        wg_b6f3s1_trans_output_pack8_fp16(output_dot_buf, bias_data, output_tm1_buf, out_c, block_h,
                                          block_w);
        shl_mem_free(output_dot_buf);

        // crop the output after transform: cut extra part (right , bottom)
        winograd_crop_output_pack8to1_fp16(output_tm1_buf, output_data, out_c, out_h, out_w,
                                           block_h * 6, block_w * 6);
        output_data += output_size;
        shl_mem_free(output_tm1_buf);
    }
    if (!flag_bias) {
        shl_mem_free(bias_data);
        bias_data = NULL;
    }
    // requantize
    shl_rvv_sidcso_op_requantize_fp16(input, output, kernel);
    return CSINN_TRUE;
}

/******************************************************************************************
 * constrain: output channel % 16 = 0
 *            input channel % 8 = 0
 ******************************************************************************************/
void shl_c908_wg_b4f3s1_trans_kernel_pack16_fp16(struct csinn_tensor *src_kernel,
                                                 struct csinn_tensor *dst_kernel)
{
    int32_t outch = src_kernel->dim[0];
    int32_t inch = src_kernel->dim[1];

    __fp16 *kernel_data = (__fp16 *)src_kernel->data;
    // for kernel transform buf, 3x3 --> 6x6
    __fp16 *kernel_tm = (__fp16 *)shl_mem_alloc(outch * inch * 6 * 6 * sizeof(__fp16));

    // kernel transform matrix: G
    const __fp16 ktm[6][3] = {{1.0f / 4, 0.0f, 0.0f},
                              {-1.0f / 6, -1.0f / 6, -1.0f / 6},
                              {-1.0f / 6, 1.0f / 6, -1.0f / 6},
                              {1.0f / 24, 1.0f / 12, 1.0f / 6},
                              {1.0f / 24, -1.0f / 12, 1.0f / 6},
                              {0.0f, 0.0f, 1.0f}};

    csinn_tensor_copy(dst_kernel, src_kernel);

    for (int p = 0; p < outch; p++) {
        for (int q = 0; q < inch; q++) {
            const __fp16 *kernel0 = kernel_data + p * inch * 9 + q * 9;
            __fp16 *kernel_tm0 = kernel_tm + p * inch * 36 + q * 36;

            // transform kernel
            const __fp16 *k0 = kernel0;
            const __fp16 *k1 = kernel0 + 3;
            const __fp16 *k2 = kernel0 + 6;

            // h : first compute the transport matrix tmp = (g * GT)T
            __fp16 tmp[6][3];
            for (int i = 0; i < 6; i++) {
                tmp[i][0] = k0[0] * ktm[i][0] + k0[1] * ktm[i][1] + k0[2] * ktm[i][2];
                tmp[i][1] = k1[0] * ktm[i][0] + k1[1] * ktm[i][1] + k1[2] * ktm[i][2];
                tmp[i][2] = k2[0] * ktm[i][0] + k2[1] * ktm[i][1] + k2[2] * ktm[i][2];
            }

            // U
            for (int j = 0; j < 6; j++) {
                __fp16 *tmpp = &tmp[j][0];

                for (int i = 0; i < 6; i++) {
                    kernel_tm0[j * 6 + i] =
                        tmpp[0] * ktm[i][0] + tmpp[1] * ktm[i][1] + tmpp[2] * ktm[i][2];
                }
            }
        }
    }

    // optimized layout for winograd b4f3
    // [O, I, 6, 6]  -->  [O/16, 6*6, I, 16]
    __fp16 *kernel_tm_packn = (__fp16 *)shl_mem_alloc(outch / 16 * 36 * inch * 16 * sizeof(__fp16));
    dst_kernel->data = kernel_tm_packn;

    const int pack2n = csrr_vlenb() / sizeof(__fp16) * 2;

    for (int oc = 0; oc < outch / pack2n; oc++) {
        __fp16 *g0 = kernel_tm_packn + oc * 36 * inch * pack2n;

        for (int k = 0; k < 36; k++) {
            __fp16 *g00 = g0 + k * inch * pack2n;

            for (int ic = 0; ic < inch / pack2n; ic++) {
                for (int i = 0; i < pack2n; i++) {
                    for (int j = 0; j < pack2n; j++) {
                        __fp16 *k00 =
                            kernel_tm + (oc * pack2n + j) * 36 * inch + (ic * pack2n + i) * 36;
                        *g00++ = k00[k];
                    }
                }
            }
        }
    }
    shl_mem_free(kernel_tm);
}

/******************************************************************************************
 * constrain: output channel % 16 = 0
 *            input channel % 8 = 0
 ******************************************************************************************/
int shl_c908_wg_b4f3s1_pack16_fp16(struct csinn_tensor *input, struct csinn_tensor *output,
                                   struct csinn_tensor *kernel, struct csinn_tensor *bias,
                                   struct csinn_conv2d_params *params)
{
    __fp16 *input_data = (__fp16 *)input->data;
    __fp16 *output_data = (__fp16 *)output->data;
    __fp16 *kernel_data = (__fp16 *)params->conv_extra.kernel_tm->data;
    __fp16 *bias_data = (__fp16 *)bias->data;

    // param
    int pad_left = params->pad_left;
    int pad_top = params->pad_top;

    int batch = input->dim[0];
    int in_c = input->dim[1];
    int in_h = input->dim[2];
    int in_w = input->dim[3];
    int input_size = in_c * in_h * in_w;

    int out_c = kernel->dim[0];
    int out_h = output->dim[2];
    int out_w = output->dim[3];
    int output_size = out_c * out_h * out_w;

    // winograd param
    int block_h = (out_h + 3) / 4;
    int block_w = (out_w + 3) / 4;

    // block * 4 for alignment with 4, kernel = 3 * 3, stride = 1, thus input_size + 2
    int padded_in_h = block_h * 4 + 2;
    int padded_in_w = block_w * 4 + 2;
    int padded_in_hw = padded_in_h * padded_in_w;  // element size after padding per channel

    int tiles = block_h * block_w;

    for (int n = 0; n < batch; n++) {
        // pad buffer: [in_c/8 h w 8]
        __fp16 *input_padd_buf = (__fp16 *)shl_mem_alloc(in_c * padded_in_hw * sizeof(__fp16));

        // pad input
        winograd_pad_input_pack1to8_fp16(input_data, input_padd_buf, in_c, in_h, in_w, padded_in_h,
                                         padded_in_w, pad_top, pad_left);

        input_data += input_size;

        /****************************** transform input *****************************/
        // input transform buffer1: [in_ch/8, 36, tiles, 8]
        __fp16 *input_tm1_buf =
            (__fp16 *)shl_mem_alloc(in_c / 16 * 36 * tiles * 16 * sizeof(__fp16));
        wg_b4f3s1_trans_input_pack8_fp16(input_padd_buf, input_tm1_buf, in_c, padded_in_h,
                                         padded_in_w, block_h, block_w);
        shl_mem_free(input_padd_buf);

        /****************************** reorder input_tm1_buf *****************************/
        // input reorder buffer2: [36, tiles/8, in_c, 8]
        __fp16 *input_tm2_buf = (__fp16 *)shl_mem_alloc(36 * tiles * in_c * sizeof(__fp16));
        wg_bxf3s1_reorder_input_tile8_fp16(input_tm1_buf, input_tm2_buf, in_c, tiles, 36);
        shl_mem_free(input_tm1_buf);

        /****************************** batch gemm *****************************/
        // output_dot_buf： [out_c/16, 36, tiles, 16]
        const int vlen = csrr_vlenb() * 8;
        __fp16 *output_dot_buf =
            (__fp16 *)shl_mem_alloc(out_c / 16 * 36 * tiles * 16 * sizeof(__fp16));
        if (vlen == 128) {
            wg_bxf3s1_batch_gemm_m16n8_fp16(input_tm2_buf, kernel_data, output_dot_buf, in_c, out_c,
                                            tiles, 36);
        } else if (vlen >= 256) {
            wg_bxf3s1_batch_gemm_m32n8_fp16_v256(input_tm2_buf, kernel_data, output_dot_buf, in_c,
                                                 out_c, tiles, 36);
        }
        shl_mem_free(input_tm2_buf);

        /****************************** transform output *****************************/
        // output_tm1_buf: [out_c/16, out_h4, out_w4, 16]
        __fp16 *output_tm1_buf =
            (__fp16 *)shl_mem_alloc(out_c / 16 * tiles * 4 * 4 * 16 * sizeof(__fp16));
        wg_b4f3s1_trans_output_pack16_fp16(output_dot_buf, bias_data, output_tm1_buf, out_c,
                                           block_h, block_w);
        shl_mem_free(output_dot_buf);

        // crop the output after transform: cut extra part (right , bottom)
        winograd_crop_output_pack16to1_fp16(output_tm1_buf, output_data, out_c, out_h, out_w,
                                            block_h * 4, block_w * 4);
        output_data += output_size;
        shl_mem_free(output_tm1_buf);
    }
    // requantize
    shl_rvv_sidcso_op_requantize_fp16(input, output, kernel);
    return CSINN_TRUE;
}

void shl_c908_wg_b6f3s1_trans_kernel_pack16_fp16(struct csinn_tensor *src_kernel,
                                                 struct csinn_tensor *dst_kernel)
{
    int32_t outch = src_kernel->dim[0];
    int32_t inch = src_kernel->dim[1];

    __fp16 *kernel_data = (__fp16 *)src_kernel->data;
    // for kernel transform buf, 3x3 --> 8x8
    __fp16 *kernel_tm = (__fp16 *)shl_mem_alloc(outch * inch * 8 * 8 * sizeof(__fp16));
    // kernel transform matrix: G
    const __fp16 ktm[8][3] = {{1.0f, 0.0f, 0.0f},
                              {-2.0f / 9, -2.0f / 9, -2.0f / 9},
                              {-2.0f / 9, 2.0f / 9, -2.0f / 9},
                              {1.0f / 90, 1.0f / 45, 2.0f / 45},
                              {1.0f / 90, -1.0f / 45, 2.0f / 45},
                              {1.0f / 45, 1.0f / 90, 1.0f / 180},
                              {1.0f / 45, -1.0f / 90, 1.0f / 180},
                              {0.0f, 0.0f, 1.0f}};

    csinn_tensor_copy(dst_kernel, src_kernel);

    for (int p = 0; p < outch; p++) {
        for (int q = 0; q < inch; q++) {
            const __fp16 *kernel0 = kernel_data + p * inch * 9 + q * 9;
            __fp16 *kernel_tmp = kernel_tm + p * inch * 64 + q * 64;

            // transform kernel
            const __fp16 *k0 = kernel0;
            const __fp16 *k1 = kernel0 + 3;
            const __fp16 *k2 = kernel0 + 6;

            // h : first compute the transport matrix tmp = (g * GT)T
            __fp16 tmp[8][3];
            for (int i = 0; i < 8; i++) {
                tmp[i][0] = k0[0] * ktm[i][0] + k0[1] * ktm[i][1] + k0[2] * ktm[i][2];
                tmp[i][1] = k1[0] * ktm[i][0] + k1[1] * ktm[i][1] + k1[2] * ktm[i][2];
                tmp[i][2] = k2[0] * ktm[i][0] + k2[1] * ktm[i][1] + k2[2] * ktm[i][2];
            }

            // U
            for (int j = 0; j < 8; j++) {
                __fp16 *tmpp = &tmp[j][0];

                for (int i = 0; i < 8; i++) {
                    kernel_tmp[j * 8 + i] =
                        tmpp[0] * ktm[i][0] + tmpp[1] * ktm[i][1] + tmpp[2] * ktm[i][2];
                }
            }
        }
    }
    // optimized layout for winograd64
    // [O, I, 8, 8]  -->  [O/16, 8*8, I, 16]
    __fp16 *kernel_tm_packn = (__fp16 *)shl_mem_alloc(64 * outch / 16 * inch * 16 * sizeof(__fp16));
    dst_kernel->data = kernel_tm_packn;

    const int pack2n = csrr_vlenb() / sizeof(__fp16) * 2;

    for (int oc = 0; oc < outch / pack2n; oc++) {
        __fp16 *g0 = kernel_tm_packn + oc * 64 * inch * pack2n;

        for (int k = 0; k < 64; k++) {
            __fp16 *g00 = g0 + k * inch * pack2n;

            for (int ic = 0; ic < inch / pack2n; ic++) {
                for (int i = 0; i < pack2n; i++) {
                    for (int j = 0; j < pack2n; j++) {
                        __fp16 *k00 =
                            kernel_tm + (oc * pack2n + j) * 64 * inch + (ic * pack2n + i) * 64;
                        *g00++ = k00[k];
                    }
                }
            }
        }
    }
    shl_mem_free(kernel_tm);
}

int shl_c908_wg_b6f3s1_pack16_fp16(struct csinn_tensor *input, struct csinn_tensor *output,
                                   struct csinn_tensor *kernel, struct csinn_tensor *bias,
                                   struct csinn_conv2d_params *params)
{
    __fp16 *input_data = (__fp16 *)input->data;
    __fp16 *output_data = (__fp16 *)output->data;
    __fp16 *kernel_data = (__fp16 *)params->conv_extra.kernel_tm->data;
    __fp16 *bias_data = (__fp16 *)bias->data;

    // param
    int pad_left = params->pad_left;
    int pad_top = params->pad_top;

    int batch = input->dim[0];
    int in_c = input->dim[1];
    int in_h = input->dim[2];
    int in_w = input->dim[3];
    int input_size = in_c * in_h * in_w;

    int out_c = kernel->dim[0];
    int out_h = output->dim[2];
    int out_w = output->dim[3];
    int output_size = out_c * out_h * out_w;

    // winograd param
    int block_h = (out_h + 5) / 6;
    int block_w = (out_w + 5) / 6;

    // block * 6 for alignment with 6, kernel = 3 * 3, stride = 1, thus input_size + 2
    int padded_in_h = block_h * 6 + 2;
    int padded_in_w = block_w * 6 + 2;
    int padded_in_hw = padded_in_h * padded_in_w;  // element size after padding per channel

    int tiles = block_h * block_w;

    for (int n = 0; n < batch; n++) {
        // pad buffer: [in_c/8 h w 8]
        __fp16 *input_padd_buf = (__fp16 *)shl_mem_alloc(in_c * padded_in_hw * sizeof(__fp16));

        // pad input
        winograd_pad_input_pack1to8_fp16(input_data, input_padd_buf, in_c, in_h, in_w, padded_in_h,
                                         padded_in_w, pad_top, pad_left);

        input_data += input_size;

        /****************************** transform input *****************************/
        // input transform buffer1: [in_ch/8, 64, tiles, 8]
        __fp16 *input_tm1_buf = (__fp16 *)shl_mem_alloc(in_c / 8 * 64 * tiles * 8 * sizeof(__fp16));
        wg_b6f3s1_trans_input_pack8_fp16(input_padd_buf, input_tm1_buf, in_c, padded_in_h,
                                         padded_in_w, block_h, block_w);
        shl_mem_free(input_padd_buf);

        /****************************** reorder input_tm1_buf *****************************/
        // input reorder buffer2: [64, tiles/8, in_c, 8]
        __fp16 *input_tm2_buf = (__fp16 *)shl_mem_alloc(64 * tiles * in_c * sizeof(__fp16));
        wg_bxf3s1_reorder_input_tile8_fp16(input_tm1_buf, input_tm2_buf, in_c, tiles, 64);
        shl_mem_free(input_tm1_buf);

        /****************************** batch gemm *****************************/
        // output_dot_buf： [out_c/16, 64, tiles, 16]
        const int vlen = csrr_vlenb() * 8;
        __fp16 *output_dot_buf =
            (__fp16 *)shl_mem_alloc(out_c / 16 * 64 * tiles * 16 * sizeof(__fp16));
        if (vlen == 128) {
            wg_bxf3s1_batch_gemm_m16n8_fp16(input_tm2_buf, kernel_data, output_dot_buf, in_c, out_c,
                                            tiles, 64);
        } else if (vlen >= 256) {
            wg_bxf3s1_batch_gemm_m32n8_fp16_v256(input_tm2_buf, kernel_data, output_dot_buf, in_c,
                                                 out_c, tiles, 64);
        }

        shl_mem_free(input_tm2_buf);

        /****************************** transform output *****************************/
        // output_tm1_buf: [out_c/16, out_h6, out_w6, 16]
        __fp16 *output_tm1_buf =
            (__fp16 *)shl_mem_alloc(out_c / 16 * tiles * 6 * 6 * 16 * sizeof(__fp16));
        wg_b6f3s1_trans_output_pack16_fp16(output_dot_buf, bias_data, output_tm1_buf, out_c,
                                           block_h, block_w);
        shl_mem_free(output_dot_buf);

        // crop the output after transform: cut extra part (right , bottom)
        winograd_crop_output_pack16to1_fp16(output_tm1_buf, output_data, out_c, out_h, out_w,
                                            block_h * 6, block_w * 6);
        output_data += output_size;
        shl_mem_free(output_tm1_buf);
    }
    // requantize
    shl_rvv_sidcso_op_requantize_fp16(input, output, kernel);
    return CSINN_TRUE;
}

void shl_c908_conv3x3s1_fp16(struct csinn_tensor *input, struct csinn_tensor *output,
                             struct csinn_tensor *kernel, struct csinn_tensor *bias,
                             struct csinn_conv2d_params *params)
{
    /* todo: direct conv2d */
}

void shl_c908_conv3x3s2_fp16(struct csinn_tensor *input, struct csinn_tensor *output,
                             struct csinn_tensor *kernel, struct csinn_tensor *bias,
                             struct csinn_conv2d_params *params)
{
    /* todo: direct conv2d */
}
