$date
	Sun Aug 09 22:18:39 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! y3 $end
$var wire 1 " y2 $end
$var wire 1 # y1 $end
$var wire 1 $ y $end
$var reg 1 % a1 $end
$var reg 1 & b1 $end
$var reg 1 ' c1 $end
$var reg 1 ( d1 $end
$scope module U2 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 $ y $end
$upscope $end
$scope module U3 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 # y1 $end
$upscope $end
$scope module u4 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ( d $end
$var wire 1 " y2 $end
$upscope $end
$scope module u5 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ( d $end
$var wire 1 ! y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
0'
0&
0%
1$
1#
x"
0!
$end
#1
0$
1'
#2
x"
1$
x!
0#
0'
1&
#3
0$
1'
#4
x"
1$
1#
0'
0&
1%
#5
x"
1!
1'
#6
x"
0$
x!
0#
0'
1&
#7
1$
1!
1'
#10
1"
0!
1#
0(
0'
0&
0%
#11
0"
1(
#12
0$
0(
1'
#13
1"
1(
#14
0"
1$
0#
0(
0'
1&
#15
1"
1!
1(
#16
0$
0!
0(
1'
#17
0"
1!
1(
#18
1"
1$
0!
1#
0'
0&
1%
#19
1"
1!
0(
1'
#20
0"
1(
#21
1"
0$
1!
0#
0(
0'
1&
#22
0"
1(
#23
1$
0(
1'
#24
1"
1(
#50
