vendor_name = ModelSim
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/Timer.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/Timer.vwf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/TimerDemo.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/PulseGeneratorN.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/DebounceUnit.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/Bin7SegDecoder.vhd
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/Bin2BCD.vhd
source_file = 1, c:/quartu_prime_lite/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/quartu_prime_lite/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/quartu_prime_lite/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/quartu_prime_lite/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/quartu_prime_lite/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/quartu_prime_lite/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/quartu_prime_lite/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/quartu_prime_lite/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/quartu_prime_lite/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/db/lpm_divide_m9m.tdf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/db/sign_div_unsign_bkh.tdf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/db/alt_u_div_a4f.tdf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/db/add_sub_7pc.tdf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/db/add_sub_8pc.tdf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/db/lpm_divide_hhm.tdf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/db/sign_div_unsign_9kh.tdf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/db/alt_u_div_64f.tdf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/db/lpm_divide_qcm.tdf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/db/sign_div_unsign_fnh.tdf
source_file = 1, C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/Mini-projeto/115304/db/alt_u_div_iaf.tdf
design_name = hard_block
design_name = TimerDemo
instance = comp, \HEX0[0]~output\, HEX0[0]~output, TimerDemo, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, TimerDemo, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, TimerDemo, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, TimerDemo, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, TimerDemo, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, TimerDemo, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, TimerDemo, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, TimerDemo, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, TimerDemo, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, TimerDemo, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, TimerDemo, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, TimerDemo, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, TimerDemo, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, TimerDemo, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, TimerDemo, 1
instance = comp, \LEDG[0]~output\, LEDG[0]~output, TimerDemo, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, TimerDemo, 1
instance = comp, \CLOCK_50~inputclkctrl\, CLOCK_50~inputclkctrl, TimerDemo, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, TimerDemo, 1
instance = comp, \ResetDebounce|s_dirtyIn~0\, ResetDebounce|s_dirtyIn~0, TimerDemo, 1
instance = comp, \ResetDebounce|s_dirtyIn\, ResetDebounce|s_dirtyIn, TimerDemo, 1
instance = comp, \ResetDebounce|s_previousIn\, ResetDebounce|s_previousIn, TimerDemo, 1
instance = comp, \ResetDebounce|Add0~0\, ResetDebounce|Add0~0, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[17]~4\, ResetDebounce|s_debounceCnt[17]~4, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~24\, ResetDebounce|s_debounceCnt~24, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[0]\, ResetDebounce|s_debounceCnt[0], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~2\, ResetDebounce|Add0~2, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~20\, ResetDebounce|s_debounceCnt~20, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[1]\, ResetDebounce|s_debounceCnt[1], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~4\, ResetDebounce|Add0~4, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~21\, ResetDebounce|s_debounceCnt~21, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[2]\, ResetDebounce|s_debounceCnt[2], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~6\, ResetDebounce|Add0~6, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~22\, ResetDebounce|s_debounceCnt~22, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[3]\, ResetDebounce|s_debounceCnt[3], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~8\, ResetDebounce|Add0~8, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~23\, ResetDebounce|s_debounceCnt~23, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[4]\, ResetDebounce|s_debounceCnt[4], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~10\, ResetDebounce|Add0~10, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~27\, ResetDebounce|s_debounceCnt~27, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[5]\, ResetDebounce|s_debounceCnt[5], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~12\, ResetDebounce|Add0~12, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~1\, ResetDebounce|s_debounceCnt~1, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[6]\, ResetDebounce|s_debounceCnt[6], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~14\, ResetDebounce|Add0~14, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~12\, ResetDebounce|s_debounceCnt~12, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[7]\, ResetDebounce|s_debounceCnt[7], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~16\, ResetDebounce|Add0~16, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~13\, ResetDebounce|s_debounceCnt~13, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[8]\, ResetDebounce|s_debounceCnt[8], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~18\, ResetDebounce|Add0~18, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~14\, ResetDebounce|s_debounceCnt~14, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[9]\, ResetDebounce|s_debounceCnt[9], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~20\, ResetDebounce|Add0~20, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~15\, ResetDebounce|s_debounceCnt~15, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[10]\, ResetDebounce|s_debounceCnt[10], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~22\, ResetDebounce|Add0~22, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~16\, ResetDebounce|s_debounceCnt~16, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[11]\, ResetDebounce|s_debounceCnt[11], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~24\, ResetDebounce|Add0~24, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~10\, ResetDebounce|s_debounceCnt~10, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[12]\, ResetDebounce|s_debounceCnt[12], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~26\, ResetDebounce|Add0~26, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~11\, ResetDebounce|s_debounceCnt~11, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[13]\, ResetDebounce|s_debounceCnt[13], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~28\, ResetDebounce|Add0~28, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~17\, ResetDebounce|s_debounceCnt~17, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[14]\, ResetDebounce|s_debounceCnt[14], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~30\, ResetDebounce|Add0~30, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~5\, ResetDebounce|s_debounceCnt~5, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[15]\, ResetDebounce|s_debounceCnt[15], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~32\, ResetDebounce|Add0~32, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~6\, ResetDebounce|s_debounceCnt~6, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[16]\, ResetDebounce|s_debounceCnt[16], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~34\, ResetDebounce|Add0~34, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt~7\, ResetDebounce|s_debounceCnt~7, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[17]\, ResetDebounce|s_debounceCnt[17], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~36\, ResetDebounce|Add0~36, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[18]~18\, ResetDebounce|s_debounceCnt[18]~18, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[18]\, ResetDebounce|s_debounceCnt[18], TimerDemo, 1
instance = comp, \ResetDebounce|s_pulsedOut~3\, ResetDebounce|s_pulsedOut~3, TimerDemo, 1
instance = comp, \ResetDebounce|s_pulsedOut~0\, ResetDebounce|s_pulsedOut~0, TimerDemo, 1
instance = comp, \ResetDebounce|Add0~38\, ResetDebounce|Add0~38, TimerDemo, 1
instance = comp, \ResetDebounce|Add0~40\, ResetDebounce|Add0~40, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[20]~8\, ResetDebounce|s_debounceCnt[20]~8, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[20]\, ResetDebounce|s_debounceCnt[20], TimerDemo, 1
instance = comp, \ResetDebounce|Add0~42\, ResetDebounce|Add0~42, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[21]~9\, ResetDebounce|s_debounceCnt[21]~9, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[21]\, ResetDebounce|s_debounceCnt[21], TimerDemo, 1
instance = comp, \ResetDebounce|s_pulsedOut~1\, ResetDebounce|s_pulsedOut~1, TimerDemo, 1
instance = comp, \ResetDebounce|s_pulsedOut~2\, ResetDebounce|s_pulsedOut~2, TimerDemo, 1
instance = comp, \ResetDebounce|s_pulsedOut~4\, ResetDebounce|s_pulsedOut~4, TimerDemo, 1
instance = comp, \ResetDebounce|s_pulsedOut~5\, ResetDebounce|s_pulsedOut~5, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[17]~2\, ResetDebounce|s_debounceCnt[17]~2, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[17]~3\, ResetDebounce|s_debounceCnt[17]~3, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[19]~19\, ResetDebounce|s_debounceCnt[19]~19, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[19]\, ResetDebounce|s_debounceCnt[19], TimerDemo, 1
instance = comp, \ResetDebounce|LessThan0~0\, ResetDebounce|LessThan0~0, TimerDemo, 1
instance = comp, \ResetDebounce|LessThan0~1\, ResetDebounce|LessThan0~1, TimerDemo, 1
instance = comp, \ResetDebounce|LessThan0~2\, ResetDebounce|LessThan0~2, TimerDemo, 1
instance = comp, \ResetDebounce|LessThan0~4\, ResetDebounce|LessThan0~4, TimerDemo, 1
instance = comp, \ResetDebounce|LessThan0~3\, ResetDebounce|LessThan0~3, TimerDemo, 1
instance = comp, \ResetDebounce|LessThan0~5\, ResetDebounce|LessThan0~5, TimerDemo, 1
instance = comp, \ResetDebounce|LessThan0~6\, ResetDebounce|LessThan0~6, TimerDemo, 1
instance = comp, \ResetDebounce|LessThan0~7\, ResetDebounce|LessThan0~7, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[17]~0\, ResetDebounce|s_debounceCnt[17]~0, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[22]~25\, ResetDebounce|s_debounceCnt[22]~25, TimerDemo, 1
instance = comp, \ResetDebounce|Add0~44\, ResetDebounce|Add0~44, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[22]~26\, ResetDebounce|s_debounceCnt[22]~26, TimerDemo, 1
instance = comp, \ResetDebounce|s_debounceCnt[22]\, ResetDebounce|s_debounceCnt[22], TimerDemo, 1
instance = comp, \ResetDebounce|s_pulsedOut~6\, ResetDebounce|s_pulsedOut~6, TimerDemo, 1
instance = comp, \ResetDebounce|s_pulsedOut~7\, ResetDebounce|s_pulsedOut~7, TimerDemo, 1
instance = comp, \ResetDebounce|s_pulsedOut\, ResetDebounce|s_pulsedOut, TimerDemo, 1
instance = comp, \timer|Equal0~1\, timer|Equal0~1, TimerDemo, 1
instance = comp, \timer|Add0~0\, timer|Add0~0, TimerDemo, 1
instance = comp, \timer|s_value~1\, timer|s_value~1, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[0]~26\, pulse_gen|s_counter[0]~26, TimerDemo, 1
instance = comp, \pulse_gen|LessThan0~1\, pulse_gen|LessThan0~1, TimerDemo, 1
instance = comp, \pulse_gen|LessThan0~0\, pulse_gen|LessThan0~0, TimerDemo, 1
instance = comp, \pulse_gen|LessThan0~2\, pulse_gen|LessThan0~2, TimerDemo, 1
instance = comp, \pulse_gen|LessThan0~3\, pulse_gen|LessThan0~3, TimerDemo, 1
instance = comp, \pulse_gen|LessThan0~4\, pulse_gen|LessThan0~4, TimerDemo, 1
instance = comp, \pulse_gen|LessThan0~5\, pulse_gen|LessThan0~5, TimerDemo, 1
instance = comp, \pulse_gen|LessThan0~6\, pulse_gen|LessThan0~6, TimerDemo, 1
instance = comp, \pulse_gen|LessThan0~7\, pulse_gen|LessThan0~7, TimerDemo, 1
instance = comp, \pulse_gen|LessThan0~8\, pulse_gen|LessThan0~8, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[0]\, pulse_gen|s_counter[0], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[1]~28\, pulse_gen|s_counter[1]~28, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[1]\, pulse_gen|s_counter[1], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[2]~30\, pulse_gen|s_counter[2]~30, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[2]\, pulse_gen|s_counter[2], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[3]~32\, pulse_gen|s_counter[3]~32, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[3]\, pulse_gen|s_counter[3], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[4]~34\, pulse_gen|s_counter[4]~34, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[4]\, pulse_gen|s_counter[4], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[5]~36\, pulse_gen|s_counter[5]~36, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[5]\, pulse_gen|s_counter[5], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[6]~38\, pulse_gen|s_counter[6]~38, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[6]\, pulse_gen|s_counter[6], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[7]~40\, pulse_gen|s_counter[7]~40, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[7]\, pulse_gen|s_counter[7], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[8]~42\, pulse_gen|s_counter[8]~42, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[8]\, pulse_gen|s_counter[8], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[9]~44\, pulse_gen|s_counter[9]~44, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[9]\, pulse_gen|s_counter[9], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[10]~46\, pulse_gen|s_counter[10]~46, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[10]\, pulse_gen|s_counter[10], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[11]~48\, pulse_gen|s_counter[11]~48, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[11]\, pulse_gen|s_counter[11], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[12]~50\, pulse_gen|s_counter[12]~50, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[12]\, pulse_gen|s_counter[12], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[13]~52\, pulse_gen|s_counter[13]~52, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[13]\, pulse_gen|s_counter[13], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[14]~54\, pulse_gen|s_counter[14]~54, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[14]\, pulse_gen|s_counter[14], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[15]~56\, pulse_gen|s_counter[15]~56, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[15]\, pulse_gen|s_counter[15], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[16]~58\, pulse_gen|s_counter[16]~58, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[16]\, pulse_gen|s_counter[16], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[17]~60\, pulse_gen|s_counter[17]~60, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[17]\, pulse_gen|s_counter[17], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[18]~62\, pulse_gen|s_counter[18]~62, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[18]\, pulse_gen|s_counter[18], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[19]~64\, pulse_gen|s_counter[19]~64, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[19]\, pulse_gen|s_counter[19], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[20]~66\, pulse_gen|s_counter[20]~66, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[20]\, pulse_gen|s_counter[20], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[21]~68\, pulse_gen|s_counter[21]~68, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[21]\, pulse_gen|s_counter[21], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[22]~70\, pulse_gen|s_counter[22]~70, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[22]\, pulse_gen|s_counter[22], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[23]~72\, pulse_gen|s_counter[23]~72, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[23]\, pulse_gen|s_counter[23], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[24]~74\, pulse_gen|s_counter[24]~74, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[24]\, pulse_gen|s_counter[24], TimerDemo, 1
instance = comp, \pulse_gen|s_counter[25]~76\, pulse_gen|s_counter[25]~76, TimerDemo, 1
instance = comp, \pulse_gen|s_counter[25]\, pulse_gen|s_counter[25], TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~0\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~0, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~2\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~2, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~4\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~4, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~6\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~6, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~8\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~8, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~10\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~10, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~12\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~12, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~14\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~14, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~16\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~16, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~18\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~18, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~20\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~20, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~22\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~22, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~24\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~24, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~26\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~26, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~28\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~28, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~30\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~30, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~32\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~32, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~34\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~34, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~36\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~36, TimerDemo, 1
instance = comp, \pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38\, pulse_gen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~38, TimerDemo, 1
instance = comp, \timer|process_0~8\, timer|process_0~8, TimerDemo, 1
instance = comp, \timer|process_0~1\, timer|process_0~1, TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~0\, StartStopDebounce|Add0~0, TimerDemo, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, TimerDemo, 1
instance = comp, \StartStopDebounce|s_dirtyIn~0\, StartStopDebounce|s_dirtyIn~0, TimerDemo, 1
instance = comp, \StartStopDebounce|s_dirtyIn\, StartStopDebounce|s_dirtyIn, TimerDemo, 1
instance = comp, \StartStopDebounce|s_pulsedOut~5\, StartStopDebounce|s_pulsedOut~5, TimerDemo, 1
instance = comp, \StartStopDebounce|s_previousIn\, StartStopDebounce|s_previousIn, TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~10\, StartStopDebounce|Add0~10, TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~12\, StartStopDebounce|Add0~12, TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~14\, StartStopDebounce|Add0~14, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~12\, StartStopDebounce|s_debounceCnt~12, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[0]~3\, StartStopDebounce|s_debounceCnt[0]~3, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[7]\, StartStopDebounce|s_debounceCnt[7], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~16\, StartStopDebounce|Add0~16, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~13\, StartStopDebounce|s_debounceCnt~13, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[8]\, StartStopDebounce|s_debounceCnt[8], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~18\, StartStopDebounce|Add0~18, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~14\, StartStopDebounce|s_debounceCnt~14, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[9]\, StartStopDebounce|s_debounceCnt[9], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~20\, StartStopDebounce|Add0~20, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~15\, StartStopDebounce|s_debounceCnt~15, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[10]\, StartStopDebounce|s_debounceCnt[10], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~22\, StartStopDebounce|Add0~22, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~16\, StartStopDebounce|s_debounceCnt~16, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[11]\, StartStopDebounce|s_debounceCnt[11], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~24\, StartStopDebounce|Add0~24, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~10\, StartStopDebounce|s_debounceCnt~10, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[12]\, StartStopDebounce|s_debounceCnt[12], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~26\, StartStopDebounce|Add0~26, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~11\, StartStopDebounce|s_debounceCnt~11, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[13]\, StartStopDebounce|s_debounceCnt[13], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~28\, StartStopDebounce|Add0~28, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~17\, StartStopDebounce|s_debounceCnt~17, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[14]\, StartStopDebounce|s_debounceCnt[14], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~30\, StartStopDebounce|Add0~30, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~5\, StartStopDebounce|s_debounceCnt~5, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[15]\, StartStopDebounce|s_debounceCnt[15], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~32\, StartStopDebounce|Add0~32, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~6\, StartStopDebounce|s_debounceCnt~6, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[16]\, StartStopDebounce|s_debounceCnt[16], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~34\, StartStopDebounce|Add0~34, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~7\, StartStopDebounce|s_debounceCnt~7, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[17]\, StartStopDebounce|s_debounceCnt[17], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~36\, StartStopDebounce|Add0~36, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[18]~18\, StartStopDebounce|s_debounceCnt[18]~18, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[18]\, StartStopDebounce|s_debounceCnt[18], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~38\, StartStopDebounce|Add0~38, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[19]~19\, StartStopDebounce|s_debounceCnt[19]~19, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[19]\, StartStopDebounce|s_debounceCnt[19], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~40\, StartStopDebounce|Add0~40, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[20]~8\, StartStopDebounce|s_debounceCnt[20]~8, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[20]\, StartStopDebounce|s_debounceCnt[20], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~42\, StartStopDebounce|Add0~42, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[21]~9\, StartStopDebounce|s_debounceCnt[21]~9, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[21]\, StartStopDebounce|s_debounceCnt[21], TimerDemo, 1
instance = comp, \StartStopDebounce|LessThan0~6\, StartStopDebounce|LessThan0~6, TimerDemo, 1
instance = comp, \StartStopDebounce|LessThan0~3\, StartStopDebounce|LessThan0~3, TimerDemo, 1
instance = comp, \StartStopDebounce|LessThan0~4\, StartStopDebounce|LessThan0~4, TimerDemo, 1
instance = comp, \StartStopDebounce|LessThan0~0\, StartStopDebounce|LessThan0~0, TimerDemo, 1
instance = comp, \StartStopDebounce|LessThan0~1\, StartStopDebounce|LessThan0~1, TimerDemo, 1
instance = comp, \StartStopDebounce|LessThan0~2\, StartStopDebounce|LessThan0~2, TimerDemo, 1
instance = comp, \StartStopDebounce|LessThan0~5\, StartStopDebounce|LessThan0~5, TimerDemo, 1
instance = comp, \StartStopDebounce|LessThan0~7\, StartStopDebounce|LessThan0~7, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[0]~0\, StartStopDebounce|s_debounceCnt[0]~0, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~1\, StartStopDebounce|s_debounceCnt~1, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[6]\, StartStopDebounce|s_debounceCnt[6], TimerDemo, 1
instance = comp, \StartStopDebounce|s_pulsedOut~0\, StartStopDebounce|s_pulsedOut~0, TimerDemo, 1
instance = comp, \StartStopDebounce|s_pulsedOut~1\, StartStopDebounce|s_pulsedOut~1, TimerDemo, 1
instance = comp, \StartStopDebounce|s_pulsedOut~3\, StartStopDebounce|s_pulsedOut~3, TimerDemo, 1
instance = comp, \StartStopDebounce|s_pulsedOut~2\, StartStopDebounce|s_pulsedOut~2, TimerDemo, 1
instance = comp, \StartStopDebounce|s_pulsedOut~4\, StartStopDebounce|s_pulsedOut~4, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[0]~2\, StartStopDebounce|s_debounceCnt[0]~2, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[22]~25\, StartStopDebounce|s_debounceCnt[22]~25, TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~44\, StartStopDebounce|Add0~44, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[22]~26\, StartStopDebounce|s_debounceCnt[22]~26, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[22]\, StartStopDebounce|s_debounceCnt[22], TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[0]~4\, StartStopDebounce|s_debounceCnt[0]~4, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~24\, StartStopDebounce|s_debounceCnt~24, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[0]\, StartStopDebounce|s_debounceCnt[0], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~2\, StartStopDebounce|Add0~2, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~20\, StartStopDebounce|s_debounceCnt~20, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[1]\, StartStopDebounce|s_debounceCnt[1], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~4\, StartStopDebounce|Add0~4, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~21\, StartStopDebounce|s_debounceCnt~21, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[2]\, StartStopDebounce|s_debounceCnt[2], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~6\, StartStopDebounce|Add0~6, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~22\, StartStopDebounce|s_debounceCnt~22, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[3]\, StartStopDebounce|s_debounceCnt[3], TimerDemo, 1
instance = comp, \StartStopDebounce|Add0~8\, StartStopDebounce|Add0~8, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~23\, StartStopDebounce|s_debounceCnt~23, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[4]\, StartStopDebounce|s_debounceCnt[4], TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt~27\, StartStopDebounce|s_debounceCnt~27, TimerDemo, 1
instance = comp, \StartStopDebounce|s_debounceCnt[5]\, StartStopDebounce|s_debounceCnt[5], TimerDemo, 1
instance = comp, \StartStopDebounce|s_pulsedOut~6\, StartStopDebounce|s_pulsedOut~6, TimerDemo, 1
instance = comp, \StartStopDebounce|s_pulsedOut~7\, StartStopDebounce|s_pulsedOut~7, TimerDemo, 1
instance = comp, \StartStopDebounce|s_pulsedOut\, StartStopDebounce|s_pulsedOut, TimerDemo, 1
instance = comp, \timer|s_mode~0\, timer|s_mode~0, TimerDemo, 1
instance = comp, \timer|s_mode~1\, timer|s_mode~1, TimerDemo, 1
instance = comp, \timer|s_mode\, timer|s_mode, TimerDemo, 1
instance = comp, \timer|process_0~0\, timer|process_0~0, TimerDemo, 1
instance = comp, \timer|process_0~9\, timer|process_0~9, TimerDemo, 1
instance = comp, \timer|process_0~10\, timer|process_0~10, TimerDemo, 1
instance = comp, \timer|process_0~11\, timer|process_0~11, TimerDemo, 1
instance = comp, \timer|process_0~12\, timer|process_0~12, TimerDemo, 1
instance = comp, \timer|process_0~13\, timer|process_0~13, TimerDemo, 1
instance = comp, \timer|process_0~14\, timer|process_0~14, TimerDemo, 1
instance = comp, \timer|process_0~5\, timer|process_0~5, TimerDemo, 1
instance = comp, \timer|process_0~2\, timer|process_0~2, TimerDemo, 1
instance = comp, \timer|process_0~3\, timer|process_0~3, TimerDemo, 1
instance = comp, \timer|process_0~4\, timer|process_0~4, TimerDemo, 1
instance = comp, \timer|process_0~6\, timer|process_0~6, TimerDemo, 1
instance = comp, \timer|process_0~7\, timer|process_0~7, TimerDemo, 1
instance = comp, \timer|process_0~15\, timer|process_0~15, TimerDemo, 1
instance = comp, \timer|s_value[4]~2\, timer|s_value[4]~2, TimerDemo, 1
instance = comp, \timer|s_value[0]\, timer|s_value[0], TimerDemo, 1
instance = comp, \timer|Add0~2\, timer|Add0~2, TimerDemo, 1
instance = comp, \timer|s_value~7\, timer|s_value~7, TimerDemo, 1
instance = comp, \timer|s_value[1]\, timer|s_value[1], TimerDemo, 1
instance = comp, \timer|Add0~4\, timer|Add0~4, TimerDemo, 1
instance = comp, \timer|s_value~6\, timer|s_value~6, TimerDemo, 1
instance = comp, \timer|s_value[2]\, timer|s_value[2], TimerDemo, 1
instance = comp, \timer|Add0~6\, timer|Add0~6, TimerDemo, 1
instance = comp, \timer|s_value~5\, timer|s_value~5, TimerDemo, 1
instance = comp, \timer|s_value[3]\, timer|s_value[3], TimerDemo, 1
instance = comp, \timer|Equal0~0\, timer|Equal0~0, TimerDemo, 1
instance = comp, \timer|s_value[4]~0\, timer|s_value[4]~0, TimerDemo, 1
instance = comp, \timer|Add0~8\, timer|Add0~8, TimerDemo, 1
instance = comp, \timer|s_value~4\, timer|s_value~4, TimerDemo, 1
instance = comp, \timer|s_value[4]\, timer|s_value[4], TimerDemo, 1
instance = comp, \timer|Add0~10\, timer|Add0~10, TimerDemo, 1
instance = comp, \timer|s_value~3\, timer|s_value~3, TimerDemo, 1
instance = comp, \timer|s_value[5]\, timer|s_value[5], TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[21]~25\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[21]~25, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[21]~24\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[21]~24, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[20]~27\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[20]~27, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[20]~26\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[20]~26, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[19]~29\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[19]~29, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[19]~28\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[19]~28, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[18]~31\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[18]~31, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[18]~30\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[18]~30, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\, bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[25]~37\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[25]~37, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[25]~38\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[25]~38, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[24]~32\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[24]~32, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[24]~33\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[24]~33, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[28]~42\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[28]~42, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[28]~34\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[28]~34, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[27]~35\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[27]~35, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[27]~43\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[27]~43, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[26]~44\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[26]~44, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[26]~36\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[26]~36, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\, bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\, bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\, bin_to_BCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[32]~40\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[32]~40, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[31]~39\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[31]~39, TimerDemo, 1
instance = comp, \bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[33]~41\, bin_to_BCD|Mod0|auto_generated|divider|divider|StageOut[33]~41, TimerDemo, 1
instance = comp, \unid_7seg|Mux6~0\, unid_7seg|Mux6~0, TimerDemo, 1
instance = comp, \unid_7seg|Mux5~0\, unid_7seg|Mux5~0, TimerDemo, 1
instance = comp, \unid_7seg|Mux4~0\, unid_7seg|Mux4~0, TimerDemo, 1
instance = comp, \unid_7seg|Mux3~0\, unid_7seg|Mux3~0, TimerDemo, 1
instance = comp, \unid_7seg|Mux2~0\, unid_7seg|Mux2~0, TimerDemo, 1
instance = comp, \unid_7seg|Mux1~0\, unid_7seg|Mux1~0, TimerDemo, 1
instance = comp, \unid_7seg|Mux0~0\, unid_7seg|Mux0~0, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[18]~17\, bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[18]~17, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[18]~16\, bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[18]~16, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[17]~19\, bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[17]~19, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[17]~18\, bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[17]~18, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[16]~21\, bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[16]~21, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[16]~20\, bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[16]~20, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[15]~22\, bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[15]~22, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[15]~23\, bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[15]~23, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\, bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[23]~30\, bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[23]~30, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[23]~24\, bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[23]~24, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[22]~25\, bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[22]~25, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[22]~31\, bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[22]~31, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[21]~26\, bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[21]~26, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[21]~27\, bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[21]~27, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[20]~29\, bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[20]~29, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[20]~28\, bin_to_BCD|Div0|auto_generated|divider|divider|StageOut[20]~28, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\, bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\, bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\, bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\, bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, TimerDemo, 1
instance = comp, \bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, bin_to_BCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, TimerDemo, 1
instance = comp, \dezen_7seg|Mux6~0\, dezen_7seg|Mux6~0, TimerDemo, 1
instance = comp, \dezen_7seg|Mux5~0\, dezen_7seg|Mux5~0, TimerDemo, 1
instance = comp, \dezen_7seg|Mux4~0\, dezen_7seg|Mux4~0, TimerDemo, 1
instance = comp, \dezen_7seg|Mux3~0\, dezen_7seg|Mux3~0, TimerDemo, 1
instance = comp, \dezen_7seg|Mux2~0\, dezen_7seg|Mux2~0, TimerDemo, 1
instance = comp, \dezen_7seg|Mux1~0\, dezen_7seg|Mux1~0, TimerDemo, 1
instance = comp, \dezen_7seg|Mux0~0\, dezen_7seg|Mux0~0, TimerDemo, 1
instance = comp, \timer|s_startReady\, timer|s_startReady, TimerDemo, 1
