Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Mar  5 00:30:02 2022
| Host         : DESKTOP-2D4IHUT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab06_control_sets_placed.rpt
| Design       : lab06
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           19 |
| Yes          | No                    | No                     |              17 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------------+-------------------------------+------------------+----------------+--------------+
|         Clock Signal        |            Enable Signal           |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+------------------------------------+-------------------------------+------------------+----------------+--------------+
|  ssd_controller_0/clk_100Hz |                                    |                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |                                    | spi_master_0/count[5]_i_1_n_0 |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG              | spi_master_0/busy1                 | spi_master_0/count[5]_i_1_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG              |                                    |                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG              | spi_master_0/rx_data[11]_i_1_n_0   |                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG              | spi_master_0/rx_buffer[11]_i_1_n_0 |                               |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              |                                    | spi_master_0/assert_data      |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG              |                                    | ssd_controller_0/clk_100Hz_0  |                8 |             31 |         3.88 |
+-----------------------------+------------------------------------+-------------------------------+------------------+----------------+--------------+


