-- File: C:/Users/student/Documents/MSDC/out/vhdl/cezar.vhd
-- Generated by MyHDL 0.10
-- Date: Mon Dec  3 16:29:12 2018


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use std.textio.all;

use work.pck_myhdl_010.all;

entity cezar is
    port (
        clk: in std_logic;
        reset: in std_logic;
        out_tdata: inout unsigned(31 downto 0);
        out_tready: in std_logic;
        out_tvalid: out std_logic;
        out_tlast: out std_logic;
        message_tdata: in unsigned(31 downto 0);
        message_tready: in std_logic;
        message_tvalid: in std_logic;
        message_tlast: in std_logic
    );
end entity cezar;


architecture MyHDL of cezar is


type t_enum_state_t_1 is (
    enc,
    dec
);
signal state: t_enum_state_t_1;

