Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: mimasv2_s6_lpddr.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mimasv2_s6_lpddr.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mimasv2_s6_lpddr"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : mimasv2_s6_lpddr
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/iodrp_mcb_controller.vhd" into library work
Parsing entity <iodrp_mcb_controller>.
Parsing architecture <trans> of entity <iodrp_mcb_controller>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/iodrp_controller.vhd" into library work
Parsing entity <iodrp_controller>.
Parsing architecture <trans> of entity <iodrp_controller>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration.vhd" into library work
Parsing entity <mcb_soft_calibration>.
Parsing architecture <trans> of entity <mcb_soft_calibration>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration_top.vhd" into library work
Parsing entity <mcb_soft_calibration_top>.
Parsing architecture <trans> of entity <mcb_soft_calibration_top>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_raw_wrapper.vhd" into library work
Parsing entity <mcb_raw_wrapper>.
Parsing architecture <aarch> of entity <mcb_raw_wrapper>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" into library work
Parsing entity <memc3_wrapper>.
Parsing architecture <acch> of entity <memc3_wrapper>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_infrastructure.vhd" into library work
Parsing entity <memc3_infrastructure>.
Parsing architecture <syn> of entity <memc3_infrastructure>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mimasv2_s6_lpddr.vhd" into library work
Parsing entity <mimasv2_s6_lpddr>.
Parsing architecture <arc> of entity <mimasv2_s6_lpddr>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mimasv2_s6_lpddr> (architecture <arc>) with generics from library <work>.

Elaborating entity <memc3_infrastructure> (architecture <syn>) with generics from library <work>.

Elaborating entity <memc3_wrapper> (architecture <acch>) with generics from library <work>.

Elaborating entity <mcb_raw_wrapper> (architecture <aarch>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_raw_wrapper.vhd" Line 577: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:871 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_raw_wrapper.vhd" Line 620: Using initial value "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" for allzero since it is never assigned
WARNING:HDLCompiler:321 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_raw_wrapper.vhd" Line 3120: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_raw_wrapper.vhd" Line 3408: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_raw_wrapper.vhd" Line 3670: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_raw_wrapper.vhd" Line 3877: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <mcb_soft_calibration_top> (architecture <trans>) with generics from library <work>.

Elaborating entity <mcb_soft_calibration> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration.vhd" Line 368: Using initial value '1' for start_broadcast since it is never assigned
WARNING:HDLCompiler:1127 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration.vhd" Line 483: Assignment to half_mv_du ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration.vhd" Line 485: Assignment to half_mv_dd ignored, since the identifier is never used

Elaborating entity <iodrp_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/iodrp_controller.vhd" Line 352. Case statement is complete. others clause is never selected

Elaborating entity <iodrp_mcb_controller> (architecture <trans>) from library <work>.
WARNING:HDLCompiler:92 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/iodrp_mcb_controller.vhd" Line 443: bit_cnt7 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/iodrp_mcb_controller.vhd" Line 467: bit_cnt7 should be on the sensitivity list of the process
WARNING:HDLCompiler:321 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration.vhd" Line 559: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration.vhd" Line 773: Assignment to mcb_uodatavalid_u ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration.vhd" Line 817: Assignment to iodrpctrlr_use_bkst ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration_top.vhd" Line 376: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration_top.vhd" Line 222: Net <ZIO_IODRP_SDO> does not have a driver.
WARNING:HDLCompiler:634 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration_top.vhd" Line 234: Net <ZIO_IN> does not have a driver.
WARNING:HDLCompiler:321 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_raw_wrapper.vhd" Line 6918: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_raw_wrapper.vhd" Line 6944: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_raw_wrapper.vhd" Line 6969: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_raw_wrapper.vhd" Line 6980: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_raw_wrapper.vhd" Line 6985: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mimasv2_s6_lpddr.vhd" Line 396: Net <c3_selfrefresh_enter> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mimasv2_s6_lpddr>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mimasv2_s6_lpddr.vhd".
        C3_P0_MASK_SIZE = 4
        C3_P0_DATA_PORT_SIZE = 32
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        C3_MEMCLK_PERIOD = 10000
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "DIFFERENTIAL"
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        DEBUG_EN = 0
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 2
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mimasv2_s6_lpddr.vhd" line 439: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <c3_selfrefresh_enter> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mimasv2_s6_lpddr> synthesized.

Synthesizing Unit <memc3_infrastructure>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_infrastructure.vhd".
        C_INCLK_PERIOD = 10000
        C_RST_ACT_LOW = 0
        C_INPUT_CLK_TYPE = "DIFFERENTIAL"
        C_CLKOUT0_DIVIDE = 2
        C_CLKOUT1_DIVIDE = 2
        C_CLKOUT2_DIVIDE = 16
        C_CLKOUT3_DIVIDE = 8
        C_CLKFBOUT_MULT = 4
        C_DIVCLK_DIVIDE = 1
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <powerup_pll_locked>.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <memc3_infrastructure> synthesized.

Synthesizing Unit <memc3_wrapper>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd".
        C_MEMCLK_PERIOD = 10000
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "000"
        C_ARB_TIME_SLOT_1 = "000"
        C_ARB_TIME_SLOT_2 = "000"
        C_ARB_TIME_SLOT_3 = "000"
        C_ARB_TIME_SLOT_4 = "000"
        C_ARB_TIME_SLOT_5 = "000"
        C_ARB_TIME_SLOT_6 = "000"
        C_ARB_TIME_SLOT_7 = "000"
        C_ARB_TIME_SLOT_8 = "000"
        C_ARB_TIME_SLOT_9 = "000"
        C_ARB_TIME_SLOT_10 = "000"
        C_ARB_TIME_SLOT_11 = "000"
        C_MEM_TRAS = 40000
        C_MEM_TRCD = 15000
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 97500
        C_MEM_TRP = 15000
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 2
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_MEM_TYPE = "MDDR"
        C_MEM_DENSITY = "512Mb"
        C_NUM_DQ_PINS = 16
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 3
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 2
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_MDDR_ODS = "FULL"
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = "0000000000000000"
        C_MC_CALIBRATION_BA = "000"
        C_MC_CALIBRATION_CA = "000000000000"
        C_LDQSP_TAP_DELAY_VAL = 0
        C_UDQSP_TAP_DELAY_VAL = 0
        C_LDQSN_TAP_DELAY_VAL = 0
        C_UDQSN_TAP_DELAY_VAL = 0
        C_DQ0_TAP_DELAY_VAL = 0
        C_DQ1_TAP_DELAY_VAL = 0
        C_DQ2_TAP_DELAY_VAL = 0
        C_DQ3_TAP_DELAY_VAL = 0
        C_DQ4_TAP_DELAY_VAL = 0
        C_DQ5_TAP_DELAY_VAL = 0
        C_DQ6_TAP_DELAY_VAL = 0
        C_DQ7_TAP_DELAY_VAL = 0
        C_DQ8_TAP_DELAY_VAL = 0
        C_DQ9_TAP_DELAY_VAL = 0
        C_DQ10_TAP_DELAY_VAL = 0
        C_DQ11_TAP_DELAY_VAL = 0
        C_DQ12_TAP_DELAY_VAL = 0
        C_DQ13_TAP_DELAY_VAL = 0
        C_DQ14_TAP_DELAY_VAL = 0
        C_DQ15_TAP_DELAY_VAL = 0
        C_SKIP_IN_TERM_CAL = 1
        C_SKIP_DYNAMIC_CAL = 0
        C_SIMULATION = "FALSE"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_CALIB_SOFT_IP = "TRUE"
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p1_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p1_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p1_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p2_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p2_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p2_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p3_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p3_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p3_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p4_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p4_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p4_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p5_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p5_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p5_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <uo_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <status> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p1_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p1_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p1_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p1_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p1_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p1_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p1_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p1_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p1_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p1_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p2_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p2_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p2_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p2_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p2_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p2_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p2_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p2_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p2_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p2_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p3_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p3_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p3_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p3_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p3_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p3_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p3_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p3_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p3_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p3_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p4_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p4_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p4_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p4_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p4_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p4_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p4_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p4_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p4_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p4_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p5_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p5_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p5_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p5_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p5_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p5_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p5_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p5_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p5_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <p5_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <mcbx_dram_odt> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <mcbx_dram_ddr3_rst> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <uo_data_valid> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <uo_cmd_ready_in> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <uo_refrsh_flag> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <uo_cal_start> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/memc3_wrapper.vhd" line 599: Output port <uo_sdo> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memc3_wrapper> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_raw_wrapper.vhd".
        C_MEMCLK_PERIOD = 10000
        C_PORT_ENABLE = "000001"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "111111111111111000"
        C_ARB_TIME_SLOT_1 = "111111111111111000"
        C_ARB_TIME_SLOT_2 = "111111111111111000"
        C_ARB_TIME_SLOT_3 = "111111111111111000"
        C_ARB_TIME_SLOT_4 = "111111111111111000"
        C_ARB_TIME_SLOT_5 = "111111111111111000"
        C_ARB_TIME_SLOT_6 = "111111111111111000"
        C_ARB_TIME_SLOT_7 = "111111111111111000"
        C_ARB_TIME_SLOT_8 = "111111111111111000"
        C_ARB_TIME_SLOT_9 = "111111111111111000"
        C_ARB_TIME_SLOT_10 = "111111111111111000"
        C_ARB_TIME_SLOT_11 = "111111111111111000"
        C_PORT_CONFIG = "B32_B32_R32_R32_R32_R32"
        C_MEM_TRAS = 40000
        C_MEM_TRCD = 15000
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 97500
        C_MEM_TRP = 15000
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 2
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "MDDR"
        C_MEM_DENSITY = "512Mb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 3
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 2
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = "0000000000000000"
        C_MC_CALIBRATION_BA = "000"
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 1
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = "000000000000"
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <mcbx_dram_dqs_n> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <mcbx_dram_udqs_n> is never assigned. Tied to value Z.
WARNING:Xst:653 - Signal <mcbx_dram_odt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mcbx_dram_ddr3_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    Found 1-bit tristate buffer for signal <mcbx_dram_dqs_n> created at line 411
    Found 1-bit tristate buffer for signal <mcbx_dram_udqs_n> created at line 413
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Tristate(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration_top.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 1
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "MDDR"
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration_top.vhd" line 287: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration_top.vhd" line 287: Output port <ZIO_IODRP_CS> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
WARNING:Xst:2563 - Inout <ZIO_PIN> is never assigned. Tied to value Z.
WARNING:Xst:653 - Signal <ZIO_IODRP_SDO> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ZIO_IN> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit tristate buffer for signal <ZIO_PIN> created at line 141
    Summary:
	inferred   1 Tristate(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        SKIP_IN_TERM_CAL = 1
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "MDDR"
    Set property "syn_preserve = true" for signal <P_Term>.
    Set property "syn_preserve = true" for signal <N_Term>.
    Set property "syn_preserve = true" for signal <P_Term_Prev>.
    Set property "syn_preserve = true" for signal <N_Term_Prev>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_WRITE_DATA>.
    Set property "syn_preserve = true" for signal <Max_Value_Previous>.
    Set property "syn_preserve = true" for signal <DQS_DELAY_INITIAL>.
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration.vhd" line 507: Output port <DRP_BKST> of the instance <iodrp_controller_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/mcb_soft_calibration.vhd" line 525: Output port <read_data> of the instance <iodrp_mcb_controller_inst> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'MCB_UIDQLOWERDEC', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'MCB_UIDQLOWERINC', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'MCB_UIDQUPPERDEC', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'MCB_UIDQUPPERINC', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'MCB_RECAL', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Found 1-bit register for signal <Block_Reset>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 1-bit register for signal <Rst_condition2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE_xilinx11>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR_xilinx3>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL_xilinx7>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value_int>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 000010 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000001 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000011 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000100 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000101 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000110 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000111 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001000 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001001 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001010 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001100 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001101 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 010010 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 010000 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001110 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001111 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 010001 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 010011 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 010100 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 010101 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 101010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 42                                             |
    | Transitions        | 55                                             |
    | Inputs             | 20                                             |
    | Outputs            | 25                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_39_o_add_13_OUT> created at line 553.
    Found 10-bit adder for signal <RstCounter[9]_GND_39_o_add_17_OUT> created at line 613.
    Found 6-bit adder for signal <count[5]_GND_39_o_add_31_OUT> created at line 763.
    Found 6-bit adder for signal <P_Term[5]_GND_39_o_add_44_OUT> created at line 931.
    Found 7-bit adder for signal <N_Term[6]_GND_39_o_add_72_OUT> created at line 983.
    Found 8-bit adder for signal <counter_inc[7]_GND_39_o_add_196_OUT> created at line 1316.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_39_o_add_199_OUT> created at line 1322.
    Found 8-bit adder for signal <counter_dec[7]_GND_39_o_add_209_OUT> created at line 1341.
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 387.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 389.
    Found 8-bit subtractor for signal <GND_39_o_GND_39_o_sub_213_OUT<7:0>> created at line 1347.
    Found 15-bit adder for signal <_n0704> created at line 446.
    Found 15-bit adder for signal <n0421> created at line 446.
    Found 15-bit adder for signal <_n0711> created at line 446.
    Found 15-bit adder for signal <n0595> created at line 446.
    Found 15-bit adder for signal <n0414> created at line 446.
    Found 15-bit adder for signal <n0450> created at line 446.
    Found 10-bit comparator greater for signal <RstCounter[9]_PWR_14_o_LessThan_17_o> created at line 611
    Found 10-bit comparator greater for signal <RstCounter[9]_GND_39_o_LessThan_24_o> created at line 636
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 751
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 752
    Found 6-bit comparator equal for signal <n0138> created at line 996
    Found 7-bit comparator equal for signal <n0147> created at line 1028
    Found 6-bit comparator greater for signal <count[5]_PWR_14_o_LessThan_172_o> created at line 1259
    Found 8-bit comparator greater for signal <Max_Value_int[7]_Max_Value_Previous[7]_LessThan_178_o> created at line 1292
    Found 8-bit comparator greater for signal <n0210> created at line 1292
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value_int[7]_LessThan_183_o> created at line 1296
    Found 8-bit comparator greater for signal <n0214> created at line 1296
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_198_o> created at line 1318
    Found 8-bit comparator lessequal for signal <n0228> created at line 1318
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_211_o> created at line 1343
    Found 8-bit comparator lessequal for signal <n0242> created at line 1343
    WARNING:Xst:2404 -  FFs/Latches <CKE_Train<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <SELFREFRESH_REQ_R1<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <SELFREFRESH_REQ_R2<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <SELFREFRESH_REQ_R3<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred 170 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred  40 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/iodrp_controller.vhd".
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_40_o_add_12_OUT> created at line 238.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/Spartan6Memctrl/mimasv2_s6_lpddr/user_design/rtl/iodrp_mcb_controller.vhd".
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD_xilinx0>.
    Found 1-bit register for signal <DRP_CS_xilinx1>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_42_o_add_13_OUT> created at line 357.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 1
 15-bit adder                                          : 6
 16-bit adder                                          : 1
 3-bit adder                                           : 2
 6-bit adder                                           : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 2
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 2
# Registers                                            : 72
 1-bit register                                        : 42
 10-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 25-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 3
 7-bit register                                        : 2
 8-bit register                                        : 17
# Comparators                                          : 15
 10-bit comparator greater                             : 2
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 17
 10-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 18
 9-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 3
 1-bit tristate buffer                                 : 3
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <Active_IODRP_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_7> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_7> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <IODRPCTRLR_MEMCELL_ADDR<7:4>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
WARNING:Xst:2404 -  FFs/Latches <Active_IODRP<1:1>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
Unit <mcb_soft_calibration> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 3
 11-bit adder                                          : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
# Counters                                             : 7
 16-bit up counter                                     : 1
 3-bit up counter                                      : 2
 6-bit up counter                                      : 1
 8-bit up counter                                      : 2
 8-bit updown counter                                  : 1
# Registers                                            : 221
 Flip-Flops                                            : 221
# Comparators                                          : 15
 10-bit comparator greater                             : 2
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 31
 10-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 14
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 4 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> <memcell_addr_reg_7> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 5 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> <memcell_addr_reg_7> <DRP_BKST> 
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_0> on signal <STATE[1:5]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 00000
 100010 | 00001
 000010 | unreached
 000001 | unreached
 000011 | unreached
 000100 | unreached
 000101 | unreached
 000110 | unreached
 000111 | unreached
 001000 | unreached
 001001 | unreached
 001010 | unreached
 001100 | unreached
 001101 | unreached
 010010 | unreached
 010000 | unreached
 001110 | unreached
 001111 | unreached
 010001 | unreached
 010011 | unreached
 010100 | unreached
 010101 | unreached
 100001 | 00011
 010111 | 00010
 010110 | 00110
 011000 | 00111
 011001 | 00101
 011010 | 00100
 011011 | 01100
 011100 | 01101
 011101 | 01111
 011110 | 01110
 011111 | 01010
 100000 | 01011
 100011 | 01001
 100100 | 01000
 100101 | 11000
 100110 | 11001
 101000 | 11011
 101001 | 11010
 100111 | 11110
 101010 | unreached
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/FSM_1> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/FSM_2> on signal <state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000000100
 0011  | 0000001000
 0111  | 0000010000
 0100  | 0000100000
 0101  | 0001000000
 0110  | 0010000000
 1001  | 0100000000
 1010  | 1000000000
---------------------
WARNING:Xst:2677 - Node <N_Term_Prev_0> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <N_Term_Prev_1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <N_Term_Prev_2> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <N_Term_Prev_3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <N_Term_Prev_4> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <N_Term_Prev_5> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <N_Term_Prev_6> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <P_Term_Prev_0> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <P_Term_Prev_1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <P_Term_Prev_2> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <P_Term_Prev_3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <P_Term_Prev_4> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <P_Term_Prev_5> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_xilinx3_0> in Unit <mcb_soft_calibration> is equivalent to the following 3 FFs/Latches, which will be removed : <MCB_UIADDR_xilinx3_2> <MCB_UIADDR_xilinx3_3> <MCB_UIADDR_xilinx3_4> 

Optimizing unit <mimasv2_s6_lpddr> ...

Optimizing unit <mcb_soft_calibration> ...
WARNING:Xst:1293 - FF/Latch <N_Term_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_6> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDRPUPDATE> has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <memc3_infrastructure> ...
WARNING:Xst:1710 - FF/Latch <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <mimasv2_s6_lpddr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <mimasv2_s6_lpddr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_7> of sequential type is unconnected in block <mimasv2_s6_lpddr>.
WARNING:Xst:2677 - Node <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_6> of sequential type is unconnected in block <mimasv2_s6_lpddr>.
WARNING:Xst:2677 - Node <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_5> of sequential type is unconnected in block <mimasv2_s6_lpddr>.
WARNING:Xst:2677 - Node <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_4> of sequential type is unconnected in block <mimasv2_s6_lpddr>.
WARNING:Xst:2677 - Node <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_3> of sequential type is unconnected in block <mimasv2_s6_lpddr>.
WARNING:Xst:2677 - Node <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_2> of sequential type is unconnected in block <mimasv2_s6_lpddr>.
WARNING:Xst:2677 - Node <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_1> of sequential type is unconnected in block <mimasv2_s6_lpddr>.
WARNING:Xst:2677 - Node <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_0> of sequential type is unconnected in block <mimasv2_s6_lpddr>.
WARNING:Xst:1710 - FF/Latch <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7> (without init value) has a constant value of 0 in block <mimasv2_s6_lpddr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP> (without init value) has a constant value of 0 in block <mimasv2_s6_lpddr>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1> in Unit <mimasv2_s6_lpddr> is equivalent to the following FF/Latch, which will be removed : <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID> 
INFO:Xst:2261 - The FF/Latch <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock> in Unit <mimasv2_s6_lpddr> is equivalent to the following FF/Latch, which will be removed : <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mimasv2_s6_lpddr, actual ratio is 7.
FlipFlop memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 has been replicated 1 time(s)
FlipFlop memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 has been replicated 1 time(s)
FlipFlop memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 has been replicated 1 time(s)
FlipFlop memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 has been replicated 2 time(s)
FlipFlop memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mimasv2_s6_lpddr> :
	Found 2-bit shift register for signal <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2>.
Unit <mimasv2_s6_lpddr> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 234
 Flip-Flops                                            : 234
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mimasv2_s6_lpddr.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 479
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 15
#      LUT2                        : 52
#      LUT3                        : 40
#      LUT4                        : 40
#      LUT5                        : 77
#      LUT6                        : 124
#      MULT_AND                    : 6
#      MUXCY                       : 49
#      MUXF7                       : 12
#      VCC                         : 1
#      XORCY                       : 55
# FlipFlops/Latches                : 235
#      FD                          : 16
#      FDC                         : 1
#      FDCE                        : 26
#      FDE                         : 23
#      FDP                         : 26
#      FDR                         : 74
#      FDRE                        : 65
#      FDS                         : 4
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 5
#      BUFG                        : 2
#      BUFGP                       : 3
# IO Buffers                       : 175
#      IBUF                        : 74
#      IBUFGDS                     : 1
#      IOBUF                       : 19
#      OBUF                        : 59
#      OBUFT                       : 21
#      OBUFTDS                     : 1
# Others                           : 70
#      BUFPLL_MCB                  : 1
#      IODRP2                      : 1
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 42
#      PLL_ADV                     : 1
#      PULLDOWN                    : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             235  out of  11440     2%  
 Number of Slice LUTs:                  356  out of   5720     6%  
    Number used as Logic:               355  out of   5720     6%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    421
   Number with an unused Flip Flop:     186  out of    421    44%  
   Number with an unused LUT:            65  out of    421    15%  
   Number of fully used LUT-FF pairs:   170  out of    421    40%  
   Number of unique control sets:        26

IO Utilization: 
 Number of IOs:                         185
 Number of bonded IOBs:                 180  out of    200    90%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
c3_sys_clk_p                       | PLL_ADV:CLKOUT3        | 210   |
c3_sys_clk_p                       | PLL_ADV:CLKOUT2        | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.988ns (Maximum Frequency: 334.725MHz)
   Minimum input arrival time before clock: 5.202ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: 4.092ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'c3_sys_clk_p'
  Clock period: 2.988ns (frequency: 334.725MHz)
  Total number of paths / destination ports: 12431 / 540
-------------------------------------------------------------------------
Delay:               5.975ns (Levels of Logic = 6)
  Source:            memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Source Clock:      c3_sys_clk_p rising 0.5X
  Destination Clock: c3_sys_clk_p rising 0.5X

  Data Path: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.447   0.883  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0)
     LUT2:I1->O            1   0.205   0.000  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0> (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>)
     MUXCY:S->O            1   0.172   0.000  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<0> (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<0>)
     XORCY:CI->O           1   0.180   0.684  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<1> (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<1>)
     LUT3:I1->O            1   0.203   0.580  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02101_SW0 (N26)
     LUT6:I5->O           17   0.205   1.275  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02101 (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0210)
     LUT6:I2->O            2   0.203   0.616  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1431_inv3 (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1431_inv3)
     FDRE:CE                   0.322          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    ----------------------------------------
    Total                      5.975ns (1.937ns logic, 4.038ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c3_sys_clk_p'
  Total number of paths / destination ports: 125 / 107
-------------------------------------------------------------------------
Offset:              5.202ns (Levels of Logic = 3)
  Source:            c3_sys_rst_n (PAD)
  Destination:       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination Clock: c3_sys_clk_p rising 0.5X

  Data Path: c3_sys_rst_n to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  c3_sys_rst_n_IBUF (c3_sys_rst_n_IBUF)
     LUT3:I1->O           74   0.203   1.810  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1 (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst)
     LUT2:I0->O            1   0.203   0.579  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst1 (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst)
     FDP:PRE                   0.430          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    ----------------------------------------
    Total                      5.202ns (2.058ns logic, 3.144ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c3_sys_clk_p'
  Total number of paths / destination ports: 109 / 63
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:       c3_calib_done (PAD)
  Source Clock:      c3_sys_clk_p rising 0.5X

  Data Path: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to c3_calib_done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL)
     OBUF:I->O                 2.571          c3_calib_done_OBUF (c3_calib_done)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 851 / 810
-------------------------------------------------------------------------
Delay:               4.092ns (Levels of Logic = 3)
  Source:            c3_sys_rst_n (PAD)
  Destination:       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ:T (PAD)

  Data Path: c3_sys_rst_n to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ:T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  c3_sys_rst_n_IBUF (c3_sys_rst_n_IBUF)
     LUT3:I1->O           74   0.203   1.705  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1 (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst)
     INV:I->O              0   0.206   0.000  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0 (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN)
    IODRP2:ODATAIN             0.000          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ
    ----------------------------------------
    Total                      4.092ns (1.631ns logic, 2.461ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock c3_sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c3_sys_clk_p   |    5.975|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 6.29 secs
 
--> 


Total memory usage is 411860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  208 (   0 filtered)
Number of infos    :  105 (   0 filtered)

