// Seed: 69142487
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    id_8,
    input wire id_2,
    output tri0 id_3,
    output supply1 id_4,
    input wor id_5,
    output wire id_6
);
  wire id_9;
  wire id_10, id_11, id_12;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    output wor id_6,
    input wire id_7,
    output tri0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input supply0 id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_5,
      id_1,
      id_8,
      id_9,
      id_10
  );
endmodule
