#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov 16 21:02:33 2020
# Process ID: 10324
# Current directory: C:/Users/User/Desktop/ECE/Final Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8608 C:\Users\User\Desktop\ECE\Final Project\Final Project.xpr
# Log file: C:/Users/User/Desktop/ECE/Final Project/vivado.log
# Journal file: C:/Users/User/Desktop/ECE/Final Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/User/Desktop/ECE/Final Project/Final Project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 794.266 ; gain = 116.820
update_compile_order -fileset sources_1
set_property top Reaction_Timer_FSM_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Reaction_Timer_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Reaction_Timer_FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/Reaction_Timer_FSM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Reaction_Timer_FSM_tb_behav xil_defaultlib.Reaction_Timer_FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port _color_b on this module [C:/Users/User/Desktop/ECE/Final Project/Simulation/Reaction_Timer_FSM_tb.sv:9]
ERROR: [VRFC 10-1546] variable start_wait5 might have multiple concurrent drivers [C:/Users/User/Desktop/ECE/Final Project/Simulation/Reaction_Timer_FSM_tb.sv:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv:1]
[Mon Nov 16 21:58:40 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Reaction_Timer_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Reaction_Timer_FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/Reaction_Timer_FSM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Reaction_Timer_FSM_tb_behav xil_defaultlib.Reaction_Timer_FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port _color_b on this module [C:/Users/User/Desktop/ECE/Final Project/Simulation/Reaction_Timer_FSM_tb.sv:9]
ERROR: [VRFC 10-91] _color_b is not declared [C:/Users/User/Desktop/ECE/Final Project/Simulation/Reaction_Timer_FSM_tb.sv:9]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Reaction_Timer_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Reaction_Timer_FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/Reaction_Timer_FSM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Reaction_Timer_FSM_tb_behav xil_defaultlib.Reaction_Timer_FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable start_wait5 might have multiple concurrent drivers [C:/Users/User/Desktop/ECE/Final Project/Simulation/Reaction_Timer_FSM_tb.sv:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Reaction_Timer_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Reaction_Timer_FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/Reaction_Timer_FSM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Reaction_Timer_FSM_tb_behav xil_defaultlib.Reaction_Timer_FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.Reaction_Timer_FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Reaction_Timer_FSM_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 16 22:01:57 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reaction_Timer_FSM_tb_behav -key {Behavioral:sim_1:Functional:Reaction_Timer_FSM_tb} -tclbatch {Reaction_Timer_FSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Reaction_Timer_FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reaction_Timer_FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 862.523 ; gain = 1.082
add_wave {{/Reaction_Timer_FSM_tb/DUV}} 
save_wave_config {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Reaction_Timer_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Reaction_Timer_FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/Reaction_Timer_FSM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Reaction_Timer_FSM_tb_behav xil_defaultlib.Reaction_Timer_FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.Reaction_Timer_FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Reaction_Timer_FSM_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 16 22:10:54 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reaction_Timer_FSM_tb_behav -key {Behavioral:sim_1:Functional:Reaction_Timer_FSM_tb} -tclbatch {Reaction_Timer_FSM_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
source Reaction_Timer_FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reaction_Timer_FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 881.027 ; gain = 3.980
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Reaction_Timer_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Reaction_Timer_FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/Reaction_Timer_FSM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Reaction_Timer_FSM_tb_behav xil_defaultlib.Reaction_Timer_FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.Reaction_Timer_FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Reaction_Timer_FSM_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 16 22:12:34 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reaction_Timer_FSM_tb_behav -key {Behavioral:sim_1:Functional:Reaction_Timer_FSM_tb} -tclbatch {Reaction_Timer_FSM_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
source Reaction_Timer_FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reaction_Timer_FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 881.027 ; gain = 0.000
add_wave {{/Reaction_Timer_FSM_tb/DUV}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Reaction_Timer_FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Reaction_Timer_FSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/Reaction_Timer_FSM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Reaction_Timer_FSM_tb_behav xil_defaultlib.Reaction_Timer_FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reaction_Timer_FSM
Compiling module xil_defaultlib.Reaction_Timer_FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Reaction_Timer_FSM_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/ECE/Final -notrace
couldn't read file "C:/Users/User/Desktop/ECE/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 16 22:19:15 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reaction_Timer_FSM_tb_behav -key {Behavioral:sim_1:Functional:Reaction_Timer_FSM_tb} -tclbatch {Reaction_Timer_FSM_tb.tcl} -view {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/ECE/Final
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final.wcfg'.
open_wave_config Project/Reaction_Timer_FSM_tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Project/Reaction_Timer_FSM_tb_behav.wcfg'.
source Reaction_Timer_FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reaction_Timer_FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 881.027 ; gain = 0.000
add_wave {{/Reaction_Timer_FSM_tb/DUV}} 
save_wave_config {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg}}
set_property xsim.view {{C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav.wcfg} {C:/Users/User/Desktop/ECE/Final Project/Reaction_Timer_FSM_tb_behav1.wcfg}} [get_filesets sim_1]
update_compile_order -fileset sources_1
close [ open {C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv} w ]
add_files {{C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/User/Desktop/ECE/Final Project/RTL/debounce.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv:1]
[Tue Nov 17 09:09:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:1]
[Tue Nov 17 09:11:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_1
[Tue Nov 17 09:12:03 2020] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/impl_1/runme.log
set_property top reaction_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Reaction_Timer_FSM_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable time_en might have multiple concurrent drivers [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:14]
ERROR: [VRFC 10-1146] non-net variable cannot be connected to inout port time_en [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:14]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library work [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:1]
[Tue Nov 17 09:29:42 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ECE/Final Project/Final Project.runs/synth_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/Reaction_Timer_FSM_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reaction_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj reaction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/bcd_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rgb_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/Reaction_Timer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reaction_Timer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/rcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/delay_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/time_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ECE/Final Project/Simulation/reaction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a04e13e1c044c3aa582d659ca68316e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reaction_top_tb_behav xil_defaultlib.reaction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable time_en might have multiple concurrent drivers [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:13]
ERROR: [VRFC 10-1146] non-net variable cannot be connected to inout port time_en [C:/Users/User/Desktop/ECE/Final Project/RTL/reaction_top.sv:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/ECE/Final Project/Final Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
