// Seed: 1936048397
module module_0;
  wire id_1 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd39,
    parameter id_3  = 32'd11,
    parameter id_6  = 32'd40
) (
    input wor id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri0 _id_3
    , _id_11,
    input uwire id_4,
    output tri1 id_5,
    input supply0 _id_6,
    output wire id_7,
    input wand id_8,
    input supply0 id_9
);
  wire [-1 : id_3] id_12;
  logic id_13;
  wire [1 : -1] id_14;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_15;
  wire [id_6 : id_11] id_16, id_17;
  integer id_18;
  ;
  wire id_19;
  wire id_20;
  assign id_13[-1] = id_11 != 1;
  logic id_21;
endmodule
