# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE0_CV_run_msim_rtl_systemverilog.do
# if ![file isdirectory DE0_CV_iputf_libs] {
# 	file mkdir DE0_CV_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:18 on Mar 18,2023
# vlog -reportprogress 300 C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 15:07:18 on Mar 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/choug/reconfigurable-soc/LAB3/PLL/design {C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/DE0_CV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:18 on Mar 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/reconfigurable-soc/LAB3/PLL/design" C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/DE0_CV.sv 
# -- Compiling module DE0_CV
# 
# Top level modules:
# 	DE0_CV
# End time: 15:07:18 on Mar 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/choug/reconfigurable-soc/LAB3/PLL/design {C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/sub_4bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:18 on Mar 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/reconfigurable-soc/LAB3/PLL/design" C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/sub_4bit.sv 
# -- Compiling module sub_4bit
# 
# Top level modules:
# 	sub_4bit
# End time: 15:07:18 on Mar 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/choug/reconfigurable-soc/LAB3/PLL/design {C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/PLL_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:18 on Mar 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/reconfigurable-soc/LAB3/PLL/design" C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/PLL_tb.sv 
# -- Compiling module PLL_tb
# 
# Top level modules:
# 	PLL_tb
# End time: 15:07:18 on Mar 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  PLL_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" PLL_tb 
# Start time: 15:07:19 on Mar 18,2023
# Loading sv_std.std
# Loading work.PLL_tb
# Loading work.PLL
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-3017) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Too few port connections. Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /PLL_tb/p0/pll_altera_pll_altera_pll_i_1098 File: /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo(48): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (PLL_tb.p0.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = PLL_tb.p0.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# Info: hierarchical_name = PLL_tb.p0.pll_altera_pll_altera_pll_i_1098.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# ** Note: $stop    : C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/PLL_tb.sv(21)
#    Time: 1000010 ns  Iteration: 0  Instance: /PLL_tb
# Break in Module PLL_tb at C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/PLL_tb.sv line 21
# End time: 15:52:21 on Mar 18,2023, Elapsed time: 0:45:02
# Errors: 0, Warnings: 22
