2022-06-16T14:56:02.02350100255-14:56:02 **** Incremental Build of configuration Emulation-SW for project matmul_kernels ****
000-make -j8 all 
000-/tools/Xilinx/Vitis/2021.2/bin/v++ --target sw_emu --compile -I"../src" --config matmul-compile.cfg -o"build/matmul.xo" "../src/krnl_matrixmul.cpp"
000/matmul_kernels/Emulation-SW0-1-1v++ 60-1603: The supplied option 'hls.memory_port_data_width' is deprecated. The supplied option is replaced by an alternative feature controlled by option ''hls.pre_tcl''. Create a TCL file with vitis_hls TCL commands 'config_interface -m_axi_min_bitwidth <width>'  and 'config_interface -m_axi_max_bitwidth <width>'. Specify the TCL file using '--hls.pre_tcl'.1-WARNING: [v++ 60-1603] The supplied option 'hls.memory_port_data_width' is deprecated. The supplied option is replaced by an alternative feature controlled by option ''hls.pre_tcl''. Create a TCL file with vitis_hls TCL commands 'config_interface -m_axi_min_bitwidth <width>'  and 'config_interface -m_axi_max_bitwidth <width>'. Specify the TCL file using '--hls.pre_tcl'.
000-Option Map File Used: '/tools/Xilinx/Vitis/2021.2/data/vitis/vpp/optMap.xml'
000-
000-****** v++ v2021.2 (64-bit)
000-  **** SW Build 3363252 on 2021-10-14-04:41:01
000-    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
000-
000-INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
000-	Reports: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Emulation-SW/build/reports/matmul
000-	Log files: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Emulation-SW/build/logs/matmul
000-Running Dispatch Server on port: 40803
000-INFO: [v++ 60-1548] Creating build summary session with primary output /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Emulation-SW/build/matmul.xo.compile_summary, at Thu Jun 16 14:56:16 2022
000-INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jun 16 14:56:16 2022
000-INFO: [v++ 60-895]   Target platform: /home/mdu/Desktop/first_proj/xilinx_zc706_base/platform_repo/xilinx_zc706_base_202120_1/export/xilinx_zc706_base_202120_1/xilinx_zc706_base_202120_1.xpfm
000-INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/mdu/Desktop/first_proj/xilinx_zc706_base/platform_repo/xilinx_zc706_base_202120_1/export/xilinx_zc706_base_202120_1/hw/hw.xsa'
000-INFO: [v++ 60-585] Compiling for software emulation target
000-INFO: [v++ 60-423]   Target device: xilinx_zc706_base_202120_1
000-INFO: [v++ 60-242] Creating kernel: 'matmul'
000/matmul_kernels/Emulation-SW0-1-1v++ 60-2440: The option 'hls.memory_port_data_width' is being deprecated. Please Create a TCL file with vitis_hls TCL command 'config_interface -m_axi_min_bitwidth <width>' and 'config_interface -m_axi_max_bitwidth <width>'. Specify the TCL file using '--hls.pre_tcl' option1-WARNING: [v++ 60-2440] The option 'hls.memory_port_data_width' is being deprecated. Please Create a TCL file with vitis_hls TCL command 'config_interface -m_axi_min_bitwidth <width>' and 'config_interface -m_axi_max_bitwidth <width>'. Specify the TCL file using '--hls.pre_tcl' option
000-INFO: [v++ 60-594] Finished kernel compilation
000-INFO: [v++ 60-586] Created build/matmul.xo
000-INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
000-    vitis_analyzer /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Emulation-SW/build/matmul.xo.compile_summary 
000-INFO: [v++ 60-791] Total elapsed time: 0h 0m 28s
000-INFO: [v++ 60-1653] Closing dispatch client.
00255-
14:56:32 Build Finished (took 30s.971ms)

