// Seed: 1655122235
macromodule module_0 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri id_3,
    input tri id_4,
    input supply1 id_5
);
  assign module_0 = 1;
  wire id_7;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    input uwire id_2,
    input wand id_3,
    input wor id_4,
    input tri0 id_5,
    input wand id_6
);
  reg id_8, id_9, id_10;
  assign id_1 = -1;
  always id_0 <= id_10;
  logic id_11;
  assign id_0 = id_11;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5
  );
  wire id_12;
endmodule
