                   SYNTHESIS REPORT
====================Information====================
commit date: Tue_Oct_19_00:38:03_2021_+0800
top_name: ysyx_210428
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
246332.4  246332.4  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
25402  25402  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210428
Date   : Sat Oct 23 02:39:20 2021
****************************************
    
Number of ports:                         4684
Number of nets:                         29834
Number of cells:                        25543
Number of combinational cells:          22026
Number of sequential cells:              3376
Number of macros/black boxes:               0
Number of buf/inv:                       4868
Number of references:                      11
Combinational area:             160036.578678
Buf/Inv area:                    22080.271129
Noncombinational area:           86295.818913
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                246332.397591
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-   Black-
                                  Total        Total    national     national    boxes   Design
--------------------------------  -----------  -------  -----------  ----------  ------  -----------------
ysyx_210428                       246332.3976    100.0    1371.6960      0.0000  0.0000  ysyx_210428
ysyx_210428_axi                     4080.1233      1.7    2287.5048   1792.6185  0.0000  ysyx_210428_axi_0
ysyx_210428_cpu                   240880.5783     97.8       0.0000      0.0000  0.0000  ysyx_210428_cpu_0
ysyx_210428_cpu/CR                102776.3415     41.7   52082.7590  50693.5825  0.0000  ysyx_210428_cr_0
ysyx_210428_cpu/CSR                33375.2469     13.5   17046.6847  16328.5622  0.0000  ysyx_210428_csr_0
ysyx_210428_cpu/EXE                44741.4961     18.2   39477.9487   5263.5474  0.0000  ysyx_210428_exe_0
ysyx_210428_cpu/ID                 31937.6553     13.0   26639.1431   5298.5122  0.0000  ysyx_210428_id_0
ysyx_210428_cpu/IF                 15356.2713      6.2   12065.5456   3290.7257  0.0000  ysyx_210428_if_0
ysyx_210428_cpu/MEM                 9990.5192      4.1    8176.3840   1814.1353  0.0000  ysyx_210428_mem_0
ysyx_210428_cpu/WB                  2703.0481      1.1     888.9128   1814.1353  0.0000  ysyx_210428_wb_0
--------------------------------  -----------  -------  -----------  ----------  ------  -----------------
Total                                                   160036.5787  86295.8189  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210428
Date   : Sat Oct 23 02:39:18 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: ysyx_210428_cpu/IF/r_inst_addr_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210428_cpu/IF/r_inst_addr_reg_38_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  ysyx_210428_cpu/IF/r_inst_addr_reg_2_/CK (LVT_DQHDV2)
                                                        0.0000    0.0000 #   0.0000 r
  ysyx_210428_cpu/IF/r_inst_addr_reg_2_/Q (LVT_DQHDV2)
                                                        0.1005    0.2511     0.2511 f
  ysyx_210428_cpu/IF/n1574 (net)                3                 0.0000     0.2511 f
  ysyx_210428_cpu/IF/U24/I (LVT_INHDV2)                 0.1005    0.0000     0.2511 f
  ysyx_210428_cpu/IF/U24/ZN (LVT_INHDV2)                0.1316    0.0986     0.3497 r
  ysyx_210428_cpu/IF/o_r_inst_addr_2__BAR (net)
                                                2                 0.0000     0.3497 r
  ysyx_210428_cpu/IF/U476/A3 (LVT_NAND3HDV8)            0.1316    0.0000     0.3497 r
  ysyx_210428_cpu/IF/U476/ZN (LVT_NAND3HDV8)            0.1150    0.1021     0.4518 f
  ysyx_210428_cpu/IF/n21 (net)                  1                 0.0000     0.4518 f
  ysyx_210428_cpu/IF/U475/I (LVT_INHDV16)               0.1150    0.0000     0.4518 f
  ysyx_210428_cpu/IF/U475/ZN (LVT_INHDV16)              0.1077    0.0873     0.5391 r
  ysyx_210428_cpu/IF/n1565 (net)               32                 0.0000     0.5391 r
  ysyx_210428_cpu/IF/U317/A1 (LVT_NAND2HDV2)            0.1077    0.0000     0.5391 r
  ysyx_210428_cpu/IF/U317/ZN (LVT_NAND2HDV2)            0.0782    0.0679     0.6071 f
  ysyx_210428_cpu/IF/n623 (net)                 1                 0.0000     0.6071 f
  ysyx_210428_cpu/IF/U992/A1 (LVT_NAND2HDV4)            0.0782    0.0000     0.6071 f
  ysyx_210428_cpu/IF/U992/ZN (LVT_NAND2HDV4)            0.0849    0.0630     0.6701 r
  ysyx_210428_cpu/IF/o_instruction[3] (net)     4                 0.0000     0.6701 r
  ysyx_210428_cpu/IF/o_instruction[3] (ysyx_210428_if_0)          0.0000     0.6701 r
  ysyx_210428_cpu/instruction[3] (net)                            0.0000     0.6701 r
  ysyx_210428_cpu/ID/i_instruction[3] (ysyx_210428_id_0)          0.0000     0.6701 r
  ysyx_210428_cpu/ID/i_instruction[3] (net)                       0.0000     0.6701 r
  ysyx_210428_cpu/ID/U1482/I (LVT_INHDV4)               0.0849    0.0000     0.6701 r
  ysyx_210428_cpu/ID/U1482/ZN (LVT_INHDV4)              0.0481    0.0443     0.7143 f
  ysyx_210428_cpu/ID/n127 (net)                 4                 0.0000     0.7143 f
  ysyx_210428_cpu/ID/U1395/A2 (LVT_NAND2HDV2)           0.0481    0.0000     0.7143 f
  ysyx_210428_cpu/ID/U1395/ZN (LVT_NAND2HDV2)           0.0768    0.0591     0.7734 r
  ysyx_210428_cpu/ID/n139 (net)                 2                 0.0000     0.7734 r
  ysyx_210428_cpu/ID/U336/I (LVT_INHDV2)                0.0768    0.0000     0.7734 r
  ysyx_210428_cpu/ID/U336/ZN (LVT_INHDV2)               0.0471    0.0443     0.8177 f
  ysyx_210428_cpu/ID/n61 (net)                  1                 0.0000     0.8177 f
  ysyx_210428_cpu/ID/U1352/A1 (LVT_NAND2HDV4)           0.0471    0.0000     0.8177 f
  ysyx_210428_cpu/ID/U1352/ZN (LVT_NAND2HDV4)           0.1127    0.0721     0.8898 r
  ysyx_210428_cpu/ID/n231 (net)                 7                 0.0000     0.8898 r
  ysyx_210428_cpu/ID/U334/A2 (LVT_NAND2HDV4)            0.1127    0.0000     0.8898 r
  ysyx_210428_cpu/ID/U334/ZN (LVT_NAND2HDV4)            0.0624    0.0590     0.9488 f
  ysyx_210428_cpu/ID/n230 (net)                 3                 0.0000     0.9488 f
  ysyx_210428_cpu/ID/U990/A1 (LVT_NAND2HDV2)            0.0624    0.0000     0.9488 f
  ysyx_210428_cpu/ID/U990/ZN (LVT_NAND2HDV2)            0.0576    0.0448     0.9936 r
  ysyx_210428_cpu/ID/n70 (net)                  1                 0.0000     0.9936 r
  ysyx_210428_cpu/ID/U989/B (LVT_OAI21HDV2)             0.0576    0.0000     0.9936 r
  ysyx_210428_cpu/ID/U989/ZN (LVT_OAI21HDV2)            0.0921    0.0685     1.0621 f
  ysyx_210428_cpu/ID/n232 (net)                 2                 0.0000     1.0621 f
  ysyx_210428_cpu/ID/U1403/A1 (LVT_INAND2HDV4)          0.0921    0.0000     1.0621 f
  ysyx_210428_cpu/ID/U1403/ZN (LVT_INAND2HDV4)          0.0662    0.1069     1.1690 f
  ysyx_210428_cpu/ID/n66 (net)                  1                 0.0000     1.1690 f
  ysyx_210428_cpu/ID/U117/A2 (LVT_NOR2HDV2)             0.0662    0.0000     1.1690 f
  ysyx_210428_cpu/ID/U117/ZN (LVT_NOR2HDV2)             0.0985    0.0756     1.2446 r
  ysyx_210428_cpu/ID/n252 (net)                 1                 0.0000     1.2446 r
  ysyx_210428_cpu/ID/U1569/A1 (LVT_NAND4HDV2)           0.0985    0.0000     1.2446 r
  ysyx_210428_cpu/ID/U1569/ZN (LVT_NAND4HDV2)           0.1689    0.1124     1.3570 f
  ysyx_210428_cpu/ID/n253 (net)                 1                 0.0000     1.3570 f
  ysyx_210428_cpu/ID/U1570/A1 (LVT_NAND2HDV4)           0.1689    0.0000     1.3570 f
  ysyx_210428_cpu/ID/U1570/ZN (LVT_NAND2HDV4)           0.1006    0.0844     1.4414 r
  ysyx_210428_cpu/ID/n292 (net)                 3                 0.0000     1.4414 r
  ysyx_210428_cpu/ID/U1579/A2 (LVT_NAND3HDV4)           0.1006    0.0000     1.4414 r
  ysyx_210428_cpu/ID/U1579/ZN (LVT_NAND3HDV4)           0.1191    0.0961     1.5375 f
  ysyx_210428_cpu/ID/n301 (net)                 3                 0.0000     1.5375 f
  ysyx_210428_cpu/ID/U1580/I (LVT_INHDV4)               0.1191    0.0000     1.5375 f
  ysyx_210428_cpu/ID/U1580/ZN (LVT_INHDV4)              0.0642    0.0557     1.5932 r
  ysyx_210428_cpu/ID/n290 (net)                 2                 0.0000     1.5932 r
  ysyx_210428_cpu/ID/U1581/A1 (LVT_NAND2HDV4)           0.0642    0.0000     1.5932 r
  ysyx_210428_cpu/ID/U1581/ZN (LVT_NAND2HDV4)           0.0965    0.0733     1.6665 f
  ysyx_210428_cpu/ID/n309 (net)                 6                 0.0000     1.6665 f
  ysyx_210428_cpu/ID/U304/A2 (LVT_NAND2HDV2)            0.0965    0.0000     1.6665 f
  ysyx_210428_cpu/ID/U304/ZN (LVT_NAND2HDV2)            0.0963    0.0785     1.7450 r
  ysyx_210428_cpu/ID/n3157 (net)                2                 0.0000     1.7450 r
  ysyx_210428_cpu/ID/U1582/A2 (LVT_OAI21HDV4)           0.0963    0.0000     1.7450 r
  ysyx_210428_cpu/ID/U1582/ZN (LVT_OAI21HDV4)           0.0843    0.0805     1.8255 f
  ysyx_210428_cpu/ID/n298 (net)                 1                 0.0000     1.8255 f
  ysyx_210428_cpu/ID/U1586/A1 (LVT_NOR2HDV8)            0.0843    0.0000     1.8255 f
  ysyx_210428_cpu/ID/U1586/ZN (LVT_NOR2HDV8)            0.3123    0.1889     2.0144 r
  ysyx_210428_cpu/ID/o_r_rs2_en_BAR (net)       7                 0.0000     2.0144 r
  ysyx_210428_cpu/ID/o_r_rs2_en_BAR (ysyx_210428_id_0)            0.0000     2.0144 r
  ysyx_210428_cpu/r_rs2_en (net)                                  0.0000     2.0144 r
  ysyx_210428_cpu/CR/i_r_rs2_en_BAR (ysyx_210428_cr_0)            0.0000     2.0144 r
  ysyx_210428_cpu/CR/i_r_rs2_en_BAR (net)                         0.0000     2.0144 r
  ysyx_210428_cpu/CR/U390/I (LVT_INHDV4)                0.3123    0.0000     2.0144 r
  ysyx_210428_cpu/CR/U390/ZN (LVT_INHDV4)               0.0712    0.0453     2.0597 f
  ysyx_210428_cpu/CR/n309 (net)                 1                 0.0000     2.0597 f
  ysyx_210428_cpu/CR/U490/A1 (LVT_NAND2HDV4)            0.0712    0.0000     2.0597 f
  ysyx_210428_cpu/CR/U490/ZN (LVT_NAND2HDV4)            0.0899    0.0598     2.1196 r
  ysyx_210428_cpu/CR/n312 (net)                 2                 0.0000     2.1196 r
  ysyx_210428_cpu/CR/U445/I (LVT_INHDV4)                0.0899    0.0000     2.1196 r
  ysyx_210428_cpu/CR/U445/ZN (LVT_INHDV4)               0.0599    0.0533     2.1728 f
  ysyx_210428_cpu/CR/n314 (net)                 2                 0.0000     2.1728 f
  ysyx_210428_cpu/CR/U601/A3 (LVT_NAND3HDV8)            0.0599    0.0000     2.1728 f
  ysyx_210428_cpu/CR/U601/ZN (LVT_NAND3HDV8)            0.1545    0.1044     2.2773 r
  ysyx_210428_cpu/CR/n340 (net)                 9                 0.0000     2.2773 r
  ysyx_210428_cpu/CR/U450/A2 (LVT_NOR2HDV2)             0.1545    0.0000     2.2773 r
  ysyx_210428_cpu/CR/U450/ZN (LVT_NOR2HDV2)             0.0610    0.0535     2.3308 f
  ysyx_210428_cpu/CR/n381 (net)                 1                 0.0000     2.3308 f
  ysyx_210428_cpu/CR/U53/I (LVT_INHDV2)                 0.0610    0.0000     2.3308 f
  ysyx_210428_cpu/CR/U53/ZN (LVT_INHDV2)                0.1483    0.0996     2.4304 r
  ysyx_210428_cpu/CR/n147 (net)                 3                 0.0000     2.4304 r
  ysyx_210428_cpu/CR/U352/I (LVT_INHDV2)                0.1483    0.0000     2.4304 r
  ysyx_210428_cpu/CR/U352/ZN (LVT_INHDV2)               0.1351    0.1146     2.5450 f
  ysyx_210428_cpu/CR/n145 (net)                11                 0.0000     2.5450 f
  ysyx_210428_cpu/CR/U1469/B1 (LVT_AOI22HDV1)           0.1351    0.0000     2.5450 f
  ysyx_210428_cpu/CR/U1469/ZN (LVT_AOI22HDV1)           0.1607    0.1078     2.6528 r
  ysyx_210428_cpu/CR/n1201 (net)                1                 0.0000     2.6528 r
  ysyx_210428_cpu/CR/U1473/A1 (LVT_NAND4HDV1)           0.1607    0.0000     2.6528 r
  ysyx_210428_cpu/CR/U1473/ZN (LVT_NAND4HDV1)           0.1334    0.1045     2.7573 f
  ysyx_210428_cpu/CR/n1202 (net)                1                 0.0000     2.7573 f
  ysyx_210428_cpu/CR/U1474/A4 (LVT_OR4HDV2)             0.1334    0.0000     2.7573 f
  ysyx_210428_cpu/CR/U1474/Z (LVT_OR4HDV2)              0.0939    0.3385     3.0958 f
  ysyx_210428_cpu/CR/o_r_rs2_data[21] (net)     1                 0.0000     3.0958 f
  ysyx_210428_cpu/CR/o_r_rs2_data[21] (ysyx_210428_cr_0)          0.0000     3.0958 f
  ysyx_210428_cpu/r_rs2_data[21] (net)                            0.0000     3.0958 f
  ysyx_210428_cpu/ID/i_rs2_data[21] (ysyx_210428_id_0)            0.0000     3.0958 f
  ysyx_210428_cpu/ID/i_rs2_data[21] (net)                         0.0000     3.0958 f
  ysyx_210428_cpu/ID/U2027/A1 (LVT_NAND2HDV1)           0.0939    0.0000     3.0958 f
  ysyx_210428_cpu/ID/U2027/ZN (LVT_NAND2HDV1)           0.0818    0.0593     3.1551 r
  ysyx_210428_cpu/ID/n815 (net)                 1                 0.0000     3.1551 r
  ysyx_210428_cpu/ID/U1067/A1 (LVT_NAND2HDV2)           0.0818    0.0000     3.1551 r
  ysyx_210428_cpu/ID/U1067/ZN (LVT_NAND2HDV2)           0.0894    0.0687     3.2238 f
  ysyx_210428_cpu/ID/n1031 (net)                2                 0.0000     3.2238 f
  ysyx_210428_cpu/ID/U2040/A1 (LVT_NOR2HDV4)            0.0894    0.0000     3.2238 f
  ysyx_210428_cpu/ID/U2040/ZN (LVT_NOR2HDV4)            0.1104    0.0796     3.3034 r
  ysyx_210428_cpu/ID/n1036 (net)                2                 0.0000     3.3034 r
  ysyx_210428_cpu/ID/U2054/A1 (LVT_NAND3HDV4)           0.1104    0.0000     3.3034 r
  ysyx_210428_cpu/ID/U2054/ZN (LVT_NAND3HDV4)           0.0957    0.0741     3.3775 f
  ysyx_210428_cpu/ID/n838 (net)                 1                 0.0000     3.3775 f
  ysyx_210428_cpu/ID/U2055/A2 (LVT_NOR2HDV4)            0.0957    0.0000     3.3775 f
  ysyx_210428_cpu/ID/U2055/ZN (LVT_NOR2HDV4)            0.1137    0.0894     3.4669 r
  ysyx_210428_cpu/ID/n1371 (net)                2                 0.0000     3.4669 r
  ysyx_210428_cpu/ID/U2325/A2 (LVT_AND3HDV8)            0.1137    0.0000     3.4669 r
  ysyx_210428_cpu/ID/U2325/Z (LVT_AND3HDV8)             0.0566    0.1343     3.6012 r
  ysyx_210428_cpu/ID/n1375 (net)                1                 0.0000     3.6012 r
  ysyx_210428_cpu/ID/U2327/A1 (LVT_NAND2HDV8)           0.0566    0.0000     3.6012 r
  ysyx_210428_cpu/ID/U2327/ZN (LVT_NAND2HDV8)           0.0952    0.0729     3.6741 f
  ysyx_210428_cpu/ID/n1648 (net)                6                 0.0000     3.6741 f
  ysyx_210428_cpu/ID/U236/I (LVT_INHDV8)                0.0952    0.0000     3.6741 f
  ysyx_210428_cpu/ID/U236/ZN (LVT_INHDV8)               0.0851    0.0688     3.7428 r
  ysyx_210428_cpu/ID/n1941 (net)               13                 0.0000     3.7428 r
  ysyx_210428_cpu/ID/U2544/A1 (LVT_NAND4HDV2)           0.0851    0.0000     3.7428 r
  ysyx_210428_cpu/ID/U2544/ZN (LVT_NAND4HDV2)           0.1357    0.0947     3.8375 f
  ysyx_210428_cpu/ID/n1614 (net)                1                 0.0000     3.8375 f
  ysyx_210428_cpu/ID/U2545/A1 (LVT_XNOR2HDV2)           0.1357    0.0000     3.8375 f
  ysyx_210428_cpu/ID/U2545/ZN (LVT_XNOR2HDV2)           0.0743    0.1454     3.9829 f
  ysyx_210428_cpu/ID/n2024 (net)                2                 0.0000     3.9829 f
  ysyx_210428_cpu/ID/U1340/A1 (LVT_AND2HDV2)            0.0743    0.0000     3.9829 f
  ysyx_210428_cpu/ID/U1340/Z (LVT_AND2HDV2)             0.0560    0.1200     4.1029 f
  ysyx_210428_cpu/ID/n20 (net)                  1                 0.0000     4.1029 f
  ysyx_210428_cpu/ID/U1379/A1 (LVT_NOR2HDV4)            0.0560    0.0000     4.1029 f
  ysyx_210428_cpu/ID/U1379/ZN (LVT_NOR2HDV4)            0.1097    0.0755     4.1784 r
  ysyx_210428_cpu/ID/n2033 (net)                2                 0.0000     4.1784 r
  ysyx_210428_cpu/ID/U1377/A1 (LVT_NAND2HDV4)           0.1097    0.0000     4.1784 r
  ysyx_210428_cpu/ID/U1377/ZN (LVT_NAND2HDV4)           0.0704    0.0628     4.2413 f
  ysyx_210428_cpu/ID/n2037 (net)                2                 0.0000     4.2413 f
  ysyx_210428_cpu/ID/U1376/A2 (LVT_NOR2HDV4)            0.0704    0.0000     4.2413 f
  ysyx_210428_cpu/ID/U1376/ZN (LVT_NOR2HDV4)            0.0917    0.0747     4.3160 r
  ysyx_210428_cpu/ID/n2016 (net)                2                 0.0000     4.3160 r
  ysyx_210428_cpu/ID/U1330/A1 (LVT_AND3HDV4)            0.0917    0.0000     4.3160 r
  ysyx_210428_cpu/ID/U1330/Z (LVT_AND3HDV4)             0.0579    0.1293     4.4453 r
  ysyx_210428_cpu/ID/n13 (net)                  1                 0.0000     4.4453 r
  ysyx_210428_cpu/ID/U2820/A2 (LVT_NAND3HDV4)           0.0579    0.0000     4.4453 r
  ysyx_210428_cpu/ID/U2820/ZN (LVT_NAND3HDV4)           0.0848    0.0697     4.5150 f
  ysyx_210428_cpu/ID/n2128 (net)                1                 0.0000     4.5150 f
  ysyx_210428_cpu/ID/U1401/A1 (LVT_NAND3HDV4)           0.0848    0.0000     4.5150 f
  ysyx_210428_cpu/ID/U1401/ZN (LVT_NAND3HDV4)           0.0973    0.0667     4.5817 r
  ysyx_210428_cpu/ID/n64 (net)                  2                 0.0000     4.5817 r
  ysyx_210428_cpu/ID/U1399/A1 (LVT_NOR2HDV4)            0.0973    0.0000     4.5817 r
  ysyx_210428_cpu/ID/U1399/ZN (LVT_NOR2HDV4)            0.0502    0.0374     4.6192 f
  ysyx_210428_cpu/ID/n89 (net)                  1                 0.0000     4.6192 f
  ysyx_210428_cpu/ID/U1419/A1 (LVT_NOR2HDV4)            0.0502    0.0000     4.6192 f
  ysyx_210428_cpu/ID/U1419/ZN (LVT_NOR2HDV4)            0.1296    0.0848     4.7039 r
  ysyx_210428_cpu/ID/n87 (net)                  1                 0.0000     4.7039 r
  ysyx_210428_cpu/ID/U1418/A1 (LVT_NAND2HDV8)           0.1296    0.0000     4.7039 r
  ysyx_210428_cpu/ID/U1418/ZN (LVT_NAND2HDV8)           0.0865    0.0727     4.7766 f
  ysyx_210428_cpu/ID/n2861 (net)                2                 0.0000     4.7766 f
  ysyx_210428_cpu/ID/U3228/A1 (LVT_NAND2HDV8)           0.0865    0.0000     4.7766 f
  ysyx_210428_cpu/ID/U3228/ZN (LVT_NAND2HDV8)           0.1674    0.1123     4.8889 r
  ysyx_210428_cpu/ID/o_branch_en_BAR (net)     15                 0.0000     4.8889 r
  ysyx_210428_cpu/ID/U3753/A1 (LVT_OAI21HDV4)           0.1674    0.0000     4.8889 r
  ysyx_210428_cpu/ID/U3753/ZN (LVT_OAI21HDV4)           0.0980    0.0700     4.9589 f
  ysyx_210428_cpu/ID/o_pcj_addr[11] (net)       3                 0.0000     4.9589 f
  ysyx_210428_cpu/ID/o_pcj_addr[11] (ysyx_210428_id_0)            0.0000     4.9589 f
  ysyx_210428_cpu/pcj_addr[11] (net)                              0.0000     4.9589 f
  ysyx_210428_cpu/IF/i_pcj_addr[11] (ysyx_210428_if_0)            0.0000     4.9589 f
  ysyx_210428_cpu/IF/i_pcj_addr[11] (net)                         0.0000     4.9589 f
  ysyx_210428_cpu/IF/U591/A1 (LVT_NOR2HDV1)             0.0980    0.0000     4.9589 f
  ysyx_210428_cpu/IF/U591/ZN (LVT_NOR2HDV1)             0.2243    0.1464     5.1053 r
  ysyx_210428_cpu/IF/n1455 (net)                3                 0.0000     5.1053 r
  ysyx_210428_cpu/IF/U597/A1 (LVT_OAI21HDV1)            0.2243    0.0000     5.1053 r
  ysyx_210428_cpu/IF/U597/ZN (LVT_OAI21HDV1)            0.1114    0.1037     5.2090 f
  ysyx_210428_cpu/IF/n76 (net)                  1                 0.0000     5.2090 f
  ysyx_210428_cpu/IF/U598/B (LVT_AOI21HDV4)             0.1114    0.0000     5.2090 f
  ysyx_210428_cpu/IF/U598/ZN (LVT_AOI21HDV4)            0.1487    0.1078     5.3168 r
  ysyx_210428_cpu/IF/n1435 (net)                3                 0.0000     5.3168 r
  ysyx_210428_cpu/IF/U174/A1 (LVT_OAI21HDV4)            0.1487    0.0000     5.3168 r
  ysyx_210428_cpu/IF/U174/ZN (LVT_OAI21HDV4)            0.0672    0.0647     5.3815 f
  ysyx_210428_cpu/IF/n82 (net)                  1                 0.0000     5.3815 f
  ysyx_210428_cpu/IF/U606/B (LVT_AOI21HDV4)             0.0672    0.0000     5.3815 f
  ysyx_210428_cpu/IF/U606/ZN (LVT_AOI21HDV4)            0.1548    0.1014     5.4828 r
  ysyx_210428_cpu/IF/n317 (net)                 2                 0.0000     5.4828 r
  ysyx_210428_cpu/IF/U640/A1 (LVT_OAI21HDV4)            0.1548    0.0000     5.4828 r
  ysyx_210428_cpu/IF/U640/ZN (LVT_OAI21HDV4)            0.0875    0.0805     5.5633 f
  ysyx_210428_cpu/IF/n962 (net)                 2                 0.0000     5.5633 f
  ysyx_210428_cpu/IF/U176/I (LVT_BUFHDV8)               0.0875    0.0000     5.5633 f
  ysyx_210428_cpu/IF/U176/Z (LVT_BUFHDV8)               0.0775    0.1248     5.6881 f
  ysyx_210428_cpu/IF/n1108 (net)               16                 0.0000     5.6881 f
  ysyx_210428_cpu/IF/U552/A1 (LVT_AOI21HDV1)            0.0775    0.0000     5.6881 f
  ysyx_210428_cpu/IF/U552/ZN (LVT_AOI21HDV1)            0.2264    0.1509     5.8390 r
  ysyx_210428_cpu/IF/n161 (net)                 2                 0.0000     5.8390 r
  ysyx_210428_cpu/IF/U38/A1 (LVT_XNOR2HDV1)             0.2264    0.0000     5.8390 r
  ysyx_210428_cpu/IF/U38/ZN (LVT_XNOR2HDV1)             0.0772    0.1918     6.0308 f
  ysyx_210428_cpu/IF/n165 (net)                 1                 0.0000     6.0308 f
  ysyx_210428_cpu/IF/U91/A1 (LVT_OAI22HDV2)             0.0772    0.0000     6.0308 f
  ysyx_210428_cpu/IF/U91/ZN (LVT_OAI22HDV2)             0.2149    0.0826     6.1134 r
  ysyx_210428_cpu/IF/n166 (net)                 1                 0.0000     6.1134 r
  ysyx_210428_cpu/IF/U129/B (LVT_AOI21HDV2)             0.2149    0.0000     6.1134 r
  ysyx_210428_cpu/IF/U129/ZN (LVT_AOI21HDV2)            0.0975    0.0467     6.1601 f
  ysyx_210428_cpu/IF/n172 (net)                 1                 0.0000     6.1601 f
  ysyx_210428_cpu/IF/U121/A1 (LVT_OAI21HDV1)            0.0975    0.0000     6.1601 f
  ysyx_210428_cpu/IF/U121/ZN (LVT_OAI21HDV1)            0.1410    0.1019     6.2621 r
  ysyx_210428_cpu/IF/n245 (net)                 1                 0.0000     6.2621 r
  ysyx_210428_cpu/IF/r_inst_addr_reg_38_/D (LVT_DQHDV2)
                                                        0.1410    0.0000     6.2621 r
  data arrival time                                                          6.2621
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210428_cpu/IF/r_inst_addr_reg_38_/CK (LVT_DQHDV2)          0.0000     6.3500 r
  library setup time                                             -0.0872     6.2628
  data required time                                                         6.2628
  ------------------------------------------------------------------------------------
  data required time                                                         6.2628
  data arrival time                                                         -6.2621
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0007
  Startpoint: ysyx_210428_cpu/IF/r_inst_addr_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210428_cpu/IF/r_inst_addr_reg_59_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  ysyx_210428_cpu/IF/r_inst_addr_reg_2_/CK (LVT_DQHDV2)
                                                        0.0000    0.0000 #   0.0000 r
  ysyx_210428_cpu/IF/r_inst_addr_reg_2_/Q (LVT_DQHDV2)
                                                        0.1005    0.2511     0.2511 f
  ysyx_210428_cpu/IF/n1574 (net)                3                 0.0000     0.2511 f
  ysyx_210428_cpu/IF/U24/I (LVT_INHDV2)                 0.1005    0.0000     0.2511 f
  ysyx_210428_cpu/IF/U24/ZN (LVT_INHDV2)                0.1316    0.0986     0.3497 r
  ysyx_210428_cpu/IF/o_r_inst_addr_2__BAR (net)
                                                2                 0.0000     0.3497 r
  ysyx_210428_cpu/IF/U476/A3 (LVT_NAND3HDV8)            0.1316    0.0000     0.3497 r
  ysyx_210428_cpu/IF/U476/ZN (LVT_NAND3HDV8)            0.1150    0.1021     0.4518 f
  ysyx_210428_cpu/IF/n21 (net)                  1                 0.0000     0.4518 f
  ysyx_210428_cpu/IF/U475/I (LVT_INHDV16)               0.1150    0.0000     0.4518 f
  ysyx_210428_cpu/IF/U475/ZN (LVT_INHDV16)              0.1077    0.0873     0.5391 r
  ysyx_210428_cpu/IF/n1565 (net)               32                 0.0000     0.5391 r
  ysyx_210428_cpu/IF/U317/A1 (LVT_NAND2HDV2)            0.1077    0.0000     0.5391 r
  ysyx_210428_cpu/IF/U317/ZN (LVT_NAND2HDV2)            0.0782    0.0679     0.6071 f
  ysyx_210428_cpu/IF/n623 (net)                 1                 0.0000     0.6071 f
  ysyx_210428_cpu/IF/U992/A1 (LVT_NAND2HDV4)            0.0782    0.0000     0.6071 f
  ysyx_210428_cpu/IF/U992/ZN (LVT_NAND2HDV4)            0.0849    0.0630     0.6701 r
  ysyx_210428_cpu/IF/o_instruction[3] (net)     4                 0.0000     0.6701 r
  ysyx_210428_cpu/IF/o_instruction[3] (ysyx_210428_if_0)          0.0000     0.6701 r
  ysyx_210428_cpu/instruction[3] (net)                            0.0000     0.6701 r
  ysyx_210428_cpu/ID/i_instruction[3] (ysyx_210428_id_0)          0.0000     0.6701 r
  ysyx_210428_cpu/ID/i_instruction[3] (net)                       0.0000     0.6701 r
  ysyx_210428_cpu/ID/U1482/I (LVT_INHDV4)               0.0849    0.0000     0.6701 r
  ysyx_210428_cpu/ID/U1482/ZN (LVT_INHDV4)              0.0481    0.0443     0.7143 f
  ysyx_210428_cpu/ID/n127 (net)                 4                 0.0000     0.7143 f
  ysyx_210428_cpu/ID/U1395/A2 (LVT_NAND2HDV2)           0.0481    0.0000     0.7143 f
  ysyx_210428_cpu/ID/U1395/ZN (LVT_NAND2HDV2)           0.0768    0.0591     0.7734 r
  ysyx_210428_cpu/ID/n139 (net)                 2                 0.0000     0.7734 r
  ysyx_210428_cpu/ID/U336/I (LVT_INHDV2)                0.0768    0.0000     0.7734 r
  ysyx_210428_cpu/ID/U336/ZN (LVT_INHDV2)               0.0471    0.0443     0.8177 f
  ysyx_210428_cpu/ID/n61 (net)                  1                 0.0000     0.8177 f
  ysyx_210428_cpu/ID/U1352/A1 (LVT_NAND2HDV4)           0.0471    0.0000     0.8177 f
  ysyx_210428_cpu/ID/U1352/ZN (LVT_NAND2HDV4)           0.1127    0.0721     0.8898 r
  ysyx_210428_cpu/ID/n231 (net)                 7                 0.0000     0.8898 r
  ysyx_210428_cpu/ID/U334/A2 (LVT_NAND2HDV4)            0.1127    0.0000     0.8898 r
  ysyx_210428_cpu/ID/U334/ZN (LVT_NAND2HDV4)            0.0624    0.0590     0.9488 f
  ysyx_210428_cpu/ID/n230 (net)                 3                 0.0000     0.9488 f
  ysyx_210428_cpu/ID/U990/A1 (LVT_NAND2HDV2)            0.0624    0.0000     0.9488 f
  ysyx_210428_cpu/ID/U990/ZN (LVT_NAND2HDV2)            0.0576    0.0448     0.9936 r
  ysyx_210428_cpu/ID/n70 (net)                  1                 0.0000     0.9936 r
  ysyx_210428_cpu/ID/U989/B (LVT_OAI21HDV2)             0.0576    0.0000     0.9936 r
  ysyx_210428_cpu/ID/U989/ZN (LVT_OAI21HDV2)            0.0921    0.0685     1.0621 f
  ysyx_210428_cpu/ID/n232 (net)                 2                 0.0000     1.0621 f
  ysyx_210428_cpu/ID/U1403/A1 (LVT_INAND2HDV4)          0.0921    0.0000     1.0621 f
  ysyx_210428_cpu/ID/U1403/ZN (LVT_INAND2HDV4)          0.0662    0.1069     1.1690 f
  ysyx_210428_cpu/ID/n66 (net)                  1                 0.0000     1.1690 f
  ysyx_210428_cpu/ID/U117/A2 (LVT_NOR2HDV2)             0.0662    0.0000     1.1690 f
  ysyx_210428_cpu/ID/U117/ZN (LVT_NOR2HDV2)             0.0985    0.0756     1.2446 r
  ysyx_210428_cpu/ID/n252 (net)                 1                 0.0000     1.2446 r
  ysyx_210428_cpu/ID/U1569/A1 (LVT_NAND4HDV2)           0.0985    0.0000     1.2446 r
  ysyx_210428_cpu/ID/U1569/ZN (LVT_NAND4HDV2)           0.1689    0.1124     1.3570 f
  ysyx_210428_cpu/ID/n253 (net)                 1                 0.0000     1.3570 f
  ysyx_210428_cpu/ID/U1570/A1 (LVT_NAND2HDV4)           0.1689    0.0000     1.3570 f
  ysyx_210428_cpu/ID/U1570/ZN (LVT_NAND2HDV4)           0.1006    0.0844     1.4414 r
  ysyx_210428_cpu/ID/n292 (net)                 3                 0.0000     1.4414 r
  ysyx_210428_cpu/ID/U1579/A2 (LVT_NAND3HDV4)           0.1006    0.0000     1.4414 r
  ysyx_210428_cpu/ID/U1579/ZN (LVT_NAND3HDV4)           0.1191    0.0961     1.5375 f
  ysyx_210428_cpu/ID/n301 (net)                 3                 0.0000     1.5375 f
  ysyx_210428_cpu/ID/U1580/I (LVT_INHDV4)               0.1191    0.0000     1.5375 f
  ysyx_210428_cpu/ID/U1580/ZN (LVT_INHDV4)              0.0642    0.0557     1.5932 r
  ysyx_210428_cpu/ID/n290 (net)                 2                 0.0000     1.5932 r
  ysyx_210428_cpu/ID/U1581/A1 (LVT_NAND2HDV4)           0.0642    0.0000     1.5932 r
  ysyx_210428_cpu/ID/U1581/ZN (LVT_NAND2HDV4)           0.0965    0.0733     1.6665 f
  ysyx_210428_cpu/ID/n309 (net)                 6                 0.0000     1.6665 f
  ysyx_210428_cpu/ID/U304/A2 (LVT_NAND2HDV2)            0.0965    0.0000     1.6665 f
  ysyx_210428_cpu/ID/U304/ZN (LVT_NAND2HDV2)            0.0963    0.0785     1.7450 r
  ysyx_210428_cpu/ID/n3157 (net)                2                 0.0000     1.7450 r
  ysyx_210428_cpu/ID/U1582/A2 (LVT_OAI21HDV4)           0.0963    0.0000     1.7450 r
  ysyx_210428_cpu/ID/U1582/ZN (LVT_OAI21HDV4)           0.0843    0.0805     1.8255 f
  ysyx_210428_cpu/ID/n298 (net)                 1                 0.0000     1.8255 f
  ysyx_210428_cpu/ID/U1586/A1 (LVT_NOR2HDV8)            0.0843    0.0000     1.8255 f
  ysyx_210428_cpu/ID/U1586/ZN (LVT_NOR2HDV8)            0.3123    0.1889     2.0144 r
  ysyx_210428_cpu/ID/o_r_rs2_en_BAR (net)       7                 0.0000     2.0144 r
  ysyx_210428_cpu/ID/o_r_rs2_en_BAR (ysyx_210428_id_0)            0.0000     2.0144 r
  ysyx_210428_cpu/r_rs2_en (net)                                  0.0000     2.0144 r
  ysyx_210428_cpu/CR/i_r_rs2_en_BAR (ysyx_210428_cr_0)            0.0000     2.0144 r
  ysyx_210428_cpu/CR/i_r_rs2_en_BAR (net)                         0.0000     2.0144 r
  ysyx_210428_cpu/CR/U390/I (LVT_INHDV4)                0.3123    0.0000     2.0144 r
  ysyx_210428_cpu/CR/U390/ZN (LVT_INHDV4)               0.0712    0.0453     2.0597 f
  ysyx_210428_cpu/CR/n309 (net)                 1                 0.0000     2.0597 f
  ysyx_210428_cpu/CR/U490/A1 (LVT_NAND2HDV4)            0.0712    0.0000     2.0597 f
  ysyx_210428_cpu/CR/U490/ZN (LVT_NAND2HDV4)            0.0899    0.0598     2.1196 r
  ysyx_210428_cpu/CR/n312 (net)                 2                 0.0000     2.1196 r
  ysyx_210428_cpu/CR/U445/I (LVT_INHDV4)                0.0899    0.0000     2.1196 r
  ysyx_210428_cpu/CR/U445/ZN (LVT_INHDV4)               0.0599    0.0533     2.1728 f
  ysyx_210428_cpu/CR/n314 (net)                 2                 0.0000     2.1728 f
  ysyx_210428_cpu/CR/U601/A3 (LVT_NAND3HDV8)            0.0599    0.0000     2.1728 f
  ysyx_210428_cpu/CR/U601/ZN (LVT_NAND3HDV8)            0.1545    0.1044     2.2773 r
  ysyx_210428_cpu/CR/n340 (net)                 9                 0.0000     2.2773 r
  ysyx_210428_cpu/CR/U450/A2 (LVT_NOR2HDV2)             0.1545    0.0000     2.2773 r
  ysyx_210428_cpu/CR/U450/ZN (LVT_NOR2HDV2)             0.0610    0.0535     2.3308 f
  ysyx_210428_cpu/CR/n381 (net)                 1                 0.0000     2.3308 f
  ysyx_210428_cpu/CR/U53/I (LVT_INHDV2)                 0.0610    0.0000     2.3308 f
  ysyx_210428_cpu/CR/U53/ZN (LVT_INHDV2)                0.1483    0.0996     2.4304 r
  ysyx_210428_cpu/CR/n147 (net)                 3                 0.0000     2.4304 r
  ysyx_210428_cpu/CR/U352/I (LVT_INHDV2)                0.1483    0.0000     2.4304 r
  ysyx_210428_cpu/CR/U352/ZN (LVT_INHDV2)               0.1351    0.1146     2.5450 f
  ysyx_210428_cpu/CR/n145 (net)                11                 0.0000     2.5450 f
  ysyx_210428_cpu/CR/U1469/B1 (LVT_AOI22HDV1)           0.1351    0.0000     2.5450 f
  ysyx_210428_cpu/CR/U1469/ZN (LVT_AOI22HDV1)           0.1607    0.1078     2.6528 r
  ysyx_210428_cpu/CR/n1201 (net)                1                 0.0000     2.6528 r
  ysyx_210428_cpu/CR/U1473/A1 (LVT_NAND4HDV1)           0.1607    0.0000     2.6528 r
  ysyx_210428_cpu/CR/U1473/ZN (LVT_NAND4HDV1)           0.1334    0.1045     2.7573 f
  ysyx_210428_cpu/CR/n1202 (net)                1                 0.0000     2.7573 f
  ysyx_210428_cpu/CR/U1474/A4 (LVT_OR4HDV2)             0.1334    0.0000     2.7573 f
  ysyx_210428_cpu/CR/U1474/Z (LVT_OR4HDV2)              0.0939    0.3385     3.0958 f
  ysyx_210428_cpu/CR/o_r_rs2_data[21] (net)     1                 0.0000     3.0958 f
  ysyx_210428_cpu/CR/o_r_rs2_data[21] (ysyx_210428_cr_0)          0.0000     3.0958 f
  ysyx_210428_cpu/r_rs2_data[21] (net)                            0.0000     3.0958 f
  ysyx_210428_cpu/ID/i_rs2_data[21] (ysyx_210428_id_0)            0.0000     3.0958 f
  ysyx_210428_cpu/ID/i_rs2_data[21] (net)                         0.0000     3.0958 f
  ysyx_210428_cpu/ID/U2027/A1 (LVT_NAND2HDV1)           0.0939    0.0000     3.0958 f
  ysyx_210428_cpu/ID/U2027/ZN (LVT_NAND2HDV1)           0.0818    0.0593     3.1551 r
  ysyx_210428_cpu/ID/n815 (net)                 1                 0.0000     3.1551 r
  ysyx_210428_cpu/ID/U1067/A1 (LVT_NAND2HDV2)           0.0818    0.0000     3.1551 r
  ysyx_210428_cpu/ID/U1067/ZN (LVT_NAND2HDV2)           0.0894    0.0687     3.2238 f
  ysyx_210428_cpu/ID/n1031 (net)                2                 0.0000     3.2238 f
  ysyx_210428_cpu/ID/U2040/A1 (LVT_NOR2HDV4)            0.0894    0.0000     3.2238 f
  ysyx_210428_cpu/ID/U2040/ZN (LVT_NOR2HDV4)            0.1104    0.0796     3.3034 r
  ysyx_210428_cpu/ID/n1036 (net)                2                 0.0000     3.3034 r
  ysyx_210428_cpu/ID/U2054/A1 (LVT_NAND3HDV4)           0.1104    0.0000     3.3034 r
  ysyx_210428_cpu/ID/U2054/ZN (LVT_NAND3HDV4)           0.0957    0.0741     3.3775 f
  ysyx_210428_cpu/ID/n838 (net)                 1                 0.0000     3.3775 f
  ysyx_210428_cpu/ID/U2055/A2 (LVT_NOR2HDV4)            0.0957    0.0000     3.3775 f
  ysyx_210428_cpu/ID/U2055/ZN (LVT_NOR2HDV4)            0.1137    0.0894     3.4669 r
  ysyx_210428_cpu/ID/n1371 (net)                2                 0.0000     3.4669 r
  ysyx_210428_cpu/ID/U2325/A2 (LVT_AND3HDV8)            0.1137    0.0000     3.4669 r
  ysyx_210428_cpu/ID/U2325/Z (LVT_AND3HDV8)             0.0566    0.1343     3.6012 r
  ysyx_210428_cpu/ID/n1375 (net)                1                 0.0000     3.6012 r
  ysyx_210428_cpu/ID/U2327/A1 (LVT_NAND2HDV8)           0.0566    0.0000     3.6012 r
  ysyx_210428_cpu/ID/U2327/ZN (LVT_NAND2HDV8)           0.0952    0.0729     3.6741 f
  ysyx_210428_cpu/ID/n1648 (net)                6                 0.0000     3.6741 f
  ysyx_210428_cpu/ID/U236/I (LVT_INHDV8)                0.0952    0.0000     3.6741 f
  ysyx_210428_cpu/ID/U236/ZN (LVT_INHDV8)               0.0851    0.0688     3.7428 r
  ysyx_210428_cpu/ID/n1941 (net)               13                 0.0000     3.7428 r
  ysyx_210428_cpu/ID/U2544/A1 (LVT_NAND4HDV2)           0.0851    0.0000     3.7428 r
  ysyx_210428_cpu/ID/U2544/ZN (LVT_NAND4HDV2)           0.1357    0.0947     3.8375 f
  ysyx_210428_cpu/ID/n1614 (net)                1                 0.0000     3.8375 f
  ysyx_210428_cpu/ID/U2545/A1 (LVT_XNOR2HDV2)           0.1357    0.0000     3.8375 f
  ysyx_210428_cpu/ID/U2545/ZN (LVT_XNOR2HDV2)           0.0743    0.1454     3.9829 f
  ysyx_210428_cpu/ID/n2024 (net)                2                 0.0000     3.9829 f
  ysyx_210428_cpu/ID/U1340/A1 (LVT_AND2HDV2)            0.0743    0.0000     3.9829 f
  ysyx_210428_cpu/ID/U1340/Z (LVT_AND2HDV2)             0.0560    0.1200     4.1029 f
  ysyx_210428_cpu/ID/n20 (net)                  1                 0.0000     4.1029 f
  ysyx_210428_cpu/ID/U1379/A1 (LVT_NOR2HDV4)            0.0560    0.0000     4.1029 f
  ysyx_210428_cpu/ID/U1379/ZN (LVT_NOR2HDV4)            0.1097    0.0755     4.1784 r
  ysyx_210428_cpu/ID/n2033 (net)                2                 0.0000     4.1784 r
  ysyx_210428_cpu/ID/U1377/A1 (LVT_NAND2HDV4)           0.1097    0.0000     4.1784 r
  ysyx_210428_cpu/ID/U1377/ZN (LVT_NAND2HDV4)           0.0704    0.0628     4.2413 f
  ysyx_210428_cpu/ID/n2037 (net)                2                 0.0000     4.2413 f
  ysyx_210428_cpu/ID/U1376/A2 (LVT_NOR2HDV4)            0.0704    0.0000     4.2413 f
  ysyx_210428_cpu/ID/U1376/ZN (LVT_NOR2HDV4)            0.0917    0.0747     4.3160 r
  ysyx_210428_cpu/ID/n2016 (net)                2                 0.0000     4.3160 r
  ysyx_210428_cpu/ID/U1330/A1 (LVT_AND3HDV4)            0.0917    0.0000     4.3160 r
  ysyx_210428_cpu/ID/U1330/Z (LVT_AND3HDV4)             0.0579    0.1293     4.4453 r
  ysyx_210428_cpu/ID/n13 (net)                  1                 0.0000     4.4453 r
  ysyx_210428_cpu/ID/U2820/A2 (LVT_NAND3HDV4)           0.0579    0.0000     4.4453 r
  ysyx_210428_cpu/ID/U2820/ZN (LVT_NAND3HDV4)           0.0848    0.0697     4.5150 f
  ysyx_210428_cpu/ID/n2128 (net)                1                 0.0000     4.5150 f
  ysyx_210428_cpu/ID/U1401/A1 (LVT_NAND3HDV4)           0.0848    0.0000     4.5150 f
  ysyx_210428_cpu/ID/U1401/ZN (LVT_NAND3HDV4)           0.0973    0.0667     4.5817 r
  ysyx_210428_cpu/ID/n64 (net)                  2                 0.0000     4.5817 r
  ysyx_210428_cpu/ID/U1399/A1 (LVT_NOR2HDV4)            0.0973    0.0000     4.5817 r
  ysyx_210428_cpu/ID/U1399/ZN (LVT_NOR2HDV4)            0.0502    0.0374     4.6192 f
  ysyx_210428_cpu/ID/n89 (net)                  1                 0.0000     4.6192 f
  ysyx_210428_cpu/ID/U1419/A1 (LVT_NOR2HDV4)            0.0502    0.0000     4.6192 f
  ysyx_210428_cpu/ID/U1419/ZN (LVT_NOR2HDV4)            0.1296    0.0848     4.7039 r
  ysyx_210428_cpu/ID/n87 (net)                  1                 0.0000     4.7039 r
  ysyx_210428_cpu/ID/U1418/A1 (LVT_NAND2HDV8)           0.1296    0.0000     4.7039 r
  ysyx_210428_cpu/ID/U1418/ZN (LVT_NAND2HDV8)           0.0865    0.0727     4.7766 f
  ysyx_210428_cpu/ID/n2861 (net)                2                 0.0000     4.7766 f
  ysyx_210428_cpu/ID/U1417/A1 (LVT_NAND2HDV8)           0.0865    0.0000     4.7766 f
  ysyx_210428_cpu/ID/U1417/ZN (LVT_NAND2HDV8)           0.0951    0.0667     4.8434 r
  ysyx_210428_cpu/ID/n2654 (net)                3                 0.0000     4.8434 r
  ysyx_210428_cpu/ID/U3068/I (LVT_BUFHDV16)             0.0951    0.0000     4.8434 r
  ysyx_210428_cpu/ID/U3068/Z (LVT_BUFHDV16)             0.0881    0.1116     4.9550 r
  ysyx_210428_cpu/ID/n3601 (net)               21                 0.0000     4.9550 r
  ysyx_210428_cpu/ID/U3279/C (LVT_OAI211HDV2)           0.0881    0.0000     4.9550 r
  ysyx_210428_cpu/ID/U3279/ZN (LVT_OAI211HDV2)          0.2028    0.1384     5.0933 f
  ysyx_210428_cpu/ID/o_pcj_addr[43] (net)       3                 0.0000     5.0933 f
  ysyx_210428_cpu/ID/o_pcj_addr[43] (ysyx_210428_id_0)            0.0000     5.0933 f
  ysyx_210428_cpu/pcj_addr[43] (net)                              0.0000     5.0933 f
  ysyx_210428_cpu/IF/i_pcj_addr[43] (ysyx_210428_if_0)            0.0000     5.0933 f
  ysyx_210428_cpu/IF/i_pcj_addr[43] (net)                         0.0000     5.0933 f
  ysyx_210428_cpu/IF/U536/A1 (LVT_NOR2HDV4)             0.2028    0.0000     5.0933 f
  ysyx_210428_cpu/IF/U536/ZN (LVT_NOR2HDV4)             0.1313    0.1077     5.2011 r
  ysyx_210428_cpu/IF/n787 (net)                 3                 0.0000     5.2011 r
  ysyx_210428_cpu/IF/U730/A1 (LVT_OAI21HDV2)            0.1313    0.0000     5.2011 r
  ysyx_210428_cpu/IF/U730/ZN (LVT_OAI21HDV2)            0.0906    0.0785     5.2795 f
  ysyx_210428_cpu/IF/n192 (net)                 1                 0.0000     5.2795 f
  ysyx_210428_cpu/IF/U731/B (LVT_AOI21HDV4)             0.0906    0.0000     5.2795 f
  ysyx_210428_cpu/IF/U731/ZN (LVT_AOI21HDV4)            0.1278    0.0918     5.3713 r
  ysyx_210428_cpu/IF/n916 (net)                 3                 0.0000     5.3713 r
  ysyx_210428_cpu/IF/U770/A1 (LVT_OA21HDV4)             0.1278    0.0000     5.3713 r
  ysyx_210428_cpu/IF/U770/Z (LVT_OA21HDV4)              0.0537    0.1207     5.4920 r
  ysyx_210428_cpu/IF/n289 (net)                 1                 0.0000     5.4920 r
  ysyx_210428_cpu/IF/U771/A2 (LVT_NAND2HDV4)            0.0537    0.0000     5.4920 r
  ysyx_210428_cpu/IF/U771/ZN (LVT_NAND2HDV4)            0.0668    0.0572     5.5492 f
  ysyx_210428_cpu/IF/n963 (net)                 2                 0.0000     5.5492 f
  ysyx_210428_cpu/IF/U1196/I (LVT_INHDV6)               0.0668    0.0000     5.5492 f
  ysyx_210428_cpu/IF/U1196/ZN (LVT_INHDV6)              0.1132    0.0815     5.6307 r
  ysyx_210428_cpu/IF/n967 (net)                15                 0.0000     5.6307 r
  ysyx_210428_cpu/IF/U203/A1 (LVT_OAI21HDV1)            0.1132    0.0000     5.6307 r
  ysyx_210428_cpu/IF/U203/ZN (LVT_OAI21HDV1)            0.1095    0.0894     5.7201 f
  ysyx_210428_cpu/IF/n547 (net)                 1                 0.0000     5.7201 f
  ysyx_210428_cpu/IF/U473/B (LVT_AOI21HDV4)             0.1095    0.0000     5.7201 f
  ysyx_210428_cpu/IF/U473/ZN (LVT_AOI21HDV4)            0.1303    0.0972     5.8173 r
  ysyx_210428_cpu/IF/n20 (net)                  2                 0.0000     5.8173 r
  ysyx_210428_cpu/IF/U335/A1 (LVT_XOR2HDV2)             0.1303    0.0000     5.8173 r
  ysyx_210428_cpu/IF/U335/Z (LVT_XOR2HDV2)              0.0671    0.1485     5.9659 f
  ysyx_210428_cpu/IF/n46 (net)                  1                 0.0000     5.9659 f
  ysyx_210428_cpu/IF/U953/B1 (LVT_AOI22HDV2)            0.0671    0.0000     5.9659 f
  ysyx_210428_cpu/IF/U953/ZN (LVT_AOI22HDV2)            0.1500    0.0805     6.0463 r
  ysyx_210428_cpu/IF/n555 (net)                 1                 0.0000     6.0463 r
  ysyx_210428_cpu/IF/U751/A2 (LVT_NAND2HDV1)            0.1500    0.0000     6.0463 r
  ysyx_210428_cpu/IF/U751/ZN (LVT_NAND2HDV1)            0.0698    0.0641     6.1104 f
  ysyx_210428_cpu/IF/n557 (net)                 1                 0.0000     6.1104 f
  ysyx_210428_cpu/IF/U110/A1 (LVT_NAND2HDV1)            0.0698    0.0000     6.1104 f
  ysyx_210428_cpu/IF/U110/ZN (LVT_NAND2HDV1)            0.0966    0.0501     6.1605 r
  ysyx_210428_cpu/IF/n561 (net)                 1                 0.0000     6.1605 r
  ysyx_210428_cpu/IF/U1060/A1 (LVT_NAND2HDV1)           0.0966    0.0000     6.1605 r
  ysyx_210428_cpu/IF/U1060/ZN (LVT_NAND2HDV1)           0.0578    0.0518     6.2123 f
  ysyx_210428_cpu/IF/n224 (net)                 1                 0.0000     6.2123 f
  ysyx_210428_cpu/IF/r_inst_addr_reg_59_/D (LVT_DQHDV2)
                                                        0.0578    0.0000     6.2123 f
  data arrival time                                                          6.2123
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210428_cpu/IF/r_inst_addr_reg_59_/CK (LVT_DQHDV2)          0.0000     6.3500 r
  library setup time                                             -0.1369     6.2131
  data required time                                                         6.2131
  ------------------------------------------------------------------------------------
  data required time                                                         6.2131
  data arrival time                                                         -6.2123
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0008
  Startpoint: ysyx_210428_cpu/IF/r_inst_addr_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210428_cpu/IF/r_inst_addr_reg_17_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  ysyx_210428_cpu/IF/r_inst_addr_reg_2_/CK (LVT_DQHDV2)
                                                        0.0000    0.0000 #   0.0000 r
  ysyx_210428_cpu/IF/r_inst_addr_reg_2_/Q (LVT_DQHDV2)
                                                        0.1005    0.2511     0.2511 f
  ysyx_210428_cpu/IF/n1574 (net)                3                 0.0000     0.2511 f
  ysyx_210428_cpu/IF/U24/I (LVT_INHDV2)                 0.1005    0.0000     0.2511 f
  ysyx_210428_cpu/IF/U24/ZN (LVT_INHDV2)                0.1316    0.0986     0.3497 r
  ysyx_210428_cpu/IF/o_r_inst_addr_2__BAR (net)
                                                2                 0.0000     0.3497 r
  ysyx_210428_cpu/IF/U476/A3 (LVT_NAND3HDV8)            0.1316    0.0000     0.3497 r
  ysyx_210428_cpu/IF/U476/ZN (LVT_NAND3HDV8)            0.1150    0.1021     0.4518 f
  ysyx_210428_cpu/IF/n21 (net)                  1                 0.0000     0.4518 f
  ysyx_210428_cpu/IF/U475/I (LVT_INHDV16)               0.1150    0.0000     0.4518 f
  ysyx_210428_cpu/IF/U475/ZN (LVT_INHDV16)              0.1077    0.0873     0.5391 r
  ysyx_210428_cpu/IF/n1565 (net)               32                 0.0000     0.5391 r
  ysyx_210428_cpu/IF/U317/A1 (LVT_NAND2HDV2)            0.1077    0.0000     0.5391 r
  ysyx_210428_cpu/IF/U317/ZN (LVT_NAND2HDV2)            0.0782    0.0679     0.6071 f
  ysyx_210428_cpu/IF/n623 (net)                 1                 0.0000     0.6071 f
  ysyx_210428_cpu/IF/U992/A1 (LVT_NAND2HDV4)            0.0782    0.0000     0.6071 f
  ysyx_210428_cpu/IF/U992/ZN (LVT_NAND2HDV4)            0.0849    0.0630     0.6701 r
  ysyx_210428_cpu/IF/o_instruction[3] (net)     4                 0.0000     0.6701 r
  ysyx_210428_cpu/IF/o_instruction[3] (ysyx_210428_if_0)          0.0000     0.6701 r
  ysyx_210428_cpu/instruction[3] (net)                            0.0000     0.6701 r
  ysyx_210428_cpu/ID/i_instruction[3] (ysyx_210428_id_0)          0.0000     0.6701 r
  ysyx_210428_cpu/ID/i_instruction[3] (net)                       0.0000     0.6701 r
  ysyx_210428_cpu/ID/U1482/I (LVT_INHDV4)               0.0849    0.0000     0.6701 r
  ysyx_210428_cpu/ID/U1482/ZN (LVT_INHDV4)              0.0481    0.0443     0.7143 f
  ysyx_210428_cpu/ID/n127 (net)                 4                 0.0000     0.7143 f
  ysyx_210428_cpu/ID/U1395/A2 (LVT_NAND2HDV2)           0.0481    0.0000     0.7143 f
  ysyx_210428_cpu/ID/U1395/ZN (LVT_NAND2HDV2)           0.0768    0.0591     0.7734 r
  ysyx_210428_cpu/ID/n139 (net)                 2                 0.0000     0.7734 r
  ysyx_210428_cpu/ID/U336/I (LVT_INHDV2)                0.0768    0.0000     0.7734 r
  ysyx_210428_cpu/ID/U336/ZN (LVT_INHDV2)               0.0471    0.0443     0.8177 f
  ysyx_210428_cpu/ID/n61 (net)                  1                 0.0000     0.8177 f
  ysyx_210428_cpu/ID/U1352/A1 (LVT_NAND2HDV4)           0.0471    0.0000     0.8177 f
  ysyx_210428_cpu/ID/U1352/ZN (LVT_NAND2HDV4)           0.1127    0.0721     0.8898 r
  ysyx_210428_cpu/ID/n231 (net)                 7                 0.0000     0.8898 r
  ysyx_210428_cpu/ID/U334/A2 (LVT_NAND2HDV4)            0.1127    0.0000     0.8898 r
  ysyx_210428_cpu/ID/U334/ZN (LVT_NAND2HDV4)            0.0624    0.0590     0.9488 f
  ysyx_210428_cpu/ID/n230 (net)                 3                 0.0000     0.9488 f
  ysyx_210428_cpu/ID/U990/A1 (LVT_NAND2HDV2)            0.0624    0.0000     0.9488 f
  ysyx_210428_cpu/ID/U990/ZN (LVT_NAND2HDV2)            0.0576    0.0448     0.9936 r
  ysyx_210428_cpu/ID/n70 (net)                  1                 0.0000     0.9936 r
  ysyx_210428_cpu/ID/U989/B (LVT_OAI21HDV2)             0.0576    0.0000     0.9936 r
  ysyx_210428_cpu/ID/U989/ZN (LVT_OAI21HDV2)            0.0921    0.0685     1.0621 f
  ysyx_210428_cpu/ID/n232 (net)                 2                 0.0000     1.0621 f
  ysyx_210428_cpu/ID/U1403/A1 (LVT_INAND2HDV4)          0.0921    0.0000     1.0621 f
  ysyx_210428_cpu/ID/U1403/ZN (LVT_INAND2HDV4)          0.0662    0.1069     1.1690 f
  ysyx_210428_cpu/ID/n66 (net)                  1                 0.0000     1.1690 f
  ysyx_210428_cpu/ID/U117/A2 (LVT_NOR2HDV2)             0.0662    0.0000     1.1690 f
  ysyx_210428_cpu/ID/U117/ZN (LVT_NOR2HDV2)             0.0985    0.0756     1.2446 r
  ysyx_210428_cpu/ID/n252 (net)                 1                 0.0000     1.2446 r
  ysyx_210428_cpu/ID/U1569/A1 (LVT_NAND4HDV2)           0.0985    0.0000     1.2446 r
  ysyx_210428_cpu/ID/U1569/ZN (LVT_NAND4HDV2)           0.1689    0.1124     1.3570 f
  ysyx_210428_cpu/ID/n253 (net)                 1                 0.0000     1.3570 f
  ysyx_210428_cpu/ID/U1570/A1 (LVT_NAND2HDV4)           0.1689    0.0000     1.3570 f
  ysyx_210428_cpu/ID/U1570/ZN (LVT_NAND2HDV4)           0.1006    0.0844     1.4414 r
  ysyx_210428_cpu/ID/n292 (net)                 3                 0.0000     1.4414 r
  ysyx_210428_cpu/ID/U1579/A2 (LVT_NAND3HDV4)           0.1006    0.0000     1.4414 r
  ysyx_210428_cpu/ID/U1579/ZN (LVT_NAND3HDV4)           0.1191    0.0961     1.5375 f
  ysyx_210428_cpu/ID/n301 (net)                 3                 0.0000     1.5375 f
  ysyx_210428_cpu/ID/U1580/I (LVT_INHDV4)               0.1191    0.0000     1.5375 f
  ysyx_210428_cpu/ID/U1580/ZN (LVT_INHDV4)              0.0642    0.0557     1.5932 r
  ysyx_210428_cpu/ID/n290 (net)                 2                 0.0000     1.5932 r
  ysyx_210428_cpu/ID/U1581/A1 (LVT_NAND2HDV4)           0.0642    0.0000     1.5932 r
  ysyx_210428_cpu/ID/U1581/ZN (LVT_NAND2HDV4)           0.0965    0.0733     1.6665 f
  ysyx_210428_cpu/ID/n309 (net)                 6                 0.0000     1.6665 f
  ysyx_210428_cpu/ID/U304/A2 (LVT_NAND2HDV2)            0.0965    0.0000     1.6665 f
  ysyx_210428_cpu/ID/U304/ZN (LVT_NAND2HDV2)            0.0963    0.0785     1.7450 r
  ysyx_210428_cpu/ID/n3157 (net)                2                 0.0000     1.7450 r
  ysyx_210428_cpu/ID/U1582/A2 (LVT_OAI21HDV4)           0.0963    0.0000     1.7450 r
  ysyx_210428_cpu/ID/U1582/ZN (LVT_OAI21HDV4)           0.0843    0.0805     1.8255 f
  ysyx_210428_cpu/ID/n298 (net)                 1                 0.0000     1.8255 f
  ysyx_210428_cpu/ID/U1586/A1 (LVT_NOR2HDV8)            0.0843    0.0000     1.8255 f
  ysyx_210428_cpu/ID/U1586/ZN (LVT_NOR2HDV8)            0.3123    0.1889     2.0144 r
  ysyx_210428_cpu/ID/o_r_rs2_en_BAR (net)       7                 0.0000     2.0144 r
  ysyx_210428_cpu/ID/o_r_rs2_en_BAR (ysyx_210428_id_0)            0.0000     2.0144 r
  ysyx_210428_cpu/r_rs2_en (net)                                  0.0000     2.0144 r
  ysyx_210428_cpu/CR/i_r_rs2_en_BAR (ysyx_210428_cr_0)            0.0000     2.0144 r
  ysyx_210428_cpu/CR/i_r_rs2_en_BAR (net)                         0.0000     2.0144 r
  ysyx_210428_cpu/CR/U390/I (LVT_INHDV4)                0.3123    0.0000     2.0144 r
  ysyx_210428_cpu/CR/U390/ZN (LVT_INHDV4)               0.0712    0.0453     2.0597 f
  ysyx_210428_cpu/CR/n309 (net)                 1                 0.0000     2.0597 f
  ysyx_210428_cpu/CR/U490/A1 (LVT_NAND2HDV4)            0.0712    0.0000     2.0597 f
  ysyx_210428_cpu/CR/U490/ZN (LVT_NAND2HDV4)            0.0899    0.0598     2.1196 r
  ysyx_210428_cpu/CR/n312 (net)                 2                 0.0000     2.1196 r
  ysyx_210428_cpu/CR/U445/I (LVT_INHDV4)                0.0899    0.0000     2.1196 r
  ysyx_210428_cpu/CR/U445/ZN (LVT_INHDV4)               0.0599    0.0533     2.1728 f
  ysyx_210428_cpu/CR/n314 (net)                 2                 0.0000     2.1728 f
  ysyx_210428_cpu/CR/U601/A3 (LVT_NAND3HDV8)            0.0599    0.0000     2.1728 f
  ysyx_210428_cpu/CR/U601/ZN (LVT_NAND3HDV8)            0.1545    0.1044     2.2773 r
  ysyx_210428_cpu/CR/n340 (net)                 9                 0.0000     2.2773 r
  ysyx_210428_cpu/CR/U450/A2 (LVT_NOR2HDV2)             0.1545    0.0000     2.2773 r
  ysyx_210428_cpu/CR/U450/ZN (LVT_NOR2HDV2)             0.0610    0.0535     2.3308 f
  ysyx_210428_cpu/CR/n381 (net)                 1                 0.0000     2.3308 f
  ysyx_210428_cpu/CR/U53/I (LVT_INHDV2)                 0.0610    0.0000     2.3308 f
  ysyx_210428_cpu/CR/U53/ZN (LVT_INHDV2)                0.1483    0.0996     2.4304 r
  ysyx_210428_cpu/CR/n147 (net)                 3                 0.0000     2.4304 r
  ysyx_210428_cpu/CR/U352/I (LVT_INHDV2)                0.1483    0.0000     2.4304 r
  ysyx_210428_cpu/CR/U352/ZN (LVT_INHDV2)               0.1351    0.1146     2.5450 f
  ysyx_210428_cpu/CR/n145 (net)                11                 0.0000     2.5450 f
  ysyx_210428_cpu/CR/U1469/B1 (LVT_AOI22HDV1)           0.1351    0.0000     2.5450 f
  ysyx_210428_cpu/CR/U1469/ZN (LVT_AOI22HDV1)           0.1607    0.1078     2.6528 r
  ysyx_210428_cpu/CR/n1201 (net)                1                 0.0000     2.6528 r
  ysyx_210428_cpu/CR/U1473/A1 (LVT_NAND4HDV1)           0.1607    0.0000     2.6528 r
  ysyx_210428_cpu/CR/U1473/ZN (LVT_NAND4HDV1)           0.1334    0.1045     2.7573 f
  ysyx_210428_cpu/CR/n1202 (net)                1                 0.0000     2.7573 f
  ysyx_210428_cpu/CR/U1474/A4 (LVT_OR4HDV2)             0.1334    0.0000     2.7573 f
  ysyx_210428_cpu/CR/U1474/Z (LVT_OR4HDV2)              0.0939    0.3385     3.0958 f
  ysyx_210428_cpu/CR/o_r_rs2_data[21] (net)     1                 0.0000     3.0958 f
  ysyx_210428_cpu/CR/o_r_rs2_data[21] (ysyx_210428_cr_0)          0.0000     3.0958 f
  ysyx_210428_cpu/r_rs2_data[21] (net)                            0.0000     3.0958 f
  ysyx_210428_cpu/ID/i_rs2_data[21] (ysyx_210428_id_0)            0.0000     3.0958 f
  ysyx_210428_cpu/ID/i_rs2_data[21] (net)                         0.0000     3.0958 f
  ysyx_210428_cpu/ID/U2027/A1 (LVT_NAND2HDV1)           0.0939    0.0000     3.0958 f
  ysyx_210428_cpu/ID/U2027/ZN (LVT_NAND2HDV1)           0.0818    0.0593     3.1551 r
  ysyx_210428_cpu/ID/n815 (net)                 1                 0.0000     3.1551 r
  ysyx_210428_cpu/ID/U1067/A1 (LVT_NAND2HDV2)           0.0818    0.0000     3.1551 r
  ysyx_210428_cpu/ID/U1067/ZN (LVT_NAND2HDV2)           0.0894    0.0687     3.2238 f
  ysyx_210428_cpu/ID/n1031 (net)                2                 0.0000     3.2238 f
  ysyx_210428_cpu/ID/U2040/A1 (LVT_NOR2HDV4)            0.0894    0.0000     3.2238 f
  ysyx_210428_cpu/ID/U2040/ZN (LVT_NOR2HDV4)            0.1104    0.0796     3.3034 r
  ysyx_210428_cpu/ID/n1036 (net)                2                 0.0000     3.3034 r
  ysyx_210428_cpu/ID/U2054/A1 (LVT_NAND3HDV4)           0.1104    0.0000     3.3034 r
  ysyx_210428_cpu/ID/U2054/ZN (LVT_NAND3HDV4)           0.0957    0.0741     3.3775 f
  ysyx_210428_cpu/ID/n838 (net)                 1                 0.0000     3.3775 f
  ysyx_210428_cpu/ID/U2055/A2 (LVT_NOR2HDV4)            0.0957    0.0000     3.3775 f
  ysyx_210428_cpu/ID/U2055/ZN (LVT_NOR2HDV4)            0.1137    0.0894     3.4669 r
  ysyx_210428_cpu/ID/n1371 (net)                2                 0.0000     3.4669 r
  ysyx_210428_cpu/ID/U2325/A2 (LVT_AND3HDV8)            0.1137    0.0000     3.4669 r
  ysyx_210428_cpu/ID/U2325/Z (LVT_AND3HDV8)             0.0566    0.1343     3.6012 r
  ysyx_210428_cpu/ID/n1375 (net)                1                 0.0000     3.6012 r
  ysyx_210428_cpu/ID/U2327/A1 (LVT_NAND2HDV8)           0.0566    0.0000     3.6012 r
  ysyx_210428_cpu/ID/U2327/ZN (LVT_NAND2HDV8)           0.0952    0.0729     3.6741 f
  ysyx_210428_cpu/ID/n1648 (net)                6                 0.0000     3.6741 f
  ysyx_210428_cpu/ID/U236/I (LVT_INHDV8)                0.0952    0.0000     3.6741 f
  ysyx_210428_cpu/ID/U236/ZN (LVT_INHDV8)               0.0851    0.0688     3.7428 r
  ysyx_210428_cpu/ID/n1941 (net)               13                 0.0000     3.7428 r
  ysyx_210428_cpu/ID/U2544/A1 (LVT_NAND4HDV2)           0.0851    0.0000     3.7428 r
  ysyx_210428_cpu/ID/U2544/ZN (LVT_NAND4HDV2)           0.1357    0.0947     3.8375 f
  ysyx_210428_cpu/ID/n1614 (net)                1                 0.0000     3.8375 f
  ysyx_210428_cpu/ID/U2545/A1 (LVT_XNOR2HDV2)           0.1357    0.0000     3.8375 f
  ysyx_210428_cpu/ID/U2545/ZN (LVT_XNOR2HDV2)           0.0743    0.1454     3.9829 f
  ysyx_210428_cpu/ID/n2024 (net)                2                 0.0000     3.9829 f
  ysyx_210428_cpu/ID/U1340/A1 (LVT_AND2HDV2)            0.0743    0.0000     3.9829 f
  ysyx_210428_cpu/ID/U1340/Z (LVT_AND2HDV2)             0.0560    0.1200     4.1029 f
  ysyx_210428_cpu/ID/n20 (net)                  1                 0.0000     4.1029 f
  ysyx_210428_cpu/ID/U1379/A1 (LVT_NOR2HDV4)            0.0560    0.0000     4.1029 f
  ysyx_210428_cpu/ID/U1379/ZN (LVT_NOR2HDV4)            0.1097    0.0755     4.1784 r
  ysyx_210428_cpu/ID/n2033 (net)                2                 0.0000     4.1784 r
  ysyx_210428_cpu/ID/U1377/A1 (LVT_NAND2HDV4)           0.1097    0.0000     4.1784 r
  ysyx_210428_cpu/ID/U1377/ZN (LVT_NAND2HDV4)           0.0704    0.0628     4.2413 f
  ysyx_210428_cpu/ID/n2037 (net)                2                 0.0000     4.2413 f
  ysyx_210428_cpu/ID/U1376/A2 (LVT_NOR2HDV4)            0.0704    0.0000     4.2413 f
  ysyx_210428_cpu/ID/U1376/ZN (LVT_NOR2HDV4)            0.0917    0.0747     4.3160 r
  ysyx_210428_cpu/ID/n2016 (net)                2                 0.0000     4.3160 r
  ysyx_210428_cpu/ID/U1330/A1 (LVT_AND3HDV4)            0.0917    0.0000     4.3160 r
  ysyx_210428_cpu/ID/U1330/Z (LVT_AND3HDV4)             0.0579    0.1293     4.4453 r
  ysyx_210428_cpu/ID/n13 (net)                  1                 0.0000     4.4453 r
  ysyx_210428_cpu/ID/U2820/A2 (LVT_NAND3HDV4)           0.0579    0.0000     4.4453 r
  ysyx_210428_cpu/ID/U2820/ZN (LVT_NAND3HDV4)           0.0848    0.0697     4.5150 f
  ysyx_210428_cpu/ID/n2128 (net)                1                 0.0000     4.5150 f
  ysyx_210428_cpu/ID/U1401/A1 (LVT_NAND3HDV4)           0.0848    0.0000     4.5150 f
  ysyx_210428_cpu/ID/U1401/ZN (LVT_NAND3HDV4)           0.0973    0.0667     4.5817 r
  ysyx_210428_cpu/ID/n64 (net)                  2                 0.0000     4.5817 r
  ysyx_210428_cpu/ID/U1399/A1 (LVT_NOR2HDV4)            0.0973    0.0000     4.5817 r
  ysyx_210428_cpu/ID/U1399/ZN (LVT_NOR2HDV4)            0.0502    0.0374     4.6192 f
  ysyx_210428_cpu/ID/n89 (net)                  1                 0.0000     4.6192 f
  ysyx_210428_cpu/ID/U1419/A1 (LVT_NOR2HDV4)            0.0502    0.0000     4.6192 f
  ysyx_210428_cpu/ID/U1419/ZN (LVT_NOR2HDV4)            0.1296    0.0848     4.7039 r
  ysyx_210428_cpu/ID/n87 (net)                  1                 0.0000     4.7039 r
  ysyx_210428_cpu/ID/U1418/A1 (LVT_NAND2HDV8)           0.1296    0.0000     4.7039 r
  ysyx_210428_cpu/ID/U1418/ZN (LVT_NAND2HDV8)           0.0865    0.0727     4.7766 f
  ysyx_210428_cpu/ID/n2861 (net)                2                 0.0000     4.7766 f
  ysyx_210428_cpu/ID/U3228/A1 (LVT_NAND2HDV8)           0.0865    0.0000     4.7766 f
  ysyx_210428_cpu/ID/U3228/ZN (LVT_NAND2HDV8)           0.1674    0.1123     4.8889 r
  ysyx_210428_cpu/ID/o_branch_en_BAR (net)     15                 0.0000     4.8889 r
  ysyx_210428_cpu/ID/U3753/A1 (LVT_OAI21HDV4)           0.1674    0.0000     4.8889 r
  ysyx_210428_cpu/ID/U3753/ZN (LVT_OAI21HDV4)           0.0980    0.0700     4.9589 f
  ysyx_210428_cpu/ID/o_pcj_addr[11] (net)       3                 0.0000     4.9589 f
  ysyx_210428_cpu/ID/o_pcj_addr[11] (ysyx_210428_id_0)            0.0000     4.9589 f
  ysyx_210428_cpu/pcj_addr[11] (net)                              0.0000     4.9589 f
  ysyx_210428_cpu/IF/i_pcj_addr[11] (ysyx_210428_if_0)            0.0000     4.9589 f
  ysyx_210428_cpu/IF/i_pcj_addr[11] (net)                         0.0000     4.9589 f
  ysyx_210428_cpu/IF/U591/A1 (LVT_NOR2HDV1)             0.0980    0.0000     4.9589 f
  ysyx_210428_cpu/IF/U591/ZN (LVT_NOR2HDV1)             0.2243    0.1464     5.1053 r
  ysyx_210428_cpu/IF/n1455 (net)                3                 0.0000     5.1053 r
  ysyx_210428_cpu/IF/U597/A1 (LVT_OAI21HDV1)            0.2243    0.0000     5.1053 r
  ysyx_210428_cpu/IF/U597/ZN (LVT_OAI21HDV1)            0.1114    0.1037     5.2090 f
  ysyx_210428_cpu/IF/n76 (net)                  1                 0.0000     5.2090 f
  ysyx_210428_cpu/IF/U598/B (LVT_AOI21HDV4)             0.1114    0.0000     5.2090 f
  ysyx_210428_cpu/IF/U598/ZN (LVT_AOI21HDV4)            0.1487    0.1078     5.3168 r
  ysyx_210428_cpu/IF/n1435 (net)                3                 0.0000     5.3168 r
  ysyx_210428_cpu/IF/U174/A1 (LVT_OAI21HDV4)            0.1487    0.0000     5.3168 r
  ysyx_210428_cpu/IF/U174/ZN (LVT_OAI21HDV4)            0.0672    0.0647     5.3815 f
  ysyx_210428_cpu/IF/n82 (net)                  1                 0.0000     5.3815 f
  ysyx_210428_cpu/IF/U606/B (LVT_AOI21HDV4)             0.0672    0.0000     5.3815 f
  ysyx_210428_cpu/IF/U606/ZN (LVT_AOI21HDV4)            0.1548    0.1014     5.4828 r
  ysyx_210428_cpu/IF/n317 (net)                 2                 0.0000     5.4828 r
  ysyx_210428_cpu/IF/U507/I (LVT_INHDV4)                0.1548    0.0000     5.4828 r
  ysyx_210428_cpu/IF/U507/ZN (LVT_INHDV4)               0.1149    0.1017     5.5845 f
  ysyx_210428_cpu/IF/n1359 (net)               16                 0.0000     5.5845 f
  ysyx_210428_cpu/IF/U905/A1 (LVT_AOI21HDV1)            0.1149    0.0000     5.5845 f
  ysyx_210428_cpu/IF/U905/ZN (LVT_AOI21HDV1)            0.1530    0.1169     5.7014 r
  ysyx_210428_cpu/IF/n502 (net)                 1                 0.0000     5.7014 r
  ysyx_210428_cpu/IF/U872/A1 (LVT_XOR2HDV1)             0.1530    0.0000     5.7014 r
  ysyx_210428_cpu/IF/U872/Z (LVT_XOR2HDV1)              0.0877    0.1767     5.8781 f
  ysyx_210428_cpu/IF/n510 (net)                 2                 0.0000     5.8781 f
  ysyx_210428_cpu/IF/U20/B1 (LVT_AOI22HDV1)             0.0877    0.0000     5.8781 f
  ysyx_210428_cpu/IF/U20/ZN (LVT_AOI22HDV1)             0.1737    0.1000     5.9781 r
  ysyx_210428_cpu/IF/n509 (net)                 1                 0.0000     5.9781 r
  ysyx_210428_cpu/IF/U430/B (LVT_IOA21HDV1)             0.1737    0.0000     5.9781 r
  ysyx_210428_cpu/IF/U430/ZN (LVT_IOA21HDV1)            0.0691    0.0627     6.0408 f
  ysyx_210428_cpu/IF/n515 (net)                 1                 0.0000     6.0408 f
  ysyx_210428_cpu/IF/U14/A1 (LVT_AO21HDV2)              0.0691    0.0000     6.0408 f
  ysyx_210428_cpu/IF/U14/Z (LVT_AO21HDV2)               0.0583    0.1709     6.2117 f
  ysyx_210428_cpu/IF/n266 (net)                 1                 0.0000     6.2117 f
  ysyx_210428_cpu/IF/r_inst_addr_reg_17_/D (LVT_DQHDV2)
                                                        0.0583    0.0000     6.2117 f
  data arrival time                                                          6.2117
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210428_cpu/IF/r_inst_addr_reg_17_/CK (LVT_DQHDV2)          0.0000     6.3500 r
  library setup time                                             -0.1370     6.2130
  data required time                                                         6.2130
  ------------------------------------------------------------------------------------
  data required time                                                         6.2130
  data arrival time                                                         -6.2117
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0014
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    576
    Unconnected ports (LINT-28)                                   189
    Feedthrough (LINT-29)                                         128
    Shorted outputs (LINT-31)                                     145
    Constant outputs (LINT-52)                                    114
Cells                                                              97
    Cells do not drive (LINT-1)                                    32
    Nets connected to multiple pins on same cell (LINT-33)         65
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210428_if', cell 'C851' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_if', cell 'C855' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_if', cell 'C920' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_if', cell 'C921' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_id', cell 'C3654' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_id', cell 'C3656' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_id', cell 'C3658' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_id', cell 'C3660' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_id', cell 'C3673' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_id', cell 'C3675' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_id', cell 'C3688' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_id', cell 'C3690' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_id', cell 'C4153' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_id', cell 'C4193' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_exe', cell 'C2398' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_exe', cell 'C2399' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_exe', cell 'C2400' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_exe', cell 'C2401' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_exe', cell 'C2402' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_exe', cell 'C2403' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_exe', cell 'C2413' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_exe', cell 'C2415' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_exe', cell 'C2543' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_exe', cell 'C2737' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_exe', cell 'C2738' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_exe', cell 'C2739' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_mem', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_mem', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_mem', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_mem', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_csr', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428_csr', cell 'C2858' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210428', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_master_bresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_master_bresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_master_bid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_master_bid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_master_bid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_master_bid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_master_rresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_master_rresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_master_rid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_master_rid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_master_rid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_master_rid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[63]' is connected directly to output port 'axi_w_data_o[63]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[62]' is connected directly to output port 'axi_w_data_o[62]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[61]' is connected directly to output port 'axi_w_data_o[61]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[60]' is connected directly to output port 'axi_w_data_o[60]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[59]' is connected directly to output port 'axi_w_data_o[59]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[58]' is connected directly to output port 'axi_w_data_o[58]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[57]' is connected directly to output port 'axi_w_data_o[57]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[56]' is connected directly to output port 'axi_w_data_o[56]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[55]' is connected directly to output port 'axi_w_data_o[55]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[54]' is connected directly to output port 'axi_w_data_o[54]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[53]' is connected directly to output port 'axi_w_data_o[53]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[52]' is connected directly to output port 'axi_w_data_o[52]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[51]' is connected directly to output port 'axi_w_data_o[51]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[50]' is connected directly to output port 'axi_w_data_o[50]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[49]' is connected directly to output port 'axi_w_data_o[49]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[48]' is connected directly to output port 'axi_w_data_o[48]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[47]' is connected directly to output port 'axi_w_data_o[47]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[46]' is connected directly to output port 'axi_w_data_o[46]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[45]' is connected directly to output port 'axi_w_data_o[45]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[44]' is connected directly to output port 'axi_w_data_o[44]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[43]' is connected directly to output port 'axi_w_data_o[43]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[42]' is connected directly to output port 'axi_w_data_o[42]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[41]' is connected directly to output port 'axi_w_data_o[41]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[40]' is connected directly to output port 'axi_w_data_o[40]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[39]' is connected directly to output port 'axi_w_data_o[39]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[38]' is connected directly to output port 'axi_w_data_o[38]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[37]' is connected directly to output port 'axi_w_data_o[37]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[36]' is connected directly to output port 'axi_w_data_o[36]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[35]' is connected directly to output port 'axi_w_data_o[35]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[34]' is connected directly to output port 'axi_w_data_o[34]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[33]' is connected directly to output port 'axi_w_data_o[33]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[32]' is connected directly to output port 'axi_w_data_o[32]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[31]' is connected directly to output port 'axi_w_data_o[31]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[30]' is connected directly to output port 'axi_w_data_o[30]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[29]' is connected directly to output port 'axi_w_data_o[29]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[28]' is connected directly to output port 'axi_w_data_o[28]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[27]' is connected directly to output port 'axi_w_data_o[27]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[26]' is connected directly to output port 'axi_w_data_o[26]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[25]' is connected directly to output port 'axi_w_data_o[25]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[24]' is connected directly to output port 'axi_w_data_o[24]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[23]' is connected directly to output port 'axi_w_data_o[23]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[22]' is connected directly to output port 'axi_w_data_o[22]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[21]' is connected directly to output port 'axi_w_data_o[21]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[20]' is connected directly to output port 'axi_w_data_o[20]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[19]' is connected directly to output port 'axi_w_data_o[19]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[18]' is connected directly to output port 'axi_w_data_o[18]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[17]' is connected directly to output port 'axi_w_data_o[17]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[16]' is connected directly to output port 'axi_w_data_o[16]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[15]' is connected directly to output port 'axi_w_data_o[15]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[14]' is connected directly to output port 'axi_w_data_o[14]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[13]' is connected directly to output port 'axi_w_data_o[13]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[12]' is connected directly to output port 'axi_w_data_o[12]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[11]' is connected directly to output port 'axi_w_data_o[11]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[10]' is connected directly to output port 'axi_w_data_o[10]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[9]' is connected directly to output port 'axi_w_data_o[9]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[8]' is connected directly to output port 'axi_w_data_o[8]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[7]' is connected directly to output port 'axi_w_data_o[7]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[6]' is connected directly to output port 'axi_w_data_o[6]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[5]' is connected directly to output port 'axi_w_data_o[5]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[4]' is connected directly to output port 'axi_w_data_o[4]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[3]' is connected directly to output port 'axi_w_data_o[3]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[2]' is connected directly to output port 'axi_w_data_o[2]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[1]' is connected directly to output port 'axi_w_data_o[1]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'data_write_i[0]' is connected directly to output port 'axi_w_data_o[0]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[31]' is connected directly to output port 'axi_aw_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[30]' is connected directly to output port 'axi_aw_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[29]' is connected directly to output port 'axi_aw_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[28]' is connected directly to output port 'axi_aw_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[27]' is connected directly to output port 'axi_aw_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[26]' is connected directly to output port 'axi_aw_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[25]' is connected directly to output port 'axi_aw_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[24]' is connected directly to output port 'axi_aw_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[23]' is connected directly to output port 'axi_aw_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[22]' is connected directly to output port 'axi_aw_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[21]' is connected directly to output port 'axi_aw_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[20]' is connected directly to output port 'axi_aw_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[19]' is connected directly to output port 'axi_aw_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[18]' is connected directly to output port 'axi_aw_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[17]' is connected directly to output port 'axi_aw_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[16]' is connected directly to output port 'axi_aw_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[15]' is connected directly to output port 'axi_aw_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[14]' is connected directly to output port 'axi_aw_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[13]' is connected directly to output port 'axi_aw_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[12]' is connected directly to output port 'axi_aw_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[11]' is connected directly to output port 'axi_aw_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[10]' is connected directly to output port 'axi_aw_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[9]' is connected directly to output port 'axi_aw_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[8]' is connected directly to output port 'axi_aw_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[7]' is connected directly to output port 'axi_aw_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[6]' is connected directly to output port 'axi_aw_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[5]' is connected directly to output port 'axi_aw_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[4]' is connected directly to output port 'axi_aw_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[3]' is connected directly to output port 'axi_aw_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[2]' is connected directly to output port 'axi_ar_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[2]' is connected directly to output port 'axi_aw_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[1]' is connected directly to output port 'axi_ar_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[1]' is connected directly to output port 'axi_aw_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[0]' is connected directly to output port 'axi_ar_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210428_axi', input port 'rw_addr_i[0]' is connected directly to output port 'axi_aw_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[2]' is connected directly to output port 'axi_ar_addr_o[2]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[1]' is connected directly to output port 'axi_ar_addr_o[1]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_addr_o[0]' is connected directly to output port 'axi_ar_addr_o[0]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_size_o[1]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_size_o[1]' is connected directly to output port 'axi_ar_size_o[1]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_size_o[1]' is connected directly to output port 'axi_aw_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_size_o[0]' is connected directly to output port 'axi_ar_size_o[0]'. (LINT-31)
Warning: In design 'ysyx_210428_axi', output port 'axi_w_valid_o' is connected directly to output port 'axi_w_last_o'. (LINT-31)
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[63]' is connected to pins 'i_r_inst_data[63]', 'i_r_ram_data[63]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[62]' is connected to pins 'i_r_inst_data[62]', 'i_r_ram_data[62]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[61]' is connected to pins 'i_r_inst_data[61]', 'i_r_ram_data[61]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[60]' is connected to pins 'i_r_inst_data[60]', 'i_r_ram_data[60]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[59]' is connected to pins 'i_r_inst_data[59]', 'i_r_ram_data[59]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[58]' is connected to pins 'i_r_inst_data[58]', 'i_r_ram_data[58]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[57]' is connected to pins 'i_r_inst_data[57]', 'i_r_ram_data[57]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[56]' is connected to pins 'i_r_inst_data[56]', 'i_r_ram_data[56]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[55]' is connected to pins 'i_r_inst_data[55]', 'i_r_ram_data[55]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[54]' is connected to pins 'i_r_inst_data[54]', 'i_r_ram_data[54]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[53]' is connected to pins 'i_r_inst_data[53]', 'i_r_ram_data[53]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[52]' is connected to pins 'i_r_inst_data[52]', 'i_r_ram_data[52]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[51]' is connected to pins 'i_r_inst_data[51]', 'i_r_ram_data[51]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[50]' is connected to pins 'i_r_inst_data[50]', 'i_r_ram_data[50]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[49]' is connected to pins 'i_r_inst_data[49]', 'i_r_ram_data[49]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[48]' is connected to pins 'i_r_inst_data[48]', 'i_r_ram_data[48]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[47]' is connected to pins 'i_r_inst_data[47]', 'i_r_ram_data[47]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[46]' is connected to pins 'i_r_inst_data[46]', 'i_r_ram_data[46]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[45]' is connected to pins 'i_r_inst_data[45]', 'i_r_ram_data[45]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[44]' is connected to pins 'i_r_inst_data[44]', 'i_r_ram_data[44]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[43]' is connected to pins 'i_r_inst_data[43]', 'i_r_ram_data[43]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[42]' is connected to pins 'i_r_inst_data[42]', 'i_r_ram_data[42]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[41]' is connected to pins 'i_r_inst_data[41]', 'i_r_ram_data[41]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[40]' is connected to pins 'i_r_inst_data[40]', 'i_r_ram_data[40]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[39]' is connected to pins 'i_r_inst_data[39]', 'i_r_ram_data[39]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[38]' is connected to pins 'i_r_inst_data[38]', 'i_r_ram_data[38]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[37]' is connected to pins 'i_r_inst_data[37]', 'i_r_ram_data[37]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[36]' is connected to pins 'i_r_inst_data[36]', 'i_r_ram_data[36]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[35]' is connected to pins 'i_r_inst_data[35]', 'i_r_ram_data[35]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[34]' is connected to pins 'i_r_inst_data[34]', 'i_r_ram_data[34]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[33]' is connected to pins 'i_r_inst_data[33]', 'i_r_ram_data[33]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[32]' is connected to pins 'i_r_inst_data[32]', 'i_r_ram_data[32]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[31]' is connected to pins 'i_r_inst_data[31]', 'i_r_ram_data[31]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[30]' is connected to pins 'i_r_inst_data[30]', 'i_r_ram_data[30]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[29]' is connected to pins 'i_r_inst_data[29]', 'i_r_ram_data[29]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[28]' is connected to pins 'i_r_inst_data[28]', 'i_r_ram_data[28]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[27]' is connected to pins 'i_r_inst_data[27]', 'i_r_ram_data[27]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[26]' is connected to pins 'i_r_inst_data[26]', 'i_r_ram_data[26]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[25]' is connected to pins 'i_r_inst_data[25]', 'i_r_ram_data[25]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[24]' is connected to pins 'i_r_inst_data[24]', 'i_r_ram_data[24]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[23]' is connected to pins 'i_r_inst_data[23]', 'i_r_ram_data[23]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[22]' is connected to pins 'i_r_inst_data[22]', 'i_r_ram_data[22]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[21]' is connected to pins 'i_r_inst_data[21]', 'i_r_ram_data[21]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[20]' is connected to pins 'i_r_inst_data[20]', 'i_r_ram_data[20]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[19]' is connected to pins 'i_r_inst_data[19]', 'i_r_ram_data[19]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[18]' is connected to pins 'i_r_inst_data[18]', 'i_r_ram_data[18]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[17]' is connected to pins 'i_r_inst_data[17]', 'i_r_ram_data[17]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[16]' is connected to pins 'i_r_inst_data[16]', 'i_r_ram_data[16]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[15]' is connected to pins 'i_r_inst_data[15]', 'i_r_ram_data[15]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[14]' is connected to pins 'i_r_inst_data[14]', 'i_r_ram_data[14]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[13]' is connected to pins 'i_r_inst_data[13]', 'i_r_ram_data[13]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[12]' is connected to pins 'i_r_inst_data[12]', 'i_r_ram_data[12]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[11]' is connected to pins 'i_r_inst_data[11]', 'i_r_ram_data[11]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[10]' is connected to pins 'i_r_inst_data[10]', 'i_r_ram_data[10]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[9]' is connected to pins 'i_r_inst_data[9]', 'i_r_ram_data[9]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[8]' is connected to pins 'i_r_inst_data[8]', 'i_r_ram_data[8]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[7]' is connected to pins 'i_r_inst_data[7]', 'i_r_ram_data[7]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[6]' is connected to pins 'i_r_inst_data[6]', 'i_r_ram_data[6]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[5]' is connected to pins 'i_r_inst_data[5]', 'i_r_ram_data[5]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[4]' is connected to pins 'i_r_inst_data[4]', 'i_r_ram_data[4]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[3]' is connected to pins 'i_r_inst_data[3]', 'i_r_ram_data[3]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[2]' is connected to pins 'i_r_inst_data[2]', 'i_r_ram_data[2]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[1]' is connected to pins 'i_r_inst_data[1]', 'i_r_ram_data[1]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'data_read[0]' is connected to pins 'i_r_inst_data[0]', 'i_r_ram_data[0]''.
Warning: In design 'ysyx_210428', the same net is connected to more than one pin on submodule 'ysyx_210428_cpu'. (LINT-33)
   Net 'rw_ready' is connected to pins 'i_r_inst_ready', 'i_w_ram_ready'', 'i_r_ram_ready'.
Warning: In design 'ysyx_210428', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_len_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_size_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_ar_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_ar_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_ar_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_ar_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_ar_len_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_ar_size_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210428_axi', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
1
