set verilog_files {\
	risc16f84.v\
)

set clk clk_i

set top_des_name pic_16f84_core

set dont_touch_module_name TSC
