$date
    Jun 19, 2025
$end
$version
    Complex Hazard VCD
$end
$timescale
    1 ps
$end
$scope module test $end
$scope module apb_if $end
$var wire      1 # clk  $end
$var wire      1 $ rst_n  $end
$var reg      32 % paddr [31:0] $end
$var reg      32 & pwdata [31:0] $end
$var reg       1 ' pwrite $end
$var reg       1 ( psel $end
$var reg       1 ) penable $end
$var reg       1 * pready $end
$var reg      32 + prdata [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
0#
1$
b0 %
b0 &
0'
0(
0)
0*
b0 +
$end
#5000
1#
b11010000100000001000010001010 %  // Write Addr (合法)
b0000000011110000 &              // Write Data
1'
1(
0)
0*
#10000
0#
#15000
1#
1)
0*                                   // 不給 pready，故 timeout 會發生
#30000
0#
#35000
1#
0(
0)
0*
#40000
1#
b11010000100000001000010001010 %  // Read Addr，重複地址
b0000000011110000 &              // Read Data
0'
1(
0)
0*
#45000
0#
#50000
1#
1)
1*                                   // Read 完成，因為前面 timeout，造成 overlap
b0000000011110000 +              // 讀到舊資料，造成 mirroring
#55000
0#
#60000
1#
b11010011111111111111111111111 %  // Out-of-Range Address
b10101010 &                      // 任意 Data
1'
1(
0)
0*
#65000
0#
#70000
1#
1)
1*
bX +                             // Read Data corruption (X)
#75000
0#
0(
0)
0*