#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug 25 10:50:46 2024
# Process ID: 13500
# Current directory: E:/FPGA/FIFO_AXI4/FIFO_AXI4.runs/rd_ddr3_fifo_synth_1
# Command line: vivado.exe -log rd_ddr3_fifo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rd_ddr3_fifo.tcl
# Log file: E:/FPGA/FIFO_AXI4/FIFO_AXI4.runs/rd_ddr3_fifo_synth_1/rd_ddr3_fifo.vds
# Journal file: E:/FPGA/FIFO_AXI4/FIFO_AXI4.runs/rd_ddr3_fifo_synth_1\vivado.jou
#-----------------------------------------------------------
source rd_ddr3_fifo.tcl -notrace
