vhdl board "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/zpu_config.vhd"
vhdl board "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/zpupkg.vhd"
vhdl board "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/zpuino_config.vhd"
vhdl DesignLab "../../../ZPUino_2/sdram_hamster.vhd"
vhdl board "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/zpuinopkg.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/generic_dp_ram.vhd"
vhdl DesignLab "../../../ZPUino_2/sdram_wrap.vhd"
vhdl DesignLab "../../../ZPUino_2/pad.vhd"
vhdl wishbone "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/Wishbone_Peripherals/zpuino_vga_ram.vhd"
vhdl DesignLab "../../../ZPUino_2/ZPUino_Papilio_Pro_V2.vhd"
vhdl DesignLab "../../../Papilio_Hardware/Wing_VGA8.vhd"
vhdl DesignLab "../../../Papilio_Hardware/Wing_GPIO.vhd"
vhdl DesignLab "../../../Papilio_Hardware/Papilio_Default_Wing_Pinout.vhd"
vhdl DesignLab "../../HQVGA_char_ram_8x8_sp.vhd"
vhdl DesignLab "../../HQVGA.vhd"
vhdl DesignLab "../../../Clocks/clk_32to50_dcm.vhd"
vhdl work "Papilio_Pro.vhf"
