0 2018-Dec-28 21:52:00.923214 - [DEBUG] Set-up the command-line parameters
1 2018-Dec-28 21:52:00.923671 - [INFO] Chosen operation mode: 'phasarLLVM'
2 2018-Dec-28 21:52:00.924017 - [INFO] No configuration file is used.
3 2018-Dec-28 21:52:00.924093 - [INFO] Program options have been successfully parsed.
4 2018-Dec-28 21:52:00.924185 - [INFO] Check program options for logical errors.
5 2018-Dec-28 21:52:00.924274 - [INFO] Set-up IR database.
6 2018-Dec-28 21:52:00.931244 - [INFO] Constructed the analysis controller.
7 2018-Dec-28 21:52:00.931361 - [INFO] Found the following IR files for this project: 
8 2018-Dec-28 21:52:00.931423 - [INFO] 	main.ll
9 2018-Dec-28 21:52:00.931482 - [INFO] Check for chosen entry points.
10 2018-Dec-28 21:52:00.931543 - [INFO] link all llvm modules into a single module for WPA ...

11 2018-Dec-28 21:52:00.931600 - [INFO] link all llvm modules into a single module for WPA ended

12 2018-Dec-28 21:52:00.931661 - [INFO] Preprocess module: main.ll
13 2018-Dec-28 21:52:00.932015 - [INFO] Running GeneralStatisticsPass
14 2018-Dec-28 21:52:00.932176 - [INFO] Running ValueAnnotationPass
15 2018-Dec-28 21:52:00.932646 - [INFO] GeneralStatisticsPass summary for module: 'main.ll'

16 2018-Dec-28 21:52:00.932710 - [INFO] Allocated Types    : 1
17 2018-Dec-28 21:52:00.932774 - [INFO] Allocation Sites   : 8
18 2018-Dec-28 21:52:00.932831 - [INFO] Basic Blocks       : 9
19 2018-Dec-28 21:52:00.932889 - [INFO] Calls Sites        : 8
20 2018-Dec-28 21:52:00.932946 - [INFO] Functions          : 3
21 2018-Dec-28 21:52:00.933004 - [INFO] Globals            : 1
22 2018-Dec-28 21:52:00.933062 - [INFO] Global Pointer     : 1
23 2018-Dec-28 21:52:00.933119 - [INFO] Instructions       : 36
24 2018-Dec-28 21:52:00.933176 - [INFO] Memory Intrinsics  : 0
25 2018-Dec-28 21:52:00.933234 - [INFO] Store Instructions : 8
26 2018-Dec-28 21:52:00.933326 - [INFO]  
27 2018-Dec-28 21:52:00.933449 - [INFO]   i32
28 2018-Dec-28 21:52:00.934336 - [DEBUG] Analyzing function: main
29 2018-Dec-28 21:52:00.934838 - [INFO] Reconstruct the class hierarchy.
30 2018-Dec-28 21:52:00.934912 - [INFO] Construct type hierarchy
31 2018-Dec-28 21:52:00.934974 - [DEBUG] Analyse types in module: main.ll
32 2018-Dec-28 21:52:00.935182 - [DEBUG] Reconstruct virtual function table for module: main.ll
33 2018-Dec-28 21:52:00.935252 - [INFO] Reconstruction of class hierarchy completed.
34 2018-Dec-28 21:52:00.935315 - [INFO] Starting CallGraphAnalysisType: OTF
35 2018-Dec-28 21:52:00.935437 - [DEBUG] Walking in function: main
36 2018-Dec-28 21:52:00.935529 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %rc, metadata !21, metadata !22), !dbg !23, !phasar.instruction.id !24, ID: 10
37 2018-Dec-28 21:52:00.935956 - [DEBUG] Found 1 possible target(s)
38 2018-Dec-28 21:52:00.936016 - [DEBUG] Target name: llvm.dbg.declare
39 2018-Dec-28 21:52:00.936103 - [DEBUG] Walking in function: llvm.dbg.declare
40 2018-Dec-28 21:52:00.936166 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
41 2018-Dec-28 21:52:00.936230 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %taint, metadata !25, metadata !22), !dbg !26, !phasar.instruction.id !27, ID: 11
42 2018-Dec-28 21:52:00.936568 - [DEBUG] Found 1 possible target(s)
43 2018-Dec-28 21:52:00.936656 - [DEBUG] Target name: llvm.dbg.declare
44 2018-Dec-28 21:52:00.936731 - [DEBUG] Walking in function: llvm.dbg.declare
45 2018-Dec-28 21:52:00.936793 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
46 2018-Dec-28 21:52:00.936857 - [DEBUG] Found static call-site: %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
47 2018-Dec-28 21:52:00.937243 - [DEBUG] Found 1 possible target(s)
48 2018-Dec-28 21:52:00.937302 - [DEBUG] Target name: getenv
49 2018-Dec-28 21:52:00.937382 - [DEBUG] Walking in function: getenv
50 2018-Dec-28 21:52:00.937444 - [DEBUG] Function already visited or only declaration: getenv
51 2018-Dec-28 21:52:00.937508 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a, metadata !40, metadata !22), !dbg !42, !phasar.instruction.id !43, ID: 18
52 2018-Dec-28 21:52:00.937864 - [DEBUG] Found 1 possible target(s)
53 2018-Dec-28 21:52:00.937924 - [DEBUG] Target name: llvm.dbg.declare
54 2018-Dec-28 21:52:00.938000 - [DEBUG] Walking in function: llvm.dbg.declare
55 2018-Dec-28 21:52:00.938062 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
56 2018-Dec-28 21:52:00.938126 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %b, metadata !47, metadata !22), !dbg !48, !phasar.instruction.id !49, ID: 21
57 2018-Dec-28 21:52:00.938464 - [DEBUG] Found 1 possible target(s)
58 2018-Dec-28 21:52:00.938523 - [DEBUG] Target name: llvm.dbg.declare
59 2018-Dec-28 21:52:00.938597 - [DEBUG] Walking in function: llvm.dbg.declare
60 2018-Dec-28 21:52:00.938659 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
61 2018-Dec-28 21:52:00.938723 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %f, metadata !57, metadata !22), !dbg !58, !phasar.instruction.id !59, ID: 26
62 2018-Dec-28 21:52:00.939057 - [DEBUG] Found 1 possible target(s)
63 2018-Dec-28 21:52:00.939115 - [DEBUG] Target name: llvm.dbg.declare
64 2018-Dec-28 21:52:00.939189 - [DEBUG] Walking in function: llvm.dbg.declare
65 2018-Dec-28 21:52:00.939251 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
66 2018-Dec-28 21:52:00.939314 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a4, metadata !63, metadata !22), !dbg !64, !phasar.instruction.id !65, ID: 29
67 2018-Dec-28 21:52:00.939647 - [DEBUG] Found 1 possible target(s)
68 2018-Dec-28 21:52:00.939705 - [DEBUG] Target name: llvm.dbg.declare
69 2018-Dec-28 21:52:00.939779 - [DEBUG] Walking in function: llvm.dbg.declare
70 2018-Dec-28 21:52:00.939842 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
71 2018-Dec-28 21:52:00.939929 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %b6, metadata !69, metadata !22), !dbg !70, !phasar.instruction.id !71, ID: 32
72 2018-Dec-28 21:52:00.940266 - [DEBUG] Found 1 possible target(s)
73 2018-Dec-28 21:52:00.940325 - [DEBUG] Target name: llvm.dbg.declare
74 2018-Dec-28 21:52:00.940399 - [DEBUG] Walking in function: llvm.dbg.declare
75 2018-Dec-28 21:52:00.940462 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
76 2018-Dec-28 21:52:00.940524 - [INFO] Call graph has been constructed
77 2018-Dec-28 21:52:00.940586 - [INFO] Performing analysis: plugin
78 2018-Dec-28 21:52:00.940653 - [DEBUG] Loading shared object library: '/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so'
79 2018-Dec-28 21:52:00.941555 - [INFO] Solving plugin: mono
PhASAR v1218
A LLVM-based static analysis framework

--- Configuration ---
Project ID: myphasarproject
Graph ID: 123456
Module(s): main.ll 
Data-flow analysis: plugin 
WPA: 1
Mem2reg: 0
Print edge recorder: 0
Analysis plugin(s): 
/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so
Output: results.json
All modules loaded
PTG construction ...
PTG construction ended
DONE
init - MonoIntraEnvironmentVariableTracing

  %retval = alloca i32, align 4, !phasar.instruction.id !12
Got operands checking instruction (alloca)

  %rc = alloca i32, align 4, !phasar.instruction.id !13
Got operands checking instruction (alloca)

  %taint = alloca i32, align 4, !phasar.instruction.id !14
Got operands checking instruction (alloca)

  %a = alloca i32, align 4, !phasar.instruction.id !15
Got operands checking instruction (alloca)

  %b = alloca i32, align 4, !phasar.instruction.id !16
Got operands checking instruction (alloca)

  %f = alloca i32, align 4, !phasar.instruction.id !17
Got operands checking instruction (alloca)

  %a4 = alloca i32, align 4, !phasar.instruction.id !18
Got operands checking instruction (alloca)

  %b6 = alloca i32, align 4, !phasar.instruction.id !19
Got operands checking instruction (alloca)

  store i32 0, i32* %retval, align 4, !phasar.instruction.id !20
Got store instruction

  call void @llvm.dbg.declare(metadata i32* %rc, metadata !21, metadata !22), !dbg !23, !phasar.instruction.id !24
Got call instruction

  call void @llvm.dbg.declare(metadata i32* %taint, metadata !25, metadata !22), !dbg !26, !phasar.instruction.id !27
Got call instruction

  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29
Got call instruction
Adding call instruction fact
Adding line: 9

  store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30
Got store instruction
Adding store instruction
Adding line: 9
Adding line: 9

  %0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32
Got load instruction
Adding load instruction fact
Adding line: 9
Adding line: 9
Adding line: 10

  switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34
Got switch instruction
Adding switch instruction fact
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 10

  switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34
Got switch instruction
Adding switch instruction fact
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 10

  switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34
Got switch instruction
Adding switch instruction fact
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 10

  %1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10

  switch i32 %1, label %sw.default [
    i32 0, label %sw.bb1
    i32 1, label %sw.bb2
  ], !dbg !38, !phasar.instruction.id !39
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10

  switch i32 %1, label %sw.default [
    i32 0, label %sw.bb1
    i32 1, label %sw.bb2
  ], !dbg !38, !phasar.instruction.id !39
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10

  switch i32 %1, label %sw.default [
    i32 0, label %sw.bb1
    i32 1, label %sw.bb2
  ], !dbg !38, !phasar.instruction.id !39
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10

  call void @llvm.dbg.declare(metadata i32* %a, metadata !40, metadata !22), !dbg !42, !phasar.instruction.id !43
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10
Adding line: 15

  store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44
Adding line: 15
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10
Adding line: 15

  br label %sw.epilog, !dbg !45, !phasar.instruction.id !46
Adding line: 15
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10
Adding line: 15

  call void @llvm.dbg.declare(metadata i32* %b, metadata !47, metadata !22), !dbg !48, !phasar.instruction.id !49
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10
Adding line: 19

  store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50
Adding line: 19
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10
Adding line: 19

  br label %sw.epilog, !dbg !51, !phasar.instruction.id !52
Adding line: 19
Adding line: 15
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10
Adding line: 15
Adding line: 19

  store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10
Adding line: 23

  br label %sw.epilog, !dbg !55, !phasar.instruction.id !56
Adding line: 19
Adding line: 15
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10
Adding line: 15
Adding line: 19
Adding line: 23

  call void @llvm.dbg.declare(metadata i32* %f, metadata !57, metadata !22), !dbg !58, !phasar.instruction.id !59
Adding line: 19
Adding line: 15
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10
Adding line: 15
Adding line: 19
Adding line: 23
Adding line: 25

  store i32 1, i32* %f, align 4, !dbg !58, !phasar.instruction.id !60
Adding line: 19
Adding line: 15
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10
Adding line: 15
Adding line: 19
Adding line: 23
Adding line: 25
Adding line: 25

  br label %sw.epilog7, !dbg !61, !phasar.instruction.id !62
Adding line: 19
Adding line: 15
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10
Adding line: 15
Adding line: 19
Adding line: 23
Adding line: 25
Adding line: 25

  call void @llvm.dbg.declare(metadata i32* %a4, metadata !63, metadata !22), !dbg !64, !phasar.instruction.id !65
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 29

  store i32 1, i32* %a4, align 4, !dbg !64, !phasar.instruction.id !66
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 29
Adding line: 29

  br label %sw.epilog7, !dbg !67, !phasar.instruction.id !68
Adding line: 19
Adding line: 15
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10
Adding line: 15
Adding line: 19
Adding line: 23
Adding line: 25
Adding line: 25
Adding line: 29
Adding line: 29

  call void @llvm.dbg.declare(metadata i32* %b6, metadata !69, metadata !22), !dbg !70, !phasar.instruction.id !71
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 33

  store i32 2, i32* %b6, align 4, !dbg !70, !phasar.instruction.id !72
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 33
Adding line: 33

  br label %sw.epilog7, !dbg !73, !phasar.instruction.id !74
Adding line: 19
Adding line: 15
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 10
Adding line: 15
Adding line: 19
Adding line: 23
Adding line: 25
Adding line: 25
Adding line: 29
Adding line: 29
Adding line: 33
Adding line: 33

  %2 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76
Got load instruction
Adding load instruction fact
Adding line: 19
Adding line: 15
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 12
Adding line: 36
Adding line: 15
Adding line: 19
Adding line: 23
Adding line: 25
Adding line: 25
Adding line: 29
Adding line: 29
Adding line: 33
Adding line: 33

  store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30
Got store instruction
Adding store instruction

  %0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32
Got load instruction
Adding load instruction fact

  switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34
Got switch instruction
Adding switch instruction fact

  switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34
Got switch instruction
Adding switch instruction fact

  switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34
Got switch instruction
Adding switch instruction fact

  call void @llvm.dbg.declare(metadata i32* %b6, metadata !69, metadata !22), !dbg !70, !phasar.instruction.id !71

  %1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37

  call void @llvm.dbg.declare(metadata i32* %a4, metadata !63, metadata !22), !dbg !64, !phasar.instruction.id !65

  switch i32 %1, label %sw.default [
    i32 0, label %sw.bb1
    i32 1, label %sw.bb2
  ], !dbg !38, !phasar.instruction.id !39

  switch i32 %1, label %sw.default [
    i32 0, label %sw.bb1
    i32 1, label %sw.bb2
  ], !dbg !38, !phasar.instruction.id !39

  switch i32 %1, label %sw.default [
    i32 0, label %sw.bb1
    i32 1, label %sw.bb2
  ], !dbg !38, !phasar.instruction.id !39

  store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54

  call void @llvm.dbg.declare(metadata i32* %a, metadata !40, metadata !22), !dbg !42, !phasar.instruction.id !43

  call void @llvm.dbg.declare(metadata i32* %b, metadata !47, metadata !22), !dbg !48, !phasar.instruction.id !49

  store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44

  br label %sw.epilog, !dbg !45, !phasar.instruction.id !46

  call void @llvm.dbg.declare(metadata i32* %f, metadata !57, metadata !22), !dbg !58, !phasar.instruction.id !59

  store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50

  br label %sw.epilog, !dbg !51, !phasar.instruction.id !52

  call void @llvm.dbg.declare(metadata i32* %f, metadata !57, metadata !22), !dbg !58, !phasar.instruction.id !59

  br label %sw.epilog, !dbg !55, !phasar.instruction.id !56

  call void @llvm.dbg.declare(metadata i32* %f, metadata !57, metadata !22), !dbg !58, !phasar.instruction.id !59

  store i32 1, i32* %f, align 4, !dbg !58, !phasar.instruction.id !60

  br label %sw.epilog7, !dbg !61, !phasar.instruction.id !62

  %2 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76
Got load instruction
Adding load instruction fact

  store i32 1, i32* %a4, align 4, !dbg !64, !phasar.instruction.id !66

  br label %sw.epilog7, !dbg !67, !phasar.instruction.id !68

  %2 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76
Got load instruction
Adding load instruction fact

  store i32 2, i32* %b6, align 4, !dbg !70, !phasar.instruction.id !72

  br label %sw.epilog7, !dbg !73, !phasar.instruction.id !74

  %2 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76
Got load instruction
Adding load instruction fact

  %rc = alloca i32, align 4, !phasar.instruction.id !13
Got operands checking instruction (alloca)

  %taint = alloca i32, align 4, !phasar.instruction.id !14
Got operands checking instruction (alloca)

  %retval = alloca i32, align 4, !phasar.instruction.id !12
Got operands checking instruction (alloca)

  store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50

  store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44

  store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30
Got store instruction
Adding store instruction

  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29
Got call instruction
Adding call instruction fact

  store i32 0, i32* %retval, align 4, !phasar.instruction.id !20
Got store instruction

  %b6 = alloca i32, align 4, !phasar.instruction.id !19
Got operands checking instruction (alloca)

  %a4 = alloca i32, align 4, !phasar.instruction.id !18
Got operands checking instruction (alloca)

  %b = alloca i32, align 4, !phasar.instruction.id !16
Got operands checking instruction (alloca)

  %f = alloca i32, align 4, !phasar.instruction.id !17
Got operands checking instruction (alloca)

  call void @llvm.dbg.declare(metadata i32* %taint, metadata !25, metadata !22), !dbg !26, !phasar.instruction.id !27
Got call instruction

  call void @llvm.dbg.declare(metadata i32* %rc, metadata !21, metadata !22), !dbg !23, !phasar.instruction.id !24
Got call instruction

  %a = alloca i32, align 4, !phasar.instruction.id !15
Got operands checking instruction (alloca)

  %0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32
Got load instruction
Adding load instruction fact

  br label %sw.epilog7, !dbg !73, !phasar.instruction.id !74

  %1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37

  br label %sw.epilog7, !dbg !67, !phasar.instruction.id !68

  switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34
Got switch instruction
Adding switch instruction fact

  br label %sw.epilog, !dbg !55, !phasar.instruction.id !56

  %2 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76
Got load instruction
Adding load instruction fact

  br label %sw.epilog, !dbg !51, !phasar.instruction.id !52

  switch i32 %1, label %sw.default [
    i32 0, label %sw.bb1
    i32 1, label %sw.bb2
  ], !dbg !38, !phasar.instruction.id !39

  call void @llvm.dbg.declare(metadata i32* %a, metadata !40, metadata !22), !dbg !42, !phasar.instruction.id !43

  br label %sw.epilog, !dbg !45, !phasar.instruction.id !46

  call void @llvm.dbg.declare(metadata i32* %b, metadata !47, metadata !22), !dbg !48, !phasar.instruction.id !49

  store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54

  call void @llvm.dbg.declare(metadata i32* %f, metadata !57, metadata !22), !dbg !58, !phasar.instruction.id !59

  store i32 1, i32* %f, align 4, !dbg !58, !phasar.instruction.id !60

  br label %sw.epilog7, !dbg !61, !phasar.instruction.id !62

  call void @llvm.dbg.declare(metadata i32* %a4, metadata !63, metadata !22), !dbg !64, !phasar.instruction.id !65

  store i32 1, i32* %a4, align 4, !dbg !64, !phasar.instruction.id !66

  call void @llvm.dbg.declare(metadata i32* %b6, metadata !69, metadata !22), !dbg !70, !phasar.instruction.id !71

  store i32 2, i32* %b6, align 4, !dbg !70, !phasar.instruction.id !72

  ret i32 %2, !dbg !77, !phasar.instruction.id !78worklist size: 39
worklist size: 38
worklist size: 37
worklist size: 36
worklist size: 35
worklist size: 34
worklist size: 33
worklist size: 32
worklist size: 31
worklist size: 30
worklist size: 29
worklist size: 28
worklist size: 28
worklist size: 28
worklist size: 30
worklist size: 30
worklist size: 30
worklist size: 30
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 32
worklist size: 31
worklist size: 30
worklist size: 29
worklist size: 28
worklist size: 27
worklist size: 26
worklist size: 25
worklist size: 24
worklist size: 23
worklist size: 22
worklist size: 21
worklist size: 20
worklist size: 19
worklist size: 18
worklist size: 17
worklist size: 16
worklist size: 15
worklist size: 14
worklist size: 13
worklist size: 12
worklist size: 11
worklist size: 10
worklist size: 9
worklist size: 8
worklist size: 7
worklist size: 6
worklist size: 5
worklist size: 4
worklist size: 3
worklist size: 2
worklist size: 1
LLVM-Intra-Monotone solver results:
-----------------------------------
Instruction:
%rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2
Facts:
	EMPTY


Instruction:
%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3
Facts:
	EMPTY


Instruction:
%retval = alloca i32, align 4, !phasar.instruction.id !12, ID: 1
Facts:
	EMPTY


Instruction:
store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
Facts:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
%1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15
call void @llvm.dbg.declare(metadata i32* %b, metadata !47, metadata !22), !dbg !48, !phasar.instruction.id !49, ID: 21


Instruction:
store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44, ID: 19
Facts:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
%1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15
call void @llvm.dbg.declare(metadata i32* %a, metadata !40, metadata !22), !dbg !42, !phasar.instruction.id !43, ID: 18


Instruction:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
Facts:
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12


Instruction:
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
Facts:
	EMPTY


Instruction:
store i32 0, i32* %retval, align 4, !phasar.instruction.id !20, ID: 9
Facts:
	EMPTY


Instruction:
%b6 = alloca i32, align 4, !phasar.instruction.id !19, ID: 8
Facts:
	EMPTY


Instruction:
%a4 = alloca i32, align 4, !phasar.instruction.id !18, ID: 7
Facts:
	EMPTY


Instruction:
%b = alloca i32, align 4, !phasar.instruction.id !16, ID: 5
Facts:
	EMPTY


Instruction:
%f = alloca i32, align 4, !phasar.instruction.id !17, ID: 6
Facts:
	EMPTY


Instruction:
call void @llvm.dbg.declare(metadata i32* %taint, metadata !25, metadata !22), !dbg !26, !phasar.instruction.id !27, ID: 11
Facts:
	EMPTY


Instruction:
call void @llvm.dbg.declare(metadata i32* %rc, metadata !21, metadata !22), !dbg !23, !phasar.instruction.id !24, ID: 10
Facts:
	EMPTY


Instruction:
%a = alloca i32, align 4, !phasar.instruction.id !15, ID: 4
Facts:
	EMPTY


Instruction:
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
Facts:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12


Instruction:
br label %sw.epilog7, !dbg !73, !phasar.instruction.id !74, ID: 34
Facts:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15
call void @llvm.dbg.declare(metadata i32* %b6, metadata !69, metadata !22), !dbg !70, !phasar.instruction.id !71, ID: 32
store i32 2, i32* %b6, align 4, !dbg !70, !phasar.instruction.id !72, ID: 33


Instruction:
%1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16
Facts:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15


Instruction:
br label %sw.epilog7, !dbg !67, !phasar.instruction.id !68, ID: 31
Facts:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15
call void @llvm.dbg.declare(metadata i32* %a4, metadata !63, metadata !22), !dbg !64, !phasar.instruction.id !65, ID: 29
store i32 1, i32* %a4, align 4, !dbg !64, !phasar.instruction.id !66, ID: 30


Instruction:
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15
Facts:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14


Instruction:
br label %sw.epilog, !dbg !55, !phasar.instruction.id !56, ID: 25
Facts:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
%1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15
store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54, ID: 24


Instruction:
%2 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76, ID: 35
Facts:
store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44, ID: 19
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
%1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15
call void @llvm.dbg.declare(metadata i32* %a, metadata !40, metadata !22), !dbg !42, !phasar.instruction.id !43, ID: 18
call void @llvm.dbg.declare(metadata i32* %b, metadata !47, metadata !22), !dbg !48, !phasar.instruction.id !49, ID: 21
store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54, ID: 24
call void @llvm.dbg.declare(metadata i32* %f, metadata !57, metadata !22), !dbg !58, !phasar.instruction.id !59, ID: 26
store i32 1, i32* %f, align 4, !dbg !58, !phasar.instruction.id !60, ID: 27
call void @llvm.dbg.declare(metadata i32* %a4, metadata !63, metadata !22), !dbg !64, !phasar.instruction.id !65, ID: 29
store i32 1, i32* %a4, align 4, !dbg !64, !phasar.instruction.id !66, ID: 30
call void @llvm.dbg.declare(metadata i32* %b6, metadata !69, metadata !22), !dbg !70, !phasar.instruction.id !71, ID: 32
store i32 2, i32* %b6, align 4, !dbg !70, !phasar.instruction.id !72, ID: 33


Instruction:
br label %sw.epilog, !dbg !51, !phasar.instruction.id !52, ID: 23
Facts:
store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
%1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15
call void @llvm.dbg.declare(metadata i32* %b, metadata !47, metadata !22), !dbg !48, !phasar.instruction.id !49, ID: 21


Instruction:
switch i32 %1, label %sw.default [
    i32 0, label %sw.bb1
    i32 1, label %sw.bb2
  ], !dbg !38, !phasar.instruction.id !39, ID: 17
Facts:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
%1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15


Instruction:
call void @llvm.dbg.declare(metadata i32* %a, metadata !40, metadata !22), !dbg !42, !phasar.instruction.id !43, ID: 18
Facts:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
%1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15


Instruction:
br label %sw.epilog, !dbg !45, !phasar.instruction.id !46, ID: 20
Facts:
store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44, ID: 19
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
%1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15
call void @llvm.dbg.declare(metadata i32* %a, metadata !40, metadata !22), !dbg !42, !phasar.instruction.id !43, ID: 18


Instruction:
call void @llvm.dbg.declare(metadata i32* %b, metadata !47, metadata !22), !dbg !48, !phasar.instruction.id !49, ID: 21
Facts:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
%1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15


Instruction:
store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54, ID: 24
Facts:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
%1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15


Instruction:
call void @llvm.dbg.declare(metadata i32* %f, metadata !57, metadata !22), !dbg !58, !phasar.instruction.id !59, ID: 26
Facts:
store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44, ID: 19
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
%1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15
call void @llvm.dbg.declare(metadata i32* %a, metadata !40, metadata !22), !dbg !42, !phasar.instruction.id !43, ID: 18
call void @llvm.dbg.declare(metadata i32* %b, metadata !47, metadata !22), !dbg !48, !phasar.instruction.id !49, ID: 21
store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54, ID: 24


Instruction:
store i32 1, i32* %f, align 4, !dbg !58, !phasar.instruction.id !60, ID: 27
Facts:
store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44, ID: 19
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
%1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15
call void @llvm.dbg.declare(metadata i32* %a, metadata !40, metadata !22), !dbg !42, !phasar.instruction.id !43, ID: 18
call void @llvm.dbg.declare(metadata i32* %b, metadata !47, metadata !22), !dbg !48, !phasar.instruction.id !49, ID: 21
store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54, ID: 24
call void @llvm.dbg.declare(metadata i32* %f, metadata !57, metadata !22), !dbg !58, !phasar.instruction.id !59, ID: 26


Instruction:
br label %sw.epilog7, !dbg !61, !phasar.instruction.id !62, ID: 28
Facts:
store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44, ID: 19
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
%1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15
call void @llvm.dbg.declare(metadata i32* %a, metadata !40, metadata !22), !dbg !42, !phasar.instruction.id !43, ID: 18
call void @llvm.dbg.declare(metadata i32* %b, metadata !47, metadata !22), !dbg !48, !phasar.instruction.id !49, ID: 21
store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54, ID: 24
call void @llvm.dbg.declare(metadata i32* %f, metadata !57, metadata !22), !dbg !58, !phasar.instruction.id !59, ID: 26
store i32 1, i32* %f, align 4, !dbg !58, !phasar.instruction.id !60, ID: 27


Instruction:
call void @llvm.dbg.declare(metadata i32* %a4, metadata !63, metadata !22), !dbg !64, !phasar.instruction.id !65, ID: 29
Facts:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15


Instruction:
store i32 1, i32* %a4, align 4, !dbg !64, !phasar.instruction.id !66, ID: 30
Facts:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15
call void @llvm.dbg.declare(metadata i32* %a4, metadata !63, metadata !22), !dbg !64, !phasar.instruction.id !65, ID: 29


Instruction:
call void @llvm.dbg.declare(metadata i32* %b6, metadata !69, metadata !22), !dbg !70, !phasar.instruction.id !71, ID: 32
Facts:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15


Instruction:
store i32 2, i32* %b6, align 4, !dbg !70, !phasar.instruction.id !72, ID: 33
Facts:
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
switch i32 %0, label %sw.default5 [
    i32 0, label %sw.bb
    i32 1, label %sw.bb3
  ], !dbg !33, !phasar.instruction.id !34, ID: 15
call void @llvm.dbg.declare(metadata i32* %b6, metadata !69, metadata !22), !dbg !70, !phasar.instruction.id !71, ID: 32


Instruction:
ret i32 %2, !dbg !77, !phasar.instruction.id !78, ID: 36
Facts:
store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44, ID: 19
store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12
%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14
%1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16
%2 = load i32, 80 2018-Dec-28 21:52:01.030255 - [INFO] Write results to file
81 2018-Dec-28 21:52:01.030471 - [INFO] Shutdown llvm and the analysis framework.

i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76, ID: 35
call void @llvm.dbg.declare(metadata i32* %a, metadata !40, metadata !22), !dbg !42, !phasar.instruction.id !43, ID: 18
call void @llvm.dbg.declare(metadata i32* %b, metadata !47, metadata !22), !dbg !48, !phasar.instruction.id !49, ID: 21
store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54, ID: 24
call void @llvm.dbg.declare(metadata i32* %f, metadata !57, metadata !22), !dbg !58, !phasar.instruction.id !59, ID: 26
store i32 1, i32* %f, align 4, !dbg !58, !phasar.instruction.id !60, ID: 27
call void @llvm.dbg.declare(metadata i32* %a4, metadata !63, metadata !22), !dbg !64, !phasar.instruction.id !65, ID: 29
store i32 1, i32* %a4, align 4, !dbg !64, !phasar.instruction.id !66, ID: 30
call void @llvm.dbg.declare(metadata i32* %b6, metadata !69, metadata !22), !dbg !70, !phasar.instruction.id !71, ID: 32
store i32 2, i32* %b6, align 4, !dbg !70, !phasar.instruction.id !72, ID: 33


