Classic Timing Analyzer report for W_reg
Sun Nov 05 15:03:13 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                               ;
+------------------------------+-------+---------------+-------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.421 ns    ; d_in[4]     ; reg_data[4] ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.894 ns    ; reg_data[5] ; w_out[5]    ; clk_in     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.638 ns    ; d_in[0]     ; reg_data[0] ; --         ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;             ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+---------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To          ; To Clock ;
+-------+--------------+------------+---------+-------------+----------+
; N/A   ; None         ; 4.421 ns   ; d_in[4] ; reg_data[4] ; clk_in   ;
; N/A   ; None         ; 4.160 ns   ; d_in[7] ; reg_data[7] ; clk_in   ;
; N/A   ; None         ; 3.563 ns   ; d_in[1] ; reg_data[1] ; clk_in   ;
; N/A   ; None         ; 3.303 ns   ; d_in[3] ; reg_data[3] ; clk_in   ;
; N/A   ; None         ; 3.273 ns   ; d_in[5] ; reg_data[5] ; clk_in   ;
; N/A   ; None         ; 3.143 ns   ; d_in[2] ; reg_data[2] ; clk_in   ;
; N/A   ; None         ; 3.126 ns   ; d_in[6] ; reg_data[6] ; clk_in   ;
; N/A   ; None         ; 0.007 ns   ; wr_en   ; reg_data[0] ; clk_in   ;
; N/A   ; None         ; 0.007 ns   ; wr_en   ; reg_data[1] ; clk_in   ;
; N/A   ; None         ; 0.007 ns   ; wr_en   ; reg_data[2] ; clk_in   ;
; N/A   ; None         ; 0.007 ns   ; wr_en   ; reg_data[3] ; clk_in   ;
; N/A   ; None         ; 0.007 ns   ; wr_en   ; reg_data[4] ; clk_in   ;
; N/A   ; None         ; 0.007 ns   ; wr_en   ; reg_data[5] ; clk_in   ;
; N/A   ; None         ; 0.007 ns   ; wr_en   ; reg_data[6] ; clk_in   ;
; N/A   ; None         ; 0.007 ns   ; wr_en   ; reg_data[7] ; clk_in   ;
; N/A   ; None         ; -0.408 ns  ; d_in[0] ; reg_data[0] ; clk_in   ;
+-------+--------------+------------+---------+-------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+-------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To       ; From Clock ;
+-------+--------------+------------+-------------+----------+------------+
; N/A   ; None         ; 8.894 ns   ; reg_data[5] ; w_out[5] ; clk_in     ;
; N/A   ; None         ; 8.855 ns   ; reg_data[7] ; w_out[7] ; clk_in     ;
; N/A   ; None         ; 6.583 ns   ; reg_data[1] ; w_out[1] ; clk_in     ;
; N/A   ; None         ; 6.571 ns   ; reg_data[6] ; w_out[6] ; clk_in     ;
; N/A   ; None         ; 6.571 ns   ; reg_data[4] ; w_out[4] ; clk_in     ;
; N/A   ; None         ; 6.356 ns   ; reg_data[3] ; w_out[3] ; clk_in     ;
; N/A   ; None         ; 6.345 ns   ; reg_data[0] ; w_out[0] ; clk_in     ;
; N/A   ; None         ; 6.325 ns   ; reg_data[2] ; w_out[2] ; clk_in     ;
+-------+--------------+------------+-------------+----------+------------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+---------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To          ; To Clock ;
+---------------+-------------+-----------+---------+-------------+----------+
; N/A           ; None        ; 0.638 ns  ; d_in[0] ; reg_data[0] ; clk_in   ;
; N/A           ; None        ; 0.223 ns  ; wr_en   ; reg_data[0] ; clk_in   ;
; N/A           ; None        ; 0.223 ns  ; wr_en   ; reg_data[1] ; clk_in   ;
; N/A           ; None        ; 0.223 ns  ; wr_en   ; reg_data[2] ; clk_in   ;
; N/A           ; None        ; 0.223 ns  ; wr_en   ; reg_data[3] ; clk_in   ;
; N/A           ; None        ; 0.223 ns  ; wr_en   ; reg_data[4] ; clk_in   ;
; N/A           ; None        ; 0.223 ns  ; wr_en   ; reg_data[5] ; clk_in   ;
; N/A           ; None        ; 0.223 ns  ; wr_en   ; reg_data[6] ; clk_in   ;
; N/A           ; None        ; 0.223 ns  ; wr_en   ; reg_data[7] ; clk_in   ;
; N/A           ; None        ; -2.896 ns ; d_in[6] ; reg_data[6] ; clk_in   ;
; N/A           ; None        ; -2.913 ns ; d_in[2] ; reg_data[2] ; clk_in   ;
; N/A           ; None        ; -3.043 ns ; d_in[5] ; reg_data[5] ; clk_in   ;
; N/A           ; None        ; -3.073 ns ; d_in[3] ; reg_data[3] ; clk_in   ;
; N/A           ; None        ; -3.333 ns ; d_in[1] ; reg_data[1] ; clk_in   ;
; N/A           ; None        ; -3.930 ns ; d_in[7] ; reg_data[7] ; clk_in   ;
; N/A           ; None        ; -4.191 ns ; d_in[4] ; reg_data[4] ; clk_in   ;
+---------------+-------------+-----------+---------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 05 15:03:13 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off W_reg -c W_reg --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk_in"
Info: tsu for register "reg_data[4]" (data pin = "d_in[4]", clock pin = "clk_in") is 4.421 ns
    Info: + Longest pin to register delay is 7.150 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 1; PIN Node = 'd_in[4]'
        Info: 2: + IC(6.087 ns) + CELL(0.149 ns) = 7.066 ns; Loc. = LCCOMB_X24_Y35_N16; Fanout = 1; COMB Node = 'reg_data[4]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.150 ns; Loc. = LCFF_X24_Y35_N17; Fanout = 1; REG Node = 'reg_data[4]'
        Info: Total cell delay = 1.063 ns ( 14.87 % )
        Info: Total interconnect delay = 6.087 ns ( 85.13 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 2.693 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X24_Y35_N17; Fanout = 1; REG Node = 'reg_data[4]'
        Info: Total cell delay = 1.536 ns ( 57.04 % )
        Info: Total interconnect delay = 1.157 ns ( 42.96 % )
Info: tco from clock "clk_in" to destination pin "w_out[5]" through register "reg_data[5]" is 8.894 ns
    Info: + Longest clock path from clock "clk_in" to source register is 2.693 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X24_Y35_N19; Fanout = 1; REG Node = 'reg_data[5]'
        Info: Total cell delay = 1.536 ns ( 57.04 % )
        Info: Total interconnect delay = 1.157 ns ( 42.96 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.951 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y35_N19; Fanout = 1; REG Node = 'reg_data[5]'
        Info: 2: + IC(3.153 ns) + CELL(2.798 ns) = 5.951 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'w_out[5]'
        Info: Total cell delay = 2.798 ns ( 47.02 % )
        Info: Total interconnect delay = 3.153 ns ( 52.98 % )
Info: th for register "reg_data[0]" (data pin = "d_in[0]", clock pin = "clk_in") is 0.638 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 2.693 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X24_Y35_N1; Fanout = 1; REG Node = 'reg_data[0]'
        Info: Total cell delay = 1.536 ns ( 57.04 % )
        Info: Total interconnect delay = 1.157 ns ( 42.96 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.321 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'd_in[0]'
        Info: 2: + IC(1.109 ns) + CELL(0.149 ns) = 2.237 ns; Loc. = LCCOMB_X24_Y35_N0; Fanout = 1; COMB Node = 'reg_data[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.321 ns; Loc. = LCFF_X24_Y35_N1; Fanout = 1; REG Node = 'reg_data[0]'
        Info: Total cell delay = 1.212 ns ( 52.22 % )
        Info: Total interconnect delay = 1.109 ns ( 47.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Sun Nov 05 15:03:13 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


