#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '+define+CLOCK_PERIOD=30' 'sys_defs.vh' 'verilog/id_stage.v' 'verilog/ex_stage.v' 'verilog/wb_stage.v' 'verilog/if_stage.v' 'verilog/pipeline.v' 'verilog/icache.v' 'verilog/regfile.v' 'verilog/mem_stage.v' 'verilog/cache/cachemem.v' 'testbench/testbench.v' 'testbench/mem.v' 'testbench/pipe_print.c' '-o' 'simv'  -static_dbgen_only -daidir=$1 2>&1
