(_unit EDIF 1.0.4.38 (dec_28_0 0 7 (dec_28_0 0 7))
	(_version v35)
	(_time 1152633719597 1 1)
	(_source(\./../synthesis/secd_fep_trenz.edf\))
	(_use (std(standard)) (ieee(std_logic_1164)))
	(_entity (_time 1152633719597) (_use))
	(_object
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
			(_type (_internal ~std_logic_vector{27~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 0))))))
			(_port (_internal  a ~std_logic_vector{27~downto~0}~ 0 3348 (_entity (_in))))
			(_port (_internal  d ~std_logic_vector{27~downto~0}~ 0 3349 (_entity (_out))))
			(_port (_internal  cin ~extieee.std_logic_1164.std_logic 0 3347 (_entity (_in ))))
			(_port (_internal  cout ~extieee.std_logic_1164.std_logic 0 3350 (_entity (_out ))))
			(_signal (_internal  nx10225z1 ~extieee.std_logic_1164.std_logic 0 3975 (_architecture (_uni ))))
			(_signal (_internal  nx11222z1 ~extieee.std_logic_1164.std_logic 0 3989 (_architecture (_uni ))))
			(_signal (_internal  nx12219z1 ~extieee.std_logic_1164.std_logic 0 4003 (_architecture (_uni ))))
			(_signal (_internal  nx1250z1 ~extieee.std_logic_1164.std_logic 0 3863 (_architecture (_uni ))))
			(_signal (_internal  nx13216z1 ~extieee.std_logic_1164.std_logic 0 4017 (_architecture (_uni ))))
			(_signal (_internal  nx14213z1 ~extieee.std_logic_1164.std_logic 0 4031 (_architecture (_uni ))))
			(_signal (_internal  nx15210z1 ~extieee.std_logic_1164.std_logic 0 4043 (_architecture (_uni ))))
			(_signal (_internal  nx15210z10 ~extieee.std_logic_1164.std_logic 0 3562 (_architecture (_uni ))))
			(_signal (_internal  nx15210z11 ~extieee.std_logic_1164.std_logic 0 4007 (_architecture (_uni ))))
			(_signal (_internal  nx15210z12 ~extieee.std_logic_1164.std_logic 0 3998 (_architecture (_uni ))))
			(_signal (_internal  nx15210z13 ~extieee.std_logic_1164.std_logic 0 3566 (_architecture (_uni ))))
			(_signal (_internal  nx15210z14 ~extieee.std_logic_1164.std_logic 0 3993 (_architecture (_uni ))))
			(_signal (_internal  nx15210z15 ~extieee.std_logic_1164.std_logic 0 3984 (_architecture (_uni ))))
			(_signal (_internal  nx15210z16 ~extieee.std_logic_1164.std_logic 0 3570 (_architecture (_uni ))))
			(_signal (_internal  nx15210z17 ~extieee.std_logic_1164.std_logic 0 3979 (_architecture (_uni ))))
			(_signal (_internal  nx15210z18 ~extieee.std_logic_1164.std_logic 0 3970 (_architecture (_uni ))))
			(_signal (_internal  nx15210z19 ~extieee.std_logic_1164.std_logic 0 3574 (_architecture (_uni ))))
			(_signal (_internal  nx15210z2 ~extieee.std_logic_1164.std_logic 0 4039 (_architecture (_uni ))))
			(_signal (_internal  nx15210z20 ~extieee.std_logic_1164.std_logic 0 3965 (_architecture (_uni ))))
			(_signal (_internal  nx15210z21 ~extieee.std_logic_1164.std_logic 0 3956 (_architecture (_uni ))))
			(_signal (_internal  nx15210z22 ~extieee.std_logic_1164.std_logic 0 3578 (_architecture (_uni ))))
			(_signal (_internal  nx15210z23 ~extieee.std_logic_1164.std_logic 0 3951 (_architecture (_uni ))))
			(_signal (_internal  nx15210z24 ~extieee.std_logic_1164.std_logic 0 3942 (_architecture (_uni ))))
			(_signal (_internal  nx15210z25 ~extieee.std_logic_1164.std_logic 0 3582 (_architecture (_uni ))))
			(_signal (_internal  nx15210z26 ~extieee.std_logic_1164.std_logic 0 3937 (_architecture (_uni ))))
			(_signal (_internal  nx15210z27 ~extieee.std_logic_1164.std_logic 0 3928 (_architecture (_uni ))))
			(_signal (_internal  nx15210z28 ~extieee.std_logic_1164.std_logic 0 3586 (_architecture (_uni ))))
			(_signal (_internal  nx15210z29 ~extieee.std_logic_1164.std_logic 0 3923 (_architecture (_uni ))))
			(_signal (_internal  nx15210z3 ~extieee.std_logic_1164.std_logic 0 3554 (_architecture (_uni ))))
			(_signal (_internal  nx15210z30 ~extieee.std_logic_1164.std_logic 0 3914 (_architecture (_uni ))))
			(_signal (_internal  nx15210z31 ~extieee.std_logic_1164.std_logic 0 3590 (_architecture (_uni ))))
			(_signal (_internal  nx15210z32 ~extieee.std_logic_1164.std_logic 0 3909 (_architecture (_uni ))))
			(_signal (_internal  nx15210z33 ~extieee.std_logic_1164.std_logic 0 3900 (_architecture (_uni ))))
			(_signal (_internal  nx15210z34 ~extieee.std_logic_1164.std_logic 0 3594 (_architecture (_uni ))))
			(_signal (_internal  nx15210z35 ~extieee.std_logic_1164.std_logic 0 3895 (_architecture (_uni ))))
			(_signal (_internal  nx15210z36 ~extieee.std_logic_1164.std_logic 0 3886 (_architecture (_uni ))))
			(_signal (_internal  nx15210z37 ~extieee.std_logic_1164.std_logic 0 3598 (_architecture (_uni ))))
			(_signal (_internal  nx15210z38 ~extieee.std_logic_1164.std_logic 0 3881 (_architecture (_uni ))))
			(_signal (_internal  nx15210z39 ~extieee.std_logic_1164.std_logic 0 3872 (_architecture (_uni ))))
			(_signal (_internal  nx15210z4 ~extieee.std_logic_1164.std_logic 0 3492 (_architecture (_uni ))))
			(_signal (_internal  nx15210z40 ~extieee.std_logic_1164.std_logic 0 3602 (_architecture (_uni ))))
			(_signal (_internal  nx15210z41 ~extieee.std_logic_1164.std_logic 0 3867 (_architecture (_uni ))))
			(_signal (_internal  nx15210z42 ~extieee.std_logic_1164.std_logic 0 3858 (_architecture (_uni ))))
			(_signal (_internal  nx15210z43 ~extieee.std_logic_1164.std_logic 0 3606 (_architecture (_uni ))))
			(_signal (_internal  nx15210z44 ~extieee.std_logic_1164.std_logic 0 3853 (_architecture (_uni ))))
			(_signal (_internal  nx15210z45 ~extieee.std_logic_1164.std_logic 0 3844 (_architecture (_uni ))))
			(_signal (_internal  nx15210z46 ~extieee.std_logic_1164.std_logic 0 3610 (_architecture (_uni ))))
			(_signal (_internal  nx15210z47 ~extieee.std_logic_1164.std_logic 0 3839 (_architecture (_uni ))))
			(_signal (_internal  nx15210z48 ~extieee.std_logic_1164.std_logic 0 3830 (_architecture (_uni ))))
			(_signal (_internal  nx15210z49 ~extieee.std_logic_1164.std_logic 0 3614 (_architecture (_uni ))))
			(_signal (_internal  nx15210z5 ~extieee.std_logic_1164.std_logic 0 4035 (_architecture (_uni ))))
			(_signal (_internal  nx15210z50 ~extieee.std_logic_1164.std_logic 0 3825 (_architecture (_uni ))))
			(_signal (_internal  nx15210z51 ~extieee.std_logic_1164.std_logic 0 3816 (_architecture (_uni ))))
			(_signal (_internal  nx15210z52 ~extieee.std_logic_1164.std_logic 0 3618 (_architecture (_uni ))))
			(_signal (_internal  nx15210z53 ~extieee.std_logic_1164.std_logic 0 3811 (_architecture (_uni ))))
			(_signal (_internal  nx15210z54 ~extieee.std_logic_1164.std_logic 0 3802 (_architecture (_uni ))))
			(_signal (_internal  nx15210z55 ~extieee.std_logic_1164.std_logic 0 3622 (_architecture (_uni ))))
			(_signal (_internal  nx15210z56 ~extieee.std_logic_1164.std_logic 0 3797 (_architecture (_uni ))))
			(_signal (_internal  nx15210z57 ~extieee.std_logic_1164.std_logic 0 3788 (_architecture (_uni ))))
			(_signal (_internal  nx15210z58 ~extieee.std_logic_1164.std_logic 0 3626 (_architecture (_uni ))))
			(_signal (_internal  nx15210z59 ~extieee.std_logic_1164.std_logic 0 3783 (_architecture (_uni ))))
			(_signal (_internal  nx15210z6 ~extieee.std_logic_1164.std_logic 0 4026 (_architecture (_uni ))))
			(_signal (_internal  nx15210z60 ~extieee.std_logic_1164.std_logic 0 3774 (_architecture (_uni ))))
			(_signal (_internal  nx15210z61 ~extieee.std_logic_1164.std_logic 0 3630 (_architecture (_uni ))))
			(_signal (_internal  nx15210z62 ~extieee.std_logic_1164.std_logic 0 3769 (_architecture (_uni ))))
			(_signal (_internal  nx15210z63 ~extieee.std_logic_1164.std_logic 0 3760 (_architecture (_uni ))))
			(_signal (_internal  nx15210z64 ~extieee.std_logic_1164.std_logic 0 3634 (_architecture (_uni ))))
			(_signal (_internal  nx15210z65 ~extieee.std_logic_1164.std_logic 0 3755 (_architecture (_uni ))))
			(_signal (_internal  nx15210z66 ~extieee.std_logic_1164.std_logic 0 3746 (_architecture (_uni ))))
			(_signal (_internal  nx15210z67 ~extieee.std_logic_1164.std_logic 0 3638 (_architecture (_uni ))))
			(_signal (_internal  nx15210z68 ~extieee.std_logic_1164.std_logic 0 3741 (_architecture (_uni ))))
			(_signal (_internal  nx15210z69 ~extieee.std_logic_1164.std_logic 0 3732 (_architecture (_uni ))))
			(_signal (_internal  nx15210z7 ~extieee.std_logic_1164.std_logic 0 3558 (_architecture (_uni ))))
			(_signal (_internal  nx15210z70 ~extieee.std_logic_1164.std_logic 0 3642 (_architecture (_uni ))))
			(_signal (_internal  nx15210z71 ~extieee.std_logic_1164.std_logic 0 3727 (_architecture (_uni ))))
			(_signal (_internal  nx15210z72 ~extieee.std_logic_1164.std_logic 0 3718 (_architecture (_uni ))))
			(_signal (_internal  nx15210z73 ~extieee.std_logic_1164.std_logic 0 3646 (_architecture (_uni ))))
			(_signal (_internal  nx15210z74 ~extieee.std_logic_1164.std_logic 0 3713 (_architecture (_uni ))))
			(_signal (_internal  nx15210z75 ~extieee.std_logic_1164.std_logic 0 3704 (_architecture (_uni ))))
			(_signal (_internal  nx15210z76 ~extieee.std_logic_1164.std_logic 0 3650 (_architecture (_uni ))))
			(_signal (_internal  nx15210z77 ~extieee.std_logic_1164.std_logic 0 3699 (_architecture (_uni ))))
			(_signal (_internal  nx15210z78 ~extieee.std_logic_1164.std_logic 0 3690 (_architecture (_uni ))))
			(_signal (_internal  nx15210z79 ~extieee.std_logic_1164.std_logic 0 3654 (_architecture (_uni ))))
			(_signal (_internal  nx15210z8 ~extieee.std_logic_1164.std_logic 0 4021 (_architecture (_uni ))))
			(_signal (_internal  nx15210z80 ~extieee.std_logic_1164.std_logic 0 3685 (_architecture (_uni ))))
			(_signal (_internal  nx15210z81 ~extieee.std_logic_1164.std_logic 0 3676 (_architecture (_uni ))))
			(_signal (_internal  nx15210z82 ~extieee.std_logic_1164.std_logic 0 3658 (_architecture (_uni ))))
			(_signal (_internal  nx15210z83 ~extieee.std_logic_1164.std_logic 0 3671 (_architecture (_uni ))))
			(_signal (_internal  nx15210z84 ~extieee.std_logic_1164.std_logic 0 3666 (_architecture (_uni ))))
			(_signal (_internal  nx15210z85 ~extieee.std_logic_1164.std_logic 0 3662 (_architecture (_uni ))))
			(_signal (_internal  nx15210z86 ~extieee.std_logic_1164.std_logic 0 3550 (_architecture (_uni ))))
			(_signal (_internal  nx15210z9 ~extieee.std_logic_1164.std_logic 0 4012 (_architecture (_uni ))))
			(_signal (_internal  nx2247z1 ~extieee.std_logic_1164.std_logic 0 3877 (_architecture (_uni ))))
			(_signal (_internal  nx253z1 ~extieee.std_logic_1164.std_logic 0 3849 (_architecture (_uni ))))
			(_signal (_internal  nx3244z1 ~extieee.std_logic_1164.std_logic 0 3891 (_architecture (_uni ))))
			(_signal (_internal  nx38970z1 ~extieee.std_logic_1164.std_logic 0 3681 (_architecture (_uni ))))
			(_signal (_internal  nx39967z1 ~extieee.std_logic_1164.std_logic 0 3695 (_architecture (_uni ))))
			(_signal (_internal  nx40964z1 ~extieee.std_logic_1164.std_logic 0 3709 (_architecture (_uni ))))
			(_signal (_internal  nx41961z1 ~extieee.std_logic_1164.std_logic 0 3723 (_architecture (_uni ))))
			(_signal (_internal  nx4241z1 ~extieee.std_logic_1164.std_logic 0 3905 (_architecture (_uni ))))
			(_signal (_internal  nx42958z1 ~extieee.std_logic_1164.std_logic 0 3737 (_architecture (_uni ))))
			(_signal (_internal  nx43955z1 ~extieee.std_logic_1164.std_logic 0 3751 (_architecture (_uni ))))
			(_signal (_internal  nx44952z1 ~extieee.std_logic_1164.std_logic 0 3765 (_architecture (_uni ))))
			(_signal (_internal  nx45949z1 ~extieee.std_logic_1164.std_logic 0 3779 (_architecture (_uni ))))
			(_signal (_internal  nx46946z1 ~extieee.std_logic_1164.std_logic 0 3793 (_architecture (_uni ))))
			(_signal (_internal  nx5238z1 ~extieee.std_logic_1164.std_logic 0 3919 (_architecture (_uni ))))
			(_signal (_internal  nx6235z1 ~extieee.std_logic_1164.std_logic 0 3933 (_architecture (_uni ))))
			(_signal (_internal  nx62798z1 ~extieee.std_logic_1164.std_logic 0 3807 (_architecture (_uni ))))
			(_signal (_internal  nx63795z1 ~extieee.std_logic_1164.std_logic 0 3821 (_architecture (_uni ))))
			(_signal (_internal  nx64792z1 ~extieee.std_logic_1164.std_logic 0 3835 (_architecture (_uni ))))
			(_signal (_internal  nx8231z1 ~extieee.std_logic_1164.std_logic 0 3947 (_architecture (_uni ))))
			(_signal (_internal  nx9228z1 ~extieee.std_logic_1164.std_logic 0 3961 (_architecture (_uni ))))
			(_type (_internal ~std_logic_vector{15~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 0))))))
			(_type (_internal ~std_logic_vector{9~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 0))))))
			(_type (_internal ~std_logic_vector{22~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22) (i 0))))))
			(_type (_internal ~std_logic_vector{25~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25) (i 0))))))
			(_type (_internal ~std_logic_vector{8~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8) (i 0))))))
			(_type (_internal ~std_logic_vector{13~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13) (i 0))))))
			(_type (_internal ~std_logic_vector{7~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 0))))))
			(_type (_internal ~std_logic_vector{10~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 0))))))
			(_type (_internal ~std_logic_vector{4~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 0))))))
			(_type (_internal ~std_logic_vector{0~to~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 2))))))
			(_type (_internal ~std_logic_vector{2~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 0))))))
			(_type (_internal ~std_logic_vector{2~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 1))))))
			(_type (_internal ~std_logic_vector{1~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1) (i 0))))))
			(_type (_internal ~std_logic_vector{1~to~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 4))))))
			(_type (_internal ~std_logic_vector{15~downto~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 8))))))
			(_type (_internal ~std_logic_vector{2~to~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 2) (i 2))))))
			(_type (_internal ~std_logic_vector{7~to~7}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7) (i 7))))))
			(_type (_internal ~std_logic_vector{7~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 3))))))
			(_type (_internal ~std_logic_vector{111~to~111}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 111) (i 111))))))
			(_type (_internal ~std_logic_vector{4~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 1))))))
			(_type (_internal ~std_logic_vector{5~to~5}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 5) (i 5))))))
			(_type (_internal ~std_logic_vector{4~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 3))))))
			(_type (_internal ~std_logic_vector{3~to~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3) (i 3))))))
			(_type (_internal ~std_logic_vector{52~to~52}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 52) (i 52))))))
			(_type (_internal ~std_logic_vector{8~to~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 8) (i 8))))))
			(_type (_internal ~std_logic_vector{6~to~6}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6) (i 6))))))
			(_type (_internal ~std_logic_vector{4~to~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4) (i 4))))))
			(_type (_internal ~std_logic_vector{29~to~29}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 29) (i 29))))))
			(_type (_internal ~std_logic_vector{27~to~27}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 27) (i 27))))))
			(_type (_internal ~std_logic_vector{15~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 1))))))
			(_type (_internal ~std_logic_vector{59~to~59}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 59) (i 59))))))
			(_type (_internal ~std_logic_vector{31~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 0))))))
			(_type (_internal ~std_logic_vector{31~downto~9}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 9))))))
			(_type (_internal ~std_logic_vector{28~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28) (i 0))))))
			(_type (_internal ~std_logic_vector{27~downto~14}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 14))))))
			(_type (_internal ~std_logic_vector{11~downto~10}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11) (i 10))))))
			(_type (_internal ~std_logic_vector{9~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 0))))))
			(_type (_internal ~std_logic_vector{11~to~11}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 11) (i 11))))))
			(_type (_internal ~std_logic_vector{6~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 0))))))
			(_type (_internal ~std_logic_vector{20~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20) (i 0))))))
			(_type (_internal ~std_logic_vector{14~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14) (i 0))))))
			(_type (_internal ~std_logic_vector{22~to~22}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 22) (i 22))))))
			(_type (_internal ~std_logic_vector{6~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 4))))))
			(_type (_internal ~std_logic_vector{6~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 2))))))
			(_type (_internal ~std_logic_vector{10~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 4))))))
			(_type (_internal ~std_logic_vector{17~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17) (i 0))))))
			(_type (_internal ~std_logic_vector{35~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35) (i 0))))))
		(_process
			(line_1(_architecture -1 0 0 (_assignment (_alias((nx15210z3) (a(27)))))))
			(line_2(_architecture -1 0 0 (_assignment (_alias((nx15210z7) (a(26)))))))
			(line_3(_architecture -1 0 0 (_assignment (_alias((nx15210z10) (a(25)))))))
			(line_4(_architecture -1 0 0 (_assignment (_alias((nx15210z13) (a(24)))))))
			(line_5(_architecture -1 0 0 (_assignment (_alias((nx15210z16) (a(23)))))))
			(line_6(_architecture -1 0 0 (_assignment (_alias((nx15210z19) (a(22)))))))
			(line_7(_architecture -1 0 0 (_assignment (_alias((nx15210z22) (a(21)))))))
			(line_8(_architecture -1 0 0 (_assignment (_alias((nx15210z25) (a(20)))))))
			(line_9(_architecture -1 0 0 (_assignment (_alias((nx15210z28) (a(19)))))))
			(line_10(_architecture -1 0 0 (_assignment (_alias((nx15210z31) (a(18)))))))
			(line_11(_architecture -1 0 0 (_assignment (_alias((nx15210z34) (a(17)))))))
			(line_12(_architecture -1 0 0 (_assignment (_alias((nx15210z37) (a(16)))))))
			(line_13(_architecture -1 0 0 (_assignment (_alias((nx15210z40) (a(15)))))))
			(line_14(_architecture -1 0 0 (_assignment (_alias((nx15210z43) (a(14)))))))
			(line_15(_architecture -1 0 0 (_assignment (_alias((nx15210z46) (a(13)))))))
			(line_16(_architecture -1 0 0 (_assignment (_alias((nx15210z49) (a(12)))))))
			(line_17(_architecture -1 0 0 (_assignment (_alias((nx15210z52) (a(11)))))))
			(line_18(_architecture -1 0 0 (_assignment (_alias((nx15210z55) (a(10)))))))
			(line_19(_architecture -1 0 0 (_assignment (_alias((nx15210z58) (a(9)))))))
			(line_20(_architecture -1 0 0 (_assignment (_alias((nx15210z61) (a(8)))))))
			(line_21(_architecture -1 0 0 (_assignment (_alias((nx15210z64) (a(7)))))))
			(line_22(_architecture -1 0 0 (_assignment (_alias((nx15210z67) (a(6)))))))
			(line_23(_architecture -1 0 0 (_assignment (_alias((nx15210z70) (a(5)))))))
			(line_24(_architecture -1 0 0 (_assignment (_alias((nx15210z73) (a(4)))))))
			(line_25(_architecture -1 0 0 (_assignment (_alias((nx15210z76) (a(3)))))))
			(line_26(_architecture -1 0 0 (_assignment (_alias((nx15210z79) (a(2)))))))
			(line_27(_architecture -1 0 0 (_assignment (_alias((nx15210z82) (a(1)))))))
			(line_28(_architecture -1 0 0 (_assignment (_alias((nx15210z85) (a(0)))))))
			(line_29(_architecture -1 0 0 (_assignment (_alias((d(0)) (nx15210z84))))))
			(line_30(_architecture -1 0 0 (_assignment (_alias((d(1)) (nx38970z1))))))
			(line_31(_architecture -1 0 0 (_assignment (_alias((d(2)) (nx39967z1))))))
			(line_32(_architecture -1 0 0 (_assignment (_alias((d(3)) (nx40964z1))))))
			(line_33(_architecture -1 0 0 (_assignment (_alias((d(4)) (nx41961z1))))))
			(line_34(_architecture -1 0 0 (_assignment (_alias((d(5)) (nx42958z1))))))
			(line_35(_architecture -1 0 0 (_assignment (_alias((d(6)) (nx43955z1))))))
			(line_36(_architecture -1 0 0 (_assignment (_alias((d(7)) (nx44952z1))))))
			(line_37(_architecture -1 0 0 (_assignment (_alias((d(8)) (nx45949z1))))))
			(line_38(_architecture -1 0 0 (_assignment (_alias((d(9)) (nx46946z1))))))
			(line_39(_architecture -1 0 0 (_assignment (_alias((d(10)) (nx62798z1))))))
			(line_40(_architecture -1 0 0 (_assignment (_alias((d(11)) (nx63795z1))))))
			(line_41(_architecture -1 0 0 (_assignment (_alias((d(12)) (nx64792z1))))))
			(line_42(_architecture -1 0 0 (_assignment (_alias((d(13)) (nx253z1))))))
			(line_43(_architecture -1 0 0 (_assignment (_alias((d(14)) (nx1250z1))))))
			(line_44(_architecture -1 0 0 (_assignment (_alias((d(15)) (nx2247z1))))))
			(line_45(_architecture -1 0 0 (_assignment (_alias((d(16)) (nx3244z1))))))
			(line_46(_architecture -1 0 0 (_assignment (_alias((d(17)) (nx4241z1))))))
			(line_47(_architecture -1 0 0 (_assignment (_alias((d(18)) (nx5238z1))))))
			(line_48(_architecture -1 0 0 (_assignment (_alias((d(19)) (nx6235z1))))))
			(line_49(_architecture -1 0 0 (_assignment (_alias((d(20)) (nx8231z1))))))
			(line_50(_architecture -1 0 0 (_assignment (_alias((d(21)) (nx9228z1))))))
			(line_51(_architecture -1 0 0 (_assignment (_alias((d(22)) (nx10225z1))))))
			(line_52(_architecture -1 0 0 (_assignment (_alias((d(23)) (nx11222z1))))))
			(line_53(_architecture -1 0 0 (_assignment (_alias((d(24)) (nx12219z1))))))
			(line_54(_architecture -1 0 0 (_assignment (_alias((d(25)) (nx13216z1))))))
			(line_55(_architecture -1 0 0 (_assignment (_alias((d(26)) (nx14213z1))))))
			(line_56(_architecture -1 0 0 (_assignment (_alias((d(27)) (nx15210z1))))))
		))
		(_component
			(XORCY
			(_object
			(_port (_internal  CI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  O ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(LUT2_L
			(_object
			(_port (_internal  I0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  I1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(VCC
			(_object
			(_port (_internal  P ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(GND
			(_object
			(_port (_internal  G ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(MUXCY_L
			(_object
			(_port (_internal  CI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  DI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
			(_port (_internal  S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )))))))
		(_instantiation ix10225z19564 0 3466 (_component XORCY)
			(_port
				 ((CI) (nx15210z20))
				 ((LI) (nx15210z18))
				 ((O) (d(22))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix11222z19564 0 3471 (_component XORCY)
			(_port
				 ((CI) (nx15210z17))
				 ((LI) (nx15210z15))
				 ((O) (d(23))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix12219z19564 0 3476 (_component XORCY)
			(_port
				 ((CI) (nx15210z14))
				 ((LI) (nx15210z12))
				 ((O) (d(24))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix1250z19564 0 3426 (_component XORCY)
			(_port
				 ((CI) (nx15210z44))
				 ((LI) (nx15210z42))
				 ((O) (d(14))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix13216z19564 0 3481 (_component XORCY)
			(_port
				 ((CI) (nx15210z11))
				 ((LI) (nx15210z9))
				 ((O) (d(25))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix14213z19564 0 3486 (_component XORCY)
			(_port
				 ((CI) (nx15210z8))
				 ((LI) (nx15210z6))
				 ((O) (d(26))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix15210z1321 0 3488 (_component LUT2_L)
			(_port
				 ((I0) (a(27)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z2)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1324 0 3483 (_component LUT2_L)
			(_port
				 ((I0) (a(26)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z6)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1326 0 3478 (_component LUT2_L)
			(_port
				 ((I0) (a(25)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z9)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1328 0 3473 (_component LUT2_L)
			(_port
				 ((I0) (a(24)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z12)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1330 0 3468 (_component LUT2_L)
			(_port
				 ((I0) (a(23)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z15)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1332 0 3463 (_component LUT2_L)
			(_port
				 ((I0) (a(22)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z18)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1334 0 3458 (_component LUT2_L)
			(_port
				 ((I0) (a(21)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z21)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1336 0 3453 (_component LUT2_L)
			(_port
				 ((I0) (a(20)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z24)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1338 0 3448 (_component LUT2_L)
			(_port
				 ((I0) (a(19)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z27)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1340 0 3443 (_component LUT2_L)
			(_port
				 ((I0) (a(18)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z30)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1342 0 3438 (_component LUT2_L)
			(_port
				 ((I0) (a(17)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z33)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1344 0 3433 (_component LUT2_L)
			(_port
				 ((I0) (a(16)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z36)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1346 0 3428 (_component LUT2_L)
			(_port
				 ((I0) (a(15)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z39)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1348 0 3423 (_component LUT2_L)
			(_port
				 ((I0) (a(14)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z42)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1350 0 3418 (_component LUT2_L)
			(_port
				 ((I0) (a(13)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z45)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1352 0 3413 (_component LUT2_L)
			(_port
				 ((I0) (a(12)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z48)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1354 0 3408 (_component LUT2_L)
			(_port
				 ((I0) (a(11)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z51)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1356 0 3403 (_component LUT2_L)
			(_port
				 ((I0) (a(10)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z54)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1358 0 3398 (_component LUT2_L)
			(_port
				 ((I0) (a(9)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z57)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1360 0 3393 (_component LUT2_L)
			(_port
				 ((I0) (a(8)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z60)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1362 0 3388 (_component LUT2_L)
			(_port
				 ((I0) (a(7)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z63)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1364 0 3383 (_component LUT2_L)
			(_port
				 ((I0) (a(6)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z66)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1366 0 3378 (_component LUT2_L)
			(_port
				 ((I0) (a(5)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z69)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1368 0 3373 (_component LUT2_L)
			(_port
				 ((I0) (a(4)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z72)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1370 0 3368 (_component LUT2_L)
			(_port
				 ((I0) (a(3)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z75)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1372 0 3363 (_component LUT2_L)
			(_port
				 ((I0) (a(2)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z78)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1374 0 3358 (_component LUT2_L)
			(_port
				 ((I0) (a(1)))
				 ((I1) (nx15210z4))
				 ((LO) (nx15210z81)))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z1376 0 3354 (_component LUT2_L)
			(_port
				 ((I0) (a(0)))
				 ((I1) (nx15210z4))
				 ((LO) (d(0))))
			(_use (_entity unisim LUT2_L)
				(_generic
				((INIT) (_string \X"6"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((LO) (LO)))))
		(_instantiation ix15210z19564 0 3491 (_component XORCY)
			(_port
				 ((CI) (nx15210z5))
				 ((LI) (nx15210z2))
				 ((O) (d(27))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix15210z27163 0 3352 (_component VCC)
			(_port
				 ((P) (nx15210z4)))
			(_use (_entity unisim VCC)
				(_port
				((P) (P)))))
		(_instantiation ix15210z4723 0 3353 (_component GND)
			(_port
				 ((G) (nx15210z86)))
			(_use (_entity unisim GND)
				(_port
				((G) (G)))))
		(_instantiation ix15210z63343 0 3487 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z8))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z5))
				 ((S) (nx15210z6)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63345 0 3482 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z11))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z8))
				 ((S) (nx15210z9)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63347 0 3477 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z14))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z11))
				 ((S) (nx15210z12)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63349 0 3472 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z17))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z14))
				 ((S) (nx15210z15)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63351 0 3467 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z20))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z17))
				 ((S) (nx15210z18)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63353 0 3462 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z23))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z20))
				 ((S) (nx15210z21)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63355 0 3457 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z26))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z23))
				 ((S) (nx15210z24)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63357 0 3452 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z29))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z26))
				 ((S) (nx15210z27)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63359 0 3447 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z32))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z29))
				 ((S) (nx15210z30)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63361 0 3442 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z35))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z32))
				 ((S) (nx15210z33)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63363 0 3437 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z38))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z35))
				 ((S) (nx15210z36)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63365 0 3432 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z41))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z38))
				 ((S) (nx15210z39)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63367 0 3427 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z44))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z41))
				 ((S) (nx15210z42)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63369 0 3422 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z47))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z44))
				 ((S) (nx15210z45)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63371 0 3417 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z50))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z47))
				 ((S) (nx15210z48)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63373 0 3412 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z53))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z50))
				 ((S) (nx15210z51)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63375 0 3407 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z56))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z53))
				 ((S) (nx15210z54)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63377 0 3402 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z59))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z56))
				 ((S) (nx15210z57)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63379 0 3397 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z62))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z59))
				 ((S) (nx15210z60)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63381 0 3392 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z65))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z62))
				 ((S) (nx15210z63)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63383 0 3387 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z68))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z65))
				 ((S) (nx15210z66)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63385 0 3382 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z71))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z68))
				 ((S) (nx15210z69)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63387 0 3377 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z74))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z71))
				 ((S) (nx15210z72)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63389 0 3372 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z77))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z74))
				 ((S) (nx15210z75)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63391 0 3367 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z80))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z77))
				 ((S) (nx15210z78)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63393 0 3362 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z83))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z80))
				 ((S) (nx15210z81)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix15210z63395 0 3357 (_component MUXCY_L)
			(_port
				 ((CI) (nx15210z86))
				 ((DI) (nx15210z4))
				 ((LO) (nx15210z83))
				 ((S) (d(0))))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix2247z19564 0 3431 (_component XORCY)
			(_port
				 ((CI) (nx15210z41))
				 ((LI) (nx15210z39))
				 ((O) (d(15))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix253z19564 0 3421 (_component XORCY)
			(_port
				 ((CI) (nx15210z47))
				 ((LI) (nx15210z45))
				 ((O) (d(13))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix3244z19564 0 3436 (_component XORCY)
			(_port
				 ((CI) (nx15210z38))
				 ((LI) (nx15210z36))
				 ((O) (d(16))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix38970z19564 0 3361 (_component XORCY)
			(_port
				 ((CI) (nx15210z83))
				 ((LI) (nx15210z81))
				 ((O) (d(1))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix39967z19564 0 3366 (_component XORCY)
			(_port
				 ((CI) (nx15210z80))
				 ((LI) (nx15210z78))
				 ((O) (d(2))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix40964z19564 0 3371 (_component XORCY)
			(_port
				 ((CI) (nx15210z77))
				 ((LI) (nx15210z75))
				 ((O) (d(3))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix41961z19564 0 3376 (_component XORCY)
			(_port
				 ((CI) (nx15210z74))
				 ((LI) (nx15210z72))
				 ((O) (d(4))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix4241z19564 0 3441 (_component XORCY)
			(_port
				 ((CI) (nx15210z35))
				 ((LI) (nx15210z33))
				 ((O) (d(17))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix42958z19564 0 3381 (_component XORCY)
			(_port
				 ((CI) (nx15210z71))
				 ((LI) (nx15210z69))
				 ((O) (d(5))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix43955z19564 0 3386 (_component XORCY)
			(_port
				 ((CI) (nx15210z68))
				 ((LI) (nx15210z66))
				 ((O) (d(6))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix44952z19564 0 3391 (_component XORCY)
			(_port
				 ((CI) (nx15210z65))
				 ((LI) (nx15210z63))
				 ((O) (d(7))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix45949z19564 0 3396 (_component XORCY)
			(_port
				 ((CI) (nx15210z62))
				 ((LI) (nx15210z60))
				 ((O) (d(8))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix46946z19564 0 3401 (_component XORCY)
			(_port
				 ((CI) (nx15210z59))
				 ((LI) (nx15210z57))
				 ((O) (d(9))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix5238z19564 0 3446 (_component XORCY)
			(_port
				 ((CI) (nx15210z32))
				 ((LI) (nx15210z30))
				 ((O) (d(18))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix6235z19564 0 3451 (_component XORCY)
			(_port
				 ((CI) (nx15210z29))
				 ((LI) (nx15210z27))
				 ((O) (d(19))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix62798z19564 0 3406 (_component XORCY)
			(_port
				 ((CI) (nx15210z56))
				 ((LI) (nx15210z54))
				 ((O) (d(10))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix63795z19564 0 3411 (_component XORCY)
			(_port
				 ((CI) (nx15210z53))
				 ((LI) (nx15210z51))
				 ((O) (d(11))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix64792z19564 0 3416 (_component XORCY)
			(_port
				 ((CI) (nx15210z50))
				 ((LI) (nx15210z48))
				 ((O) (d(12))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix8231z19564 0 3456 (_component XORCY)
			(_port
				 ((CI) (nx15210z26))
				 ((LI) (nx15210z24))
				 ((O) (d(20))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix9228z19564 0 3461 (_component XORCY)
			(_port
				 ((CI) (nx15210z23))
				 ((LI) (nx15210z21))
				 ((O) (d(21))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (inc_16_0 0 7 (inc_16_0 0 7))
	(_version v35)
	(_time 1152633719597 1 1)
	(_source(\./../synthesis/secd_fep_trenz.edf\))
	(_use (std(standard)) (ieee(std_logic_1164)))
	(_entity (_time 1152633719597) (_use))
	(_object
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
			(_type (_internal ~std_logic_vector{15~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 0))))))
			(_port (_internal  a ~std_logic_vector{15~downto~0}~ 0 375 (_entity (_in))))
			(_port (_internal  d ~std_logic_vector{15~downto~0}~ 0 376 (_entity (_out))))
			(_port (_internal  cin ~extieee.std_logic_1164.std_logic 0 374 (_entity (_in ))))
			(_port (_internal  cout ~extieee.std_logic_1164.std_logic 0 377 (_entity (_out ))))
			(_signal (_internal  nx1250z1 ~extieee.std_logic_1164.std_logic 0 748 (_architecture (_uni ))))
			(_signal (_internal  nx2247z1 ~extieee.std_logic_1164.std_logic 0 760 (_architecture (_uni ))))
			(_signal (_internal  nx2247z10 ~extieee.std_logic_1164.std_logic 0 491 (_architecture (_uni ))))
			(_signal (_internal  nx2247z11 ~extieee.std_logic_1164.std_logic 0 724 (_architecture (_uni ))))
			(_signal (_internal  nx2247z12 ~extieee.std_logic_1164.std_logic 0 715 (_architecture (_uni ))))
			(_signal (_internal  nx2247z13 ~extieee.std_logic_1164.std_logic 0 495 (_architecture (_uni ))))
			(_signal (_internal  nx2247z14 ~extieee.std_logic_1164.std_logic 0 710 (_architecture (_uni ))))
			(_signal (_internal  nx2247z15 ~extieee.std_logic_1164.std_logic 0 701 (_architecture (_uni ))))
			(_signal (_internal  nx2247z16 ~extieee.std_logic_1164.std_logic 0 499 (_architecture (_uni ))))
			(_signal (_internal  nx2247z17 ~extieee.std_logic_1164.std_logic 0 696 (_architecture (_uni ))))
			(_signal (_internal  nx2247z18 ~extieee.std_logic_1164.std_logic 0 687 (_architecture (_uni ))))
			(_signal (_internal  nx2247z19 ~extieee.std_logic_1164.std_logic 0 503 (_architecture (_uni ))))
			(_signal (_internal  nx2247z2 ~extieee.std_logic_1164.std_logic 0 756 (_architecture (_uni ))))
			(_signal (_internal  nx2247z20 ~extieee.std_logic_1164.std_logic 0 682 (_architecture (_uni ))))
			(_signal (_internal  nx2247z21 ~extieee.std_logic_1164.std_logic 0 673 (_architecture (_uni ))))
			(_signal (_internal  nx2247z22 ~extieee.std_logic_1164.std_logic 0 507 (_architecture (_uni ))))
			(_signal (_internal  nx2247z23 ~extieee.std_logic_1164.std_logic 0 668 (_architecture (_uni ))))
			(_signal (_internal  nx2247z24 ~extieee.std_logic_1164.std_logic 0 659 (_architecture (_uni ))))
			(_signal (_internal  nx2247z25 ~extieee.std_logic_1164.std_logic 0 511 (_architecture (_uni ))))
			(_signal (_internal  nx2247z26 ~extieee.std_logic_1164.std_logic 0 654 (_architecture (_uni ))))
			(_signal (_internal  nx2247z27 ~extieee.std_logic_1164.std_logic 0 645 (_architecture (_uni ))))
			(_signal (_internal  nx2247z28 ~extieee.std_logic_1164.std_logic 0 515 (_architecture (_uni ))))
			(_signal (_internal  nx2247z29 ~extieee.std_logic_1164.std_logic 0 640 (_architecture (_uni ))))
			(_signal (_internal  nx2247z3 ~extieee.std_logic_1164.std_logic 0 483 (_architecture (_uni ))))
			(_signal (_internal  nx2247z30 ~extieee.std_logic_1164.std_logic 0 631 (_architecture (_uni ))))
			(_signal (_internal  nx2247z31 ~extieee.std_logic_1164.std_logic 0 519 (_architecture (_uni ))))
			(_signal (_internal  nx2247z32 ~extieee.std_logic_1164.std_logic 0 626 (_architecture (_uni ))))
			(_signal (_internal  nx2247z33 ~extieee.std_logic_1164.std_logic 0 617 (_architecture (_uni ))))
			(_signal (_internal  nx2247z34 ~extieee.std_logic_1164.std_logic 0 523 (_architecture (_uni ))))
			(_signal (_internal  nx2247z35 ~extieee.std_logic_1164.std_logic 0 612 (_architecture (_uni ))))
			(_signal (_internal  nx2247z36 ~extieee.std_logic_1164.std_logic 0 603 (_architecture (_uni ))))
			(_signal (_internal  nx2247z37 ~extieee.std_logic_1164.std_logic 0 527 (_architecture (_uni ))))
			(_signal (_internal  nx2247z38 ~extieee.std_logic_1164.std_logic 0 598 (_architecture (_uni ))))
			(_signal (_internal  nx2247z39 ~extieee.std_logic_1164.std_logic 0 589 (_architecture (_uni ))))
			(_signal (_internal  nx2247z4 ~extieee.std_logic_1164.std_logic 0 752 (_architecture (_uni ))))
			(_signal (_internal  nx2247z40 ~extieee.std_logic_1164.std_logic 0 531 (_architecture (_uni ))))
			(_signal (_internal  nx2247z41 ~extieee.std_logic_1164.std_logic 0 584 (_architecture (_uni ))))
			(_signal (_internal  nx2247z42 ~extieee.std_logic_1164.std_logic 0 575 (_architecture (_uni ))))
			(_signal (_internal  nx2247z43 ~extieee.std_logic_1164.std_logic 0 535 (_architecture (_uni ))))
			(_signal (_internal  nx2247z44 ~extieee.std_logic_1164.std_logic 0 570 (_architecture (_uni ))))
			(_signal (_internal  nx2247z45 ~extieee.std_logic_1164.std_logic 0 561 (_architecture (_uni ))))
			(_signal (_internal  nx2247z46 ~extieee.std_logic_1164.std_logic 0 539 (_architecture (_uni ))))
			(_signal (_internal  nx2247z47 ~extieee.std_logic_1164.std_logic 0 556 (_architecture (_uni ))))
			(_signal (_internal  nx2247z48 ~extieee.std_logic_1164.std_logic 0 547 (_architecture (_uni ))))
			(_signal (_internal  nx2247z49 ~extieee.std_logic_1164.std_logic 0 543 (_architecture (_uni ))))
			(_signal (_internal  nx2247z5 ~extieee.std_logic_1164.std_logic 0 743 (_architecture (_uni ))))
			(_signal (_internal  nx2247z50 ~extieee.std_logic_1164.std_logic 0 460 (_architecture (_uni ))))
			(_signal (_internal  nx2247z6 ~extieee.std_logic_1164.std_logic 0 487 (_architecture (_uni ))))
			(_signal (_internal  nx2247z7 ~extieee.std_logic_1164.std_logic 0 465 (_architecture (_uni ))))
			(_signal (_internal  nx2247z8 ~extieee.std_logic_1164.std_logic 0 738 (_architecture (_uni ))))
			(_signal (_internal  nx2247z9 ~extieee.std_logic_1164.std_logic 0 729 (_architecture (_uni ))))
			(_signal (_internal  nx253z1 ~extieee.std_logic_1164.std_logic 0 734 (_architecture (_uni ))))
			(_signal (_internal  nx37973z1 ~extieee.std_logic_1164.std_logic 0 552 (_architecture (_uni ))))
			(_signal (_internal  nx38970z1 ~extieee.std_logic_1164.std_logic 0 566 (_architecture (_uni ))))
			(_signal (_internal  nx39967z1 ~extieee.std_logic_1164.std_logic 0 580 (_architecture (_uni ))))
			(_signal (_internal  nx40964z1 ~extieee.std_logic_1164.std_logic 0 594 (_architecture (_uni ))))
			(_signal (_internal  nx41961z1 ~extieee.std_logic_1164.std_logic 0 608 (_architecture (_uni ))))
			(_signal (_internal  nx42958z1 ~extieee.std_logic_1164.std_logic 0 622 (_architecture (_uni ))))
			(_signal (_internal  nx43955z1 ~extieee.std_logic_1164.std_logic 0 636 (_architecture (_uni ))))
			(_signal (_internal  nx44952z1 ~extieee.std_logic_1164.std_logic 0 650 (_architecture (_uni ))))
			(_signal (_internal  nx45949z1 ~extieee.std_logic_1164.std_logic 0 664 (_architecture (_uni ))))
			(_signal (_internal  nx46946z1 ~extieee.std_logic_1164.std_logic 0 678 (_architecture (_uni ))))
			(_signal (_internal  nx62798z1 ~extieee.std_logic_1164.std_logic 0 692 (_architecture (_uni ))))
			(_signal (_internal  nx63795z1 ~extieee.std_logic_1164.std_logic 0 706 (_architecture (_uni ))))
			(_signal (_internal  nx64792z1 ~extieee.std_logic_1164.std_logic 0 720 (_architecture (_uni ))))
			(_type (_internal ~std_logic_vector{27~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 0))))))
			(_type (_internal ~std_logic_vector{9~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 0))))))
			(_type (_internal ~std_logic_vector{22~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22) (i 0))))))
			(_type (_internal ~std_logic_vector{25~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25) (i 0))))))
			(_type (_internal ~std_logic_vector{8~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8) (i 0))))))
			(_type (_internal ~std_logic_vector{13~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13) (i 0))))))
			(_type (_internal ~std_logic_vector{7~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 0))))))
			(_type (_internal ~std_logic_vector{10~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 0))))))
			(_type (_internal ~std_logic_vector{4~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 0))))))
			(_type (_internal ~std_logic_vector{0~to~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 2))))))
			(_type (_internal ~std_logic_vector{2~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 0))))))
			(_type (_internal ~std_logic_vector{2~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 1))))))
			(_type (_internal ~std_logic_vector{1~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1) (i 0))))))
			(_type (_internal ~std_logic_vector{1~to~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 4))))))
			(_type (_internal ~std_logic_vector{15~downto~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 8))))))
			(_type (_internal ~std_logic_vector{2~to~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 2) (i 2))))))
			(_type (_internal ~std_logic_vector{7~to~7}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7) (i 7))))))
			(_type (_internal ~std_logic_vector{7~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 3))))))
			(_type (_internal ~std_logic_vector{111~to~111}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 111) (i 111))))))
			(_type (_internal ~std_logic_vector{4~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 1))))))
			(_type (_internal ~std_logic_vector{5~to~5}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 5) (i 5))))))
			(_type (_internal ~std_logic_vector{4~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 3))))))
			(_type (_internal ~std_logic_vector{3~to~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3) (i 3))))))
			(_type (_internal ~std_logic_vector{52~to~52}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 52) (i 52))))))
			(_type (_internal ~std_logic_vector{8~to~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 8) (i 8))))))
			(_type (_internal ~std_logic_vector{6~to~6}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6) (i 6))))))
			(_type (_internal ~std_logic_vector{4~to~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4) (i 4))))))
			(_type (_internal ~std_logic_vector{29~to~29}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 29) (i 29))))))
			(_type (_internal ~std_logic_vector{27~to~27}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 27) (i 27))))))
			(_type (_internal ~std_logic_vector{15~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 1))))))
			(_type (_internal ~std_logic_vector{59~to~59}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 59) (i 59))))))
			(_type (_internal ~std_logic_vector{31~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 0))))))
			(_type (_internal ~std_logic_vector{31~downto~9}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 9))))))
			(_type (_internal ~std_logic_vector{28~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28) (i 0))))))
			(_type (_internal ~std_logic_vector{27~downto~14}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 14))))))
			(_type (_internal ~std_logic_vector{11~downto~10}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11) (i 10))))))
			(_type (_internal ~std_logic_vector{9~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 0))))))
			(_type (_internal ~std_logic_vector{11~to~11}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 11) (i 11))))))
			(_type (_internal ~std_logic_vector{6~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 0))))))
			(_type (_internal ~std_logic_vector{20~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20) (i 0))))))
			(_type (_internal ~std_logic_vector{14~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14) (i 0))))))
			(_type (_internal ~std_logic_vector{22~to~22}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 22) (i 22))))))
			(_type (_internal ~std_logic_vector{6~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 4))))))
			(_type (_internal ~std_logic_vector{6~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 2))))))
			(_type (_internal ~std_logic_vector{10~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 4))))))
			(_type (_internal ~std_logic_vector{17~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17) (i 0))))))
			(_type (_internal ~std_logic_vector{35~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35) (i 0))))))
		(_process
			(line_1(_architecture -1 0 0 (_assignment (_alias((nx2247z3) (a(15)))))))
			(line_2(_architecture -1 0 0 (_assignment (_alias((nx2247z6) (a(14)))))))
			(line_3(_architecture -1 0 0 (_assignment (_alias((nx2247z10) (a(13)))))))
			(line_4(_architecture -1 0 0 (_assignment (_alias((nx2247z13) (a(12)))))))
			(line_5(_architecture -1 0 0 (_assignment (_alias((nx2247z16) (a(11)))))))
			(line_6(_architecture -1 0 0 (_assignment (_alias((nx2247z19) (a(10)))))))
			(line_7(_architecture -1 0 0 (_assignment (_alias((nx2247z22) (a(9)))))))
			(line_8(_architecture -1 0 0 (_assignment (_alias((nx2247z25) (a(8)))))))
			(line_9(_architecture -1 0 0 (_assignment (_alias((nx2247z28) (a(7)))))))
			(line_10(_architecture -1 0 0 (_assignment (_alias((nx2247z31) (a(6)))))))
			(line_11(_architecture -1 0 0 (_assignment (_alias((nx2247z34) (a(5)))))))
			(line_12(_architecture -1 0 0 (_assignment (_alias((nx2247z37) (a(4)))))))
			(line_13(_architecture -1 0 0 (_assignment (_alias((nx2247z40) (a(3)))))))
			(line_14(_architecture -1 0 0 (_assignment (_alias((nx2247z43) (a(2)))))))
			(line_15(_architecture -1 0 0 (_assignment (_alias((nx2247z46) (a(1)))))))
			(line_16(_architecture -1 0 0 (_assignment (_alias((nx2247z49) (a(0)))))))
			(line_17(_architecture -1 0 0 (_assignment (_alias((d(0)) (nx37973z1))))))
			(line_18(_architecture -1 0 0 (_assignment (_alias((d(1)) (nx38970z1))))))
			(line_19(_architecture -1 0 0 (_assignment (_alias((d(2)) (nx39967z1))))))
			(line_20(_architecture -1 0 0 (_assignment (_alias((d(3)) (nx40964z1))))))
			(line_21(_architecture -1 0 0 (_assignment (_alias((d(4)) (nx41961z1))))))
			(line_22(_architecture -1 0 0 (_assignment (_alias((d(5)) (nx42958z1))))))
			(line_23(_architecture -1 0 0 (_assignment (_alias((d(6)) (nx43955z1))))))
			(line_24(_architecture -1 0 0 (_assignment (_alias((d(7)) (nx44952z1))))))
			(line_25(_architecture -1 0 0 (_assignment (_alias((d(8)) (nx45949z1))))))
			(line_26(_architecture -1 0 0 (_assignment (_alias((d(9)) (nx46946z1))))))
			(line_27(_architecture -1 0 0 (_assignment (_alias((d(10)) (nx62798z1))))))
			(line_28(_architecture -1 0 0 (_assignment (_alias((d(11)) (nx63795z1))))))
			(line_29(_architecture -1 0 0 (_assignment (_alias((d(12)) (nx64792z1))))))
			(line_30(_architecture -1 0 0 (_assignment (_alias((d(13)) (nx253z1))))))
			(line_31(_architecture -1 0 0 (_assignment (_alias((d(14)) (nx1250z1))))))
			(line_32(_architecture -1 0 0 (_assignment (_alias((d(15)) (nx2247z1))))))
		))
		(_component
			(XORCY
			(_object
			(_port (_internal  CI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  O ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(LUT1_L
			(_object
			(_port (_internal  I0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(VCC
			(_object
			(_port (_internal  P ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(GND
			(_object
			(_port (_internal  G ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(MUXCY_L
			(_object
			(_port (_internal  CI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  DI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
			(_port (_internal  S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )))))))
		(_instantiation ix1250z19564 0 454 (_component XORCY)
			(_port
				 ((CI) (nx2247z8))
				 ((LI) (nx2247z5))
				 ((O) (d(14))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix2247z1317 0 456 (_component LUT1_L)
			(_port
				 ((I0) (a(15)))
				 ((LO) (nx2247z2)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix2247z1319 0 451 (_component LUT1_L)
			(_port
				 ((I0) (a(14)))
				 ((LO) (nx2247z5)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix2247z1322 0 446 (_component LUT1_L)
			(_port
				 ((I0) (a(13)))
				 ((LO) (nx2247z9)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix2247z1324 0 441 (_component LUT1_L)
			(_port
				 ((I0) (a(12)))
				 ((LO) (nx2247z12)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix2247z1326 0 436 (_component LUT1_L)
			(_port
				 ((I0) (a(11)))
				 ((LO) (nx2247z15)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix2247z1328 0 431 (_component LUT1_L)
			(_port
				 ((I0) (a(10)))
				 ((LO) (nx2247z18)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix2247z1330 0 426 (_component LUT1_L)
			(_port
				 ((I0) (a(9)))
				 ((LO) (nx2247z21)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix2247z1332 0 421 (_component LUT1_L)
			(_port
				 ((I0) (a(8)))
				 ((LO) (nx2247z24)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix2247z1334 0 416 (_component LUT1_L)
			(_port
				 ((I0) (a(7)))
				 ((LO) (nx2247z27)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix2247z1336 0 411 (_component LUT1_L)
			(_port
				 ((I0) (a(6)))
				 ((LO) (nx2247z30)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix2247z1338 0 406 (_component LUT1_L)
			(_port
				 ((I0) (a(5)))
				 ((LO) (nx2247z33)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix2247z1340 0 401 (_component LUT1_L)
			(_port
				 ((I0) (a(4)))
				 ((LO) (nx2247z36)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix2247z1342 0 396 (_component LUT1_L)
			(_port
				 ((I0) (a(3)))
				 ((LO) (nx2247z39)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix2247z1344 0 391 (_component LUT1_L)
			(_port
				 ((I0) (a(2)))
				 ((LO) (nx2247z42)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix2247z1346 0 386 (_component LUT1_L)
			(_port
				 ((I0) (a(1)))
				 ((LO) (nx2247z45)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix2247z1348 0 381 (_component LUT1_L)
			(_port
				 ((I0) (a(0)))
				 ((LO) (nx2247z48)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix2247z19564 0 459 (_component XORCY)
			(_port
				 ((CI) (nx2247z4))
				 ((LI) (nx2247z2))
				 ((O) (d(15))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix2247z27194 0 379 (_component VCC)
			(_port
				 ((P) (nx2247z50)))
			(_use (_entity unisim VCC)
				(_port
				((P) (P)))))
		(_instantiation ix2247z4670 0 380 (_component GND)
			(_port
				 ((G) (nx2247z7)))
			(_use (_entity unisim GND)
				(_port
				((G) (G)))))
		(_instantiation ix2247z63342 0 455 (_component MUXCY_L)
			(_port
				 ((CI) (nx2247z8))
				 ((DI) (nx2247z7))
				 ((LO) (nx2247z4))
				 ((S) (nx2247z5)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix2247z63345 0 450 (_component MUXCY_L)
			(_port
				 ((CI) (nx2247z11))
				 ((DI) (nx2247z7))
				 ((LO) (nx2247z8))
				 ((S) (nx2247z9)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix2247z63347 0 445 (_component MUXCY_L)
			(_port
				 ((CI) (nx2247z14))
				 ((DI) (nx2247z7))
				 ((LO) (nx2247z11))
				 ((S) (nx2247z12)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix2247z63349 0 440 (_component MUXCY_L)
			(_port
				 ((CI) (nx2247z17))
				 ((DI) (nx2247z7))
				 ((LO) (nx2247z14))
				 ((S) (nx2247z15)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix2247z63351 0 435 (_component MUXCY_L)
			(_port
				 ((CI) (nx2247z20))
				 ((DI) (nx2247z7))
				 ((LO) (nx2247z17))
				 ((S) (nx2247z18)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix2247z63353 0 430 (_component MUXCY_L)
			(_port
				 ((CI) (nx2247z23))
				 ((DI) (nx2247z7))
				 ((LO) (nx2247z20))
				 ((S) (nx2247z21)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix2247z63355 0 425 (_component MUXCY_L)
			(_port
				 ((CI) (nx2247z26))
				 ((DI) (nx2247z7))
				 ((LO) (nx2247z23))
				 ((S) (nx2247z24)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix2247z63357 0 420 (_component MUXCY_L)
			(_port
				 ((CI) (nx2247z29))
				 ((DI) (nx2247z7))
				 ((LO) (nx2247z26))
				 ((S) (nx2247z27)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix2247z63359 0 415 (_component MUXCY_L)
			(_port
				 ((CI) (nx2247z32))
				 ((DI) (nx2247z7))
				 ((LO) (nx2247z29))
				 ((S) (nx2247z30)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix2247z63361 0 410 (_component MUXCY_L)
			(_port
				 ((CI) (nx2247z35))
				 ((DI) (nx2247z7))
				 ((LO) (nx2247z32))
				 ((S) (nx2247z33)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix2247z63363 0 405 (_component MUXCY_L)
			(_port
				 ((CI) (nx2247z38))
				 ((DI) (nx2247z7))
				 ((LO) (nx2247z35))
				 ((S) (nx2247z36)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix2247z63365 0 400 (_component MUXCY_L)
			(_port
				 ((CI) (nx2247z41))
				 ((DI) (nx2247z7))
				 ((LO) (nx2247z38))
				 ((S) (nx2247z39)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix2247z63367 0 395 (_component MUXCY_L)
			(_port
				 ((CI) (nx2247z44))
				 ((DI) (nx2247z7))
				 ((LO) (nx2247z41))
				 ((S) (nx2247z42)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix2247z63369 0 390 (_component MUXCY_L)
			(_port
				 ((CI) (nx2247z47))
				 ((DI) (nx2247z7))
				 ((LO) (nx2247z44))
				 ((S) (nx2247z45)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix2247z63371 0 385 (_component MUXCY_L)
			(_port
				 ((CI) (nx2247z50))
				 ((DI) (nx2247z7))
				 ((LO) (nx2247z47))
				 ((S) (nx2247z48)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix253z19564 0 449 (_component XORCY)
			(_port
				 ((CI) (nx2247z11))
				 ((LI) (nx2247z9))
				 ((O) (d(13))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix37973z19564 0 384 (_component XORCY)
			(_port
				 ((CI) (nx2247z50))
				 ((LI) (nx2247z48))
				 ((O) (d(0))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix38970z19564 0 389 (_component XORCY)
			(_port
				 ((CI) (nx2247z47))
				 ((LI) (nx2247z45))
				 ((O) (d(1))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix39967z19564 0 394 (_component XORCY)
			(_port
				 ((CI) (nx2247z44))
				 ((LI) (nx2247z42))
				 ((O) (d(2))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix40964z19564 0 399 (_component XORCY)
			(_port
				 ((CI) (nx2247z41))
				 ((LI) (nx2247z39))
				 ((O) (d(3))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix41961z19564 0 404 (_component XORCY)
			(_port
				 ((CI) (nx2247z38))
				 ((LI) (nx2247z36))
				 ((O) (d(4))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix42958z19564 0 409 (_component XORCY)
			(_port
				 ((CI) (nx2247z35))
				 ((LI) (nx2247z33))
				 ((O) (d(5))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix43955z19564 0 414 (_component XORCY)
			(_port
				 ((CI) (nx2247z32))
				 ((LI) (nx2247z30))
				 ((O) (d(6))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix44952z19564 0 419 (_component XORCY)
			(_port
				 ((CI) (nx2247z29))
				 ((LI) (nx2247z27))
				 ((O) (d(7))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix45949z19564 0 424 (_component XORCY)
			(_port
				 ((CI) (nx2247z26))
				 ((LI) (nx2247z24))
				 ((O) (d(8))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix46946z19564 0 429 (_component XORCY)
			(_port
				 ((CI) (nx2247z23))
				 ((LI) (nx2247z21))
				 ((O) (d(9))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix62798z19564 0 434 (_component XORCY)
			(_port
				 ((CI) (nx2247z20))
				 ((LI) (nx2247z18))
				 ((O) (d(10))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix63795z19564 0 439 (_component XORCY)
			(_port
				 ((CI) (nx2247z17))
				 ((LI) (nx2247z15))
				 ((O) (d(11))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix64792z19564 0 444 (_component XORCY)
			(_port
				 ((CI) (nx2247z14))
				 ((LI) (nx2247z12))
				 ((O) (d(12))))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (modgen_counter_10_0 0 7 (modgen_counter_10_0 0 7))
	(_version v35)
	(_time 1152633719597 1 1)
	(_source(\./../synthesis/secd_fep_trenz.edf\))
	(_use (std(standard)) (ieee(std_logic_1164)))
	(_entity (_time 1152633719597) (_use))
	(_object
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
			(_type (_internal ~std_logic_vector{9~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 0))))))
			(_port (_internal  data ~std_logic_vector{9~downto~0}~ 0 776 (_entity (_in))))
			(_port (_internal  q ~std_logic_vector{9~downto~0}~ 0 772 (_entity (_out))))
			(_port (_internal  aclear ~extieee.std_logic_1164.std_logic 0 774 (_entity (_in ))))
			(_port (_internal  aset ~extieee.std_logic_1164.std_logic 0 777 (_entity (_in ))))
			(_port (_internal  clk_en ~extieee.std_logic_1164.std_logic 0 773 (_entity (_in ))))
			(_port (_internal  clock ~extieee.std_logic_1164.std_logic 0 771 (_entity (_in ))))
			(_port (_internal  cnt_en ~extieee.std_logic_1164.std_logic 0 780 (_entity (_in ))))
			(_port (_internal  sclear ~extieee.std_logic_1164.std_logic 0 778 (_entity (_in ))))
			(_port (_internal  sload ~extieee.std_logic_1164.std_logic 0 775 (_entity (_in ))))
			(_port (_internal  updn ~extieee.std_logic_1164.std_logic 0 779 (_entity (_in ))))
			(_signal (_internal  nx3035z1 ~extieee.std_logic_1164.std_logic 0 871 (_architecture (_uni ))))
			(_signal (_internal  nx51271z1 ~extieee.std_logic_1164.std_logic 0 959 (_architecture (_uni ))))
			(_signal (_internal  nx51271z2 ~extieee.std_logic_1164.std_logic 0 921 (_architecture (_uni ))))
			(_signal (_internal  nx51271z3 ~extieee.std_logic_1164.std_logic 0 858 (_architecture (_uni ))))
			(_signal (_internal  nx51271z4 ~extieee.std_logic_1164.std_logic 0 941 (_architecture (_uni ))))
			(_signal (_internal  nx52268z1 ~extieee.std_logic_1164.std_logic 0 973 (_architecture (_uni ))))
			(_signal (_internal  nx52268z2 ~extieee.std_logic_1164.std_logic 0 963 (_architecture (_uni ))))
			(_signal (_internal  nx52268z3 ~extieee.std_logic_1164.std_logic 0 954 (_architecture (_uni ))))
			(_signal (_internal  nx52268z4 ~extieee.std_logic_1164.std_logic 0 916 (_architecture (_uni ))))
			(_signal (_internal  nx52268z5 ~extieee.std_logic_1164.std_logic 0 846 (_architecture (_uni ))))
			(_signal (_internal  nx53265z1 ~extieee.std_logic_1164.std_logic 0 987 (_architecture (_uni ))))
			(_signal (_internal  nx53265z2 ~extieee.std_logic_1164.std_logic 0 977 (_architecture (_uni ))))
			(_signal (_internal  nx53265z3 ~extieee.std_logic_1164.std_logic 0 968 (_architecture (_uni ))))
			(_signal (_internal  nx53265z4 ~extieee.std_logic_1164.std_logic 0 911 (_architecture (_uni ))))
			(_signal (_internal  nx54262z1 ~extieee.std_logic_1164.std_logic 0 1001 (_architecture (_uni ))))
			(_signal (_internal  nx54262z2 ~extieee.std_logic_1164.std_logic 0 991 (_architecture (_uni ))))
			(_signal (_internal  nx54262z3 ~extieee.std_logic_1164.std_logic 0 982 (_architecture (_uni ))))
			(_signal (_internal  nx54262z4 ~extieee.std_logic_1164.std_logic 0 906 (_architecture (_uni ))))
			(_signal (_internal  nx55259z1 ~extieee.std_logic_1164.std_logic 0 1015 (_architecture (_uni ))))
			(_signal (_internal  nx55259z2 ~extieee.std_logic_1164.std_logic 0 1005 (_architecture (_uni ))))
			(_signal (_internal  nx55259z3 ~extieee.std_logic_1164.std_logic 0 996 (_architecture (_uni ))))
			(_signal (_internal  nx55259z4 ~extieee.std_logic_1164.std_logic 0 901 (_architecture (_uni ))))
			(_signal (_internal  nx56256z1 ~extieee.std_logic_1164.std_logic 0 1029 (_architecture (_uni ))))
			(_signal (_internal  nx56256z2 ~extieee.std_logic_1164.std_logic 0 1019 (_architecture (_uni ))))
			(_signal (_internal  nx56256z3 ~extieee.std_logic_1164.std_logic 0 1010 (_architecture (_uni ))))
			(_signal (_internal  nx56256z4 ~extieee.std_logic_1164.std_logic 0 896 (_architecture (_uni ))))
			(_signal (_internal  nx57253z1 ~extieee.std_logic_1164.std_logic 0 1043 (_architecture (_uni ))))
			(_signal (_internal  nx57253z2 ~extieee.std_logic_1164.std_logic 0 1033 (_architecture (_uni ))))
			(_signal (_internal  nx57253z3 ~extieee.std_logic_1164.std_logic 0 1024 (_architecture (_uni ))))
			(_signal (_internal  nx57253z4 ~extieee.std_logic_1164.std_logic 0 891 (_architecture (_uni ))))
			(_signal (_internal  nx58250z1 ~extieee.std_logic_1164.std_logic 0 1057 (_architecture (_uni ))))
			(_signal (_internal  nx58250z2 ~extieee.std_logic_1164.std_logic 0 1047 (_architecture (_uni ))))
			(_signal (_internal  nx58250z3 ~extieee.std_logic_1164.std_logic 0 1038 (_architecture (_uni ))))
			(_signal (_internal  nx58250z4 ~extieee.std_logic_1164.std_logic 0 886 (_architecture (_uni ))))
			(_signal (_internal  nx59247z1 ~extieee.std_logic_1164.std_logic 0 1071 (_architecture (_uni ))))
			(_signal (_internal  nx59247z2 ~extieee.std_logic_1164.std_logic 0 1061 (_architecture (_uni ))))
			(_signal (_internal  nx59247z3 ~extieee.std_logic_1164.std_logic 0 1052 (_architecture (_uni ))))
			(_signal (_internal  nx59247z4 ~extieee.std_logic_1164.std_logic 0 881 (_architecture (_uni ))))
			(_signal (_internal  nx60244z1 ~extieee.std_logic_1164.std_logic 0 1083 (_architecture (_uni ))))
			(_signal (_internal  nx60244z2 ~extieee.std_logic_1164.std_logic 0 1079 (_architecture (_uni ))))
			(_signal (_internal  nx60244z3 ~extieee.std_logic_1164.std_logic 0 1075 (_architecture (_uni ))))
			(_signal (_internal  nx60244z4 ~extieee.std_logic_1164.std_logic 0 1066 (_architecture (_uni ))))
			(_signal (_internal  nx60244z5 ~extieee.std_logic_1164.std_logic 0 876 (_architecture (_uni ))))
			(_type (_internal ~std_logic_vector{27~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 0))))))
			(_type (_internal ~std_logic_vector{15~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 0))))))
			(_type (_internal ~std_logic_vector{22~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22) (i 0))))))
			(_type (_internal ~std_logic_vector{25~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25) (i 0))))))
			(_type (_internal ~std_logic_vector{8~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8) (i 0))))))
			(_type (_internal ~std_logic_vector{13~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13) (i 0))))))
			(_type (_internal ~std_logic_vector{7~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 0))))))
			(_type (_internal ~std_logic_vector{10~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 0))))))
			(_type (_internal ~std_logic_vector{4~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 0))))))
			(_type (_internal ~std_logic_vector{0~to~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 2))))))
			(_type (_internal ~std_logic_vector{2~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 0))))))
			(_type (_internal ~std_logic_vector{2~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 1))))))
			(_type (_internal ~std_logic_vector{1~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1) (i 0))))))
			(_type (_internal ~std_logic_vector{1~to~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 4))))))
			(_type (_internal ~std_logic_vector{15~downto~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 8))))))
			(_type (_internal ~std_logic_vector{2~to~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 2) (i 2))))))
			(_type (_internal ~std_logic_vector{7~to~7}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7) (i 7))))))
			(_type (_internal ~std_logic_vector{7~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 3))))))
			(_type (_internal ~std_logic_vector{111~to~111}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 111) (i 111))))))
			(_type (_internal ~std_logic_vector{4~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 1))))))
			(_type (_internal ~std_logic_vector{5~to~5}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 5) (i 5))))))
			(_type (_internal ~std_logic_vector{4~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 3))))))
			(_type (_internal ~std_logic_vector{3~to~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3) (i 3))))))
			(_type (_internal ~std_logic_vector{52~to~52}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 52) (i 52))))))
			(_type (_internal ~std_logic_vector{8~to~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 8) (i 8))))))
			(_type (_internal ~std_logic_vector{6~to~6}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6) (i 6))))))
			(_type (_internal ~std_logic_vector{4~to~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4) (i 4))))))
			(_type (_internal ~std_logic_vector{29~to~29}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 29) (i 29))))))
			(_type (_internal ~std_logic_vector{27~to~27}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 27) (i 27))))))
			(_type (_internal ~std_logic_vector{15~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 1))))))
			(_type (_internal ~std_logic_vector{59~to~59}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 59) (i 59))))))
			(_type (_internal ~std_logic_vector{31~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 0))))))
			(_type (_internal ~std_logic_vector{31~downto~9}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 9))))))
			(_type (_internal ~std_logic_vector{28~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28) (i 0))))))
			(_type (_internal ~std_logic_vector{27~downto~14}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 14))))))
			(_type (_internal ~std_logic_vector{11~downto~10}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11) (i 10))))))
			(_type (_internal ~std_logic_vector{9~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 0))))))
			(_type (_internal ~std_logic_vector{11~to~11}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 11) (i 11))))))
			(_type (_internal ~std_logic_vector{6~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 0))))))
			(_type (_internal ~std_logic_vector{20~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20) (i 0))))))
			(_type (_internal ~std_logic_vector{14~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14) (i 0))))))
			(_type (_internal ~std_logic_vector{22~to~22}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 22) (i 22))))))
			(_type (_internal ~std_logic_vector{6~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 4))))))
			(_type (_internal ~std_logic_vector{6~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 2))))))
			(_type (_internal ~std_logic_vector{10~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 4))))))
			(_type (_internal ~std_logic_vector{17~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17) (i 0))))))
			(_type (_internal ~std_logic_vector{35~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35) (i 0))))))
		(_process
			(line_1(_architecture -1 0 0 (_assignment (_alias((nx51271z3) (clock ))))))
			(line_2(_architecture -1 0 0 (_assignment (_alias((q(9)) (nx3035z1))))))
			(line_3(_architecture -1 0 0 (_assignment (_alias((q(8)) (nx60244z5))))))
			(line_4(_architecture -1 0 0 (_assignment (_alias((q(7)) (nx59247z4))))))
			(line_5(_architecture -1 0 0 (_assignment (_alias((q(6)) (nx58250z4))))))
			(line_6(_architecture -1 0 0 (_assignment (_alias((q(5)) (nx57253z4))))))
			(line_7(_architecture -1 0 0 (_assignment (_alias((q(4)) (nx56256z4))))))
			(line_8(_architecture -1 0 0 (_assignment (_alias((q(3)) (nx55259z4))))))
			(line_9(_architecture -1 0 0 (_assignment (_alias((q(2)) (nx54262z4))))))
			(line_10(_architecture -1 0 0 (_assignment (_alias((q(1)) (nx53265z4))))))
			(line_11(_architecture -1 0 0 (_assignment (_alias((q(0)) (nx52268z4))))))
		))
		(_component
			(LUT2
			(_object
			(_port (_internal  I0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  I1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  O ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(XORCY
			(_object
			(_port (_internal  CI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  O ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(VCC
			(_object
			(_port (_internal  P ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(LUT1_L
			(_object
			(_port (_internal  I0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(GND
			(_object
			(_port (_internal  G ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(MUXCY_L
			(_object
			(_port (_internal  CI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  DI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
			(_port (_internal  S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))))
			(FDRE
			(_object
			(_port (_internal  C ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
			(_port (_internal  R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )))))))
		(_instantiation ix51271z1324 0 794 (_component LUT2)
			(_port
				 ((I0) (sclear))
				 ((I1) (nx51271z2))
				 ((O) (nx51271z4)))
			(_use (_entity unisim LUT2)
				(_generic
				((INIT) (_string \X"8"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
		(_instantiation ix51271z19564 0 800 (_component XORCY)
			(_port
				 ((CI) (nx51271z2))
				 ((LI) (nx52268z3))
				 ((O) (nx51271z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix51271z27162 0 793 (_component VCC)
			(_port
				 ((P) (nx51271z2)))
			(_use (_entity unisim VCC)
				(_port
				((P) (P)))))
		(_instantiation ix52268z1318 0 797 (_component LUT1_L)
			(_port
				 ((I0) (q(0)))
				 ((LO) (nx52268z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix52268z19564 0 805 (_component XORCY)
			(_port
				 ((CI) (nx52268z2))
				 ((LI) (nx53265z3))
				 ((O) (nx52268z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix52268z4669 0 782 (_component GND)
			(_port
				 ((G) (nx52268z5)))
			(_use (_entity unisim GND)
				(_port
				((G) (G)))))
		(_instantiation ix52268z63341 0 801 (_component MUXCY_L)
			(_port
				 ((CI) (nx51271z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx52268z2))
				 ((S) (nx52268z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix53265z1318 0 802 (_component LUT1_L)
			(_port
				 ((I0) (q(1)))
				 ((LO) (nx53265z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix53265z19564 0 810 (_component XORCY)
			(_port
				 ((CI) (nx53265z2))
				 ((LI) (nx54262z3))
				 ((O) (nx53265z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix53265z63341 0 806 (_component MUXCY_L)
			(_port
				 ((CI) (nx52268z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx53265z2))
				 ((S) (nx53265z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix54262z1318 0 807 (_component LUT1_L)
			(_port
				 ((I0) (q(2)))
				 ((LO) (nx54262z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix54262z19564 0 815 (_component XORCY)
			(_port
				 ((CI) (nx54262z2))
				 ((LI) (nx55259z3))
				 ((O) (nx54262z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix54262z63341 0 811 (_component MUXCY_L)
			(_port
				 ((CI) (nx53265z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx54262z2))
				 ((S) (nx54262z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix55259z1318 0 812 (_component LUT1_L)
			(_port
				 ((I0) (q(3)))
				 ((LO) (nx55259z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix55259z19564 0 820 (_component XORCY)
			(_port
				 ((CI) (nx55259z2))
				 ((LI) (nx56256z3))
				 ((O) (nx55259z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix55259z63341 0 816 (_component MUXCY_L)
			(_port
				 ((CI) (nx54262z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx55259z2))
				 ((S) (nx55259z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix56256z1318 0 817 (_component LUT1_L)
			(_port
				 ((I0) (q(4)))
				 ((LO) (nx56256z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix56256z19564 0 825 (_component XORCY)
			(_port
				 ((CI) (nx56256z2))
				 ((LI) (nx57253z3))
				 ((O) (nx56256z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix56256z63341 0 821 (_component MUXCY_L)
			(_port
				 ((CI) (nx55259z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx56256z2))
				 ((S) (nx56256z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix57253z1318 0 822 (_component LUT1_L)
			(_port
				 ((I0) (q(5)))
				 ((LO) (nx57253z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix57253z19564 0 830 (_component XORCY)
			(_port
				 ((CI) (nx57253z2))
				 ((LI) (nx58250z3))
				 ((O) (nx57253z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix57253z63341 0 826 (_component MUXCY_L)
			(_port
				 ((CI) (nx56256z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx57253z2))
				 ((S) (nx57253z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix58250z1318 0 827 (_component LUT1_L)
			(_port
				 ((I0) (q(6)))
				 ((LO) (nx58250z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix58250z19564 0 835 (_component XORCY)
			(_port
				 ((CI) (nx58250z2))
				 ((LI) (nx59247z3))
				 ((O) (nx58250z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix58250z63341 0 831 (_component MUXCY_L)
			(_port
				 ((CI) (nx57253z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx58250z2))
				 ((S) (nx58250z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix59247z1318 0 832 (_component LUT1_L)
			(_port
				 ((I0) (q(7)))
				 ((LO) (nx59247z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix59247z19564 0 840 (_component XORCY)
			(_port
				 ((CI) (nx59247z2))
				 ((LI) (nx60244z4))
				 ((O) (nx59247z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix59247z63341 0 836 (_component MUXCY_L)
			(_port
				 ((CI) (nx58250z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx59247z2))
				 ((S) (nx59247z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix60244z1317 0 842 (_component LUT1_L)
			(_port
				 ((I0) (q(9)))
				 ((LO) (nx60244z2)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix60244z1319 0 837 (_component LUT1_L)
			(_port
				 ((I0) (q(8)))
				 ((LO) (nx60244z4)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix60244z19564 0 845 (_component XORCY)
			(_port
				 ((CI) (nx60244z3))
				 ((LI) (nx60244z2))
				 ((O) (nx60244z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix60244z63342 0 841 (_component MUXCY_L)
			(_port
				 ((CI) (nx59247z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx60244z3))
				 ((S) (nx60244z4)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation reg_q_0_ 0 792 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (nx51271z2))
				 ((D) (nx51271z1))
				 ((Q) (q(0)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_1_ 0 791 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (nx51271z2))
				 ((D) (nx52268z1))
				 ((Q) (q(1)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_2_ 0 790 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (nx51271z2))
				 ((D) (nx53265z1))
				 ((Q) (q(2)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_3_ 0 789 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (nx51271z2))
				 ((D) (nx54262z1))
				 ((Q) (q(3)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_4_ 0 788 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (nx51271z2))
				 ((D) (nx55259z1))
				 ((Q) (q(4)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_5_ 0 787 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (nx51271z2))
				 ((D) (nx56256z1))
				 ((Q) (q(5)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_6_ 0 786 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (nx51271z2))
				 ((D) (nx57253z1))
				 ((Q) (q(6)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_7_ 0 785 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (nx51271z2))
				 ((D) (nx58250z1))
				 ((Q) (q(7)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_8_ 0 784 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (nx51271z2))
				 ((D) (nx59247z1))
				 ((Q) (q(8)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_9_ 0 783 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (nx51271z2))
				 ((D) (nx60244z1))
				 ((Q) (q(9)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R))))))
(_unit EDIF 1.0.4.38 (modgen_counter_10_1 0 7 (modgen_counter_10_1 0 7))
	(_version v35)
	(_time 1152633719597 1 1)
	(_source(\./../synthesis/secd_fep_trenz.edf\))
	(_use (std(standard)) (ieee(std_logic_1164)))
	(_entity (_time 1152633719597) (_use))
	(_object
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
			(_type (_internal ~std_logic_vector{9~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 0))))))
			(_port (_internal  data ~std_logic_vector{9~downto~0}~ 0 4059 (_entity (_in))))
			(_port (_internal  q ~std_logic_vector{9~downto~0}~ 0 4055 (_entity (_out))))
			(_port (_internal  aclear ~extieee.std_logic_1164.std_logic 0 4057 (_entity (_in ))))
			(_port (_internal  aset ~extieee.std_logic_1164.std_logic 0 4060 (_entity (_in ))))
			(_port (_internal  clk_en ~extieee.std_logic_1164.std_logic 0 4056 (_entity (_in ))))
			(_port (_internal  clock ~extieee.std_logic_1164.std_logic 0 4054 (_entity (_in ))))
			(_port (_internal  cnt_en ~extieee.std_logic_1164.std_logic 0 4063 (_entity (_in ))))
			(_port (_internal  \m1_state(0)\ ~extieee.std_logic_1164.std_logic 0 4064 (_entity (_in ))))
			(_port (_internal  \m1_state(1)\ ~extieee.std_logic_1164.std_logic 0 4066 (_entity (_in ))))
			(_port (_internal  \m1_state(3)\ ~extieee.std_logic_1164.std_logic 0 4065 (_entity (_in ))))
			(_port (_internal  sclear ~extieee.std_logic_1164.std_logic 0 4061 (_entity (_in ))))
			(_port (_internal  sload ~extieee.std_logic_1164.std_logic 0 4058 (_entity (_in ))))
			(_port (_internal  updn ~extieee.std_logic_1164.std_logic 0 4062 (_entity (_in ))))
			(_signal (_internal  \m1_state(0)_dup_113\ ~extieee.std_logic_1164.std_logic 0 4372 (_architecture (_uni ))))
			(_signal (_internal  \m1_state(1)_dup_115\ ~extieee.std_logic_1164.std_logic 0 4380 (_architecture (_uni ))))
			(_signal (_internal  \m1_state(3)_dup_114\ ~extieee.std_logic_1164.std_logic 0 4376 (_architecture (_uni ))))
			(_signal (_internal  nx3035z1 ~extieee.std_logic_1164.std_logic 0 4171 (_architecture (_uni ))))
			(_signal (_internal  nx51271z1 ~extieee.std_logic_1164.std_logic 0 4244 (_architecture (_uni ))))
			(_signal (_internal  nx51271z2 ~extieee.std_logic_1164.std_logic 0 4221 (_architecture (_uni ))))
			(_signal (_internal  nx51271z3 ~extieee.std_logic_1164.std_logic 0 4158 (_architecture (_uni ))))
			(_signal (_internal  nx51271z4 ~extieee.std_logic_1164.std_logic 0 4226 (_architecture (_uni ))))
			(_signal (_internal  nx51271z5 ~extieee.std_logic_1164.std_logic 0 4144 (_architecture (_uni ))))
			(_signal (_internal  nx52268z1 ~extieee.std_logic_1164.std_logic 0 4258 (_architecture (_uni ))))
			(_signal (_internal  nx52268z2 ~extieee.std_logic_1164.std_logic 0 4248 (_architecture (_uni ))))
			(_signal (_internal  nx52268z3 ~extieee.std_logic_1164.std_logic 0 4239 (_architecture (_uni ))))
			(_signal (_internal  nx52268z4 ~extieee.std_logic_1164.std_logic 0 4216 (_architecture (_uni ))))
			(_signal (_internal  nx52268z5 ~extieee.std_logic_1164.std_logic 0 4132 (_architecture (_uni ))))
			(_signal (_internal  nx53265z1 ~extieee.std_logic_1164.std_logic 0 4272 (_architecture (_uni ))))
			(_signal (_internal  nx53265z2 ~extieee.std_logic_1164.std_logic 0 4262 (_architecture (_uni ))))
			(_signal (_internal  nx53265z3 ~extieee.std_logic_1164.std_logic 0 4253 (_architecture (_uni ))))
			(_signal (_internal  nx53265z4 ~extieee.std_logic_1164.std_logic 0 4211 (_architecture (_uni ))))
			(_signal (_internal  nx54262z1 ~extieee.std_logic_1164.std_logic 0 4286 (_architecture (_uni ))))
			(_signal (_internal  nx54262z2 ~extieee.std_logic_1164.std_logic 0 4276 (_architecture (_uni ))))
			(_signal (_internal  nx54262z3 ~extieee.std_logic_1164.std_logic 0 4267 (_architecture (_uni ))))
			(_signal (_internal  nx54262z4 ~extieee.std_logic_1164.std_logic 0 4206 (_architecture (_uni ))))
			(_signal (_internal  nx55259z1 ~extieee.std_logic_1164.std_logic 0 4300 (_architecture (_uni ))))
			(_signal (_internal  nx55259z2 ~extieee.std_logic_1164.std_logic 0 4290 (_architecture (_uni ))))
			(_signal (_internal  nx55259z3 ~extieee.std_logic_1164.std_logic 0 4281 (_architecture (_uni ))))
			(_signal (_internal  nx55259z4 ~extieee.std_logic_1164.std_logic 0 4201 (_architecture (_uni ))))
			(_signal (_internal  nx56256z1 ~extieee.std_logic_1164.std_logic 0 4314 (_architecture (_uni ))))
			(_signal (_internal  nx56256z2 ~extieee.std_logic_1164.std_logic 0 4304 (_architecture (_uni ))))
			(_signal (_internal  nx56256z3 ~extieee.std_logic_1164.std_logic 0 4295 (_architecture (_uni ))))
			(_signal (_internal  nx56256z4 ~extieee.std_logic_1164.std_logic 0 4196 (_architecture (_uni ))))
			(_signal (_internal  nx57253z1 ~extieee.std_logic_1164.std_logic 0 4328 (_architecture (_uni ))))
			(_signal (_internal  nx57253z2 ~extieee.std_logic_1164.std_logic 0 4318 (_architecture (_uni ))))
			(_signal (_internal  nx57253z3 ~extieee.std_logic_1164.std_logic 0 4309 (_architecture (_uni ))))
			(_signal (_internal  nx57253z4 ~extieee.std_logic_1164.std_logic 0 4191 (_architecture (_uni ))))
			(_signal (_internal  nx58250z1 ~extieee.std_logic_1164.std_logic 0 4342 (_architecture (_uni ))))
			(_signal (_internal  nx58250z2 ~extieee.std_logic_1164.std_logic 0 4332 (_architecture (_uni ))))
			(_signal (_internal  nx58250z3 ~extieee.std_logic_1164.std_logic 0 4323 (_architecture (_uni ))))
			(_signal (_internal  nx58250z4 ~extieee.std_logic_1164.std_logic 0 4186 (_architecture (_uni ))))
			(_signal (_internal  nx59247z1 ~extieee.std_logic_1164.std_logic 0 4356 (_architecture (_uni ))))
			(_signal (_internal  nx59247z2 ~extieee.std_logic_1164.std_logic 0 4346 (_architecture (_uni ))))
			(_signal (_internal  nx59247z3 ~extieee.std_logic_1164.std_logic 0 4337 (_architecture (_uni ))))
			(_signal (_internal  nx59247z4 ~extieee.std_logic_1164.std_logic 0 4181 (_architecture (_uni ))))
			(_signal (_internal  nx60244z1 ~extieee.std_logic_1164.std_logic 0 4368 (_architecture (_uni ))))
			(_signal (_internal  nx60244z2 ~extieee.std_logic_1164.std_logic 0 4364 (_architecture (_uni ))))
			(_signal (_internal  nx60244z3 ~extieee.std_logic_1164.std_logic 0 4360 (_architecture (_uni ))))
			(_signal (_internal  nx60244z4 ~extieee.std_logic_1164.std_logic 0 4351 (_architecture (_uni ))))
			(_signal (_internal  nx60244z5 ~extieee.std_logic_1164.std_logic 0 4176 (_architecture (_uni ))))
			(_type (_internal ~std_logic_vector{27~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 0))))))
			(_type (_internal ~std_logic_vector{15~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 0))))))
			(_type (_internal ~std_logic_vector{22~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22) (i 0))))))
			(_type (_internal ~std_logic_vector{25~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25) (i 0))))))
			(_type (_internal ~std_logic_vector{8~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8) (i 0))))))
			(_type (_internal ~std_logic_vector{13~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13) (i 0))))))
			(_type (_internal ~std_logic_vector{7~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 0))))))
			(_type (_internal ~std_logic_vector{10~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 0))))))
			(_type (_internal ~std_logic_vector{4~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 0))))))
			(_type (_internal ~std_logic_vector{0~to~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 2))))))
			(_type (_internal ~std_logic_vector{2~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 0))))))
			(_type (_internal ~std_logic_vector{2~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 1))))))
			(_type (_internal ~std_logic_vector{1~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1) (i 0))))))
			(_type (_internal ~std_logic_vector{1~to~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 4))))))
			(_type (_internal ~std_logic_vector{15~downto~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 8))))))
			(_type (_internal ~std_logic_vector{2~to~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 2) (i 2))))))
			(_type (_internal ~std_logic_vector{7~to~7}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7) (i 7))))))
			(_type (_internal ~std_logic_vector{7~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 3))))))
			(_type (_internal ~std_logic_vector{111~to~111}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 111) (i 111))))))
			(_type (_internal ~std_logic_vector{4~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 1))))))
			(_type (_internal ~std_logic_vector{5~to~5}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 5) (i 5))))))
			(_type (_internal ~std_logic_vector{4~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 3))))))
			(_type (_internal ~std_logic_vector{3~to~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3) (i 3))))))
			(_type (_internal ~std_logic_vector{52~to~52}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 52) (i 52))))))
			(_type (_internal ~std_logic_vector{8~to~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 8) (i 8))))))
			(_type (_internal ~std_logic_vector{6~to~6}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6) (i 6))))))
			(_type (_internal ~std_logic_vector{4~to~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4) (i 4))))))
			(_type (_internal ~std_logic_vector{29~to~29}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 29) (i 29))))))
			(_type (_internal ~std_logic_vector{27~to~27}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 27) (i 27))))))
			(_type (_internal ~std_logic_vector{15~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 1))))))
			(_type (_internal ~std_logic_vector{59~to~59}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 59) (i 59))))))
			(_type (_internal ~std_logic_vector{31~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 0))))))
			(_type (_internal ~std_logic_vector{31~downto~9}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 9))))))
			(_type (_internal ~std_logic_vector{28~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28) (i 0))))))
			(_type (_internal ~std_logic_vector{27~downto~14}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 14))))))
			(_type (_internal ~std_logic_vector{11~downto~10}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11) (i 10))))))
			(_type (_internal ~std_logic_vector{9~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 0))))))
			(_type (_internal ~std_logic_vector{11~to~11}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 11) (i 11))))))
			(_type (_internal ~std_logic_vector{6~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 0))))))
			(_type (_internal ~std_logic_vector{20~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20) (i 0))))))
			(_type (_internal ~std_logic_vector{14~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14) (i 0))))))
			(_type (_internal ~std_logic_vector{22~to~22}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 22) (i 22))))))
			(_type (_internal ~std_logic_vector{6~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 4))))))
			(_type (_internal ~std_logic_vector{6~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 2))))))
			(_type (_internal ~std_logic_vector{10~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 4))))))
			(_type (_internal ~std_logic_vector{17~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17) (i 0))))))
			(_type (_internal ~std_logic_vector{35~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35) (i 0))))))
		(_process
			(line_1(_architecture -1 0 0 (_assignment (_alias((nx51271z5) (clk_en ))))))
			(line_2(_architecture -1 0 0 (_assignment (_alias((nx51271z3) (clock ))))))
			(line_3(_architecture -1 0 0 (_assignment (_alias((\m1_state(0)_dup_113\) (\m1_state(0)\ ))))))
			(line_4(_architecture -1 0 0 (_assignment (_alias((\m1_state(1)_dup_115\) (\m1_state(1)\ ))))))
			(line_5(_architecture -1 0 0 (_assignment (_alias((\m1_state(3)_dup_114\) (\m1_state(3)\ ))))))
			(line_6(_architecture -1 0 0 (_assignment (_alias((q(9)) (nx3035z1))))))
			(line_7(_architecture -1 0 0 (_assignment (_alias((q(8)) (nx60244z5))))))
			(line_8(_architecture -1 0 0 (_assignment (_alias((q(7)) (nx59247z4))))))
			(line_9(_architecture -1 0 0 (_assignment (_alias((q(6)) (nx58250z4))))))
			(line_10(_architecture -1 0 0 (_assignment (_alias((q(5)) (nx57253z4))))))
			(line_11(_architecture -1 0 0 (_assignment (_alias((q(4)) (nx56256z4))))))
			(line_12(_architecture -1 0 0 (_assignment (_alias((q(3)) (nx55259z4))))))
			(line_13(_architecture -1 0 0 (_assignment (_alias((q(2)) (nx54262z4))))))
			(line_14(_architecture -1 0 0 (_assignment (_alias((q(1)) (nx53265z4))))))
			(line_15(_architecture -1 0 0 (_assignment (_alias((q(0)) (nx52268z4))))))
		))
		(_component
			(LUT4
			(_object
			(_port (_internal  I0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  I1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  I2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  I3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  O ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(XORCY
			(_object
			(_port (_internal  CI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  O ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(VCC
			(_object
			(_port (_internal  P ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(LUT1_L
			(_object
			(_port (_internal  I0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(GND
			(_object
			(_port (_internal  G ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(MUXCY_L
			(_object
			(_port (_internal  CI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  DI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
			(_port (_internal  S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))))
			(FDRE
			(_object
			(_port (_internal  C ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
			(_port (_internal  R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )))))))
		(_instantiation ix51271z1318 0 4129 (_component LUT4)
			(_port
				 ((I0) (clk_en))
				 ((I1) (\m1_state(1)\))
				 ((I2) (\m1_state(3)\))
				 ((I3) (\m1_state(0)\))
				 ((O) (nx51271z4)))
			(_use (_entity unisim LUT4)
				(_generic
				((INIT) (_string \X"0002"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
		(_instantiation ix51271z19564 0 4083 (_component XORCY)
			(_port
				 ((CI) (nx51271z2))
				 ((LI) (nx52268z3))
				 ((O) (nx51271z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix51271z27162 0 4079 (_component VCC)
			(_port
				 ((P) (nx51271z2)))
			(_use (_entity unisim VCC)
				(_port
				((P) (P)))))
		(_instantiation ix52268z1318 0 4080 (_component LUT1_L)
			(_port
				 ((I0) (q(0)))
				 ((LO) (nx52268z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix52268z19564 0 4088 (_component XORCY)
			(_port
				 ((CI) (nx52268z2))
				 ((LI) (nx53265z3))
				 ((O) (nx52268z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix52268z4669 0 4068 (_component GND)
			(_port
				 ((G) (nx52268z5)))
			(_use (_entity unisim GND)
				(_port
				((G) (G)))))
		(_instantiation ix52268z63341 0 4084 (_component MUXCY_L)
			(_port
				 ((CI) (nx51271z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx52268z2))
				 ((S) (nx52268z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix53265z1318 0 4085 (_component LUT1_L)
			(_port
				 ((I0) (q(1)))
				 ((LO) (nx53265z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix53265z19564 0 4093 (_component XORCY)
			(_port
				 ((CI) (nx53265z2))
				 ((LI) (nx54262z3))
				 ((O) (nx53265z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix53265z63341 0 4089 (_component MUXCY_L)
			(_port
				 ((CI) (nx52268z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx53265z2))
				 ((S) (nx53265z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix54262z1318 0 4090 (_component LUT1_L)
			(_port
				 ((I0) (q(2)))
				 ((LO) (nx54262z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix54262z19564 0 4098 (_component XORCY)
			(_port
				 ((CI) (nx54262z2))
				 ((LI) (nx55259z3))
				 ((O) (nx54262z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix54262z63341 0 4094 (_component MUXCY_L)
			(_port
				 ((CI) (nx53265z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx54262z2))
				 ((S) (nx54262z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix55259z1318 0 4095 (_component LUT1_L)
			(_port
				 ((I0) (q(3)))
				 ((LO) (nx55259z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix55259z19564 0 4103 (_component XORCY)
			(_port
				 ((CI) (nx55259z2))
				 ((LI) (nx56256z3))
				 ((O) (nx55259z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix55259z63341 0 4099 (_component MUXCY_L)
			(_port
				 ((CI) (nx54262z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx55259z2))
				 ((S) (nx55259z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix56256z1318 0 4100 (_component LUT1_L)
			(_port
				 ((I0) (q(4)))
				 ((LO) (nx56256z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix56256z19564 0 4108 (_component XORCY)
			(_port
				 ((CI) (nx56256z2))
				 ((LI) (nx57253z3))
				 ((O) (nx56256z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix56256z63341 0 4104 (_component MUXCY_L)
			(_port
				 ((CI) (nx55259z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx56256z2))
				 ((S) (nx56256z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix57253z1318 0 4105 (_component LUT1_L)
			(_port
				 ((I0) (q(5)))
				 ((LO) (nx57253z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix57253z19564 0 4113 (_component XORCY)
			(_port
				 ((CI) (nx57253z2))
				 ((LI) (nx58250z3))
				 ((O) (nx57253z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix57253z63341 0 4109 (_component MUXCY_L)
			(_port
				 ((CI) (nx56256z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx57253z2))
				 ((S) (nx57253z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix58250z1318 0 4110 (_component LUT1_L)
			(_port
				 ((I0) (q(6)))
				 ((LO) (nx58250z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix58250z19564 0 4118 (_component XORCY)
			(_port
				 ((CI) (nx58250z2))
				 ((LI) (nx59247z3))
				 ((O) (nx58250z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix58250z63341 0 4114 (_component MUXCY_L)
			(_port
				 ((CI) (nx57253z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx58250z2))
				 ((S) (nx58250z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix59247z1318 0 4115 (_component LUT1_L)
			(_port
				 ((I0) (q(7)))
				 ((LO) (nx59247z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix59247z19564 0 4123 (_component XORCY)
			(_port
				 ((CI) (nx59247z2))
				 ((LI) (nx60244z4))
				 ((O) (nx59247z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix59247z63341 0 4119 (_component MUXCY_L)
			(_port
				 ((CI) (nx58250z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx59247z2))
				 ((S) (nx59247z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix60244z1317 0 4125 (_component LUT1_L)
			(_port
				 ((I0) (q(9)))
				 ((LO) (nx60244z2)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix60244z1319 0 4120 (_component LUT1_L)
			(_port
				 ((I0) (q(8)))
				 ((LO) (nx60244z4)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix60244z19564 0 4128 (_component XORCY)
			(_port
				 ((CI) (nx60244z3))
				 ((LI) (nx60244z2))
				 ((O) (nx60244z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix60244z63342 0 4124 (_component MUXCY_L)
			(_port
				 ((CI) (nx59247z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx60244z3))
				 ((S) (nx60244z4)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation reg_q_0_ 0 4078 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx51271z1))
				 ((Q) (q(0)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_1_ 0 4077 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx52268z1))
				 ((Q) (q(1)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_2_ 0 4076 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx53265z1))
				 ((Q) (q(2)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_3_ 0 4075 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx54262z1))
				 ((Q) (q(3)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_4_ 0 4074 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx55259z1))
				 ((Q) (q(4)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_5_ 0 4073 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx56256z1))
				 ((Q) (q(5)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_6_ 0 4072 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx57253z1))
				 ((Q) (q(6)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_7_ 0 4071 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx58250z1))
				 ((Q) (q(7)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_8_ 0 4070 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx59247z1))
				 ((Q) (q(8)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_9_ 0 4069 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx60244z1))
				 ((Q) (q(9)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R))))))
(_unit EDIF 1.0.4.38 (modgen_counter_23_0 0 7 (modgen_counter_23_0 0 7))
	(_version v35)
	(_time 1152633719597 1 1)
	(_source(\./../synthesis/secd_fep_trenz.edf\))
	(_use (std(standard)) (ieee(std_logic_1164)))
	(_entity (_time 1152633719597) (_use))
	(_object
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
			(_type (_internal ~std_logic_vector{22~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22) (i 0))))))
			(_port (_internal  data ~std_logic_vector{22~downto~0}~ 0 1402 (_entity (_in))))
			(_port (_internal  q ~std_logic_vector{22~downto~0}~ 0 1398 (_entity (_out))))
			(_port (_internal  aclear ~extieee.std_logic_1164.std_logic 0 1400 (_entity (_in ))))
			(_port (_internal  aset ~extieee.std_logic_1164.std_logic 0 1403 (_entity (_in ))))
			(_port (_internal  clk_en ~extieee.std_logic_1164.std_logic 0 1399 (_entity (_in ))))
			(_port (_internal  clock ~extieee.std_logic_1164.std_logic 0 1397 (_entity (_in ))))
			(_port (_internal  cnt_en ~extieee.std_logic_1164.std_logic 0 1406 (_entity (_in ))))
			(_port (_internal  sclear ~extieee.std_logic_1164.std_logic 0 1404 (_entity (_in ))))
			(_port (_internal  sload ~extieee.std_logic_1164.std_logic 0 1401 (_entity (_in ))))
			(_port (_internal  updn ~extieee.std_logic_1164.std_logic 0 1405 (_entity (_in ))))
			(_signal (_internal  nx17096z1 ~extieee.std_logic_1164.std_logic 0 1887 (_architecture (_uni ))))
			(_signal (_internal  nx17096z2 ~extieee.std_logic_1164.std_logic 0 1877 (_architecture (_uni ))))
			(_signal (_internal  nx17096z3 ~extieee.std_logic_1164.std_logic 0 1868 (_architecture (_uni ))))
			(_signal (_internal  nx17096z4 ~extieee.std_logic_1164.std_logic 0 1697 (_architecture (_uni ))))
			(_signal (_internal  nx18093z1 ~extieee.std_logic_1164.std_logic 0 1901 (_architecture (_uni ))))
			(_signal (_internal  nx18093z2 ~extieee.std_logic_1164.std_logic 0 1891 (_architecture (_uni ))))
			(_signal (_internal  nx18093z3 ~extieee.std_logic_1164.std_logic 0 1882 (_architecture (_uni ))))
			(_signal (_internal  nx18093z4 ~extieee.std_logic_1164.std_logic 0 1693 (_architecture (_uni ))))
			(_signal (_internal  nx19090z1 ~extieee.std_logic_1164.std_logic 0 1915 (_architecture (_uni ))))
			(_signal (_internal  nx19090z2 ~extieee.std_logic_1164.std_logic 0 1905 (_architecture (_uni ))))
			(_signal (_internal  nx19090z3 ~extieee.std_logic_1164.std_logic 0 1896 (_architecture (_uni ))))
			(_signal (_internal  nx19090z4 ~extieee.std_logic_1164.std_logic 0 1689 (_architecture (_uni ))))
			(_signal (_internal  nx20087z1 ~extieee.std_logic_1164.std_logic 0 1929 (_architecture (_uni ))))
			(_signal (_internal  nx20087z2 ~extieee.std_logic_1164.std_logic 0 1919 (_architecture (_uni ))))
			(_signal (_internal  nx20087z3 ~extieee.std_logic_1164.std_logic 0 1910 (_architecture (_uni ))))
			(_signal (_internal  nx20087z4 ~extieee.std_logic_1164.std_logic 0 1685 (_architecture (_uni ))))
			(_signal (_internal  nx21084z1 ~extieee.std_logic_1164.std_logic 0 1943 (_architecture (_uni ))))
			(_signal (_internal  nx21084z2 ~extieee.std_logic_1164.std_logic 0 1933 (_architecture (_uni ))))
			(_signal (_internal  nx21084z3 ~extieee.std_logic_1164.std_logic 0 1924 (_architecture (_uni ))))
			(_signal (_internal  nx21084z4 ~extieee.std_logic_1164.std_logic 0 1681 (_architecture (_uni ))))
			(_signal (_internal  nx22081z1 ~extieee.std_logic_1164.std_logic 0 1957 (_architecture (_uni ))))
			(_signal (_internal  nx22081z2 ~extieee.std_logic_1164.std_logic 0 1947 (_architecture (_uni ))))
			(_signal (_internal  nx22081z3 ~extieee.std_logic_1164.std_logic 0 1938 (_architecture (_uni ))))
			(_signal (_internal  nx22081z4 ~extieee.std_logic_1164.std_logic 0 1677 (_architecture (_uni ))))
			(_signal (_internal  nx23078z1 ~extieee.std_logic_1164.std_logic 0 1971 (_architecture (_uni ))))
			(_signal (_internal  nx23078z2 ~extieee.std_logic_1164.std_logic 0 1961 (_architecture (_uni ))))
			(_signal (_internal  nx23078z3 ~extieee.std_logic_1164.std_logic 0 1952 (_architecture (_uni ))))
			(_signal (_internal  nx23078z4 ~extieee.std_logic_1164.std_logic 0 1673 (_architecture (_uni ))))
			(_signal (_internal  nx24075z1 ~extieee.std_logic_1164.std_logic 0 1985 (_architecture (_uni ))))
			(_signal (_internal  nx24075z2 ~extieee.std_logic_1164.std_logic 0 1975 (_architecture (_uni ))))
			(_signal (_internal  nx24075z3 ~extieee.std_logic_1164.std_logic 0 1966 (_architecture (_uni ))))
			(_signal (_internal  nx24075z4 ~extieee.std_logic_1164.std_logic 0 1669 (_architecture (_uni ))))
			(_signal (_internal  nx25072z1 ~extieee.std_logic_1164.std_logic 0 1999 (_architecture (_uni ))))
			(_signal (_internal  nx25072z2 ~extieee.std_logic_1164.std_logic 0 1989 (_architecture (_uni ))))
			(_signal (_internal  nx25072z3 ~extieee.std_logic_1164.std_logic 0 1980 (_architecture (_uni ))))
			(_signal (_internal  nx25072z4 ~extieee.std_logic_1164.std_logic 0 1665 (_architecture (_uni ))))
			(_signal (_internal  nx26069z1 ~extieee.std_logic_1164.std_logic 0 2013 (_architecture (_uni ))))
			(_signal (_internal  nx26069z2 ~extieee.std_logic_1164.std_logic 0 2003 (_architecture (_uni ))))
			(_signal (_internal  nx26069z3 ~extieee.std_logic_1164.std_logic 0 1994 (_architecture (_uni ))))
			(_signal (_internal  nx26069z4 ~extieee.std_logic_1164.std_logic 0 1661 (_architecture (_uni ))))
			(_signal (_internal  nx28065z1 ~extieee.std_logic_1164.std_logic 0 2027 (_architecture (_uni ))))
			(_signal (_internal  nx28065z2 ~extieee.std_logic_1164.std_logic 0 2017 (_architecture (_uni ))))
			(_signal (_internal  nx28065z3 ~extieee.std_logic_1164.std_logic 0 2008 (_architecture (_uni ))))
			(_signal (_internal  nx28065z4 ~extieee.std_logic_1164.std_logic 0 1657 (_architecture (_uni ))))
			(_signal (_internal  nx29062z1 ~extieee.std_logic_1164.std_logic 0 2041 (_architecture (_uni ))))
			(_signal (_internal  nx29062z2 ~extieee.std_logic_1164.std_logic 0 2031 (_architecture (_uni ))))
			(_signal (_internal  nx29062z3 ~extieee.std_logic_1164.std_logic 0 2022 (_architecture (_uni ))))
			(_signal (_internal  nx29062z4 ~extieee.std_logic_1164.std_logic 0 1653 (_architecture (_uni ))))
			(_signal (_internal  nx30059z1 ~extieee.std_logic_1164.std_logic 0 2053 (_architecture (_uni ))))
			(_signal (_internal  nx30059z2 ~extieee.std_logic_1164.std_logic 0 2049 (_architecture (_uni ))))
			(_signal (_internal  nx30059z3 ~extieee.std_logic_1164.std_logic 0 2045 (_architecture (_uni ))))
			(_signal (_internal  nx30059z4 ~extieee.std_logic_1164.std_logic 0 2036 (_architecture (_uni ))))
			(_signal (_internal  nx30059z5 ~extieee.std_logic_1164.std_logic 0 1649 (_architecture (_uni ))))
			(_signal (_internal  nx51271z1 ~extieee.std_logic_1164.std_logic 0 1747 (_architecture (_uni ))))
			(_signal (_internal  nx51271z2 ~extieee.std_logic_1164.std_logic 0 1737 (_architecture (_uni ))))
			(_signal (_internal  nx51271z3 ~extieee.std_logic_1164.std_logic 0 1618 (_architecture (_uni ))))
			(_signal (_internal  nx51271z4 ~extieee.std_logic_1164.std_logic 0 1547 (_architecture (_uni ))))
			(_signal (_internal  nx52268z1 ~extieee.std_logic_1164.std_logic 0 1761 (_architecture (_uni ))))
			(_signal (_internal  nx52268z2 ~extieee.std_logic_1164.std_logic 0 1751 (_architecture (_uni ))))
			(_signal (_internal  nx52268z3 ~extieee.std_logic_1164.std_logic 0 1742 (_architecture (_uni ))))
			(_signal (_internal  nx52268z4 ~extieee.std_logic_1164.std_logic 0 1733 (_architecture (_uni ))))
			(_signal (_internal  nx53265z1 ~extieee.std_logic_1164.std_logic 0 1775 (_architecture (_uni ))))
			(_signal (_internal  nx53265z2 ~extieee.std_logic_1164.std_logic 0 1765 (_architecture (_uni ))))
			(_signal (_internal  nx53265z3 ~extieee.std_logic_1164.std_logic 0 1756 (_architecture (_uni ))))
			(_signal (_internal  nx53265z4 ~extieee.std_logic_1164.std_logic 0 1729 (_architecture (_uni ))))
			(_signal (_internal  nx54262z1 ~extieee.std_logic_1164.std_logic 0 1789 (_architecture (_uni ))))
			(_signal (_internal  nx54262z2 ~extieee.std_logic_1164.std_logic 0 1779 (_architecture (_uni ))))
			(_signal (_internal  nx54262z3 ~extieee.std_logic_1164.std_logic 0 1770 (_architecture (_uni ))))
			(_signal (_internal  nx54262z4 ~extieee.std_logic_1164.std_logic 0 1725 (_architecture (_uni ))))
			(_signal (_internal  nx55259z1 ~extieee.std_logic_1164.std_logic 0 1803 (_architecture (_uni ))))
			(_signal (_internal  nx55259z2 ~extieee.std_logic_1164.std_logic 0 1793 (_architecture (_uni ))))
			(_signal (_internal  nx55259z3 ~extieee.std_logic_1164.std_logic 0 1784 (_architecture (_uni ))))
			(_signal (_internal  nx55259z4 ~extieee.std_logic_1164.std_logic 0 1721 (_architecture (_uni ))))
			(_signal (_internal  nx56256z1 ~extieee.std_logic_1164.std_logic 0 1817 (_architecture (_uni ))))
			(_signal (_internal  nx56256z2 ~extieee.std_logic_1164.std_logic 0 1807 (_architecture (_uni ))))
			(_signal (_internal  nx56256z3 ~extieee.std_logic_1164.std_logic 0 1798 (_architecture (_uni ))))
			(_signal (_internal  nx56256z4 ~extieee.std_logic_1164.std_logic 0 1717 (_architecture (_uni ))))
			(_signal (_internal  nx56530z1 ~extieee.std_logic_1164.std_logic 0 1644 (_architecture (_uni ))))
			(_signal (_internal  nx57253z1 ~extieee.std_logic_1164.std_logic 0 1831 (_architecture (_uni ))))
			(_signal (_internal  nx57253z2 ~extieee.std_logic_1164.std_logic 0 1821 (_architecture (_uni ))))
			(_signal (_internal  nx57253z3 ~extieee.std_logic_1164.std_logic 0 1812 (_architecture (_uni ))))
			(_signal (_internal  nx57253z4 ~extieee.std_logic_1164.std_logic 0 1713 (_architecture (_uni ))))
			(_signal (_internal  nx58250z1 ~extieee.std_logic_1164.std_logic 0 1845 (_architecture (_uni ))))
			(_signal (_internal  nx58250z2 ~extieee.std_logic_1164.std_logic 0 1835 (_architecture (_uni ))))
			(_signal (_internal  nx58250z3 ~extieee.std_logic_1164.std_logic 0 1826 (_architecture (_uni ))))
			(_signal (_internal  nx58250z4 ~extieee.std_logic_1164.std_logic 0 1709 (_architecture (_uni ))))
			(_signal (_internal  nx59247z1 ~extieee.std_logic_1164.std_logic 0 1859 (_architecture (_uni ))))
			(_signal (_internal  nx59247z2 ~extieee.std_logic_1164.std_logic 0 1849 (_architecture (_uni ))))
			(_signal (_internal  nx59247z3 ~extieee.std_logic_1164.std_logic 0 1840 (_architecture (_uni ))))
			(_signal (_internal  nx59247z4 ~extieee.std_logic_1164.std_logic 0 1705 (_architecture (_uni ))))
			(_signal (_internal  nx60244z1 ~extieee.std_logic_1164.std_logic 0 1873 (_architecture (_uni ))))
			(_signal (_internal  nx60244z2 ~extieee.std_logic_1164.std_logic 0 1863 (_architecture (_uni ))))
			(_signal (_internal  nx60244z3 ~extieee.std_logic_1164.std_logic 0 1854 (_architecture (_uni ))))
			(_signal (_internal  nx60244z4 ~extieee.std_logic_1164.std_logic 0 1701 (_architecture (_uni ))))
			(_type (_internal ~std_logic_vector{27~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 0))))))
			(_type (_internal ~std_logic_vector{15~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 0))))))
			(_type (_internal ~std_logic_vector{9~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 0))))))
			(_type (_internal ~std_logic_vector{25~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25) (i 0))))))
			(_type (_internal ~std_logic_vector{8~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8) (i 0))))))
			(_type (_internal ~std_logic_vector{13~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13) (i 0))))))
			(_type (_internal ~std_logic_vector{7~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 0))))))
			(_type (_internal ~std_logic_vector{10~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 0))))))
			(_type (_internal ~std_logic_vector{4~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 0))))))
			(_type (_internal ~std_logic_vector{0~to~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 2))))))
			(_type (_internal ~std_logic_vector{2~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 0))))))
			(_type (_internal ~std_logic_vector{2~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 1))))))
			(_type (_internal ~std_logic_vector{1~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1) (i 0))))))
			(_type (_internal ~std_logic_vector{1~to~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 4))))))
			(_type (_internal ~std_logic_vector{15~downto~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 8))))))
			(_type (_internal ~std_logic_vector{2~to~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 2) (i 2))))))
			(_type (_internal ~std_logic_vector{7~to~7}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7) (i 7))))))
			(_type (_internal ~std_logic_vector{7~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 3))))))
			(_type (_internal ~std_logic_vector{111~to~111}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 111) (i 111))))))
			(_type (_internal ~std_logic_vector{4~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 1))))))
			(_type (_internal ~std_logic_vector{5~to~5}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 5) (i 5))))))
			(_type (_internal ~std_logic_vector{4~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 3))))))
			(_type (_internal ~std_logic_vector{3~to~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3) (i 3))))))
			(_type (_internal ~std_logic_vector{52~to~52}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 52) (i 52))))))
			(_type (_internal ~std_logic_vector{8~to~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 8) (i 8))))))
			(_type (_internal ~std_logic_vector{6~to~6}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6) (i 6))))))
			(_type (_internal ~std_logic_vector{4~to~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4) (i 4))))))
			(_type (_internal ~std_logic_vector{29~to~29}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 29) (i 29))))))
			(_type (_internal ~std_logic_vector{27~to~27}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 27) (i 27))))))
			(_type (_internal ~std_logic_vector{15~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 1))))))
			(_type (_internal ~std_logic_vector{59~to~59}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 59) (i 59))))))
			(_type (_internal ~std_logic_vector{31~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 0))))))
			(_type (_internal ~std_logic_vector{31~downto~9}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 9))))))
			(_type (_internal ~std_logic_vector{28~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28) (i 0))))))
			(_type (_internal ~std_logic_vector{27~downto~14}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 14))))))
			(_type (_internal ~std_logic_vector{11~downto~10}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11) (i 10))))))
			(_type (_internal ~std_logic_vector{9~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 0))))))
			(_type (_internal ~std_logic_vector{11~to~11}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 11) (i 11))))))
			(_type (_internal ~std_logic_vector{6~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 0))))))
			(_type (_internal ~std_logic_vector{20~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20) (i 0))))))
			(_type (_internal ~std_logic_vector{14~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14) (i 0))))))
			(_type (_internal ~std_logic_vector{22~to~22}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 22) (i 22))))))
			(_type (_internal ~std_logic_vector{6~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 4))))))
			(_type (_internal ~std_logic_vector{6~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 2))))))
			(_type (_internal ~std_logic_vector{10~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 4))))))
			(_type (_internal ~std_logic_vector{17~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17) (i 0))))))
			(_type (_internal ~std_logic_vector{35~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35) (i 0))))))
		(_process
			(line_1(_architecture -1 0 0 (_assignment (_alias((nx51271z3) (clock ))))))
			(line_2(_architecture -1 0 0 (_assignment (_alias((q(22)) (nx56530z1))))))
		))
		(_component
			(LUT1_L
			(_object
			(_port (_internal  I0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(XORCY
			(_object
			(_port (_internal  CI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  O ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(MUXCY_L
			(_object
			(_port (_internal  CI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  DI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
			(_port (_internal  S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))))
			(VCC
			(_object
			(_port (_internal  P ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(GND
			(_object
			(_port (_internal  G ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(FDCP
			(_object
			(_port (_internal  C ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  CLR ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  PRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out )))))))
		(_instantiation ix17096z1318 0 1478 (_component LUT1_L)
			(_port
				 ((I0) (nx17096z4))
				 ((LO) (nx17096z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix17096z19564 0 1486 (_component XORCY)
			(_port
				 ((CI) (nx17096z2))
				 ((LI) (nx18093z3))
				 ((O) (nx17096z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix17096z63341 0 1482 (_component MUXCY_L)
			(_port
				 ((CI) (nx60244z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx17096z2))
				 ((S) (nx17096z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix18093z1318 0 1483 (_component LUT1_L)
			(_port
				 ((I0) (nx18093z4))
				 ((LO) (nx18093z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix18093z19564 0 1491 (_component XORCY)
			(_port
				 ((CI) (nx18093z2))
				 ((LI) (nx19090z3))
				 ((O) (nx18093z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix18093z63341 0 1487 (_component MUXCY_L)
			(_port
				 ((CI) (nx17096z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx18093z2))
				 ((S) (nx18093z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix19090z1318 0 1488 (_component LUT1_L)
			(_port
				 ((I0) (nx19090z4))
				 ((LO) (nx19090z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix19090z19564 0 1496 (_component XORCY)
			(_port
				 ((CI) (nx19090z2))
				 ((LI) (nx20087z3))
				 ((O) (nx19090z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix19090z63341 0 1492 (_component MUXCY_L)
			(_port
				 ((CI) (nx18093z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx19090z2))
				 ((S) (nx19090z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix20087z1318 0 1493 (_component LUT1_L)
			(_port
				 ((I0) (nx20087z4))
				 ((LO) (nx20087z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix20087z19564 0 1501 (_component XORCY)
			(_port
				 ((CI) (nx20087z2))
				 ((LI) (nx21084z3))
				 ((O) (nx20087z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix20087z63341 0 1497 (_component MUXCY_L)
			(_port
				 ((CI) (nx19090z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx20087z2))
				 ((S) (nx20087z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix21084z1318 0 1498 (_component LUT1_L)
			(_port
				 ((I0) (nx21084z4))
				 ((LO) (nx21084z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix21084z19564 0 1506 (_component XORCY)
			(_port
				 ((CI) (nx21084z2))
				 ((LI) (nx22081z3))
				 ((O) (nx21084z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix21084z63341 0 1502 (_component MUXCY_L)
			(_port
				 ((CI) (nx20087z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx21084z2))
				 ((S) (nx21084z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix22081z1318 0 1503 (_component LUT1_L)
			(_port
				 ((I0) (nx22081z4))
				 ((LO) (nx22081z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix22081z19564 0 1511 (_component XORCY)
			(_port
				 ((CI) (nx22081z2))
				 ((LI) (nx23078z3))
				 ((O) (nx22081z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix22081z63341 0 1507 (_component MUXCY_L)
			(_port
				 ((CI) (nx21084z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx22081z2))
				 ((S) (nx22081z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix23078z1318 0 1508 (_component LUT1_L)
			(_port
				 ((I0) (nx23078z4))
				 ((LO) (nx23078z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix23078z19564 0 1516 (_component XORCY)
			(_port
				 ((CI) (nx23078z2))
				 ((LI) (nx24075z3))
				 ((O) (nx23078z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix23078z63341 0 1512 (_component MUXCY_L)
			(_port
				 ((CI) (nx22081z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx23078z2))
				 ((S) (nx23078z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix24075z1318 0 1513 (_component LUT1_L)
			(_port
				 ((I0) (nx24075z4))
				 ((LO) (nx24075z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix24075z19564 0 1521 (_component XORCY)
			(_port
				 ((CI) (nx24075z2))
				 ((LI) (nx25072z3))
				 ((O) (nx24075z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix24075z63341 0 1517 (_component MUXCY_L)
			(_port
				 ((CI) (nx23078z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx24075z2))
				 ((S) (nx24075z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix25072z1318 0 1518 (_component LUT1_L)
			(_port
				 ((I0) (nx25072z4))
				 ((LO) (nx25072z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix25072z19564 0 1526 (_component XORCY)
			(_port
				 ((CI) (nx25072z2))
				 ((LI) (nx26069z3))
				 ((O) (nx25072z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix25072z63341 0 1522 (_component MUXCY_L)
			(_port
				 ((CI) (nx24075z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx25072z2))
				 ((S) (nx25072z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix26069z1318 0 1523 (_component LUT1_L)
			(_port
				 ((I0) (nx26069z4))
				 ((LO) (nx26069z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix26069z19564 0 1531 (_component XORCY)
			(_port
				 ((CI) (nx26069z2))
				 ((LI) (nx28065z3))
				 ((O) (nx26069z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix26069z63341 0 1527 (_component MUXCY_L)
			(_port
				 ((CI) (nx25072z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx26069z2))
				 ((S) (nx26069z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix28065z1318 0 1528 (_component LUT1_L)
			(_port
				 ((I0) (nx28065z4))
				 ((LO) (nx28065z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix28065z19564 0 1536 (_component XORCY)
			(_port
				 ((CI) (nx28065z2))
				 ((LI) (nx29062z3))
				 ((O) (nx28065z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix28065z63341 0 1532 (_component MUXCY_L)
			(_port
				 ((CI) (nx26069z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx28065z2))
				 ((S) (nx28065z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix29062z1318 0 1533 (_component LUT1_L)
			(_port
				 ((I0) (nx29062z4))
				 ((LO) (nx29062z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix29062z19564 0 1541 (_component XORCY)
			(_port
				 ((CI) (nx29062z2))
				 ((LI) (nx30059z4))
				 ((O) (nx29062z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix29062z63341 0 1537 (_component MUXCY_L)
			(_port
				 ((CI) (nx28065z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx29062z2))
				 ((S) (nx29062z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix30059z1317 0 1543 (_component LUT1_L)
			(_port
				 ((I0) (q(22)))
				 ((LO) (nx30059z2)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix30059z1319 0 1538 (_component LUT1_L)
			(_port
				 ((I0) (nx30059z5))
				 ((LO) (nx30059z4)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix30059z19564 0 1546 (_component XORCY)
			(_port
				 ((CI) (nx30059z3))
				 ((LI) (nx30059z2))
				 ((O) (nx30059z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix30059z63342 0 1542 (_component MUXCY_L)
			(_port
				 ((CI) (nx29062z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx30059z3))
				 ((S) (nx30059z4)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix51271z19564 0 1436 (_component XORCY)
			(_port
				 ((CI) (nx51271z2))
				 ((LI) (nx52268z3))
				 ((O) (nx51271z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix51271z27162 0 1432 (_component VCC)
			(_port
				 ((P) (nx51271z2)))
			(_use (_entity unisim VCC)
				(_port
				((P) (P)))))
		(_instantiation ix51271z4668 0 1408 (_component GND)
			(_port
				 ((G) (nx51271z4)))
			(_use (_entity unisim GND)
				(_port
				((G) (G)))))
		(_instantiation ix52268z1318 0 1433 (_component LUT1_L)
			(_port
				 ((I0) (nx52268z4))
				 ((LO) (nx52268z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix52268z19564 0 1441 (_component XORCY)
			(_port
				 ((CI) (nx52268z2))
				 ((LI) (nx53265z3))
				 ((O) (nx52268z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix52268z63341 0 1437 (_component MUXCY_L)
			(_port
				 ((CI) (nx51271z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx52268z2))
				 ((S) (nx52268z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix53265z1318 0 1438 (_component LUT1_L)
			(_port
				 ((I0) (nx53265z4))
				 ((LO) (nx53265z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix53265z19564 0 1446 (_component XORCY)
			(_port
				 ((CI) (nx53265z2))
				 ((LI) (nx54262z3))
				 ((O) (nx53265z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix53265z63341 0 1442 (_component MUXCY_L)
			(_port
				 ((CI) (nx52268z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx53265z2))
				 ((S) (nx53265z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix54262z1318 0 1443 (_component LUT1_L)
			(_port
				 ((I0) (nx54262z4))
				 ((LO) (nx54262z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix54262z19564 0 1451 (_component XORCY)
			(_port
				 ((CI) (nx54262z2))
				 ((LI) (nx55259z3))
				 ((O) (nx54262z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix54262z63341 0 1447 (_component MUXCY_L)
			(_port
				 ((CI) (nx53265z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx54262z2))
				 ((S) (nx54262z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix55259z1318 0 1448 (_component LUT1_L)
			(_port
				 ((I0) (nx55259z4))
				 ((LO) (nx55259z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix55259z19564 0 1456 (_component XORCY)
			(_port
				 ((CI) (nx55259z2))
				 ((LI) (nx56256z3))
				 ((O) (nx55259z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix55259z63341 0 1452 (_component MUXCY_L)
			(_port
				 ((CI) (nx54262z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx55259z2))
				 ((S) (nx55259z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix56256z1318 0 1453 (_component LUT1_L)
			(_port
				 ((I0) (nx56256z4))
				 ((LO) (nx56256z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix56256z19564 0 1461 (_component XORCY)
			(_port
				 ((CI) (nx56256z2))
				 ((LI) (nx57253z3))
				 ((O) (nx56256z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix56256z63341 0 1457 (_component MUXCY_L)
			(_port
				 ((CI) (nx55259z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx56256z2))
				 ((S) (nx56256z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix57253z1318 0 1458 (_component LUT1_L)
			(_port
				 ((I0) (nx57253z4))
				 ((LO) (nx57253z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix57253z19564 0 1466 (_component XORCY)
			(_port
				 ((CI) (nx57253z2))
				 ((LI) (nx58250z3))
				 ((O) (nx57253z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix57253z63341 0 1462 (_component MUXCY_L)
			(_port
				 ((CI) (nx56256z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx57253z2))
				 ((S) (nx57253z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix58250z1318 0 1463 (_component LUT1_L)
			(_port
				 ((I0) (nx58250z4))
				 ((LO) (nx58250z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix58250z19564 0 1471 (_component XORCY)
			(_port
				 ((CI) (nx58250z2))
				 ((LI) (nx59247z3))
				 ((O) (nx58250z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix58250z63341 0 1467 (_component MUXCY_L)
			(_port
				 ((CI) (nx57253z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx58250z2))
				 ((S) (nx58250z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix59247z1318 0 1468 (_component LUT1_L)
			(_port
				 ((I0) (nx59247z4))
				 ((LO) (nx59247z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix59247z19564 0 1476 (_component XORCY)
			(_port
				 ((CI) (nx59247z2))
				 ((LI) (nx60244z3))
				 ((O) (nx59247z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix59247z63341 0 1472 (_component MUXCY_L)
			(_port
				 ((CI) (nx58250z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx59247z2))
				 ((S) (nx59247z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix60244z1318 0 1473 (_component LUT1_L)
			(_port
				 ((I0) (nx60244z4))
				 ((LO) (nx60244z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix60244z19564 0 1481 (_component XORCY)
			(_port
				 ((CI) (nx60244z2))
				 ((LI) (nx17096z3))
				 ((O) (nx60244z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix60244z63341 0 1477 (_component MUXCY_L)
			(_port
				 ((CI) (nx59247z2))
				 ((DI) (nx51271z4))
				 ((LO) (nx60244z2))
				 ((S) (nx60244z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation reg_q_0_ 0 1431 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx51271z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx52268z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_10_ 0 1421 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx17096z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx18093z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_11_ 0 1420 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx18093z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx19090z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_12_ 0 1419 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx19090z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx20087z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_13_ 0 1418 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx20087z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx21084z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_14_ 0 1417 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx21084z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx22081z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_15_ 0 1416 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx22081z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx23078z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_16_ 0 1415 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx23078z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx24075z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_17_ 0 1414 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx24075z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx25072z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_18_ 0 1413 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx25072z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx26069z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_19_ 0 1412 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx26069z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx28065z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_1_ 0 1430 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx52268z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx53265z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_20_ 0 1411 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx28065z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx29062z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_21_ 0 1410 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx29062z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx30059z5)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_22_ 0 1409 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx30059z1))
				 ((PRE) (nx51271z4))
				 ((Q) (q(22))))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_2_ 0 1429 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx53265z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx54262z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_3_ 0 1428 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx54262z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx55259z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_4_ 0 1427 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx55259z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx56256z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_5_ 0 1426 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx56256z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx57253z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_6_ 0 1425 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx57253z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx58250z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_7_ 0 1424 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx58250z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx59247z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_8_ 0 1423 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx59247z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx60244z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_9_ 0 1422 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (nx51271z4))
				 ((D) (nx60244z1))
				 ((PRE) (nx51271z4))
				 ((Q) (nx17096z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q))))))
(_unit EDIF 1.0.4.38 (modgen_counter_26_0 0 7 (modgen_counter_26_0 0 7))
	(_version v35)
	(_time 1152633719597 1 1)
	(_source(\./../synthesis/secd_fep_trenz.edf\))
	(_use (std(standard)) (ieee(std_logic_1164)))
	(_entity (_time 1152633719597) (_use))
	(_object
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
			(_type (_internal ~std_logic_vector{25~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25) (i 0))))))
			(_port (_internal  data ~std_logic_vector{25~downto~0}~ 0 2069 (_entity (_in))))
			(_port (_internal  q ~std_logic_vector{25~downto~0}~ 0 2065 (_entity (_out))))
			(_port (_internal  aclear ~extieee.std_logic_1164.std_logic 0 2067 (_entity (_in ))))
			(_port (_internal  aset ~extieee.std_logic_1164.std_logic 0 2070 (_entity (_in ))))
			(_port (_internal  clk_en ~extieee.std_logic_1164.std_logic 0 2066 (_entity (_in ))))
			(_port (_internal  clock ~extieee.std_logic_1164.std_logic 0 2064 (_entity (_in ))))
			(_port (_internal  cnt_en ~extieee.std_logic_1164.std_logic 0 2073 (_entity (_in ))))
			(_port (_internal  nx57_repl0 ~extieee.std_logic_1164.std_logic 0 2074 (_entity (_out ))))
			(_port (_internal  sclear ~extieee.std_logic_1164.std_logic 0 2071 (_entity (_in ))))
			(_port (_internal  sload ~extieee.std_logic_1164.std_logic 0 2068 (_entity (_in ))))
			(_port (_internal  updn ~extieee.std_logic_1164.std_logic 0 2072 (_entity (_in ))))
			(_signal (_internal  nx17096z1 ~extieee.std_logic_1164.std_logic 0 2604 (_architecture (_uni ))))
			(_signal (_internal  nx17096z2 ~extieee.std_logic_1164.std_logic 0 2594 (_architecture (_uni ))))
			(_signal (_internal  nx17096z3 ~extieee.std_logic_1164.std_logic 0 2585 (_architecture (_uni ))))
			(_signal (_internal  nx17096z4 ~extieee.std_logic_1164.std_logic 0 2414 (_architecture (_uni ))))
			(_signal (_internal  nx18093z1 ~extieee.std_logic_1164.std_logic 0 2618 (_architecture (_uni ))))
			(_signal (_internal  nx18093z2 ~extieee.std_logic_1164.std_logic 0 2608 (_architecture (_uni ))))
			(_signal (_internal  nx18093z3 ~extieee.std_logic_1164.std_logic 0 2599 (_architecture (_uni ))))
			(_signal (_internal  nx18093z4 ~extieee.std_logic_1164.std_logic 0 2410 (_architecture (_uni ))))
			(_signal (_internal  nx19090z1 ~extieee.std_logic_1164.std_logic 0 2632 (_architecture (_uni ))))
			(_signal (_internal  nx19090z2 ~extieee.std_logic_1164.std_logic 0 2622 (_architecture (_uni ))))
			(_signal (_internal  nx19090z3 ~extieee.std_logic_1164.std_logic 0 2613 (_architecture (_uni ))))
			(_signal (_internal  nx19090z4 ~extieee.std_logic_1164.std_logic 0 2406 (_architecture (_uni ))))
			(_signal (_internal  nx20087z1 ~extieee.std_logic_1164.std_logic 0 2646 (_architecture (_uni ))))
			(_signal (_internal  nx20087z2 ~extieee.std_logic_1164.std_logic 0 2636 (_architecture (_uni ))))
			(_signal (_internal  nx20087z3 ~extieee.std_logic_1164.std_logic 0 2627 (_architecture (_uni ))))
			(_signal (_internal  nx20087z4 ~extieee.std_logic_1164.std_logic 0 2402 (_architecture (_uni ))))
			(_signal (_internal  nx21084z1 ~extieee.std_logic_1164.std_logic 0 2660 (_architecture (_uni ))))
			(_signal (_internal  nx21084z2 ~extieee.std_logic_1164.std_logic 0 2650 (_architecture (_uni ))))
			(_signal (_internal  nx21084z3 ~extieee.std_logic_1164.std_logic 0 2641 (_architecture (_uni ))))
			(_signal (_internal  nx21084z4 ~extieee.std_logic_1164.std_logic 0 2398 (_architecture (_uni ))))
			(_signal (_internal  nx22081z1 ~extieee.std_logic_1164.std_logic 0 2674 (_architecture (_uni ))))
			(_signal (_internal  nx22081z2 ~extieee.std_logic_1164.std_logic 0 2664 (_architecture (_uni ))))
			(_signal (_internal  nx22081z3 ~extieee.std_logic_1164.std_logic 0 2655 (_architecture (_uni ))))
			(_signal (_internal  nx22081z4 ~extieee.std_logic_1164.std_logic 0 2394 (_architecture (_uni ))))
			(_signal (_internal  nx23078z1 ~extieee.std_logic_1164.std_logic 0 2688 (_architecture (_uni ))))
			(_signal (_internal  nx23078z2 ~extieee.std_logic_1164.std_logic 0 2678 (_architecture (_uni ))))
			(_signal (_internal  nx23078z3 ~extieee.std_logic_1164.std_logic 0 2669 (_architecture (_uni ))))
			(_signal (_internal  nx23078z4 ~extieee.std_logic_1164.std_logic 0 2390 (_architecture (_uni ))))
			(_signal (_internal  nx24075z1 ~extieee.std_logic_1164.std_logic 0 2702 (_architecture (_uni ))))
			(_signal (_internal  nx24075z2 ~extieee.std_logic_1164.std_logic 0 2692 (_architecture (_uni ))))
			(_signal (_internal  nx24075z3 ~extieee.std_logic_1164.std_logic 0 2683 (_architecture (_uni ))))
			(_signal (_internal  nx24075z4 ~extieee.std_logic_1164.std_logic 0 2386 (_architecture (_uni ))))
			(_signal (_internal  nx25072z1 ~extieee.std_logic_1164.std_logic 0 2716 (_architecture (_uni ))))
			(_signal (_internal  nx25072z2 ~extieee.std_logic_1164.std_logic 0 2706 (_architecture (_uni ))))
			(_signal (_internal  nx25072z3 ~extieee.std_logic_1164.std_logic 0 2697 (_architecture (_uni ))))
			(_signal (_internal  nx25072z4 ~extieee.std_logic_1164.std_logic 0 2382 (_architecture (_uni ))))
			(_signal (_internal  nx26069z1 ~extieee.std_logic_1164.std_logic 0 2730 (_architecture (_uni ))))
			(_signal (_internal  nx26069z2 ~extieee.std_logic_1164.std_logic 0 2720 (_architecture (_uni ))))
			(_signal (_internal  nx26069z3 ~extieee.std_logic_1164.std_logic 0 2711 (_architecture (_uni ))))
			(_signal (_internal  nx26069z4 ~extieee.std_logic_1164.std_logic 0 2378 (_architecture (_uni ))))
			(_signal (_internal  nx28065z1 ~extieee.std_logic_1164.std_logic 0 2744 (_architecture (_uni ))))
			(_signal (_internal  nx28065z2 ~extieee.std_logic_1164.std_logic 0 2734 (_architecture (_uni ))))
			(_signal (_internal  nx28065z3 ~extieee.std_logic_1164.std_logic 0 2725 (_architecture (_uni ))))
			(_signal (_internal  nx28065z4 ~extieee.std_logic_1164.std_logic 0 2374 (_architecture (_uni ))))
			(_signal (_internal  nx29062z1 ~extieee.std_logic_1164.std_logic 0 2758 (_architecture (_uni ))))
			(_signal (_internal  nx29062z2 ~extieee.std_logic_1164.std_logic 0 2748 (_architecture (_uni ))))
			(_signal (_internal  nx29062z3 ~extieee.std_logic_1164.std_logic 0 2739 (_architecture (_uni ))))
			(_signal (_internal  nx29062z4 ~extieee.std_logic_1164.std_logic 0 2370 (_architecture (_uni ))))
			(_signal (_internal  nx30059z1 ~extieee.std_logic_1164.std_logic 0 2772 (_architecture (_uni ))))
			(_signal (_internal  nx30059z2 ~extieee.std_logic_1164.std_logic 0 2762 (_architecture (_uni ))))
			(_signal (_internal  nx30059z3 ~extieee.std_logic_1164.std_logic 0 2753 (_architecture (_uni ))))
			(_signal (_internal  nx30059z4 ~extieee.std_logic_1164.std_logic 0 2366 (_architecture (_uni ))))
			(_signal (_internal  nx31056z1 ~extieee.std_logic_1164.std_logic 0 2786 (_architecture (_uni ))))
			(_signal (_internal  nx31056z2 ~extieee.std_logic_1164.std_logic 0 2776 (_architecture (_uni ))))
			(_signal (_internal  nx31056z3 ~extieee.std_logic_1164.std_logic 0 2767 (_architecture (_uni ))))
			(_signal (_internal  nx31056z4 ~extieee.std_logic_1164.std_logic 0 2362 (_architecture (_uni ))))
			(_signal (_internal  nx32053z1 ~extieee.std_logic_1164.std_logic 0 2800 (_architecture (_uni ))))
			(_signal (_internal  nx32053z2 ~extieee.std_logic_1164.std_logic 0 2790 (_architecture (_uni ))))
			(_signal (_internal  nx32053z3 ~extieee.std_logic_1164.std_logic 0 2781 (_architecture (_uni ))))
			(_signal (_internal  nx32053z4 ~extieee.std_logic_1164.std_logic 0 2358 (_architecture (_uni ))))
			(_signal (_internal  nx33050z1 ~extieee.std_logic_1164.std_logic 0 2812 (_architecture (_uni ))))
			(_signal (_internal  nx33050z2 ~extieee.std_logic_1164.std_logic 0 2808 (_architecture (_uni ))))
			(_signal (_internal  nx33050z3 ~extieee.std_logic_1164.std_logic 0 2804 (_architecture (_uni ))))
			(_signal (_internal  nx33050z4 ~extieee.std_logic_1164.std_logic 0 2795 (_architecture (_uni ))))
			(_signal (_internal  nx33050z5 ~extieee.std_logic_1164.std_logic 0 2354 (_architecture (_uni ))))
			(_signal (_internal  nx51271z1 ~extieee.std_logic_1164.std_logic 0 2464 (_architecture (_uni ))))
			(_signal (_internal  nx51271z2 ~extieee.std_logic_1164.std_logic 0 2454 (_architecture (_uni ))))
			(_signal (_internal  nx51271z3 ~extieee.std_logic_1164.std_logic 0 2320 (_architecture (_uni ))))
			(_signal (_internal  nx51271z4 ~extieee.std_logic_1164.std_logic 0 2235 (_architecture (_uni ))))
			(_signal (_internal  nx51271z5 ~extieee.std_logic_1164.std_logic 0 2265 (_architecture (_uni ))))
			(_signal (_internal  nx52268z1 ~extieee.std_logic_1164.std_logic 0 2478 (_architecture (_uni ))))
			(_signal (_internal  nx52268z2 ~extieee.std_logic_1164.std_logic 0 2468 (_architecture (_uni ))))
			(_signal (_internal  nx52268z3 ~extieee.std_logic_1164.std_logic 0 2459 (_architecture (_uni ))))
			(_signal (_internal  nx52268z4 ~extieee.std_logic_1164.std_logic 0 2450 (_architecture (_uni ))))
			(_signal (_internal  nx53265z1 ~extieee.std_logic_1164.std_logic 0 2492 (_architecture (_uni ))))
			(_signal (_internal  nx53265z2 ~extieee.std_logic_1164.std_logic 0 2482 (_architecture (_uni ))))
			(_signal (_internal  nx53265z3 ~extieee.std_logic_1164.std_logic 0 2473 (_architecture (_uni ))))
			(_signal (_internal  nx53265z4 ~extieee.std_logic_1164.std_logic 0 2446 (_architecture (_uni ))))
			(_signal (_internal  nx53539z1 ~extieee.std_logic_1164.std_logic 0 2350 (_architecture (_uni ))))
			(_signal (_internal  nx54262z1 ~extieee.std_logic_1164.std_logic 0 2506 (_architecture (_uni ))))
			(_signal (_internal  nx54262z2 ~extieee.std_logic_1164.std_logic 0 2496 (_architecture (_uni ))))
			(_signal (_internal  nx54262z3 ~extieee.std_logic_1164.std_logic 0 2487 (_architecture (_uni ))))
			(_signal (_internal  nx54262z4 ~extieee.std_logic_1164.std_logic 0 2442 (_architecture (_uni ))))
			(_signal (_internal  nx55259z1 ~extieee.std_logic_1164.std_logic 0 2520 (_architecture (_uni ))))
			(_signal (_internal  nx55259z2 ~extieee.std_logic_1164.std_logic 0 2510 (_architecture (_uni ))))
			(_signal (_internal  nx55259z3 ~extieee.std_logic_1164.std_logic 0 2501 (_architecture (_uni ))))
			(_signal (_internal  nx55259z4 ~extieee.std_logic_1164.std_logic 0 2438 (_architecture (_uni ))))
			(_signal (_internal  nx56256z1 ~extieee.std_logic_1164.std_logic 0 2534 (_architecture (_uni ))))
			(_signal (_internal  nx56256z2 ~extieee.std_logic_1164.std_logic 0 2524 (_architecture (_uni ))))
			(_signal (_internal  nx56256z3 ~extieee.std_logic_1164.std_logic 0 2515 (_architecture (_uni ))))
			(_signal (_internal  nx56256z4 ~extieee.std_logic_1164.std_logic 0 2434 (_architecture (_uni ))))
			(_signal (_internal  nx57253z1 ~extieee.std_logic_1164.std_logic 0 2548 (_architecture (_uni ))))
			(_signal (_internal  nx57253z2 ~extieee.std_logic_1164.std_logic 0 2538 (_architecture (_uni ))))
			(_signal (_internal  nx57253z3 ~extieee.std_logic_1164.std_logic 0 2529 (_architecture (_uni ))))
			(_signal (_internal  nx57253z4 ~extieee.std_logic_1164.std_logic 0 2430 (_architecture (_uni ))))
			(_signal (_internal  nx58250z1 ~extieee.std_logic_1164.std_logic 0 2562 (_architecture (_uni ))))
			(_signal (_internal  nx58250z2 ~extieee.std_logic_1164.std_logic 0 2552 (_architecture (_uni ))))
			(_signal (_internal  nx58250z3 ~extieee.std_logic_1164.std_logic 0 2543 (_architecture (_uni ))))
			(_signal (_internal  nx58250z4 ~extieee.std_logic_1164.std_logic 0 2426 (_architecture (_uni ))))
			(_signal (_internal  nx59247z1 ~extieee.std_logic_1164.std_logic 0 2576 (_architecture (_uni ))))
			(_signal (_internal  nx59247z2 ~extieee.std_logic_1164.std_logic 0 2566 (_architecture (_uni ))))
			(_signal (_internal  nx59247z3 ~extieee.std_logic_1164.std_logic 0 2557 (_architecture (_uni ))))
			(_signal (_internal  nx59247z4 ~extieee.std_logic_1164.std_logic 0 2422 (_architecture (_uni ))))
			(_signal (_internal  nx60244z1 ~extieee.std_logic_1164.std_logic 0 2590 (_architecture (_uni ))))
			(_signal (_internal  nx60244z2 ~extieee.std_logic_1164.std_logic 0 2580 (_architecture (_uni ))))
			(_signal (_internal  nx60244z3 ~extieee.std_logic_1164.std_logic 0 2571 (_architecture (_uni ))))
			(_signal (_internal  nx60244z4 ~extieee.std_logic_1164.std_logic 0 2418 (_architecture (_uni ))))
			(_type (_internal ~std_logic_vector{27~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 0))))))
			(_type (_internal ~std_logic_vector{15~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 0))))))
			(_type (_internal ~std_logic_vector{9~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 0))))))
			(_type (_internal ~std_logic_vector{22~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22) (i 0))))))
			(_type (_internal ~std_logic_vector{8~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8) (i 0))))))
			(_type (_internal ~std_logic_vector{13~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13) (i 0))))))
			(_type (_internal ~std_logic_vector{7~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 0))))))
			(_type (_internal ~std_logic_vector{10~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 0))))))
			(_type (_internal ~std_logic_vector{4~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 0))))))
			(_type (_internal ~std_logic_vector{0~to~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 2))))))
			(_type (_internal ~std_logic_vector{2~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 0))))))
			(_type (_internal ~std_logic_vector{2~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 1))))))
			(_type (_internal ~std_logic_vector{1~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1) (i 0))))))
			(_type (_internal ~std_logic_vector{1~to~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 4))))))
			(_type (_internal ~std_logic_vector{15~downto~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 8))))))
			(_type (_internal ~std_logic_vector{2~to~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 2) (i 2))))))
			(_type (_internal ~std_logic_vector{7~to~7}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7) (i 7))))))
			(_type (_internal ~std_logic_vector{7~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 3))))))
			(_type (_internal ~std_logic_vector{111~to~111}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 111) (i 111))))))
			(_type (_internal ~std_logic_vector{4~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 1))))))
			(_type (_internal ~std_logic_vector{5~to~5}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 5) (i 5))))))
			(_type (_internal ~std_logic_vector{4~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 3))))))
			(_type (_internal ~std_logic_vector{3~to~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3) (i 3))))))
			(_type (_internal ~std_logic_vector{52~to~52}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 52) (i 52))))))
			(_type (_internal ~std_logic_vector{8~to~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 8) (i 8))))))
			(_type (_internal ~std_logic_vector{6~to~6}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6) (i 6))))))
			(_type (_internal ~std_logic_vector{4~to~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4) (i 4))))))
			(_type (_internal ~std_logic_vector{29~to~29}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 29) (i 29))))))
			(_type (_internal ~std_logic_vector{27~to~27}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 27) (i 27))))))
			(_type (_internal ~std_logic_vector{15~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 1))))))
			(_type (_internal ~std_logic_vector{59~to~59}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 59) (i 59))))))
			(_type (_internal ~std_logic_vector{31~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 0))))))
			(_type (_internal ~std_logic_vector{31~downto~9}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 9))))))
			(_type (_internal ~std_logic_vector{28~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28) (i 0))))))
			(_type (_internal ~std_logic_vector{27~downto~14}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 14))))))
			(_type (_internal ~std_logic_vector{11~downto~10}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11) (i 10))))))
			(_type (_internal ~std_logic_vector{9~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 0))))))
			(_type (_internal ~std_logic_vector{11~to~11}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 11) (i 11))))))
			(_type (_internal ~std_logic_vector{6~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 0))))))
			(_type (_internal ~std_logic_vector{20~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20) (i 0))))))
			(_type (_internal ~std_logic_vector{14~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14) (i 0))))))
			(_type (_internal ~std_logic_vector{22~to~22}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 22) (i 22))))))
			(_type (_internal ~std_logic_vector{6~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 4))))))
			(_type (_internal ~std_logic_vector{6~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 2))))))
			(_type (_internal ~std_logic_vector{10~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 4))))))
			(_type (_internal ~std_logic_vector{17~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17) (i 0))))))
			(_type (_internal ~std_logic_vector{35~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35) (i 0))))))
		(_process
			(line_1(_architecture -1 0 0 (_assignment (_alias((nx51271z4) (aclear ))))))
			(line_2(_architecture -1 0 0 (_assignment (_alias((nx51271z3) (clock ))))))
		))
		(_component
			(LUT1_L
			(_object
			(_port (_internal  I0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(XORCY
			(_object
			(_port (_internal  CI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  O ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(MUXCY_L
			(_object
			(_port (_internal  CI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  DI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
			(_port (_internal  S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))))
			(VCC
			(_object
			(_port (_internal  P ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(GND
			(_object
			(_port (_internal  G ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(FDCP
			(_object
			(_port (_internal  C ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  CLR ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  PRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out )))))))
		(_instantiation ix17096z1318 0 2149 (_component LUT1_L)
			(_port
				 ((I0) (nx17096z4))
				 ((LO) (nx17096z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix17096z19564 0 2157 (_component XORCY)
			(_port
				 ((CI) (nx17096z2))
				 ((LI) (nx18093z3))
				 ((O) (nx17096z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix17096z63341 0 2153 (_component MUXCY_L)
			(_port
				 ((CI) (nx60244z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx17096z2))
				 ((S) (nx17096z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix18093z1318 0 2154 (_component LUT1_L)
			(_port
				 ((I0) (nx18093z4))
				 ((LO) (nx18093z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix18093z19564 0 2162 (_component XORCY)
			(_port
				 ((CI) (nx18093z2))
				 ((LI) (nx19090z3))
				 ((O) (nx18093z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix18093z63341 0 2158 (_component MUXCY_L)
			(_port
				 ((CI) (nx17096z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx18093z2))
				 ((S) (nx18093z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix19090z1318 0 2159 (_component LUT1_L)
			(_port
				 ((I0) (nx19090z4))
				 ((LO) (nx19090z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix19090z19564 0 2167 (_component XORCY)
			(_port
				 ((CI) (nx19090z2))
				 ((LI) (nx20087z3))
				 ((O) (nx19090z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix19090z63341 0 2163 (_component MUXCY_L)
			(_port
				 ((CI) (nx18093z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx19090z2))
				 ((S) (nx19090z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix20087z1318 0 2164 (_component LUT1_L)
			(_port
				 ((I0) (nx20087z4))
				 ((LO) (nx20087z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix20087z19564 0 2172 (_component XORCY)
			(_port
				 ((CI) (nx20087z2))
				 ((LI) (nx21084z3))
				 ((O) (nx20087z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix20087z63341 0 2168 (_component MUXCY_L)
			(_port
				 ((CI) (nx19090z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx20087z2))
				 ((S) (nx20087z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix21084z1318 0 2169 (_component LUT1_L)
			(_port
				 ((I0) (nx21084z4))
				 ((LO) (nx21084z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix21084z19564 0 2177 (_component XORCY)
			(_port
				 ((CI) (nx21084z2))
				 ((LI) (nx22081z3))
				 ((O) (nx21084z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix21084z63341 0 2173 (_component MUXCY_L)
			(_port
				 ((CI) (nx20087z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx21084z2))
				 ((S) (nx21084z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix22081z1318 0 2174 (_component LUT1_L)
			(_port
				 ((I0) (nx22081z4))
				 ((LO) (nx22081z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix22081z19564 0 2182 (_component XORCY)
			(_port
				 ((CI) (nx22081z2))
				 ((LI) (nx23078z3))
				 ((O) (nx22081z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix22081z63341 0 2178 (_component MUXCY_L)
			(_port
				 ((CI) (nx21084z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx22081z2))
				 ((S) (nx22081z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix23078z1318 0 2179 (_component LUT1_L)
			(_port
				 ((I0) (nx23078z4))
				 ((LO) (nx23078z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix23078z19564 0 2187 (_component XORCY)
			(_port
				 ((CI) (nx23078z2))
				 ((LI) (nx24075z3))
				 ((O) (nx23078z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix23078z63341 0 2183 (_component MUXCY_L)
			(_port
				 ((CI) (nx22081z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx23078z2))
				 ((S) (nx23078z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix24075z1318 0 2184 (_component LUT1_L)
			(_port
				 ((I0) (nx24075z4))
				 ((LO) (nx24075z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix24075z19564 0 2192 (_component XORCY)
			(_port
				 ((CI) (nx24075z2))
				 ((LI) (nx25072z3))
				 ((O) (nx24075z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix24075z63341 0 2188 (_component MUXCY_L)
			(_port
				 ((CI) (nx23078z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx24075z2))
				 ((S) (nx24075z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix25072z1318 0 2189 (_component LUT1_L)
			(_port
				 ((I0) (nx25072z4))
				 ((LO) (nx25072z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix25072z19564 0 2197 (_component XORCY)
			(_port
				 ((CI) (nx25072z2))
				 ((LI) (nx26069z3))
				 ((O) (nx25072z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix25072z63341 0 2193 (_component MUXCY_L)
			(_port
				 ((CI) (nx24075z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx25072z2))
				 ((S) (nx25072z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix26069z1318 0 2194 (_component LUT1_L)
			(_port
				 ((I0) (nx26069z4))
				 ((LO) (nx26069z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix26069z19564 0 2202 (_component XORCY)
			(_port
				 ((CI) (nx26069z2))
				 ((LI) (nx28065z3))
				 ((O) (nx26069z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix26069z63341 0 2198 (_component MUXCY_L)
			(_port
				 ((CI) (nx25072z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx26069z2))
				 ((S) (nx26069z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix28065z1318 0 2199 (_component LUT1_L)
			(_port
				 ((I0) (nx28065z4))
				 ((LO) (nx28065z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix28065z19564 0 2207 (_component XORCY)
			(_port
				 ((CI) (nx28065z2))
				 ((LI) (nx29062z3))
				 ((O) (nx28065z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix28065z63341 0 2203 (_component MUXCY_L)
			(_port
				 ((CI) (nx26069z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx28065z2))
				 ((S) (nx28065z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix29062z1318 0 2204 (_component LUT1_L)
			(_port
				 ((I0) (nx29062z4))
				 ((LO) (nx29062z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix29062z19564 0 2212 (_component XORCY)
			(_port
				 ((CI) (nx29062z2))
				 ((LI) (nx30059z3))
				 ((O) (nx29062z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix29062z63341 0 2208 (_component MUXCY_L)
			(_port
				 ((CI) (nx28065z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx29062z2))
				 ((S) (nx29062z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix30059z1318 0 2209 (_component LUT1_L)
			(_port
				 ((I0) (nx30059z4))
				 ((LO) (nx30059z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix30059z19564 0 2217 (_component XORCY)
			(_port
				 ((CI) (nx30059z2))
				 ((LI) (nx31056z3))
				 ((O) (nx30059z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix30059z63341 0 2213 (_component MUXCY_L)
			(_port
				 ((CI) (nx29062z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx30059z2))
				 ((S) (nx30059z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix31056z1318 0 2214 (_component LUT1_L)
			(_port
				 ((I0) (nx31056z4))
				 ((LO) (nx31056z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix31056z19564 0 2222 (_component XORCY)
			(_port
				 ((CI) (nx31056z2))
				 ((LI) (nx32053z3))
				 ((O) (nx31056z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix31056z63341 0 2218 (_component MUXCY_L)
			(_port
				 ((CI) (nx30059z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx31056z2))
				 ((S) (nx31056z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix32053z1318 0 2219 (_component LUT1_L)
			(_port
				 ((I0) (nx32053z4))
				 ((LO) (nx32053z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix32053z19564 0 2227 (_component XORCY)
			(_port
				 ((CI) (nx32053z2))
				 ((LI) (nx33050z4))
				 ((O) (nx32053z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix32053z63341 0 2223 (_component MUXCY_L)
			(_port
				 ((CI) (nx31056z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx32053z2))
				 ((S) (nx32053z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix33050z1317 0 2229 (_component LUT1_L)
			(_port
				 ((I0) (nx53539z1))
				 ((LO) (nx33050z2)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix33050z1319 0 2224 (_component LUT1_L)
			(_port
				 ((I0) (nx33050z5))
				 ((LO) (nx33050z4)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix33050z19564 0 2232 (_component XORCY)
			(_port
				 ((CI) (nx33050z3))
				 ((LI) (nx33050z2))
				 ((O) (nx33050z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix33050z63342 0 2228 (_component MUXCY_L)
			(_port
				 ((CI) (nx32053z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx33050z3))
				 ((S) (nx33050z4)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix51271z19564 0 2107 (_component XORCY)
			(_port
				 ((CI) (nx51271z2))
				 ((LI) (nx52268z3))
				 ((O) (nx51271z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix51271z27162 0 2103 (_component VCC)
			(_port
				 ((P) (nx51271z2)))
			(_use (_entity unisim VCC)
				(_port
				((P) (P)))))
		(_instantiation ix51271z4668 0 2076 (_component GND)
			(_port
				 ((G) (nx51271z5)))
			(_use (_entity unisim GND)
				(_port
				((G) (G)))))
		(_instantiation ix52268z1318 0 2104 (_component LUT1_L)
			(_port
				 ((I0) (nx52268z4))
				 ((LO) (nx52268z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix52268z19564 0 2112 (_component XORCY)
			(_port
				 ((CI) (nx52268z2))
				 ((LI) (nx53265z3))
				 ((O) (nx52268z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix52268z63341 0 2108 (_component MUXCY_L)
			(_port
				 ((CI) (nx51271z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx52268z2))
				 ((S) (nx52268z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix53265z1318 0 2109 (_component LUT1_L)
			(_port
				 ((I0) (nx53265z4))
				 ((LO) (nx53265z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix53265z19564 0 2117 (_component XORCY)
			(_port
				 ((CI) (nx53265z2))
				 ((LI) (nx54262z3))
				 ((O) (nx53265z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix53265z63341 0 2113 (_component MUXCY_L)
			(_port
				 ((CI) (nx52268z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx53265z2))
				 ((S) (nx53265z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix54262z1318 0 2114 (_component LUT1_L)
			(_port
				 ((I0) (nx54262z4))
				 ((LO) (nx54262z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix54262z19564 0 2122 (_component XORCY)
			(_port
				 ((CI) (nx54262z2))
				 ((LI) (nx55259z3))
				 ((O) (nx54262z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix54262z63341 0 2118 (_component MUXCY_L)
			(_port
				 ((CI) (nx53265z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx54262z2))
				 ((S) (nx54262z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix55259z1318 0 2119 (_component LUT1_L)
			(_port
				 ((I0) (nx55259z4))
				 ((LO) (nx55259z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix55259z19564 0 2127 (_component XORCY)
			(_port
				 ((CI) (nx55259z2))
				 ((LI) (nx56256z3))
				 ((O) (nx55259z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix55259z63341 0 2123 (_component MUXCY_L)
			(_port
				 ((CI) (nx54262z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx55259z2))
				 ((S) (nx55259z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix56256z1318 0 2124 (_component LUT1_L)
			(_port
				 ((I0) (nx56256z4))
				 ((LO) (nx56256z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix56256z19564 0 2132 (_component XORCY)
			(_port
				 ((CI) (nx56256z2))
				 ((LI) (nx57253z3))
				 ((O) (nx56256z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix56256z63341 0 2128 (_component MUXCY_L)
			(_port
				 ((CI) (nx55259z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx56256z2))
				 ((S) (nx56256z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix57253z1318 0 2129 (_component LUT1_L)
			(_port
				 ((I0) (nx57253z4))
				 ((LO) (nx57253z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix57253z19564 0 2137 (_component XORCY)
			(_port
				 ((CI) (nx57253z2))
				 ((LI) (nx58250z3))
				 ((O) (nx57253z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix57253z63341 0 2133 (_component MUXCY_L)
			(_port
				 ((CI) (nx56256z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx57253z2))
				 ((S) (nx57253z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix58250z1318 0 2134 (_component LUT1_L)
			(_port
				 ((I0) (nx58250z4))
				 ((LO) (nx58250z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix58250z19564 0 2142 (_component XORCY)
			(_port
				 ((CI) (nx58250z2))
				 ((LI) (nx59247z3))
				 ((O) (nx58250z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix58250z63341 0 2138 (_component MUXCY_L)
			(_port
				 ((CI) (nx57253z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx58250z2))
				 ((S) (nx58250z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix59247z1318 0 2139 (_component LUT1_L)
			(_port
				 ((I0) (nx59247z4))
				 ((LO) (nx59247z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix59247z19564 0 2147 (_component XORCY)
			(_port
				 ((CI) (nx59247z2))
				 ((LI) (nx60244z3))
				 ((O) (nx59247z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix59247z63341 0 2143 (_component MUXCY_L)
			(_port
				 ((CI) (nx58250z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx59247z2))
				 ((S) (nx59247z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix60244z1318 0 2144 (_component LUT1_L)
			(_port
				 ((I0) (nx60244z4))
				 ((LO) (nx60244z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix60244z19564 0 2152 (_component XORCY)
			(_port
				 ((CI) (nx60244z2))
				 ((LI) (nx17096z3))
				 ((O) (nx60244z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix60244z63341 0 2148 (_component MUXCY_L)
			(_port
				 ((CI) (nx59247z2))
				 ((DI) (nx51271z5))
				 ((LO) (nx60244z2))
				 ((S) (nx60244z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation reg_q_0_ 0 2102 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx51271z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx52268z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_10_ 0 2092 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx17096z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx18093z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_11_ 0 2091 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx18093z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx19090z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_12_ 0 2090 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx19090z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx20087z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_13_ 0 2089 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx20087z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx21084z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_14_ 0 2088 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx21084z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx22081z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_15_ 0 2087 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx22081z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx23078z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_16_ 0 2086 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx23078z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx24075z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_17_ 0 2085 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx24075z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx25072z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_18_ 0 2084 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx25072z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx26069z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_19_ 0 2083 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx26069z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx28065z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_1_ 0 2101 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx52268z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx53265z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_20_ 0 2082 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx28065z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx29062z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_21_ 0 2081 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx29062z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx30059z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_22_ 0 2080 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx30059z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx31056z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_23_ 0 2079 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx31056z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx32053z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_24_ 0 2078 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx32053z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx33050z5)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_25_ 0 2077 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx33050z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx53539z1)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_25__repl0 0 2233 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx33050z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx57_repl0)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_2_ 0 2100 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx53265z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx54262z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_3_ 0 2099 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx54262z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx55259z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_4_ 0 2098 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx55259z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx56256z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_5_ 0 2097 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx56256z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx57253z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_6_ 0 2096 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx57253z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx58250z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_7_ 0 2095 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx58250z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx59247z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_8_ 0 2094 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx59247z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx60244z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
		(_instantiation reg_q_9_ 0 2093 (_component FDCP)
			(_port
				 ((C) (clock))
				 ((CLR) (aclear))
				 ((D) (nx60244z1))
				 ((PRE) (nx51271z5))
				 ((Q) (nx17096z4)))
			(_use (_entity unisim FDCP)
				(_port
				((C) (C))
				((CLR) (CLR))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q))))))
(_unit EDIF 1.0.4.38 (modgen_counter_9_0 0 7 (modgen_counter_9_0 0 7))
	(_version v35)
	(_time 1152633719597 1 1)
	(_source(\./../synthesis/secd_fep_trenz.edf\))
	(_use (std(standard)) (ieee(std_logic_1164)))
	(_entity (_time 1152633719597) (_use))
	(_object
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
			(_type (_internal ~std_logic_vector{8~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8) (i 0))))))
			(_port (_internal  data ~std_logic_vector{8~downto~0}~ 0 1099 (_entity (_in))))
			(_port (_internal  q ~std_logic_vector{8~downto~0}~ 0 1095 (_entity (_out))))
			(_port (_internal  aclear ~extieee.std_logic_1164.std_logic 0 1097 (_entity (_in ))))
			(_port (_internal  aset ~extieee.std_logic_1164.std_logic 0 1100 (_entity (_in ))))
			(_port (_internal  clk_en ~extieee.std_logic_1164.std_logic 0 1096 (_entity (_in ))))
			(_port (_internal  clock ~extieee.std_logic_1164.std_logic 0 1094 (_entity (_in ))))
			(_port (_internal  cnt_en ~extieee.std_logic_1164.std_logic 0 1103 (_entity (_in ))))
			(_port (_internal  NOT_modgen_eq_1402_nx36 ~extieee.std_logic_1164.std_logic 0 1104 (_entity (_in ))))
			(_port (_internal  NOT_modgen_eq_1405_nx32 ~extieee.std_logic_1164.std_logic 0 1105 (_entity (_in ))))
			(_port (_internal  sclear ~extieee.std_logic_1164.std_logic 0 1101 (_entity (_in ))))
			(_port (_internal  sload ~extieee.std_logic_1164.std_logic 0 1098 (_entity (_in ))))
			(_port (_internal  updn ~extieee.std_logic_1164.std_logic 0 1102 (_entity (_in ))))
			(_signal (_internal  nx2038z1 ~extieee.std_logic_1164.std_logic 0 1201 (_architecture (_uni ))))
			(_signal (_internal  nx51271z1 ~extieee.std_logic_1164.std_logic 0 1268 (_architecture (_uni ))))
			(_signal (_internal  nx51271z2 ~extieee.std_logic_1164.std_logic 0 1246 (_architecture (_uni ))))
			(_signal (_internal  nx51271z3 ~extieee.std_logic_1164.std_logic 0 1189 (_architecture (_uni ))))
			(_signal (_internal  nx51271z4 ~extieee.std_logic_1164.std_logic 0 1251 (_architecture (_uni ))))
			(_signal (_internal  nx51271z5 ~extieee.std_logic_1164.std_logic 0 1382 (_architecture (_uni ))))
			(_signal (_internal  nx51271z6 ~extieee.std_logic_1164.std_logic 0 1176 (_architecture (_uni ))))
			(_signal (_internal  nx51271z7 ~extieee.std_logic_1164.std_logic 0 1386 (_architecture (_uni ))))
			(_signal (_internal  nx52268z1 ~extieee.std_logic_1164.std_logic 0 1282 (_architecture (_uni ))))
			(_signal (_internal  nx52268z2 ~extieee.std_logic_1164.std_logic 0 1272 (_architecture (_uni ))))
			(_signal (_internal  nx52268z3 ~extieee.std_logic_1164.std_logic 0 1263 (_architecture (_uni ))))
			(_signal (_internal  nx52268z4 ~extieee.std_logic_1164.std_logic 0 1241 (_architecture (_uni ))))
			(_signal (_internal  nx52268z5 ~extieee.std_logic_1164.std_logic 0 1165 (_architecture (_uni ))))
			(_signal (_internal  nx53265z1 ~extieee.std_logic_1164.std_logic 0 1296 (_architecture (_uni ))))
			(_signal (_internal  nx53265z2 ~extieee.std_logic_1164.std_logic 0 1286 (_architecture (_uni ))))
			(_signal (_internal  nx53265z3 ~extieee.std_logic_1164.std_logic 0 1277 (_architecture (_uni ))))
			(_signal (_internal  nx53265z4 ~extieee.std_logic_1164.std_logic 0 1236 (_architecture (_uni ))))
			(_signal (_internal  nx54262z1 ~extieee.std_logic_1164.std_logic 0 1310 (_architecture (_uni ))))
			(_signal (_internal  nx54262z2 ~extieee.std_logic_1164.std_logic 0 1300 (_architecture (_uni ))))
			(_signal (_internal  nx54262z3 ~extieee.std_logic_1164.std_logic 0 1291 (_architecture (_uni ))))
			(_signal (_internal  nx54262z4 ~extieee.std_logic_1164.std_logic 0 1231 (_architecture (_uni ))))
			(_signal (_internal  nx55259z1 ~extieee.std_logic_1164.std_logic 0 1324 (_architecture (_uni ))))
			(_signal (_internal  nx55259z2 ~extieee.std_logic_1164.std_logic 0 1314 (_architecture (_uni ))))
			(_signal (_internal  nx55259z3 ~extieee.std_logic_1164.std_logic 0 1305 (_architecture (_uni ))))
			(_signal (_internal  nx55259z4 ~extieee.std_logic_1164.std_logic 0 1226 (_architecture (_uni ))))
			(_signal (_internal  nx56256z1 ~extieee.std_logic_1164.std_logic 0 1338 (_architecture (_uni ))))
			(_signal (_internal  nx56256z2 ~extieee.std_logic_1164.std_logic 0 1328 (_architecture (_uni ))))
			(_signal (_internal  nx56256z3 ~extieee.std_logic_1164.std_logic 0 1319 (_architecture (_uni ))))
			(_signal (_internal  nx56256z4 ~extieee.std_logic_1164.std_logic 0 1221 (_architecture (_uni ))))
			(_signal (_internal  nx57253z1 ~extieee.std_logic_1164.std_logic 0 1352 (_architecture (_uni ))))
			(_signal (_internal  nx57253z2 ~extieee.std_logic_1164.std_logic 0 1342 (_architecture (_uni ))))
			(_signal (_internal  nx57253z3 ~extieee.std_logic_1164.std_logic 0 1333 (_architecture (_uni ))))
			(_signal (_internal  nx57253z4 ~extieee.std_logic_1164.std_logic 0 1216 (_architecture (_uni ))))
			(_signal (_internal  nx58250z1 ~extieee.std_logic_1164.std_logic 0 1366 (_architecture (_uni ))))
			(_signal (_internal  nx58250z2 ~extieee.std_logic_1164.std_logic 0 1356 (_architecture (_uni ))))
			(_signal (_internal  nx58250z3 ~extieee.std_logic_1164.std_logic 0 1347 (_architecture (_uni ))))
			(_signal (_internal  nx58250z4 ~extieee.std_logic_1164.std_logic 0 1211 (_architecture (_uni ))))
			(_signal (_internal  nx59247z1 ~extieee.std_logic_1164.std_logic 0 1378 (_architecture (_uni ))))
			(_signal (_internal  nx59247z2 ~extieee.std_logic_1164.std_logic 0 1374 (_architecture (_uni ))))
			(_signal (_internal  nx59247z3 ~extieee.std_logic_1164.std_logic 0 1370 (_architecture (_uni ))))
			(_signal (_internal  nx59247z4 ~extieee.std_logic_1164.std_logic 0 1361 (_architecture (_uni ))))
			(_signal (_internal  nx59247z5 ~extieee.std_logic_1164.std_logic 0 1206 (_architecture (_uni ))))
			(_type (_internal ~std_logic_vector{27~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 0))))))
			(_type (_internal ~std_logic_vector{15~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 0))))))
			(_type (_internal ~std_logic_vector{9~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 0))))))
			(_type (_internal ~std_logic_vector{22~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22) (i 0))))))
			(_type (_internal ~std_logic_vector{25~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25) (i 0))))))
			(_type (_internal ~std_logic_vector{13~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13) (i 0))))))
			(_type (_internal ~std_logic_vector{7~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 0))))))
			(_type (_internal ~std_logic_vector{10~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 0))))))
			(_type (_internal ~std_logic_vector{4~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 0))))))
			(_type (_internal ~std_logic_vector{0~to~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 2))))))
			(_type (_internal ~std_logic_vector{2~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 0))))))
			(_type (_internal ~std_logic_vector{2~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 1))))))
			(_type (_internal ~std_logic_vector{1~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1) (i 0))))))
			(_type (_internal ~std_logic_vector{1~to~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 4))))))
			(_type (_internal ~std_logic_vector{15~downto~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 8))))))
			(_type (_internal ~std_logic_vector{2~to~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 2) (i 2))))))
			(_type (_internal ~std_logic_vector{7~to~7}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7) (i 7))))))
			(_type (_internal ~std_logic_vector{7~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 3))))))
			(_type (_internal ~std_logic_vector{111~to~111}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 111) (i 111))))))
			(_type (_internal ~std_logic_vector{4~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 1))))))
			(_type (_internal ~std_logic_vector{5~to~5}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 5) (i 5))))))
			(_type (_internal ~std_logic_vector{4~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 3))))))
			(_type (_internal ~std_logic_vector{3~to~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3) (i 3))))))
			(_type (_internal ~std_logic_vector{52~to~52}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 52) (i 52))))))
			(_type (_internal ~std_logic_vector{8~to~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 8) (i 8))))))
			(_type (_internal ~std_logic_vector{6~to~6}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6) (i 6))))))
			(_type (_internal ~std_logic_vector{4~to~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4) (i 4))))))
			(_type (_internal ~std_logic_vector{29~to~29}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 29) (i 29))))))
			(_type (_internal ~std_logic_vector{27~to~27}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 27) (i 27))))))
			(_type (_internal ~std_logic_vector{15~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 1))))))
			(_type (_internal ~std_logic_vector{59~to~59}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 59) (i 59))))))
			(_type (_internal ~std_logic_vector{31~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 0))))))
			(_type (_internal ~std_logic_vector{31~downto~9}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 9))))))
			(_type (_internal ~std_logic_vector{28~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28) (i 0))))))
			(_type (_internal ~std_logic_vector{27~downto~14}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 14))))))
			(_type (_internal ~std_logic_vector{11~downto~10}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11) (i 10))))))
			(_type (_internal ~std_logic_vector{9~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 0))))))
			(_type (_internal ~std_logic_vector{11~to~11}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 11) (i 11))))))
			(_type (_internal ~std_logic_vector{6~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 0))))))
			(_type (_internal ~std_logic_vector{20~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20) (i 0))))))
			(_type (_internal ~std_logic_vector{14~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14) (i 0))))))
			(_type (_internal ~std_logic_vector{22~to~22}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 22) (i 22))))))
			(_type (_internal ~std_logic_vector{6~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 4))))))
			(_type (_internal ~std_logic_vector{6~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 2))))))
			(_type (_internal ~std_logic_vector{10~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 4))))))
			(_type (_internal ~std_logic_vector{17~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17) (i 0))))))
			(_type (_internal ~std_logic_vector{35~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35) (i 0))))))
		(_process
			(line_1(_architecture -1 0 0 (_assignment (_alias((nx51271z6) (clk_en ))))))
			(line_2(_architecture -1 0 0 (_assignment (_alias((nx51271z3) (clock ))))))
			(line_3(_architecture -1 0 0 (_assignment (_alias((nx51271z5) (NOT_modgen_eq_1402_nx36 ))))))
			(line_4(_architecture -1 0 0 (_assignment (_alias((nx51271z7) (NOT_modgen_eq_1405_nx32 ))))))
			(line_5(_architecture -1 0 0 (_assignment (_alias((q(8)) (nx2038z1))))))
			(line_6(_architecture -1 0 0 (_assignment (_alias((q(7)) (nx59247z5))))))
			(line_7(_architecture -1 0 0 (_assignment (_alias((q(6)) (nx58250z4))))))
			(line_8(_architecture -1 0 0 (_assignment (_alias((q(5)) (nx57253z4))))))
			(line_9(_architecture -1 0 0 (_assignment (_alias((q(4)) (nx56256z4))))))
			(line_10(_architecture -1 0 0 (_assignment (_alias((q(3)) (nx55259z4))))))
			(line_11(_architecture -1 0 0 (_assignment (_alias((q(2)) (nx54262z4))))))
			(line_12(_architecture -1 0 0 (_assignment (_alias((q(1)) (nx53265z4))))))
			(line_13(_architecture -1 0 0 (_assignment (_alias((q(0)) (nx52268z4))))))
		))
		(_component
			(LUT3
			(_object
			(_port (_internal  I0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  I1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  I2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  O ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(XORCY
			(_object
			(_port (_internal  CI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  O ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(VCC
			(_object
			(_port (_internal  P ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(LUT1_L
			(_object
			(_port (_internal  I0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(GND
			(_object
			(_port (_internal  G ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))))
			(MUXCY_L
			(_object
			(_port (_internal  CI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  DI ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  LO ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
			(_port (_internal  S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))))
			(FDRE
			(_object
			(_port (_internal  C ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
			(_port (_internal  R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )))))))
		(_instantiation ix51271z1444 0 1162 (_component LUT3)
			(_port
				 ((I0) (NOT_modgen_eq_1402_nx36))
				 ((I1) (clk_en))
				 ((I2) (NOT_modgen_eq_1405_nx32))
				 ((O) (nx51271z4)))
			(_use (_entity unisim LUT3)
				(_generic
				((INIT) (_string \X"80"\)))
				(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
		(_instantiation ix51271z19564 0 1121 (_component XORCY)
			(_port
				 ((CI) (nx51271z2))
				 ((LI) (nx52268z3))
				 ((O) (nx51271z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix51271z27162 0 1117 (_component VCC)
			(_port
				 ((P) (nx51271z2)))
			(_use (_entity unisim VCC)
				(_port
				((P) (P)))))
		(_instantiation ix52268z1318 0 1118 (_component LUT1_L)
			(_port
				 ((I0) (q(0)))
				 ((LO) (nx52268z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix52268z19564 0 1126 (_component XORCY)
			(_port
				 ((CI) (nx52268z2))
				 ((LI) (nx53265z3))
				 ((O) (nx52268z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix52268z4669 0 1107 (_component GND)
			(_port
				 ((G) (nx52268z5)))
			(_use (_entity unisim GND)
				(_port
				((G) (G)))))
		(_instantiation ix52268z63341 0 1122 (_component MUXCY_L)
			(_port
				 ((CI) (nx51271z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx52268z2))
				 ((S) (nx52268z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix53265z1318 0 1123 (_component LUT1_L)
			(_port
				 ((I0) (q(1)))
				 ((LO) (nx53265z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix53265z19564 0 1131 (_component XORCY)
			(_port
				 ((CI) (nx53265z2))
				 ((LI) (nx54262z3))
				 ((O) (nx53265z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix53265z63341 0 1127 (_component MUXCY_L)
			(_port
				 ((CI) (nx52268z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx53265z2))
				 ((S) (nx53265z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix54262z1318 0 1128 (_component LUT1_L)
			(_port
				 ((I0) (q(2)))
				 ((LO) (nx54262z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix54262z19564 0 1136 (_component XORCY)
			(_port
				 ((CI) (nx54262z2))
				 ((LI) (nx55259z3))
				 ((O) (nx54262z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix54262z63341 0 1132 (_component MUXCY_L)
			(_port
				 ((CI) (nx53265z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx54262z2))
				 ((S) (nx54262z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix55259z1318 0 1133 (_component LUT1_L)
			(_port
				 ((I0) (q(3)))
				 ((LO) (nx55259z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix55259z19564 0 1141 (_component XORCY)
			(_port
				 ((CI) (nx55259z2))
				 ((LI) (nx56256z3))
				 ((O) (nx55259z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix55259z63341 0 1137 (_component MUXCY_L)
			(_port
				 ((CI) (nx54262z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx55259z2))
				 ((S) (nx55259z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix56256z1318 0 1138 (_component LUT1_L)
			(_port
				 ((I0) (q(4)))
				 ((LO) (nx56256z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix56256z19564 0 1146 (_component XORCY)
			(_port
				 ((CI) (nx56256z2))
				 ((LI) (nx57253z3))
				 ((O) (nx56256z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix56256z63341 0 1142 (_component MUXCY_L)
			(_port
				 ((CI) (nx55259z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx56256z2))
				 ((S) (nx56256z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix57253z1318 0 1143 (_component LUT1_L)
			(_port
				 ((I0) (q(5)))
				 ((LO) (nx57253z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix57253z19564 0 1151 (_component XORCY)
			(_port
				 ((CI) (nx57253z2))
				 ((LI) (nx58250z3))
				 ((O) (nx57253z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix57253z63341 0 1147 (_component MUXCY_L)
			(_port
				 ((CI) (nx56256z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx57253z2))
				 ((S) (nx57253z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix58250z1318 0 1148 (_component LUT1_L)
			(_port
				 ((I0) (q(6)))
				 ((LO) (nx58250z3)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix58250z19564 0 1156 (_component XORCY)
			(_port
				 ((CI) (nx58250z2))
				 ((LI) (nx59247z4))
				 ((O) (nx58250z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix58250z63341 0 1152 (_component MUXCY_L)
			(_port
				 ((CI) (nx57253z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx58250z2))
				 ((S) (nx58250z3)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation ix59247z1317 0 1158 (_component LUT1_L)
			(_port
				 ((I0) (q(8)))
				 ((LO) (nx59247z2)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix59247z1319 0 1153 (_component LUT1_L)
			(_port
				 ((I0) (q(7)))
				 ((LO) (nx59247z4)))
			(_use (_entity unisim LUT1_L)
				(_generic
				((INIT) (_string \X"2"\)))
				(_port
				((I0) (I0))
				((LO) (LO)))))
		(_instantiation ix59247z19564 0 1161 (_component XORCY)
			(_port
				 ((CI) (nx59247z3))
				 ((LI) (nx59247z2))
				 ((O) (nx59247z1)))
			(_use (_entity unisim XORCY)
				(_port
				((CI) (CI))
				((LI) (LI))
				((O) (O)))))
		(_instantiation ix59247z63342 0 1157 (_component MUXCY_L)
			(_port
				 ((CI) (nx58250z2))
				 ((DI) (nx52268z5))
				 ((LO) (nx59247z3))
				 ((S) (nx59247z4)))
			(_use (_entity unisim MUXCY_L)
				(_port
				((CI) (CI))
				((DI) (DI))
				((LO) (LO))
				((S) (S)))))
		(_instantiation reg_q_0_ 0 1116 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx51271z1))
				 ((Q) (q(0)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_1_ 0 1115 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx52268z1))
				 ((Q) (q(1)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_2_ 0 1114 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx53265z1))
				 ((Q) (q(2)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_3_ 0 1113 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx54262z1))
				 ((Q) (q(3)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_4_ 0 1112 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx55259z1))
				 ((Q) (q(4)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_5_ 0 1111 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx56256z1))
				 ((Q) (q(5)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_6_ 0 1110 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx57253z1))
				 ((Q) (q(6)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_7_ 0 1109 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx58250z1))
				 ((Q) (q(7)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R)))))
		(_instantiation reg_q_8_ 0 1108 (_component FDRE)
			(_port
				 ((C) (clock))
				 ((CE) (clk_en))
				 ((D) (nx59247z1))
				 ((Q) (q(8)))
				 ((R) (nx51271z4)))
			(_use (_entity unisim FDRE)
				(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((Q) (Q))
				((R) (R))))))
(_unit EDIF 1.0.4.38 (ram_dq_8_0 0 7 (ram_dq_8_0 0 7))
	(_version v35)
	(_time 1152633719597 1 1)
	(_source(\./../synthesis/secd_fep_trenz.edf\))
	(_use (std(standard)) (ieee(std_logic_1164)))
	(_entity (_time 1152633719597) (_use))
	(_object
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
			(_type (_internal ~std_logic_vector{13~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13) (i 0))))))
			(_port (_internal  address ~std_logic_vector{13~downto~0}~ 0 2829 (_entity (_in))))
			(_type (_internal ~std_logic_vector{7~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 0))))))
			(_port (_internal  data ~std_logic_vector{7~downto~0}~ 0 2828 (_entity (_in))))
			(_port (_internal  q ~std_logic_vector{7~downto~0}~ 0 2838 (_entity (_out))))
			(_port (_internal  inclock ~extieee.std_logic_1164.std_logic 0 2831 (_entity (_in ))))
			(_port (_internal  inclock2 ~extieee.std_logic_1164.std_logic 0 2832 (_entity (_in ))))
			(_port (_internal  outclock ~extieee.std_logic_1164.std_logic 0 2833 (_entity (_in ))))
			(_port (_internal  outclock2 ~extieee.std_logic_1164.std_logic 0 2834 (_entity (_in ))))
			(_port (_internal  outenable ~extieee.std_logic_1164.std_logic 0 2835 (_entity (_in ))))
			(_port (_internal  outreset ~extieee.std_logic_1164.std_logic 0 2837 (_entity (_in ))))
			(_port (_internal  syncenable ~extieee.std_logic_1164.std_logic 0 2836 (_entity (_in ))))
			(_port (_internal  we ~extieee.std_logic_1164.std_logic 0 2830 (_entity (_in ))))
			(_signal (_internal  nx1041z1 ~extieee.std_logic_1164.std_logic 0 3116 (_architecture (_uni ))))
			(_signal (_internal  nx1041z10 ~extieee.std_logic_1164.std_logic 0 3000 (_architecture (_uni ))))
			(_signal (_internal  nx1041z11 ~extieee.std_logic_1164.std_logic 0 2989 (_architecture (_uni ))))
			(_signal (_internal  nx1041z12 ~extieee.std_logic_1164.std_logic 0 2978 (_architecture (_uni ))))
			(_signal (_internal  nx1041z13 ~extieee.std_logic_1164.std_logic 0 2967 (_architecture (_uni ))))
			(_signal (_internal  nx1041z14 ~extieee.std_logic_1164.std_logic 0 2956 (_architecture (_uni ))))
			(_signal (_internal  nx1041z15 ~extieee.std_logic_1164.std_logic 0 2945 (_architecture (_uni ))))
			(_signal (_internal  nx1041z16 ~extieee.std_logic_1164.std_logic 0 2934 (_architecture (_uni ))))
			(_signal (_internal  nx1041z17 ~extieee.std_logic_1164.std_logic 0 2923 (_architecture (_uni ))))
			(_signal (_internal  nx1041z18 ~extieee.std_logic_1164.std_logic 0 2912 (_architecture (_uni ))))
			(_signal (_internal  nx1041z19 ~extieee.std_logic_1164.std_logic 0 2901 (_architecture (_uni ))))
			(_signal (_internal  nx1041z2 ~extieee.std_logic_1164.std_logic 0 3055 (_architecture (_uni ))))
			(_signal (_internal  nx1041z20 ~extieee.std_logic_1164.std_logic 0 2869 (_architecture (_uni ))))
			(_signal (_internal  nx1041z3 ~extieee.std_logic_1164.std_logic 0 2858 (_architecture (_uni ))))
			(_signal (_internal  nx1041z4 ~extieee.std_logic_1164.std_logic 0 3077 (_architecture (_uni ))))
			(_signal (_internal  nx1041z5 ~extieee.std_logic_1164.std_logic 0 3066 (_architecture (_uni ))))
			(_signal (_internal  nx1041z6 ~extieee.std_logic_1164.std_logic 0 3044 (_architecture (_uni ))))
			(_signal (_internal  nx1041z7 ~extieee.std_logic_1164.std_logic 0 3033 (_architecture (_uni ))))
			(_signal (_internal  nx1041z8 ~extieee.std_logic_1164.std_logic 0 3022 (_architecture (_uni ))))
			(_signal (_internal  nx1041z9 ~extieee.std_logic_1164.std_logic 0 3011 (_architecture (_uni ))))
			(_signal (_internal  nx44z1 ~extieee.std_logic_1164.std_logic 0 3112 (_architecture (_uni ))))
			(_signal (_internal  nx44z2 ~extieee.std_logic_1164.std_logic 0 2873 (_architecture (_uni ))))
			(_signal (_internal  nx59598z1 ~extieee.std_logic_1164.std_logic 0 3088 (_architecture (_uni ))))
			(_signal (_internal  nx59598z2 ~extieee.std_logic_1164.std_logic 0 2897 (_architecture (_uni ))))
			(_signal (_internal  nx60595z1 ~extieee.std_logic_1164.std_logic 0 3092 (_architecture (_uni ))))
			(_signal (_internal  nx60595z2 ~extieee.std_logic_1164.std_logic 0 2893 (_architecture (_uni ))))
			(_signal (_internal  nx61592z1 ~extieee.std_logic_1164.std_logic 0 3096 (_architecture (_uni ))))
			(_signal (_internal  nx61592z2 ~extieee.std_logic_1164.std_logic 0 2889 (_architecture (_uni ))))
			(_signal (_internal  nx62589z1 ~extieee.std_logic_1164.std_logic 0 3100 (_architecture (_uni ))))
			(_signal (_internal  nx62589z2 ~extieee.std_logic_1164.std_logic 0 2885 (_architecture (_uni ))))
			(_signal (_internal  nx63586z1 ~extieee.std_logic_1164.std_logic 0 3104 (_architecture (_uni ))))
			(_signal (_internal  nx63586z2 ~extieee.std_logic_1164.std_logic 0 2881 (_architecture (_uni ))))
			(_signal (_internal  nx64583z1 ~extieee.std_logic_1164.std_logic 0 3108 (_architecture (_uni ))))
			(_signal (_internal  nx64583z2 ~extieee.std_logic_1164.std_logic 0 2877 (_architecture (_uni ))))
			(_type (_internal ~std_logic_vector{27~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 0))))))
			(_type (_internal ~std_logic_vector{15~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 0))))))
			(_type (_internal ~std_logic_vector{9~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 0))))))
			(_type (_internal ~std_logic_vector{22~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22) (i 0))))))
			(_type (_internal ~std_logic_vector{25~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25) (i 0))))))
			(_type (_internal ~std_logic_vector{8~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8) (i 0))))))
			(_type (_internal ~std_logic_vector{10~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 0))))))
			(_type (_internal ~std_logic_vector{4~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 0))))))
			(_type (_internal ~std_logic_vector{0~to~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 2))))))
			(_type (_internal ~std_logic_vector{2~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 0))))))
			(_type (_internal ~std_logic_vector{2~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 1))))))
			(_type (_internal ~std_logic_vector{1~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1) (i 0))))))
			(_type (_internal ~std_logic_vector{1~to~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 4))))))
			(_type (_internal ~std_logic_vector{15~downto~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 8))))))
			(_type (_internal ~std_logic_vector{2~to~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 2) (i 2))))))
			(_type (_internal ~std_logic_vector{7~to~7}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7) (i 7))))))
			(_type (_internal ~std_logic_vector{7~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 3))))))
			(_type (_internal ~std_logic_vector{111~to~111}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 111) (i 111))))))
			(_type (_internal ~std_logic_vector{4~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 1))))))
			(_type (_internal ~std_logic_vector{5~to~5}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 5) (i 5))))))
			(_type (_internal ~std_logic_vector{4~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 3))))))
			(_type (_internal ~std_logic_vector{3~to~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3) (i 3))))))
			(_type (_internal ~std_logic_vector{52~to~52}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 52) (i 52))))))
			(_type (_internal ~std_logic_vector{8~to~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 8) (i 8))))))
			(_type (_internal ~std_logic_vector{6~to~6}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6) (i 6))))))
			(_type (_internal ~std_logic_vector{4~to~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4) (i 4))))))
			(_type (_internal ~std_logic_vector{29~to~29}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 29) (i 29))))))
			(_type (_internal ~std_logic_vector{27~to~27}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 27) (i 27))))))
			(_type (_internal ~std_logic_vector{15~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 1))))))
			(_type (_internal ~std_logic_vector{59~to~59}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 59) (i 59))))))
			(_type (_internal ~std_logic_vector{31~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 0))))))
			(_type (_internal ~std_logic_vector{31~downto~9}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 9))))))
			(_type (_internal ~std_logic_vector{28~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28) (i 0))))))
			(_type (_internal ~std_logic_vector{27~downto~14}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 14))))))
			(_type (_internal ~std_logic_vector{11~downto~10}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11) (i 10))))))
			(_type (_internal ~std_logic_vector{9~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 0))))))
			(_type (_internal ~std_logic_vector{11~to~11}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 11) (i 11))))))
			(_type (_internal ~std_logic_vector{6~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 0))))))
			(_type (_internal ~std_logic_vector{20~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20) (i 0))))))
			(_type (_internal ~std_logic_vector{14~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14) (i 0))))))
			(_type (_internal ~std_logic_vector{22~to~22}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 22) (i 22))))))
			(_type (_internal ~std_logic_vector{6~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 4))))))
			(_type (_internal ~std_logic_vector{6~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 2))))))
			(_type (_internal ~std_logic_vector{10~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 4))))))
			(_type (_internal ~std_logic_vector{17~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17) (i 0))))))
			(_type (_internal ~std_logic_vector{35~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35) (i 0))))))
		(_process
			(line_1(_architecture -1 0 0 (_assignment (_alias((nx1041z19) (address(13)))))))
			(line_2(_architecture -1 0 0 (_assignment (_alias((nx1041z18) (address(12)))))))
			(line_3(_architecture -1 0 0 (_assignment (_alias((nx1041z17) (address(11)))))))
			(line_4(_architecture -1 0 0 (_assignment (_alias((nx1041z16) (address(10)))))))
			(line_5(_architecture -1 0 0 (_assignment (_alias((nx1041z15) (address(9)))))))
			(line_6(_architecture -1 0 0 (_assignment (_alias((nx1041z14) (address(8)))))))
			(line_7(_architecture -1 0 0 (_assignment (_alias((nx1041z13) (address(7)))))))
			(line_8(_architecture -1 0 0 (_assignment (_alias((nx1041z12) (address(6)))))))
			(line_9(_architecture -1 0 0 (_assignment (_alias((nx1041z11) (address(5)))))))
			(line_10(_architecture -1 0 0 (_assignment (_alias((nx1041z10) (address(4)))))))
			(line_11(_architecture -1 0 0 (_assignment (_alias((nx1041z9) (address(3)))))))
			(line_12(_architecture -1 0 0 (_assignment (_alias((nx1041z8) (address(2)))))))
			(line_13(_architecture -1 0 0 (_assignment (_alias((nx1041z7) (address(1)))))))
			(line_14(_architecture -1 0 0 (_assignment (_alias((nx1041z6) (address(0)))))))
			(line_15(_architecture -1 0 0 (_assignment (_alias((nx1041z20) (data(7)))))))
			(line_16(_architecture -1 0 0 (_assignment (_alias((nx44z2) (data(6)))))))
			(line_17(_architecture -1 0 0 (_assignment (_alias((nx64583z2) (data(5)))))))
			(line_18(_architecture -1 0 0 (_assignment (_alias((nx63586z2) (data(4)))))))
			(line_19(_architecture -1 0 0 (_assignment (_alias((nx62589z2) (data(3)))))))
			(line_20(_architecture -1 0 0 (_assignment (_alias((nx61592z2) (data(2)))))))
			(line_21(_architecture -1 0 0 (_assignment (_alias((nx60595z2) (data(1)))))))
			(line_22(_architecture -1 0 0 (_assignment (_alias((nx59598z2) (data(0)))))))
			(line_23(_architecture -1 0 0 (_assignment (_alias((nx1041z5) (inclock ))))))
			(line_24(_architecture -1 0 0 (_assignment (_alias((q(0)) (nx59598z1))))))
			(line_25(_architecture -1 0 0 (_assignment (_alias((q(1)) (nx60595z1))))))
			(line_26(_architecture -1 0 0 (_assignment (_alias((q(2)) (nx61592z1))))))
			(line_27(_architecture -1 0 0 (_assignment (_alias((q(3)) (nx62589z1))))))
			(line_28(_architecture -1 0 0 (_assignment (_alias((q(4)) (nx63586z1))))))
			(line_29(_architecture -1 0 0 (_assignment (_alias((q(5)) (nx64583z1))))))
			(line_30(_architecture -1 0 0 (_assignment (_alias((q(6)) (nx44z1))))))
			(line_31(_architecture -1 0 0 (_assignment (_alias((q(7)) (nx1041z1))))))
			(line_32(_architecture -1 0 0 (_assignment (_alias((nx1041z4) (syncenable ))))))
			(line_33(_architecture -1 0 0 (_assignment (_alias((nx1041z2) (we ))))))
		))
		(_component
			(RAMB16_S1
			(_object
			(_port (_internal  ADDR ~std_logic_vector{13~downto~0}~ 0 0 (_entity (_in))))
			(_port (_internal  DI ~std_logic_vector{0~to~0}~ 0 0 (_entity (_in))))
			(_port (_internal  DO ~std_logic_vector{0~to~0}~ 0 0 (_entity (_out))))
			(_port (_internal  CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  EN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  SSR ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  WE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))))
			(GND
			(_object
			(_port (_internal  G ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out )))))))
		(_instantiation ix1041z19253 0 2856 (_component RAMB16_S1)
			(_port
				 ((ADDR(0)) (address(0)))
				 ((ADDR(1)) (address(1)))
				 ((ADDR(2)) (address(2)))
				 ((ADDR(3)) (address(3)))
				 ((ADDR(4)) (address(4)))
				 ((ADDR(5)) (address(5)))
				 ((ADDR(6)) (address(6)))
				 ((ADDR(7)) (address(7)))
				 ((ADDR(8)) (address(8)))
				 ((ADDR(9)) (address(9)))
				 ((ADDR(10)) (address(10)))
				 ((ADDR(11)) (address(11)))
				 ((ADDR(12)) (address(12)))
				 ((ADDR(13)) (address(13)))
				 ((CLK) (inclock))
				 ((DI(0)) (data(7)))
				 ((DO(0)) (q(7)))
				 ((EN) (syncenable))
				 ((SSR) (nx1041z3))
				 ((WE) (we)))
			(_use (_entity unisim RAMB16_S1)
				(_generic
				((WRITE_MODE) (_string \"READ_FIRST"\)))
				(_port
				((ADDR) (ADDR))
				((DI) (DI))
				((DO) (DO))
				((CLK) (CLK))
				((EN) (EN))
				((SSR) (SSR))
				((WE) (WE)))))
		(_instantiation ix1041z4667 0 2841 (_component GND)
			(_port
				 ((G) (nx1041z3)))
			(_use (_entity unisim GND)
				(_port
				((G) (G)))))
		(_instantiation ix44z19253 0 2854 (_component RAMB16_S1)
			(_port
				 ((ADDR(0)) (address(0)))
				 ((ADDR(1)) (address(1)))
				 ((ADDR(2)) (address(2)))
				 ((ADDR(3)) (address(3)))
				 ((ADDR(4)) (address(4)))
				 ((ADDR(5)) (address(5)))
				 ((ADDR(6)) (address(6)))
				 ((ADDR(7)) (address(7)))
				 ((ADDR(8)) (address(8)))
				 ((ADDR(9)) (address(9)))
				 ((ADDR(10)) (address(10)))
				 ((ADDR(11)) (address(11)))
				 ((ADDR(12)) (address(12)))
				 ((ADDR(13)) (address(13)))
				 ((CLK) (inclock))
				 ((DI(0)) (data(6)))
				 ((DO(0)) (q(6)))
				 ((EN) (syncenable))
				 ((SSR) (nx1041z3))
				 ((WE) (we)))
			(_use (_entity unisim RAMB16_S1)
				(_generic
				((WRITE_MODE) (_string \"READ_FIRST"\)))
				(_port
				((ADDR) (ADDR))
				((DI) (DI))
				((DO) (DO))
				((CLK) (CLK))
				((EN) (EN))
				((SSR) (SSR))
				((WE) (WE)))))
		(_instantiation ix59598z19253 0 2842 (_component RAMB16_S1)
			(_port
				 ((ADDR(0)) (address(0)))
				 ((ADDR(1)) (address(1)))
				 ((ADDR(2)) (address(2)))
				 ((ADDR(3)) (address(3)))
				 ((ADDR(4)) (address(4)))
				 ((ADDR(5)) (address(5)))
				 ((ADDR(6)) (address(6)))
				 ((ADDR(7)) (address(7)))
				 ((ADDR(8)) (address(8)))
				 ((ADDR(9)) (address(9)))
				 ((ADDR(10)) (address(10)))
				 ((ADDR(11)) (address(11)))
				 ((ADDR(12)) (address(12)))
				 ((ADDR(13)) (address(13)))
				 ((CLK) (inclock))
				 ((DI(0)) (data(0)))
				 ((DO(0)) (q(0)))
				 ((EN) (syncenable))
				 ((SSR) (nx1041z3))
				 ((WE) (we)))
			(_use (_entity unisim RAMB16_S1)
				(_generic
				((WRITE_MODE) (_string \"READ_FIRST"\)))
				(_port
				((ADDR) (ADDR))
				((DI) (DI))
				((DO) (DO))
				((CLK) (CLK))
				((EN) (EN))
				((SSR) (SSR))
				((WE) (WE)))))
		(_instantiation ix60595z19253 0 2844 (_component RAMB16_S1)
			(_port
				 ((ADDR(0)) (address(0)))
				 ((ADDR(1)) (address(1)))
				 ((ADDR(2)) (address(2)))
				 ((ADDR(3)) (address(3)))
				 ((ADDR(4)) (address(4)))
				 ((ADDR(5)) (address(5)))
				 ((ADDR(6)) (address(6)))
				 ((ADDR(7)) (address(7)))
				 ((ADDR(8)) (address(8)))
				 ((ADDR(9)) (address(9)))
				 ((ADDR(10)) (address(10)))
				 ((ADDR(11)) (address(11)))
				 ((ADDR(12)) (address(12)))
				 ((ADDR(13)) (address(13)))
				 ((CLK) (inclock))
				 ((DI(0)) (data(1)))
				 ((DO(0)) (q(1)))
				 ((EN) (syncenable))
				 ((SSR) (nx1041z3))
				 ((WE) (we)))
			(_use (_entity unisim RAMB16_S1)
				(_generic
				((WRITE_MODE) (_string \"READ_FIRST"\)))
				(_port
				((ADDR) (ADDR))
				((DI) (DI))
				((DO) (DO))
				((CLK) (CLK))
				((EN) (EN))
				((SSR) (SSR))
				((WE) (WE)))))
		(_instantiation ix61592z19253 0 2846 (_component RAMB16_S1)
			(_port
				 ((ADDR(0)) (address(0)))
				 ((ADDR(1)) (address(1)))
				 ((ADDR(2)) (address(2)))
				 ((ADDR(3)) (address(3)))
				 ((ADDR(4)) (address(4)))
				 ((ADDR(5)) (address(5)))
				 ((ADDR(6)) (address(6)))
				 ((ADDR(7)) (address(7)))
				 ((ADDR(8)) (address(8)))
				 ((ADDR(9)) (address(9)))
				 ((ADDR(10)) (address(10)))
				 ((ADDR(11)) (address(11)))
				 ((ADDR(12)) (address(12)))
				 ((ADDR(13)) (address(13)))
				 ((CLK) (inclock))
				 ((DI(0)) (data(2)))
				 ((DO(0)) (q(2)))
				 ((EN) (syncenable))
				 ((SSR) (nx1041z3))
				 ((WE) (we)))
			(_use (_entity unisim RAMB16_S1)
				(_generic
				((WRITE_MODE) (_string \"READ_FIRST"\)))
				(_port
				((ADDR) (ADDR))
				((DI) (DI))
				((DO) (DO))
				((CLK) (CLK))
				((EN) (EN))
				((SSR) (SSR))
				((WE) (WE)))))
		(_instantiation ix62589z19253 0 2848 (_component RAMB16_S1)
			(_port
				 ((ADDR(0)) (address(0)))
				 ((ADDR(1)) (address(1)))
				 ((ADDR(2)) (address(2)))
				 ((ADDR(3)) (address(3)))
				 ((ADDR(4)) (address(4)))
				 ((ADDR(5)) (address(5)))
				 ((ADDR(6)) (address(6)))
				 ((ADDR(7)) (address(7)))
				 ((ADDR(8)) (address(8)))
				 ((ADDR(9)) (address(9)))
				 ((ADDR(10)) (address(10)))
				 ((ADDR(11)) (address(11)))
				 ((ADDR(12)) (address(12)))
				 ((ADDR(13)) (address(13)))
				 ((CLK) (inclock))
				 ((DI(0)) (data(3)))
				 ((DO(0)) (q(3)))
				 ((EN) (syncenable))
				 ((SSR) (nx1041z3))
				 ((WE) (we)))
			(_use (_entity unisim RAMB16_S1)
				(_generic
				((WRITE_MODE) (_string \"READ_FIRST"\)))
				(_port
				((ADDR) (ADDR))
				((DI) (DI))
				((DO) (DO))
				((CLK) (CLK))
				((EN) (EN))
				((SSR) (SSR))
				((WE) (WE)))))
		(_instantiation ix63586z19253 0 2850 (_component RAMB16_S1)
			(_port
				 ((ADDR(0)) (address(0)))
				 ((ADDR(1)) (address(1)))
				 ((ADDR(2)) (address(2)))
				 ((ADDR(3)) (address(3)))
				 ((ADDR(4)) (address(4)))
				 ((ADDR(5)) (address(5)))
				 ((ADDR(6)) (address(6)))
				 ((ADDR(7)) (address(7)))
				 ((ADDR(8)) (address(8)))
				 ((ADDR(9)) (address(9)))
				 ((ADDR(10)) (address(10)))
				 ((ADDR(11)) (address(11)))
				 ((ADDR(12)) (address(12)))
				 ((ADDR(13)) (address(13)))
				 ((CLK) (inclock))
				 ((DI(0)) (data(4)))
				 ((DO(0)) (q(4)))
				 ((EN) (syncenable))
				 ((SSR) (nx1041z3))
				 ((WE) (we)))
			(_use (_entity unisim RAMB16_S1)
				(_generic
				((WRITE_MODE) (_string \"READ_FIRST"\)))
				(_port
				((ADDR) (ADDR))
				((DI) (DI))
				((DO) (DO))
				((CLK) (CLK))
				((EN) (EN))
				((SSR) (SSR))
				((WE) (WE)))))
		(_instantiation ix64583z19253 0 2852 (_component RAMB16_S1)
			(_port
				 ((ADDR(0)) (address(0)))
				 ((ADDR(1)) (address(1)))
				 ((ADDR(2)) (address(2)))
				 ((ADDR(3)) (address(3)))
				 ((ADDR(4)) (address(4)))
				 ((ADDR(5)) (address(5)))
				 ((ADDR(6)) (address(6)))
				 ((ADDR(7)) (address(7)))
				 ((ADDR(8)) (address(8)))
				 ((ADDR(9)) (address(9)))
				 ((ADDR(10)) (address(10)))
				 ((ADDR(11)) (address(11)))
				 ((ADDR(12)) (address(12)))
				 ((ADDR(13)) (address(13)))
				 ((CLK) (inclock))
				 ((DI(0)) (data(5)))
				 ((DO(0)) (q(5)))
				 ((EN) (syncenable))
				 ((SSR) (nx1041z3))
				 ((WE) (we)))
			(_use (_entity unisim RAMB16_S1)
				(_generic
				((WRITE_MODE) (_string \"READ_FIRST"\)))
				(_port
				((ADDR) (ADDR))
				((DI) (DI))
				((DO) (DO))
				((CLK) (CLK))
				((EN) (EN))
				((SSR) (SSR))
				((WE) (WE))))))
(_unit EDIF 1.0.4.38 (ram_dq_8_1 0 7 (ram_dq_8_1 0 7))
	(_version v35)
	(_time 1152633719597 1 1)
	(_source(\./../synthesis/secd_fep_trenz.edf\))
	(_use (std(standard)) (ieee(std_logic_1164)))
	(_entity (_time 1152633719597) (_use))
	(_object
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
			(_type (_internal ~std_logic_vector{10~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 0))))))
			(_port (_internal  address ~std_logic_vector{10~downto~0}~ 0 3128 (_entity (_in))))
			(_type (_internal ~std_logic_vector{7~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 0))))))
			(_port (_internal  data ~std_logic_vector{7~downto~0}~ 0 3127 (_entity (_in))))
			(_port (_internal  q ~std_logic_vector{7~downto~0}~ 0 3137 (_entity (_out))))
			(_port (_internal  inclock ~extieee.std_logic_1164.std_logic 0 3130 (_entity (_in ))))
			(_port (_internal  inclock2 ~extieee.std_logic_1164.std_logic 0 3131 (_entity (_in ))))
			(_port (_internal  outclock ~extieee.std_logic_1164.std_logic 0 3132 (_entity (_in ))))
			(_port (_internal  outclock2 ~extieee.std_logic_1164.std_logic 0 3133 (_entity (_in ))))
			(_port (_internal  outenable ~extieee.std_logic_1164.std_logic 0 3134 (_entity (_in ))))
			(_port (_internal  outreset ~extieee.std_logic_1164.std_logic 0 3136 (_entity (_in ))))
			(_port (_internal  syncenable ~extieee.std_logic_1164.std_logic 0 3135 (_entity (_in ))))
			(_port (_internal  we ~extieee.std_logic_1164.std_logic 0 3129 (_entity (_in ))))
			(_signal (_internal  nx1041z1 ~extieee.std_logic_1164.std_logic 0 3336 (_architecture (_uni ))))
			(_signal (_internal  nx1041z10 ~extieee.std_logic_1164.std_logic 0 3276 (_architecture (_uni ))))
			(_signal (_internal  nx1041z11 ~extieee.std_logic_1164.std_logic 0 3272 (_architecture (_uni ))))
			(_signal (_internal  nx1041z12 ~extieee.std_logic_1164.std_logic 0 3268 (_architecture (_uni ))))
			(_signal (_internal  nx1041z13 ~extieee.std_logic_1164.std_logic 0 3264 (_architecture (_uni ))))
			(_signal (_internal  nx1041z14 ~extieee.std_logic_1164.std_logic 0 3260 (_architecture (_uni ))))
			(_signal (_internal  nx1041z15 ~extieee.std_logic_1164.std_logic 0 3256 (_architecture (_uni ))))
			(_signal (_internal  nx1041z16 ~extieee.std_logic_1164.std_logic 0 3252 (_architecture (_uni ))))
			(_signal (_internal  nx1041z17 ~extieee.std_logic_1164.std_logic 0 3248 (_architecture (_uni ))))
			(_signal (_internal  nx1041z18 ~extieee.std_logic_1164.std_logic 0 3244 (_architecture (_uni ))))
			(_signal (_internal  nx1041z19 ~extieee.std_logic_1164.std_logic 0 3240 (_architecture (_uni ))))
			(_signal (_internal  nx1041z2 ~extieee.std_logic_1164.std_logic 0 3296 (_architecture (_uni ))))
			(_signal (_internal  nx1041z20 ~extieee.std_logic_1164.std_logic 0 3236 (_architecture (_uni ))))
			(_signal (_internal  nx1041z21 ~extieee.std_logic_1164.std_logic 0 3232 (_architecture (_uni ))))
			(_signal (_internal  nx1041z22 ~extieee.std_logic_1164.std_logic 0 3228 (_architecture (_uni ))))
			(_signal (_internal  nx1041z23 ~extieee.std_logic_1164.std_logic 0 3224 (_architecture (_uni ))))
			(_signal (_internal  nx1041z24 ~extieee.std_logic_1164.std_logic 0 3220 (_architecture (_uni ))))
			(_signal (_internal  nx1041z3 ~extieee.std_logic_1164.std_logic 0 3215 (_architecture (_uni ))))
			(_signal (_internal  nx1041z4 ~extieee.std_logic_1164.std_logic 0 3304 (_architecture (_uni ))))
			(_signal (_internal  nx1041z5 ~extieee.std_logic_1164.std_logic 0 3300 (_architecture (_uni ))))
			(_signal (_internal  nx1041z6 ~extieee.std_logic_1164.std_logic 0 3292 (_architecture (_uni ))))
			(_signal (_internal  nx1041z7 ~extieee.std_logic_1164.std_logic 0 3288 (_architecture (_uni ))))
			(_signal (_internal  nx1041z8 ~extieee.std_logic_1164.std_logic 0 3284 (_architecture (_uni ))))
			(_signal (_internal  nx1041z9 ~extieee.std_logic_1164.std_logic 0 3280 (_architecture (_uni ))))
			(_signal (_internal  nx44z1 ~extieee.std_logic_1164.std_logic 0 3332 (_architecture (_uni ))))
			(_signal (_internal  nx59598z1 ~extieee.std_logic_1164.std_logic 0 3308 (_architecture (_uni ))))
			(_signal (_internal  nx60595z1 ~extieee.std_logic_1164.std_logic 0 3312 (_architecture (_uni ))))
			(_signal (_internal  nx61592z1 ~extieee.std_logic_1164.std_logic 0 3316 (_architecture (_uni ))))
			(_signal (_internal  nx62589z1 ~extieee.std_logic_1164.std_logic 0 3320 (_architecture (_uni ))))
			(_signal (_internal  nx63586z1 ~extieee.std_logic_1164.std_logic 0 3324 (_architecture (_uni ))))
			(_signal (_internal  nx64583z1 ~extieee.std_logic_1164.std_logic 0 3328 (_architecture (_uni ))))
			(_type (_internal ~std_logic_vector{27~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 0))))))
			(_type (_internal ~std_logic_vector{15~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 0))))))
			(_type (_internal ~std_logic_vector{9~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 0))))))
			(_type (_internal ~std_logic_vector{22~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22) (i 0))))))
			(_type (_internal ~std_logic_vector{25~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25) (i 0))))))
			(_type (_internal ~std_logic_vector{8~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8) (i 0))))))
			(_type (_internal ~std_logic_vector{13~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13) (i 0))))))
			(_type (_internal ~std_logic_vector{4~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 0))))))
			(_type (_internal ~std_logic_vector{0~to~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0) (i 0))))))
			(_type (_internal ~std_logic_vector{3~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3) (i 2))))))
			(_type (_internal ~std_logic_vector{2~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 0))))))
			(_type (_internal ~std_logic_vector{2~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2) (i 1))))))
			(_type (_internal ~std_logic_vector{1~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1) (i 0))))))
			(_type (_internal ~std_logic_vector{1~to~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 4))))))
			(_type (_internal ~std_logic_vector{15~downto~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 8))))))
			(_type (_internal ~std_logic_vector{2~to~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 2) (i 2))))))
			(_type (_internal ~std_logic_vector{7~to~7}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7) (i 7))))))
			(_type (_internal ~std_logic_vector{7~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7) (i 3))))))
			(_type (_internal ~std_logic_vector{111~to~111}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 111) (i 111))))))
			(_type (_internal ~std_logic_vector{4~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 1))))))
			(_type (_internal ~std_logic_vector{5~to~5}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 5) (i 5))))))
			(_type (_internal ~std_logic_vector{4~downto~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4) (i 3))))))
			(_type (_internal ~std_logic_vector{3~to~3}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3) (i 3))))))
			(_type (_internal ~std_logic_vector{52~to~52}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 52) (i 52))))))
			(_type (_internal ~std_logic_vector{8~to~8}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 8) (i 8))))))
			(_type (_internal ~std_logic_vector{6~to~6}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6) (i 6))))))
			(_type (_internal ~std_logic_vector{4~to~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4) (i 4))))))
			(_type (_internal ~std_logic_vector{29~to~29}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 29) (i 29))))))
			(_type (_internal ~std_logic_vector{27~to~27}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 27) (i 27))))))
			(_type (_internal ~std_logic_vector{15~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15) (i 1))))))
			(_type (_internal ~std_logic_vector{59~to~59}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 59) (i 59))))))
			(_type (_internal ~std_logic_vector{31~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 0))))))
			(_type (_internal ~std_logic_vector{31~downto~9}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31) (i 9))))))
			(_type (_internal ~std_logic_vector{28~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28) (i 0))))))
			(_type (_internal ~std_logic_vector{27~downto~14}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27) (i 14))))))
			(_type (_internal ~std_logic_vector{11~downto~10}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11) (i 10))))))
			(_type (_internal ~std_logic_vector{9~downto~1}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9) (i 1))))))
			(_type (_internal ~std_logic_vector{5~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5) (i 0))))))
			(_type (_internal ~std_logic_vector{11~to~11}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 11) (i 11))))))
			(_type (_internal ~std_logic_vector{6~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 0))))))
			(_type (_internal ~std_logic_vector{20~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20) (i 0))))))
			(_type (_internal ~std_logic_vector{14~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14) (i 0))))))
			(_type (_internal ~std_logic_vector{22~to~22}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_to (i 22) (i 22))))))
			(_type (_internal ~std_logic_vector{6~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 4))))))
			(_type (_internal ~std_logic_vector{6~downto~2}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6) (i 2))))))
			(_type (_internal ~std_logic_vector{10~downto~4}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10) (i 4))))))
			(_type (_internal ~std_logic_vector{17~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17) (i 0))))))
			(_type (_internal ~std_logic_vector{35~downto~0}~ 0 0 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35) (i 0))))))
		(_process
			(line_1(_architecture -1 0 0 (_assignment (_alias((nx1041z16) (address(10)))))))
			(line_2(_architecture -1 0 0 (_assignment (_alias((nx1041z15) (address(9)))))))
			(line_3(_architecture -1 0 0 (_assignment (_alias((nx1041z14) (address(8)))))))
			(line_4(_architecture -1 0 0 (_assignment (_alias((nx1041z13) (address(7)))))))
			(line_5(_architecture -1 0 0 (_assignment (_alias((nx1041z12) (address(6)))))))
			(line_6(_architecture -1 0 0 (_assignment (_alias((nx1041z11) (address(5)))))))
			(line_7(_architecture -1 0 0 (_assignment (_alias((nx1041z10) (address(4)))))))
			(line_8(_architecture -1 0 0 (_assignment (_alias((nx1041z9) (address(3)))))))
			(line_9(_architecture -1 0 0 (_assignment (_alias((nx1041z8) (address(2)))))))
			(line_10(_architecture -1 0 0 (_assignment (_alias((nx1041z7) (address(1)))))))
			(line_11(_architecture -1 0 0 (_assignment (_alias((nx1041z6) (address(0)))))))
			(line_12(_architecture -1 0 0 (_assignment (_alias((nx1041z24) (data(7)))))))
			(line_13(_architecture -1 0 0 (_assignment (_alias((nx1041z23) (data(6)))))))
			(line_14(_architecture -1 0 0 (_assignment (_alias((nx1041z22) (data(5)))))))
			(line_15(_architecture -1 0 0 (_assignment (_alias((nx1041z21) (data(4)))))))
			(line_16(_architecture -1 0 0 (_assignment (_alias((nx1041z20) (data(3)))))))
			(line_17(_architecture -1 0 0 (_assignment (_alias((nx1041z19) (data(2)))))))
			(line_18(_architecture -1 0 0 (_assignment (_alias((nx1041z18) (data(1)))))))
			(line_19(_architecture -1 0 0 (_assignment (_alias((nx1041z17) (data(0)))))))
			(line_20(_architecture -1 0 0 (_assignment (_alias((nx1041z5) (inclock ))))))
			(line_21(_architecture -1 0 0 (_assignment (_alias((q(0)) (nx59598z1))))))
			(line_22(_architecture -1 0 0 (_assignment (_alias((q(1)) (nx60595z1))))))
			(line_23(_architecture -1 0 0 (_assignment (_alias((q(2)) (nx61592z1))))))
			(line_24(_architecture -1 0 0 (_assignment (_alias((q(3)) (nx62589z1))))))
			(line_25(_architecture -1 0 0 (_assignment (_alias((q(4)) (nx63586z1))))))
			(line_26(_architecture -1 0 0 (_assignment (_alias((q(5)) (nx64583z1))))))
			(line_27(_architecture -1 0 0 (_assignment (_alias((q(6)) (nx44z1))))))
			(line_28(_architecture -1 0 0 (_assignment (_alias((q(7)) (nx1041z1))))))
			(line_29(_architecture -1 0 0 (_assignment (_alias((nx1041z4) (syncenable ))))))
			(line_30(_architecture -1 0 0 (_assignment (_alias((nx1041z2) (we ))))))
		))
		(_component
			(RAMB16_S9
			(_object
			(_port (_internal  ADDR ~std_logic_vector{10~downto~0}~ 0 0 (_entity (_in))))
			(_port (_internal  DI ~std_logic_vector{7~downto~0}~ 0 0 (_entity (_in))))
			(_port (_internal  DIP ~std_logic_vector{0~to~0}~ 0 0 (_entity (_in))))
			(_port (_internal  DO ~std_logic_vector{7~downto~0}~ 0 0 (_entity (_out))))
			(_port (_internal  DOP ~std_logic_vector{0~to~0}~ 0 0 (_entity (_out))))
			(_port (_internal  CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  EN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  SSR ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
			(_port (_internal  WE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))))
			(GND
			(_object
			(_port (_internal  G ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out )))))))
		(_instantiation ix1041z19261 0 3141 (_component RAMB16_S9)
			(_port
				 ((ADDR(0)) (address(0)))
				 ((ADDR(1)) (address(1)))
				 ((ADDR(2)) (address(2)))
				 ((ADDR(3)) (address(3)))
				 ((ADDR(4)) (address(4)))
				 ((ADDR(5)) (address(5)))
				 ((ADDR(6)) (address(6)))
				 ((ADDR(7)) (address(7)))
				 ((ADDR(8)) (address(8)))
				 ((ADDR(9)) (address(9)))
				 ((ADDR(10)) (address(10)))
				 ((CLK) (inclock))
				 ((DI(0)) (data(0)))
				 ((DI(1)) (data(1)))
				 ((DI(2)) (data(2)))
				 ((DI(3)) (data(3)))
				 ((DI(4)) (data(4)))
				 ((DI(5)) (data(5)))
				 ((DI(6)) (data(6)))
				 ((DI(7)) (data(7)))
				 ((DIP(0)) (nx1041z3))
				 ((DO(0)) (q(0)))
				 ((DO(1)) (q(1)))
				 ((DO(2)) (q(2)))
				 ((DO(3)) (q(3)))
				 ((DO(4)) (q(4)))
				 ((DO(5)) (q(5)))
				 ((DO(6)) (q(6)))
				 ((DO(7)) (q(7)))
				 ((EN) (syncenable))
				 ((SSR) (nx1041z3))
				 ((WE) (we)))
			(_use (_entity unisim RAMB16_S9)
				(_generic
				((INIT_00) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_01) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_02) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_03) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_04) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_05) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_06) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_07) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_08) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_09) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0A) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0B) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0C) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0D) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0E) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_0F) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_10) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_11) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_12) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_13) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_14) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_15) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_16) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_17) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_18) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_19) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1A) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1B) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1C) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1D) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1E) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_1F) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_20) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_21) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_22) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_23) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_24) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_25) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_26) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_27) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_28) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_29) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2A) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2B) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2C) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2D) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2E) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_2F) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_30) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_31) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_32) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_33) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_34) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_35) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_36) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_37) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_38) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_39) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3A) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3B) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3C) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3D) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3E) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INIT_3F) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_00) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_01) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_02) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_03) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_04) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_05) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_06) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((INITP_07) (_string \X"0000000000000000000000000000000000000000000000000000000000000000"\))
				((WRITE_MODE) (_string \"READ_FIRST"\)))
				(_port
				((ADDR) (ADDR))
				((DI) (DI))
				((DIP) (DIP))
				((DO) (DO))
				((DOP) (DOP))
				((CLK) (CLK))
				((EN) (EN))
				((SSR) (SSR))
				((WE) (WE)))))
		(_instantiation ix1041z4667 0 3140 (_component GND)
			(_port
				 ((G) (nx1041z3)))
			(_use (_entity unisim GND)
				(_port
				((G) (G))))))
