# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 15:58:23  Mai 10, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		usb_sniffer_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY top_de0nano
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:58:23  MAI 10, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name VERILOG_FILE ../cores/usb_device/src_v/usbf_sie_tx.v
set_global_assignment -name VERILOG_FILE ../cores/usb_device/src_v/usbf_sie_rx.v
set_global_assignment -name VERILOG_FILE ../cores/usb_device/src_v/usbf_sie_ep.v
set_global_assignment -name VERILOG_FILE ../cores/usb_device/src_v/usbf_fifo.v
set_global_assignment -name VERILOG_FILE ../cores/usb_device/src_v/usbf_device_defs.v
set_global_assignment -name VERILOG_FILE ../cores/usb_device/src_v/usbf_device_core.v
set_global_assignment -name VERILOG_FILE ../cores/usb_device/src_v/usbf_device.v
set_global_assignment -name VERILOG_FILE ../cores/usb_device/src_v/usbf_defs.v
set_global_assignment -name VERILOG_FILE ../cores/usb_device/src_v/usbf_crc16.v
set_global_assignment -name VERILOG_FILE ../cores/usb_sniffer/rtl/usb_sniffer_regs_defs.v
set_global_assignment -name VERILOG_FILE ../cores/usb_sniffer/rtl/usb_sniffer_regs.v
set_global_assignment -name VERILOG_FILE ../cores/usb_sniffer/rtl/usb_sniffer.v
set_global_assignment -name VERILOG_FILE ../cores/ulpi_wrapper/rtl/ulpi_wrapper.v
set_global_assignment -name VERILOG_FILE ../cores/altera_jtag_bridge/rtl/altera_jtag_if.v
set_global_assignment -name VERILOG_FILE ../cores/altera_jtag_bridge/rtl/altera_jtag_fifo.v
set_global_assignment -name VERILOG_FILE ../fpga/clkgen_pll.v
set_global_assignment -name VERILOG_FILE ../fpga/ram_wb.v
set_global_assignment -name VERILOG_FILE ../fpga/top_core.v
set_global_assignment -name VERILOG_FILE ../fpga/top_de0nano.v
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE FASTEST
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name QIP_FILE ram_wb.qip
set_global_assignment -name QIP_FILE IOBUF.qip
set_global_assignment -name QIP_FILE OBUF.qip
set_global_assignment -name QIP_FILE clkgen_pll.qip