Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: read_pin.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "read_pin.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "read_pin"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : read_pin
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\ayroz\Desktop\team\read_pin\read_pin.vhd" into library work
Parsing entity <read_pin>.
Parsing architecture <behavioral> of entity <read_pin>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <read_pin> (architecture <behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\ayroz\Desktop\team\read_pin\read_pin.vhd" Line 45: aux_btn1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\ayroz\Desktop\team\read_pin\read_pin.vhd" Line 47: timer_3_seconds should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\ayroz\Desktop\team\read_pin\read_pin.vhd" Line 48: aux_btn1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\ayroz\Desktop\team\read_pin\read_pin.vhd" Line 49: switches should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\ayroz\Desktop\team\read_pin\read_pin.vhd" Line 62: aux_btn1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\ayroz\Desktop\team\read_pin\read_pin.vhd" Line 70: timer_3_seconds should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\ayroz\Desktop\team\read_pin\read_pin.vhd" Line 71: timer_3_seconds should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <read_pin>.
    Related source file is "C:\Users\ayroz\Desktop\team\read_pin\read_pin.vhd".
WARNING:Xst:647 - Input <push_btns<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_11_OUT<7:0>> created at line 71.
WARNING:Xst:737 - Found 1-bit latch for signal <blinking>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <timer_3_seconds<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <timer_3_seconds<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <timer_3_seconds<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <timer_3_seconds<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <timer_3_seconds<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <timer_3_seconds<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <timer_3_seconds<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <timer_3_seconds<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aux_btn1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aux_btn1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <show_pin>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator equal for signal <switches[7]_password[7]_equal_5_o> created at line 49
    Found 8-bit comparator greater for signal <GND_6_o_timer_3_seconds[7]_LessThan_10_o> created at line 70
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 Latch(s).
	inferred   2 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <read_pin> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit subtractor                                      : 1
# Latches                                              : 13
 1-bit latch                                           : 13
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 20

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit subtractor                                      : 1
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <read_pin> ...
WARNING:Xst:1293 - FF/Latch <timer_3_seconds_6> has a constant value of 0 in block <read_pin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <timer_3_seconds_7> has a constant value of 0 in block <read_pin>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block read_pin, actual ratio is 0.
Latch LED0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : read_pin.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 18
#      INV                         : 2
#      LUT2                        : 2
#      LUT3                        : 3
#      LUT6                        : 11
# FlipFlops/Latches                : 12
#      LD                          : 2
#      LDC                         : 6
#      LDCE                        : 3
#      LDPE                        : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 22
#      IBUF                        : 18
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               8  out of  18224     0%  
 Number of Slice LUTs:                   18  out of   9112     0%  
    Number used as Logic:                18  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     18
   Number with an unused Flip Flop:      10  out of     18    55%  
   Number with an unused LUT:             0  out of     18     0%  
   Number of fully used LUT-FF pairs:     8  out of     18    44%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  22  out of    232     9%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------+---------------------------+-------+
Clock Signal                                                                    | Clock buffer(FF name)     | Load  |
--------------------------------------------------------------------------------+---------------------------+-------+
n_rst                                                                           | IBUF+BUFG                 | 2     |
timer_3_seconds[7]_GND_6_o_equal_3_o(timer_3_seconds[7]_GND_6_o_equal_3_o<7>1:O)| NONE(*)(blinking)         | 4     |
GND_6_o_aux_btn1[1]_MUX_51_o(Mmux_GND_6_o_aux_btn1[1]_MUX_51_o1:O)              | NONE(*)(timer_3_seconds_5)| 6     |
--------------------------------------------------------------------------------+---------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.429ns (Maximum Frequency: 411.624MHz)
   Minimum input arrival time before clock: 5.593ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'GND_6_o_aux_btn1[1]_MUX_51_o'
  Clock period: 2.429ns (frequency: 411.624MHz)
  Total number of paths / destination ports: 36 / 6
-------------------------------------------------------------------------
Delay:               2.429ns (Levels of Logic = 2)
  Source:            timer_3_seconds_1 (LATCH)
  Destination:       timer_3_seconds_5 (LATCH)
  Source Clock:      GND_6_o_aux_btn1[1]_MUX_51_o falling
  Destination Clock: GND_6_o_aux_btn1[1]_MUX_51_o falling

  Data Path: timer_3_seconds_1 to timer_3_seconds_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              8   0.498   0.907  timer_3_seconds_1 (timer_3_seconds_1)
     LUT2:I0->O            1   0.203   0.580  Mmux_timer_3_seconds[7]_timer_3_seconds[7]_MUX_58_o1_SW0 (N2)
     LUT6:I5->O            1   0.205   0.000  Mmux_timer_3_seconds[7]_timer_3_seconds[7]_MUX_58_o1 (timer_3_seconds[7]_timer_3_seconds[7]_MUX_58_o)
     LDC:D                     0.037          timer_3_seconds_5
    ----------------------------------------
    Total                      2.429ns (0.943ns logic, 1.486ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'n_rst'
  Clock period: 1.218ns (frequency: 821.321MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.218ns (Levels of Logic = 0)
  Source:            aux_btn1_0 (LATCH)
  Destination:       aux_btn1_1 (LATCH)
  Source Clock:      n_rst falling
  Destination Clock: n_rst falling

  Data Path: aux_btn1_0 to aux_btn1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.498   0.683  aux_btn1_0 (aux_btn1_0)
     LD:D                      0.037          aux_btn1_1
    ----------------------------------------
    Total                      1.218ns (0.535ns logic, 0.683ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'n_rst'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.838ns (Levels of Logic = 1)
  Source:            push_btns<1> (PAD)
  Destination:       aux_btn1_0 (LATCH)
  Destination Clock: n_rst falling

  Data Path: push_btns<1> to aux_btn1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  push_btns_1_IBUF (push_btns_1_IBUF)
     LD:D                      0.037          aux_btn1_0
    ----------------------------------------
    Total                      1.838ns (1.259ns logic, 0.579ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'timer_3_seconds[7]_GND_6_o_equal_3_o'
  Total number of paths / destination ports: 68 / 8
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 4)
  Source:            password<1> (PAD)
  Destination:       LED0 (LATCH)
  Destination Clock: timer_3_seconds[7]_GND_6_o_equal_3_o falling

  Data Path: password<1> to LED0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  password_1_IBUF (password_1_IBUF)
     LUT6:I0->O            1   0.203   0.944  switches[7]_password[7]_equal_5_o81 (switches[7]_password[7]_equal_5_o8)
     LUT6:I0->O            3   0.203   0.879  switches[7]_password[7]_equal_5_o83 (switches[7]_password[7]_equal_5_o)
     LUT3:I0->O            2   0.205   0.000  Mmux_LED0_switches[7]_MUX_43_o11 (LED0_switches[7]_MUX_43_o)
     LDCE:D                    0.037          LED0
    ----------------------------------------
    Total                      4.637ns (1.870ns logic, 2.767ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_6_o_aux_btn1[1]_MUX_51_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              5.593ns (Levels of Logic = 5)
  Source:            password<1> (PAD)
  Destination:       timer_3_seconds_5 (LATCH)
  Destination Clock: GND_6_o_aux_btn1[1]_MUX_51_o falling

  Data Path: password<1> to timer_3_seconds_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  password_1_IBUF (password_1_IBUF)
     LUT6:I0->O            1   0.203   0.944  switches[7]_password[7]_equal_5_o81 (switches[7]_password[7]_equal_5_o8)
     LUT6:I0->O            3   0.203   0.651  switches[7]_password[7]_equal_5_o83 (switches[7]_password[7]_equal_5_o)
     LUT3:I2->O            2   0.205   0.981  Mmux_timer_3_seconds[7]_timer_3_seconds[7]_MUX_58_o1111 (Mmux_timer_3_seconds[7]_timer_3_seconds[7]_MUX_58_o111)
     LUT6:I0->O            1   0.203   0.000  Mmux_timer_3_seconds[7]_timer_3_seconds[7]_MUX_58_o1 (timer_3_seconds[7]_timer_3_seconds[7]_MUX_58_o)
     LDC:D                     0.037          timer_3_seconds_5
    ----------------------------------------
    Total                      5.593ns (2.073ns logic, 3.520ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'timer_3_seconds[7]_GND_6_o_equal_3_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            LED0_1 (LATCH)
  Destination:       LED0 (PAD)
  Source Clock:      timer_3_seconds[7]_GND_6_o_equal_3_o falling

  Data Path: LED0_1 to LED0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.498   0.579  LED0_1 (LED0_1)
     OBUF:I->O                 2.571          LED0_OBUF (LED0)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock GND_6_o_aux_btn1[1]_MUX_51_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
GND_6_o_aux_btn1[1]_MUX_51_o|         |         |    2.429|         |
n_rst                       |         |         |    2.867|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock n_rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
n_rst          |         |         |    1.218|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock timer_3_seconds[7]_GND_6_o_equal_3_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
n_rst          |         |         |    2.423|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.83 secs
 
--> 

Total memory usage is 260752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    1 (   0 filtered)

