

================================================================
== Vitis HLS Report for 'sink_from_aie_Pipeline_VITIS_LOOP_110_5'
================================================================
* Date:           Sun Jun 30 17:19:00 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sink_from_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  0.863 us|  0.863 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_110_5  |      257|      257|         3|          1|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     276|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     143|    -|
|Register         |        -|     -|      529|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|      529|     419|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln110_fu_122_p2        |         +|   0|  0|    9|           9|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |ap_ext_blocking_cur_n      |       and|   0|  0|    2|           1|           0|
    |ap_ext_blocking_n          |       and|   0|  0|    2|           1|           2|
    |ap_int_blocking_n          |       and|   0|  0|    2|           2|           2|
    |ap_str_blocking_n          |       and|   0|  0|    2|           2|           2|
    |icmp_ln110_fu_128_p2       |      icmp|   0|  0|    6|           9|          10|
    |icmp_ln111_fu_143_p2       |      icmp|   0|  0|    2|           4|           2|
    |select_ln111_fu_190_p3     |    select|   0|  0|  245|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  276|          32|          24|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_done_int              |    2|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |    2|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |    8|          2|    9|         18|
    |gmem1_blk_n_W            |    2|          2|    1|          2|
    |j_fu_74                  |    8|          2|    9|         18|
    |phi_ln111_fu_70          |  121|          2|  480|        960|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  143|         12|  501|       1002|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |h2_load_reg_241                   |   32|   0|   32|          0|
    |icmp_ln110_reg_222                |    1|   0|    1|          0|
    |icmp_ln111_reg_231                |    1|   0|    1|          0|
    |icmp_ln111_reg_231_pp0_iter1_reg  |    1|   0|    1|          0|
    |j_fu_74                           |    9|   0|    9|          0|
    |phi_ln111_fu_70                   |  480|   0|  480|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  529|   0|  529|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_110_5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_110_5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_110_5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_110_5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_110_5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_110_5|  return value|
|ap_ext_blocking_n     |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_110_5|  return value|
|ap_str_blocking_n     |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_110_5|  return value|
|ap_int_blocking_n     |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_110_5|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|  512|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|   64|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|  512|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                    gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                    gmem1|       pointer|
|sext_ln110            |   in|   58|     ap_none|                               sext_ln110|        scalar|
|h2_address0           |  out|    8|   ap_memory|                                       h2|         array|
|h2_ce0                |  out|    1|   ap_memory|                                       h2|         array|
|h2_q0                 |   in|   32|   ap_memory|                                       h2|         array|
+----------------------+-----+-----+------------+-----------------------------------------+--------------+

