
/// The "REAL" 65xx opcodes. Each opcode is named with its mnemonic and its addressing mode.
#[allow(non_camel_case_types, dead_code)]
#[repr(u8)]
#[derive(Debug, PartialEq, Eq, Copy, Clone)]
pub enum Opcode {
	BRK_IMP = 0x00,

	ADC_ABS = 0x6D, ADC_ABX = 0x7D, ADC_ABY = 0x79, ADC_IMM = 0x69,
	ADC_IZX = 0x61, ADC_IZY = 0x71, ADC_ZPG = 0x65, ADC_ZPX = 0x75,
	AND_ABS = 0x2D, AND_ABX = 0x3D, AND_ABY = 0x39, AND_IMM = 0x29,
	AND_IZX = 0x21, AND_IZY = 0x31, AND_ZPG = 0x25, AND_ZPX = 0x35,
	ASL_IMP = 0x0A, ASL_ABS = 0x0E, ASL_ABX = 0x1E, ASL_ZPG = 0x06, ASL_ZPX = 0x16,
	BCC_REL = 0x90, BCS_REL = 0xB0, BEQ_REL = 0xF0, BMI_REL = 0x30,
	BIT_ABS = 0x2C, BIT_ZPG = 0x24,
	BNE_REL = 0xD0, BPL_REL = 0x10, BVC_REL = 0x50, BVS_REL = 0x70,
	CLC_IMP = 0x18, CLD_IMP = 0xD8, CLI_IMP = 0x58, CLV_IMP = 0xB8,
	CMP_ABS = 0xCD, CMP_ABX = 0xDD, CMP_ABY = 0xD9, CMP_IMM = 0xC9,
	CMP_IZX = 0xC1, CMP_IZY = 0xD1, CMP_ZPG = 0xC5, CMP_ZPX = 0xD5,
	CPX_ABS = 0xEC, CPX_IMM = 0xE0, CPX_ZPG = 0xE4,
	CPY_ABS = 0xCC, CPY_IMM = 0xC0, CPY_ZPG = 0xC4,
	DEC_ABS = 0xCE, DEC_ABX = 0xDE, DEC_ZPG = 0xC6, DEC_ZPX = 0xD6,
	DEX_IMP = 0xCA, DEY_IMP = 0x88,
	EOR_ABS = 0x4D, EOR_ABX = 0x5D, EOR_ABY = 0x59, EOR_IMM = 0x49,
	EOR_IZX = 0x41, EOR_IZY = 0x51, EOR_ZPG = 0x45, EOR_ZPX = 0x55,
	INC_ABS = 0xEE, INC_ABX = 0xFE, INC_ZPG = 0xE6, INC_ZPX = 0xF6,
	INX_IMP = 0xE8, INY_IMP = 0xC8,
	JMP_IND = 0x6C, JMP_LAB = 0x4C,
	JSR_LAB = 0x20,
	LDA_ABS = 0xAD, LDA_ABX = 0xBD, LDA_ABY = 0xB9, LDA_IZX = 0xA1,
	LDA_IZY = 0xB1, LDA_ZPG = 0xA5, LDA_ZPX = 0xB5, LDA_IMM = 0xA9,
	LDX_ABS = 0xAE, LDX_ABY = 0xBE, LDX_ZPG = 0xA6, LDX_ZPY = 0xB6, LDX_IMM = 0xA2,
	LDY_ABS = 0xAC, LDY_ABX = 0xBC, LDY_ZPG = 0xA4, LDY_ZPX = 0xB4, LDY_IMM = 0xA0,
	LSR_IMP = 0x4A, LSR_ABS = 0x4E, LSR_ABX = 0x5E, LSR_ZPG = 0x46, LSR_ZPX = 0x56,
	NOP_IMP = 0xEA,
	ORA_ABS = 0x0D, ORA_ABX = 0x1D, ORA_ABY = 0x19, ORA_IMM = 0x09,
	ORA_IZX = 0x01, ORA_IZY = 0x11, ORA_ZPG = 0x05, ORA_ZPX = 0x15,
	PHA_IMP = 0x48, PHP_IMP = 0x08, PLA_IMP = 0x68, PLP_IMP = 0x28,
	ROL_IMP = 0x2A, ROL_ABS = 0x2E, ROL_ABX = 0x3E, ROL_ZPG = 0x26, ROL_ZPX = 0x36,
	ROR_IMP = 0x6A, ROR_ABS = 0x6E, ROR_ABX = 0x7E, ROR_ZPG = 0x66, ROR_ZPX = 0x76,
	RTI_IMP = 0x40, RTS_IMP = 0x60,
	SBC_ABS = 0xED, SBC_ABX = 0xFD, SBC_ABY = 0xF9, SBC_IMM = 0xE9,
	SBC_IZX = 0xE1, SBC_IZY = 0xF1, SBC_ZPG = 0xE5, SBC_ZPX = 0xF5,
	SEC_IMP = 0x38, SED_IMP = 0xF8, SEI_IMP = 0x78,
	STA_ABS = 0x8D, STA_ABX = 0x9D, STA_ABY = 0x99, STA_IZX = 0x81,
	STA_IZY = 0x91, STA_ZPG = 0x85, STA_ZPX = 0x95,
	STX_ABS = 0x8E, STX_ZPG = 0x86, STX_ZPY = 0x96,
	STY_ABS = 0x8C, STY_ZPG = 0x84, STY_ZPX = 0x94,
	TAX_IMP = 0xAA, TAY_IMP = 0xA8, TSX_IMP = 0xBA, TXA_IMP = 0x8A, TXS_IMP = 0x9A, TYA_IMP = 0x98,

	INVALID = 0xFF,
}