// PTX CompilerJob of MethodInstance for frb(::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=768, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 7.1
.target sm_86
.address_size 64

	// .globl	_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE // -- Begin function _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[8]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE
.visible .entry _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE(
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_0[8],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_5[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<143>;
	.reg .b16 	%rs<289>;
	.reg .b32 	%r<3507>;
	.reg .f32 	%f<402>;
	.reg .b64 	%rd<287>;

// %bb.0:                               // %conversion
	// begin inline asm
	mov.u32 %r290, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r290, 76895;
	@%p1 bra 	LBB0_96;
	bra.uni 	LBB0_1;
LBB0_96:                                // %L10
	ld.param.u64 	%rd14, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_5];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r291, %r2, 768;
	mov.u32 	%r3, %tid.y;
	shl.b32 	%r4, %r3, 5;
	or.b32  	%r292, %r291, %r1;
	add.s32 	%r293, %r292, %r4;
	mul.wide.u32 	%rd20, %r293, 4;
	add.s64 	%rd5, %rd14, %rd20;
	mov.u32 	%r294, 1;
	st.global.u32 	[%rd5], %r294;
	and.b32  	%r5, %r1, 3;
	shr.u32 	%r6, %r1, 2;
	mul.lo.s32 	%r295, %r5, %r6;
	and.b32  	%r296, %r295, 7;
	cvt.rn.f32.u32 	%f102, %r296;
	mov.f32 	%f103, 0f40800000;
	div.approx.f32 	%f1, %f102, %f103;
	abs.f32 	%f400, %f1;
	setp.lt.f32 	%p2, %f400, 0f40000000;
	@%p2 bra 	LBB0_108;
// %bb.97:
	setp.gtu.f32 	%p3, %f400, 0f4B800000;
	@%p3 bra 	LBB0_104;
	bra.uni 	LBB0_98;
LBB0_104:
	mov.b32 	%r221, %f400;
	and.b32  	%r297, %r221, 8388607;
	or.b32  	%r3505, %r297, 1065353216;
	mov.b32 	%f399, %r3505;
	add.s32 	%r298, %r221, -1073741824;
	and.b32  	%r3506, %r298, -8388608;
	setp.eq.s32 	%p9, %r3506, 0;
	@%p9 bra 	LBB0_107;
// %bb.105:                             // %__nv_fmaf_rn.exit4.i.i.i1407.preheader
	mov.f32 	%f113, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f112,%f113;
	// end inline asm
LBB0_106:                               // %__nv_fmaf_rn.exit4.i.i.i1407
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r299, %r3506, 192937984;
	add.s32 	%r300, %r299, %r3505;
	mov.b32 	%f114, %r300;
	mul.f32 	%f115, %f112, %f114;
	sub.f32 	%f116, %f114, %f115;
	fma.rn.f32 	%f117, %f116, %f112, %f115;
	sub.f32 	%f118, %f114, %f117;
	fma.rz.f32 	%f119, %f118, %f112, %f117;
	cvt.rzi.f32.f32 	%f120, %f119;
	sub.f32 	%f399, %f114, %f120;
	sub.s32 	%r3506, %r3506, %r299;
	mov.b32 	%r3505, %f399;
	setp.ne.s32 	%p10, %r3506, 0;
	setp.ne.s32 	%p11, %r3505, 0;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	LBB0_106;
LBB0_107:                               // %__internal_fmodf_slowpath_mod.exit.i.i1409
	setp.gt.u32 	%p13, %r221, 2139095039;
	selp.f32 	%f121, 0f7FFFFFFF, 0f4B800000, %p13;
	mul.f32 	%f122, %f399, 0f34000000;
	mul.f32 	%f400, %f121, %f122;
	bra.uni 	LBB0_108;
LBB0_98:                                // %__nv_fast_fdividef.exit.i.i.i1379
	mov.f32 	%f104, 0f40000000;
	div.approx.f32 	%f105, %f400, %f104;
	cvt.rzi.f32.f32 	%f398, %f105;
	fma.rn.f32 	%f88, %f398, 0fC0000000, %f400;
	mov.b32 	%r220, %f88;
	setp.lt.u32 	%p4, %r220, 1073741824;
	@%p4 bra 	LBB0_103;
// %bb.99:
	setp.lt.u32 	%p5, %r220, -2147483647;
	@%p5 bra 	LBB0_101;
// %bb.100:
	add.f32 	%f110, %f398, 0fBF800000;
	setp.lt.f32 	%p8, %f88, 0fC0000000;
	add.f32 	%f111, %f110, 0fBF800000;
	selp.f32 	%f398, %f111, %f110, %p8;
	bra.uni 	LBB0_103;
LBB0_101:
	add.f32 	%f398, %f398, 0f3F800000;
	setp.ltu.f32 	%p6, %f88, 0f40800000;
	@%p6 bra 	LBB0_103;
// %bb.102:                             // %__nv_fmaf_rn.exit.i.i.i1384
	add.f32 	%f106, %f398, 0f3F800000;
	fma.rn.f32 	%f108, %f104, 0fC0400000, %f88;
	setp.ge.f32 	%p7, %f108, 0f00000000;
	add.f32 	%f109, %f106, 0f3F800000;
	selp.f32 	%f398, %f109, %f106, %p7;
LBB0_103:                               // %__internal_fmodf_fastpath_quot.exit.i.i1388
	fma.rn.f32 	%f400, %f398, 0fC0000000, %f400;
LBB0_108:                               // %__internal_fmodf_kernel.exit.i1413
	abs.f32 	%f123, %f400;
	setp.gtu.f32 	%p14, %f123, 0f7F800000;
	@%p14 bra 	LBB0_110;
// %bb.109:
	mov.b32 	%r301, %f1;
	and.b32  	%r302, %r301, -2147483648;
	mov.b32 	%r303, %f400;
	or.b32  	%r304, %r302, %r303;
	mov.b32 	%f400, %r304;
LBB0_110:                               // %__nv_fmodf.exit1414
	add.f32 	%f125, %f400, %f400;
	mov.b32 	%r311, %f125;
	and.b32  	%r312, %r311, -2147483648;
	or.b32  	%r313, %r312, 1056964608;
	mov.b32 	%f126, %r313;
	add.f32 	%f127, %f125, %f126;
	cvt.rzi.f32.f32 	%f128, %f127;
	abs.f32 	%f129, %f125;
	setp.gt.f32 	%p15, %f129, 0f4B000000;
	selp.f32 	%f130, %f125, %f128, %p15;
	cvt.rzi.f32.f32 	%f131, %f125;
	setp.lt.f32 	%p16, %f129, 0f3F000000;
	selp.f32 	%f132, %f131, %f130, %p16;
	cvt.rzi.s32.f32 	%r314, %f132;
	fma.rn.f32 	%f133, %f132, 0fBF000000, %f400;
	mul.f32 	%f134, %f133, 0f34222169;
	fma.rn.f32 	%f135, %f133, 0f40490FDA, %f134;
	mul.f32 	%f136, %f135, %f135;
	fma.rn.f32 	%f137, %f136, 0f37CBAC00, 0fBAB607ED;
	fma.rn.f32 	%f138, %f137, %f136, 0f3D2AAABB;
	fma.rn.f32 	%f139, %f138, %f136, 0fBEFFFFFF;
	fma.rn.f32 	%f140, %f139, %f136, 0f3F800000;
	fma.rn.f32 	%f141, %f136, %f135, 0f00000000;
	fma.rn.f32 	%f142, %f136, 0fB94D4153, 0f3C0885E4;
	fma.rn.f32 	%f143, %f142, %f136, 0fBE2AAAA8;
	fma.rn.f32 	%f144, %f143, %f141, %f135;
	and.b32  	%r315, %r314, 1;
	setp.eq.b32 	%p17, %r315, 1;
	selp.f32 	%f145, %f140, %f144, %p17;
	selp.f32 	%f146, %f144, %f140, %p17;
	and.b32  	%r316, %r314, 2;
	setp.eq.s32 	%p18, %r316, 0;
	neg.f32 	%f147, %f145;
	selp.f32 	%f148, %f145, %f147, %p18;
	add.s32 	%r317, %r314, 1;
	and.b32  	%r318, %r317, 2;
	mov.f32 	%f396, 0f00000000;
	cvt.rzi.f32.f32 	%f151, %f400;
	setp.eq.f32 	%p20, %f151, %f400;
	mul.f32 	%f152, %f400, 0f00000000;
	shl.b32 	%r230, %r1, 1;
	and.b32  	%r231, %r230, 6;
	or.b32  	%r232, %r231, 1;
	setp.eq.s32 	%p22, %r231, 6;
	mov.f32 	%f372, 0f41C00000;
	mul.lo.s32 	%r3406, %r231, %r6;
	mov.f32 	%f378, %f396;
	mov.f32 	%f379, %f396;
	@%p22 bra 	LBB0_17;
// %bb.2:                               // %L207
	cvt.u16.u32 	%rs2, %r3406;
	and.b16  	%rs3, %rs2, 255;
	mul.lo.s16 	%rs4, %rs3, 171;
	shr.u16 	%rs5, %rs4, 13;
	mul.lo.s16 	%rs6, %rs5, 48;
	sub.s16 	%rs7, %rs2, %rs6;
	and.b16  	%rs8, %rs7, 255;
	cvt.rn.f32.u16 	%f157, %rs8;
	div.approx.f32 	%f3, %f157, %f372;
	abs.f32 	%f376, %f3;
	setp.lt.f32 	%p23, %f376, 0f40000000;
	@%p23 bra 	LBB0_14;
// %bb.3:
	setp.gtu.f32 	%p24, %f376, 0f4B800000;
	@%p24 bra 	LBB0_10;
	bra.uni 	LBB0_4;
LBB0_10:
	mov.b32 	%r8, %f376;
	and.b32  	%r320, %r8, 8388607;
	or.b32  	%r3409, %r320, 1065353216;
	mov.b32 	%f375, %r3409;
	add.s32 	%r321, %r8, -1073741824;
	and.b32  	%r3410, %r321, -8388608;
	setp.eq.s32 	%p30, %r3410, 0;
	@%p30 bra 	LBB0_13;
// %bb.11:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f168, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f167,%f168;
	// end inline asm
LBB0_12:                                // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r322, %r3410, 192937984;
	add.s32 	%r323, %r322, %r3409;
	mov.b32 	%f169, %r323;
	mul.f32 	%f170, %f167, %f169;
	sub.f32 	%f171, %f169, %f170;
	fma.rn.f32 	%f172, %f171, %f167, %f170;
	sub.f32 	%f173, %f169, %f172;
	fma.rz.f32 	%f174, %f173, %f167, %f172;
	cvt.rzi.f32.f32 	%f175, %f174;
	sub.f32 	%f375, %f169, %f175;
	sub.s32 	%r3410, %r3410, %r322;
	mov.b32 	%r3409, %f375;
	setp.ne.s32 	%p31, %r3410, 0;
	setp.ne.s32 	%p32, %r3409, 0;
	and.pred  	%p33, %p31, %p32;
	@%p33 bra 	LBB0_12;
LBB0_13:                                // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p34, %r8, 2139095039;
	selp.f32 	%f176, 0f7FFFFFFF, 0f4B800000, %p34;
	mul.f32 	%f177, %f375, 0f34000000;
	mul.f32 	%f376, %f176, %f177;
	bra.uni 	LBB0_14;
LBB0_4:                                 // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f159, 0f40000000;
	div.approx.f32 	%f160, %f376, %f159;
	cvt.rzi.f32.f32 	%f374, %f160;
	fma.rn.f32 	%f6, %f374, 0fC0000000, %f376;
	mov.b32 	%r7, %f6;
	setp.lt.u32 	%p25, %r7, 1073741824;
	@%p25 bra 	LBB0_9;
// %bb.5:
	setp.lt.u32 	%p26, %r7, -2147483647;
	@%p26 bra 	LBB0_7;
// %bb.6:
	add.f32 	%f165, %f374, 0fBF800000;
	setp.lt.f32 	%p29, %f6, 0fC0000000;
	add.f32 	%f166, %f165, 0fBF800000;
	selp.f32 	%f374, %f166, %f165, %p29;
	bra.uni 	LBB0_9;
LBB0_7:
	add.f32 	%f374, %f374, 0f3F800000;
	setp.ltu.f32 	%p27, %f6, 0f40800000;
	@%p27 bra 	LBB0_9;
// %bb.8:                               // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f161, %f374, 0f3F800000;
	fma.rn.f32 	%f163, %f159, 0fC0400000, %f6;
	setp.ge.f32 	%p28, %f163, 0f00000000;
	add.f32 	%f164, %f161, 0f3F800000;
	selp.f32 	%f374, %f164, %f161, %p28;
LBB0_9:                                 // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f376, %f374, 0fC0000000, %f376;
LBB0_14:                                // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f178, %f376;
	setp.gtu.f32 	%p35, %f178, 0f7F800000;
	@%p35 bra 	LBB0_16;
// %bb.15:
	mov.b32 	%r324, %f3;
	and.b32  	%r325, %r324, -2147483648;
	mov.b32 	%r326, %f376;
	or.b32  	%r327, %r325, %r326;
	mov.b32 	%f376, %r327;
LBB0_16:                                // %__nv_fmodf.exit
	add.f32 	%f179, %f376, %f376;
	mov.b32 	%r328, %f179;
	and.b32  	%r329, %r328, -2147483648;
	or.b32  	%r330, %r329, 1056964608;
	mov.b32 	%f180, %r330;
	add.f32 	%f181, %f179, %f180;
	cvt.rzi.f32.f32 	%f182, %f181;
	abs.f32 	%f183, %f179;
	setp.gt.f32 	%p36, %f183, 0f4B000000;
	selp.f32 	%f184, %f179, %f182, %p36;
	cvt.rzi.f32.f32 	%f185, %f179;
	setp.lt.f32 	%p37, %f183, 0f3F000000;
	selp.f32 	%f186, %f185, %f184, %p37;
	cvt.rzi.s32.f32 	%r331, %f186;
	fma.rn.f32 	%f187, %f186, 0fBF000000, %f376;
	mul.f32 	%f188, %f187, 0f34222169;
	fma.rn.f32 	%f189, %f187, 0f40490FDA, %f188;
	mul.f32 	%f190, %f189, %f189;
	fma.rn.f32 	%f191, %f190, 0f37CBAC00, 0fBAB607ED;
	fma.rn.f32 	%f192, %f191, %f190, 0f3D2AAABB;
	fma.rn.f32 	%f193, %f192, %f190, 0fBEFFFFFF;
	fma.rn.f32 	%f194, %f193, %f190, 0f3F800000;
	fma.rn.f32 	%f195, %f190, %f189, 0f00000000;
	fma.rn.f32 	%f196, %f190, 0fB94D4153, 0f3C0885E4;
	fma.rn.f32 	%f197, %f196, %f190, 0fBE2AAAA8;
	fma.rn.f32 	%f198, %f197, %f195, %f189;
	and.b32  	%r332, %r331, 1;
	setp.eq.b32 	%p38, %r332, 1;
	selp.f32 	%f199, %f194, %f198, %p38;
	selp.f32 	%f200, %f198, %f194, %p38;
	and.b32  	%r333, %r331, 2;
	setp.eq.s32 	%p39, %r333, 0;
	neg.f32 	%f201, %f199;
	selp.f32 	%f202, %f199, %f201, %p39;
	add.s32 	%r334, %r331, 1;
	and.b32  	%r335, %r334, 2;
	setp.eq.s32 	%p40, %r335, 0;
	mov.f32 	%f203, 0f00000000;
	sub.f32 	%f204, %f203, %f200;
	selp.f32 	%f205, %f200, %f204, %p40;
	cvt.rzi.f32.f32 	%f206, %f376;
	setp.eq.f32 	%p41, %f206, %f376;
	mul.f32 	%f207, %f376, 0f00000000;
	selp.f32 	%f379, %f207, %f202, %p41;
	abs.f32 	%f208, %f376;
	setp.gt.f32 	%p42, %f208, 0f4B800000;
	add.f32 	%f209, %f379, 0f3F800000;
	selp.f32 	%f378, %f209, %f205, %p42;
LBB0_17:                                // %L223
	setp.eq.s32 	%p19, %r318, 0;
	sub.f32 	%f149, %f396, %f146;
	selp.f32 	%f153, %f152, %f148, %p20;
	abs.f32 	%f154, %f400;
	setp.gt.u32 	%p43, %r232, 5;
	mul.lo.s32 	%r3407, %r232, %r6;
	mov.f32 	%f384, %f396;
	mov.f32 	%f385, %f396;
	@%p43 bra 	LBB0_33;
// %bb.18:                              // %L227
	mul.hi.u32 	%r337, %r3407, -1431655765;
	shr.u32 	%r338, %r337, 5;
	mul.lo.s32 	%r339, %r338, 48;
	sub.s32 	%r340, %r3407, %r339;
	cvt.rn.f32.s32 	%f211, %r340;
	div.approx.f32 	%f24, %f211, %f372;
	abs.f32 	%f382, %f24;
	setp.lt.f32 	%p44, %f382, 0f40000000;
	@%p44 bra 	LBB0_30;
// %bb.19:
	setp.gtu.f32 	%p45, %f382, 0f4B800000;
	@%p45 bra 	LBB0_26;
	bra.uni 	LBB0_20;
LBB0_26:
	mov.b32 	%r16, %f382;
	and.b32  	%r341, %r16, 8388607;
	or.b32  	%r3411, %r341, 1065353216;
	mov.b32 	%f381, %r3411;
	add.s32 	%r342, %r16, -1073741824;
	and.b32  	%r3412, %r342, -8388608;
	setp.eq.s32 	%p51, %r3412, 0;
	@%p51 bra 	LBB0_29;
// %bb.27:                              // %__nv_fmaf_rn.exit4.i.i.i1269.preheader
	mov.f32 	%f222, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f221,%f222;
	// end inline asm
LBB0_28:                                // %__nv_fmaf_rn.exit4.i.i.i1269
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r343, %r3412, 192937984;
	add.s32 	%r344, %r343, %r3411;
	mov.b32 	%f223, %r344;
	mul.f32 	%f224, %f221, %f223;
	sub.f32 	%f225, %f223, %f224;
	fma.rn.f32 	%f226, %f225, %f221, %f224;
	sub.f32 	%f227, %f223, %f226;
	fma.rz.f32 	%f228, %f227, %f221, %f226;
	cvt.rzi.f32.f32 	%f229, %f228;
	sub.f32 	%f381, %f223, %f229;
	sub.s32 	%r3412, %r3412, %r343;
	mov.b32 	%r3411, %f381;
	setp.ne.s32 	%p52, %r3412, 0;
	setp.ne.s32 	%p53, %r3411, 0;
	and.pred  	%p54, %p52, %p53;
	@%p54 bra 	LBB0_28;
LBB0_29:                                // %__internal_fmodf_slowpath_mod.exit.i.i1271
	setp.gt.u32 	%p55, %r16, 2139095039;
	selp.f32 	%f230, 0f7FFFFFFF, 0f4B800000, %p55;
	mul.f32 	%f231, %f381, 0f34000000;
	mul.f32 	%f382, %f230, %f231;
	bra.uni 	LBB0_30;
LBB0_20:                                // %__nv_fast_fdividef.exit.i.i.i1241
	mov.f32 	%f213, 0f40000000;
	div.approx.f32 	%f214, %f382, %f213;
	cvt.rzi.f32.f32 	%f380, %f214;
	fma.rn.f32 	%f27, %f380, 0fC0000000, %f382;
	mov.b32 	%r15, %f27;
	setp.lt.u32 	%p46, %r15, 1073741824;
	@%p46 bra 	LBB0_25;
// %bb.21:
	setp.lt.u32 	%p47, %r15, -2147483647;
	@%p47 bra 	LBB0_23;
// %bb.22:
	add.f32 	%f219, %f380, 0fBF800000;
	setp.lt.f32 	%p50, %f27, 0fC0000000;
	add.f32 	%f220, %f219, 0fBF800000;
	selp.f32 	%f380, %f220, %f219, %p50;
	bra.uni 	LBB0_25;
LBB0_23:
	add.f32 	%f380, %f380, 0f3F800000;
	setp.ltu.f32 	%p48, %f27, 0f40800000;
	@%p48 bra 	LBB0_25;
// %bb.24:                              // %__nv_fmaf_rn.exit.i.i.i1246
	add.f32 	%f215, %f380, 0f3F800000;
	fma.rn.f32 	%f217, %f213, 0fC0400000, %f27;
	setp.ge.f32 	%p49, %f217, 0f00000000;
	add.f32 	%f218, %f215, 0f3F800000;
	selp.f32 	%f380, %f218, %f215, %p49;
LBB0_25:                                // %__internal_fmodf_fastpath_quot.exit.i.i1250
	fma.rn.f32 	%f382, %f380, 0fC0000000, %f382;
LBB0_30:                                // %__internal_fmodf_kernel.exit.i1275
	abs.f32 	%f232, %f382;
	setp.gtu.f32 	%p56, %f232, 0f7F800000;
	@%p56 bra 	LBB0_32;
// %bb.31:
	mov.b32 	%r345, %f24;
	and.b32  	%r346, %r345, -2147483648;
	mov.b32 	%r347, %f382;
	or.b32  	%r348, %r346, %r347;
	mov.b32 	%f382, %r348;
LBB0_32:                                // %__nv_fmodf.exit1276
	add.f32 	%f233, %f382, %f382;
	mov.b32 	%r349, %f233;
	and.b32  	%r350, %r349, -2147483648;
	or.b32  	%r351, %r350, 1056964608;
	mov.b32 	%f234, %r351;
	add.f32 	%f235, %f233, %f234;
	cvt.rzi.f32.f32 	%f236, %f235;
	abs.f32 	%f237, %f233;
	setp.gt.f32 	%p57, %f237, 0f4B000000;
	selp.f32 	%f238, %f233, %f236, %p57;
	cvt.rzi.f32.f32 	%f239, %f233;
	setp.lt.f32 	%p58, %f237, 0f3F000000;
	selp.f32 	%f240, %f239, %f238, %p58;
	cvt.rzi.s32.f32 	%r352, %f240;
	fma.rn.f32 	%f241, %f240, 0fBF000000, %f382;
	mul.f32 	%f242, %f241, 0f34222169;
	fma.rn.f32 	%f243, %f241, 0f40490FDA, %f242;
	mul.f32 	%f244, %f243, %f243;
	fma.rn.f32 	%f245, %f244, 0f37CBAC00, 0fBAB607ED;
	fma.rn.f32 	%f246, %f245, %f244, 0f3D2AAABB;
	fma.rn.f32 	%f247, %f246, %f244, 0fBEFFFFFF;
	fma.rn.f32 	%f248, %f247, %f244, 0f3F800000;
	fma.rn.f32 	%f249, %f244, %f243, 0f00000000;
	fma.rn.f32 	%f250, %f244, 0fB94D4153, 0f3C0885E4;
	fma.rn.f32 	%f251, %f250, %f244, 0fBE2AAAA8;
	fma.rn.f32 	%f252, %f251, %f249, %f243;
	and.b32  	%r353, %r352, 1;
	setp.eq.b32 	%p59, %r353, 1;
	selp.f32 	%f253, %f248, %f252, %p59;
	selp.f32 	%f254, %f252, %f248, %p59;
	and.b32  	%r354, %r352, 2;
	setp.eq.s32 	%p60, %r354, 0;
	neg.f32 	%f255, %f253;
	selp.f32 	%f256, %f253, %f255, %p60;
	add.s32 	%r355, %r352, 1;
	and.b32  	%r356, %r355, 2;
	setp.eq.s32 	%p61, %r356, 0;
	mov.f32 	%f257, 0f00000000;
	sub.f32 	%f258, %f257, %f254;
	selp.f32 	%f259, %f254, %f258, %p61;
	cvt.rzi.f32.f32 	%f260, %f382;
	setp.eq.f32 	%p62, %f260, %f382;
	mul.f32 	%f261, %f382, 0f00000000;
	selp.f32 	%f385, %f261, %f256, %p62;
	abs.f32 	%f262, %f382;
	setp.gt.f32 	%p63, %f262, 0f4B800000;
	add.f32 	%f263, %f385, 0f3F800000;
	selp.f32 	%f384, %f263, %f259, %p63;
LBB0_33:                                // %L243
	selp.f32 	%f150, %f146, %f149, %p19;
	setp.gt.f32 	%p21, %f154, 0f4B800000;
	add.f32 	%f155, %f153, 0f3F800000;
	setp.gt.u32 	%p65, %r1, 23;
	or.pred  	%p66, %p22, %p65;
	mov.f32 	%f373, 0f40400000;
	mov.f32 	%f390, %f396;
	mov.f32 	%f391, %f396;
	@%p66 bra 	LBB0_49;
// %bb.34:                              // %L280
	cvt.u16.u32 	%rs9, %r3406;
	and.b16  	%rs10, %rs9, 255;
	mul.lo.s16 	%rs11, %rs10, 171;
	shr.u16 	%rs12, %rs11, 10;
	mul.lo.s16 	%rs13, %rs12, 6;
	sub.s16 	%rs14, %rs9, %rs13;
	and.b16  	%rs15, %rs14, 255;
	cvt.rn.f32.u16 	%f265, %rs15;
	div.approx.f32 	%f45, %f265, %f373;
	abs.f32 	%f388, %f45;
	setp.lt.f32 	%p67, %f388, 0f40000000;
	@%p67 bra 	LBB0_46;
// %bb.35:
	setp.gtu.f32 	%p68, %f388, 0f4B800000;
	@%p68 bra 	LBB0_42;
	bra.uni 	LBB0_36;
LBB0_42:
	mov.b32 	%r26, %f388;
	and.b32  	%r364, %r26, 8388607;
	or.b32  	%r3413, %r364, 1065353216;
	mov.b32 	%f387, %r3413;
	add.s32 	%r365, %r26, -1073741824;
	and.b32  	%r3414, %r365, -8388608;
	setp.eq.s32 	%p74, %r3414, 0;
	@%p74 bra 	LBB0_45;
// %bb.43:                              // %__nv_fmaf_rn.exit4.i.i.i1315.preheader
	mov.f32 	%f276, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f275,%f276;
	// end inline asm
LBB0_44:                                // %__nv_fmaf_rn.exit4.i.i.i1315
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r366, %r3414, 192937984;
	add.s32 	%r367, %r366, %r3413;
	mov.b32 	%f277, %r367;
	mul.f32 	%f278, %f275, %f277;
	sub.f32 	%f279, %f277, %f278;
	fma.rn.f32 	%f280, %f279, %f275, %f278;
	sub.f32 	%f281, %f277, %f280;
	fma.rz.f32 	%f282, %f281, %f275, %f280;
	cvt.rzi.f32.f32 	%f283, %f282;
	sub.f32 	%f387, %f277, %f283;
	sub.s32 	%r3414, %r3414, %r366;
	mov.b32 	%r3413, %f387;
	setp.ne.s32 	%p75, %r3414, 0;
	setp.ne.s32 	%p76, %r3413, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	LBB0_44;
LBB0_45:                                // %__internal_fmodf_slowpath_mod.exit.i.i1317
	setp.gt.u32 	%p78, %r26, 2139095039;
	selp.f32 	%f284, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f285, %f387, 0f34000000;
	mul.f32 	%f388, %f284, %f285;
	bra.uni 	LBB0_46;
LBB0_36:                                // %__nv_fast_fdividef.exit.i.i.i1287
	mov.f32 	%f267, 0f40000000;
	div.approx.f32 	%f268, %f388, %f267;
	cvt.rzi.f32.f32 	%f386, %f268;
	fma.rn.f32 	%f48, %f386, 0fC0000000, %f388;
	mov.b32 	%r25, %f48;
	setp.lt.u32 	%p69, %r25, 1073741824;
	@%p69 bra 	LBB0_41;
// %bb.37:
	setp.lt.u32 	%p70, %r25, -2147483647;
	@%p70 bra 	LBB0_39;
// %bb.38:
	add.f32 	%f273, %f386, 0fBF800000;
	setp.lt.f32 	%p73, %f48, 0fC0000000;
	add.f32 	%f274, %f273, 0fBF800000;
	selp.f32 	%f386, %f274, %f273, %p73;
	bra.uni 	LBB0_41;
LBB0_39:
	add.f32 	%f386, %f386, 0f3F800000;
	setp.ltu.f32 	%p71, %f48, 0f40800000;
	@%p71 bra 	LBB0_41;
// %bb.40:                              // %__nv_fmaf_rn.exit.i.i.i1292
	add.f32 	%f269, %f386, 0f3F800000;
	fma.rn.f32 	%f271, %f267, 0fC0400000, %f48;
	setp.ge.f32 	%p72, %f271, 0f00000000;
	add.f32 	%f272, %f269, 0f3F800000;
	selp.f32 	%f386, %f272, %f269, %p72;
LBB0_41:                                // %__internal_fmodf_fastpath_quot.exit.i.i1296
	fma.rn.f32 	%f388, %f386, 0fC0000000, %f388;
LBB0_46:                                // %__internal_fmodf_kernel.exit.i1321
	abs.f32 	%f286, %f388;
	setp.gtu.f32 	%p79, %f286, 0f7F800000;
	@%p79 bra 	LBB0_48;
// %bb.47:
	mov.b32 	%r368, %f45;
	and.b32  	%r369, %r368, -2147483648;
	mov.b32 	%r370, %f388;
	or.b32  	%r371, %r369, %r370;
	mov.b32 	%f388, %r371;
LBB0_48:                                // %__nv_fmodf.exit1322
	add.f32 	%f287, %f388, %f388;
	mov.b32 	%r372, %f287;
	and.b32  	%r373, %r372, -2147483648;
	or.b32  	%r374, %r373, 1056964608;
	mov.b32 	%f288, %r374;
	add.f32 	%f289, %f287, %f288;
	cvt.rzi.f32.f32 	%f290, %f289;
	abs.f32 	%f291, %f287;
	setp.gt.f32 	%p80, %f291, 0f4B000000;
	selp.f32 	%f292, %f287, %f290, %p80;
	cvt.rzi.f32.f32 	%f293, %f287;
	setp.lt.f32 	%p81, %f291, 0f3F000000;
	selp.f32 	%f294, %f293, %f292, %p81;
	cvt.rzi.s32.f32 	%r375, %f294;
	fma.rn.f32 	%f295, %f294, 0fBF000000, %f388;
	mul.f32 	%f296, %f295, 0f34222169;
	fma.rn.f32 	%f297, %f295, 0f40490FDA, %f296;
	mul.f32 	%f298, %f297, %f297;
	fma.rn.f32 	%f299, %f298, 0f37CBAC00, 0fBAB607ED;
	fma.rn.f32 	%f300, %f299, %f298, 0f3D2AAABB;
	fma.rn.f32 	%f301, %f300, %f298, 0fBEFFFFFF;
	fma.rn.f32 	%f302, %f301, %f298, 0f3F800000;
	fma.rn.f32 	%f303, %f298, %f297, 0f00000000;
	fma.rn.f32 	%f304, %f298, 0fB94D4153, 0f3C0885E4;
	fma.rn.f32 	%f305, %f304, %f298, 0fBE2AAAA8;
	fma.rn.f32 	%f306, %f305, %f303, %f297;
	and.b32  	%r376, %r375, 1;
	setp.eq.b32 	%p82, %r376, 1;
	selp.f32 	%f307, %f302, %f306, %p82;
	selp.f32 	%f308, %f306, %f302, %p82;
	and.b32  	%r377, %r375, 2;
	setp.eq.s32 	%p83, %r377, 0;
	neg.f32 	%f309, %f307;
	selp.f32 	%f310, %f307, %f309, %p83;
	add.s32 	%r378, %r375, 1;
	and.b32  	%r379, %r378, 2;
	setp.eq.s32 	%p84, %r379, 0;
	mov.f32 	%f311, 0f00000000;
	sub.f32 	%f312, %f311, %f308;
	selp.f32 	%f313, %f308, %f312, %p84;
	cvt.rzi.f32.f32 	%f314, %f388;
	setp.eq.f32 	%p85, %f314, %f388;
	mul.f32 	%f315, %f388, 0f00000000;
	selp.f32 	%f391, %f315, %f310, %p85;
	abs.f32 	%f316, %f388;
	setp.gt.f32 	%p86, %f316, 0f4B800000;
	add.f32 	%f317, %f391, 0f3F800000;
	selp.f32 	%f390, %f317, %f313, %p86;
LBB0_49:                                // %L296
	selp.f32 	%f156, %f155, %f150, %p21;
	or.pred  	%p89, %p43, %p65;
	mov.f32 	%f397, %f396;
	@%p89 bra 	LBB0_65;
// %bb.50:                              // %L304
	mul.hi.u32 	%r381, %r3407, -1431655765;
	shr.u32 	%r382, %r381, 2;
	mul.lo.s32 	%r383, %r382, 6;
	sub.s32 	%r384, %r3407, %r383;
	cvt.rn.f32.s32 	%f319, %r384;
	div.approx.f32 	%f66, %f319, %f373;
	abs.f32 	%f394, %f66;
	setp.lt.f32 	%p90, %f394, 0f40000000;
	@%p90 bra 	LBB0_62;
// %bb.51:
	setp.gtu.f32 	%p91, %f394, 0f4B800000;
	@%p91 bra 	LBB0_58;
	bra.uni 	LBB0_52;
LBB0_58:
	mov.b32 	%r34, %f394;
	and.b32  	%r385, %r34, 8388607;
	or.b32  	%r3415, %r385, 1065353216;
	mov.b32 	%f393, %r3415;
	add.s32 	%r386, %r34, -1073741824;
	and.b32  	%r3416, %r386, -8388608;
	setp.eq.s32 	%p97, %r3416, 0;
	@%p97 bra 	LBB0_61;
// %bb.59:                              // %__nv_fmaf_rn.exit4.i.i.i1361.preheader
	mov.f32 	%f330, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f329,%f330;
	// end inline asm
LBB0_60:                                // %__nv_fmaf_rn.exit4.i.i.i1361
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r387, %r3416, 192937984;
	add.s32 	%r388, %r387, %r3415;
	mov.b32 	%f331, %r388;
	mul.f32 	%f332, %f329, %f331;
	sub.f32 	%f333, %f331, %f332;
	fma.rn.f32 	%f334, %f333, %f329, %f332;
	sub.f32 	%f335, %f331, %f334;
	fma.rz.f32 	%f336, %f335, %f329, %f334;
	cvt.rzi.f32.f32 	%f337, %f336;
	sub.f32 	%f393, %f331, %f337;
	sub.s32 	%r3416, %r3416, %r387;
	mov.b32 	%r3415, %f393;
	setp.ne.s32 	%p98, %r3416, 0;
	setp.ne.s32 	%p99, %r3415, 0;
	and.pred  	%p100, %p98, %p99;
	@%p100 bra 	LBB0_60;
LBB0_61:                                // %__internal_fmodf_slowpath_mod.exit.i.i1363
	setp.gt.u32 	%p101, %r34, 2139095039;
	selp.f32 	%f338, 0f7FFFFFFF, 0f4B800000, %p101;
	mul.f32 	%f339, %f393, 0f34000000;
	mul.f32 	%f394, %f338, %f339;
	bra.uni 	LBB0_62;
LBB0_52:                                // %__nv_fast_fdividef.exit.i.i.i1333
	mov.f32 	%f321, 0f40000000;
	div.approx.f32 	%f322, %f394, %f321;
	cvt.rzi.f32.f32 	%f392, %f322;
	fma.rn.f32 	%f69, %f392, 0fC0000000, %f394;
	mov.b32 	%r33, %f69;
	setp.lt.u32 	%p92, %r33, 1073741824;
	@%p92 bra 	LBB0_57;
// %bb.53:
	setp.lt.u32 	%p93, %r33, -2147483647;
	@%p93 bra 	LBB0_55;
// %bb.54:
	add.f32 	%f327, %f392, 0fBF800000;
	setp.lt.f32 	%p96, %f69, 0fC0000000;
	add.f32 	%f328, %f327, 0fBF800000;
	selp.f32 	%f392, %f328, %f327, %p96;
	bra.uni 	LBB0_57;
LBB0_55:
	add.f32 	%f392, %f392, 0f3F800000;
	setp.ltu.f32 	%p94, %f69, 0f40800000;
	@%p94 bra 	LBB0_57;
// %bb.56:                              // %__nv_fmaf_rn.exit.i.i.i1338
	add.f32 	%f323, %f392, 0f3F800000;
	fma.rn.f32 	%f325, %f321, 0fC0400000, %f69;
	setp.ge.f32 	%p95, %f325, 0f00000000;
	add.f32 	%f326, %f323, 0f3F800000;
	selp.f32 	%f392, %f326, %f323, %p95;
LBB0_57:                                // %__internal_fmodf_fastpath_quot.exit.i.i1342
	fma.rn.f32 	%f394, %f392, 0fC0000000, %f394;
LBB0_62:                                // %__internal_fmodf_kernel.exit.i1367
	abs.f32 	%f340, %f394;
	setp.gtu.f32 	%p102, %f340, 0f7F800000;
	@%p102 bra 	LBB0_64;
// %bb.63:
	mov.b32 	%r389, %f66;
	and.b32  	%r390, %r389, -2147483648;
	mov.b32 	%r391, %f394;
	or.b32  	%r392, %r390, %r391;
	mov.b32 	%f394, %r392;
LBB0_64:                                // %__nv_fmodf.exit1368
	add.f32 	%f341, %f394, %f394;
	mov.b32 	%r393, %f341;
	and.b32  	%r394, %r393, -2147483648;
	or.b32  	%r395, %r394, 1056964608;
	mov.b32 	%f342, %r395;
	add.f32 	%f343, %f341, %f342;
	cvt.rzi.f32.f32 	%f344, %f343;
	abs.f32 	%f345, %f341;
	setp.gt.f32 	%p103, %f345, 0f4B000000;
	selp.f32 	%f346, %f341, %f344, %p103;
	cvt.rzi.f32.f32 	%f347, %f341;
	setp.lt.f32 	%p104, %f345, 0f3F000000;
	selp.f32 	%f348, %f347, %f346, %p104;
	cvt.rzi.s32.f32 	%r396, %f348;
	fma.rn.f32 	%f349, %f348, 0fBF000000, %f394;
	mul.f32 	%f350, %f349, 0f34222169;
	fma.rn.f32 	%f351, %f349, 0f40490FDA, %f350;
	mul.f32 	%f352, %f351, %f351;
	fma.rn.f32 	%f353, %f352, 0f37CBAC00, 0fBAB607ED;
	fma.rn.f32 	%f354, %f353, %f352, 0f3D2AAABB;
	fma.rn.f32 	%f355, %f354, %f352, 0fBEFFFFFF;
	fma.rn.f32 	%f356, %f355, %f352, 0f3F800000;
	fma.rn.f32 	%f357, %f352, %f351, 0f00000000;
	fma.rn.f32 	%f358, %f352, 0fB94D4153, 0f3C0885E4;
	fma.rn.f32 	%f359, %f358, %f352, 0fBE2AAAA8;
	fma.rn.f32 	%f360, %f359, %f357, %f351;
	and.b32  	%r397, %r396, 1;
	setp.eq.b32 	%p105, %r397, 1;
	selp.f32 	%f361, %f356, %f360, %p105;
	selp.f32 	%f362, %f360, %f356, %p105;
	and.b32  	%r398, %r396, 2;
	setp.eq.s32 	%p106, %r398, 0;
	neg.f32 	%f363, %f361;
	selp.f32 	%f364, %f361, %f363, %p106;
	add.s32 	%r399, %r396, 1;
	and.b32  	%r400, %r399, 2;
	setp.eq.s32 	%p107, %r400, 0;
	mov.f32 	%f365, 0f00000000;
	sub.f32 	%f366, %f365, %f362;
	selp.f32 	%f367, %f362, %f366, %p107;
	cvt.rzi.f32.f32 	%f368, %f394;
	setp.eq.f32 	%p108, %f368, %f394;
	mul.f32 	%f369, %f394, 0f00000000;
	selp.f32 	%f397, %f369, %f364, %p108;
	abs.f32 	%f370, %f394;
	setp.gt.f32 	%p109, %f370, 0f4B800000;
	add.f32 	%f371, %f397, 0f3F800000;
	selp.f32 	%f396, %f371, %f367, %p109;
LBB0_65:                                // %L320
	mov.b32 	%r307, %f156;
	mov.b32 	%r310, %f153;
	mov.b32 	%r402, %f390;
	mov.b32 	%r403, %f396;
	mov.b32 	%r408, %f391;
	mov.b32 	%r409, %f397;
	mov.u32 	%r3417, 999999999;
	cvt.u16.u32 	%rs287, %r1;
	@%p65 bra 	LBB0_67;
// %bb.66:                              // %L356
	ld.param.u64 	%rd1, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_1];
	and.b16  	%rs17, %rs287, 255;
	mul.lo.s16 	%rs18, %rs17, 171;
	shr.u16 	%rs19, %rs18, 12;
	mul.lo.s16 	%rs20, %rs19, 24;
	sub.s16 	%rs21, %rs287, %rs20;
	cvt.u32.u16 	%r414, %rs21;
	and.b32  	%r415, %r414, 255;
	mad.lo.s32 	%r416, %r415, 24, %r3;
	cvt.u16.u32 	%rs22, %r416;
	mul.hi.u16 	%rs23, %rs22, -7281;
	shr.u16 	%rs24, %rs23, 9;
	mul.lo.s16 	%rs25, %rs24, 576;
	sub.s16 	%rs26, %rs22, %rs25;
	cvt.u32.u16 	%r417, %rs26;
	mul.wide.u32 	%rd21, %r417, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u32 	%r418, [%rd22];
	cvt.s32.s16 	%r419, %r418;
	shr.s32 	%r420, %r418, 16;
	mul.lo.s32 	%r421, %r420, 801;
	mad.lo.s32 	%r3417, %r419, 33, %r421;
LBB0_67:                                // %L433
	xor.b32  	%r306, %r310, -2147483648;
	mov.b32 	%r358, %f378;
	mov.b32 	%r359, %f384;
	mov.b32 	%r361, %f379;
	mov.b32 	%r362, %f385;
	xor.b32  	%r405, %r408, -2147483648;
	xor.b32  	%r406, %r409, -2147483648;
	and.b32  	%r47, %r1, 24;
	setp.ne.s32 	%p111, %r47, 24;
	cvt.u16.u32 	%rs288, %r6;
	@%p111 bra 	LBB0_69;
// %bb.68:                              // %L433.L738_crit_edge
	mul.lo.s16 	%rs40, %rs288, 171;
	shr.u16 	%rs41, %rs40, 10;
	mul.lo.s16 	%rs42, %rs41, 6;
	sub.s16 	%rs43, %rs288, %rs42;
	cvt.u32.u16 	%r438, %rs43;
	and.b32  	%r3421, %r438, 255;
	cvt.u16.u32 	%rs44, %r3;
	and.b16  	%rs45, %rs44, 255;
	mul.lo.s16 	%rs46, %rs45, 171;
	shr.u16 	%rs47, %rs46, 10;
	cvt.u32.u16 	%r3420, %rs47;
	mul.lo.s16 	%rs48, %rs47, -6;
	add.s16 	%rs49, %rs48, %rs44;
	cvt.u32.u16 	%r440, %rs49;
	and.b32  	%r3419, %r440, 255;
	mul.wide.u16 	%r3418, %rs47, 6;
	mov.u32 	%r3422, 0;
	mov.u32 	%r3423, %r3422;
	bra.uni 	LBB0_70;
LBB0_69:                                // %L459
	ld.param.u64 	%rd2, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_2];
	cvt.u16.u32 	%rs27, %r3;
	and.b16  	%rs28, %rs27, 255;
	mul.lo.s16 	%rs29, %rs28, 171;
	shr.u16 	%rs30, %rs29, 10;
	mul.lo.s16 	%rs31, %rs30, -6;
	add.s16 	%rs32, %rs31, %rs27;
	cvt.u32.u16 	%r423, %rs32;
	and.b32  	%r3419, %r423, 255;
	mul.lo.s32 	%r424, %r2, 576;
	cvt.u32.u16 	%r3420, %rs30;
	mul.wide.u16 	%r3418, %rs30, 6;
	mul.lo.s16 	%rs34, %rs288, 171;
	shr.u16 	%rs35, %rs34, 10;
	mul.lo.s16 	%rs36, %rs35, 6;
	sub.s16 	%rs37, %rs288, %rs36;
	cvt.u32.u16 	%r425, %rs37;
	and.b32  	%r3421, %r425, 255;
	and.b16  	%rs38, %rs37, 255;
	mul.wide.u16 	%r426, %rs38, 24;
	mul.lo.s32 	%r427, %r5, 144;
	add.s32 	%r428, %r3418, %r3419;
	or.b32  	%r429, %r428, %r424;
	add.s32 	%r430, %r426, %r427;
	add.s32 	%r431, %r430, %r429;
	mul.wide.u32 	%rd23, %r431, 4;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.u32 	%r3422, [%rd24];
	add.s32 	%r432, %r424, %r427;
	add.s32 	%r433, %r432, 147456;
	or.b32  	%r434, %r433, %r3419;
	add.s32 	%r435, %r434, %r3418;
	add.s32 	%r436, %r435, %r426;
	mul.wide.u32 	%rd25, %r436, 4;
	add.s64 	%rd26, %rd2, %rd25;
	ld.global.u32 	%r3423, [%rd26];
LBB0_70:                                // %L738
	ld.param.u64 	%rd3, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_3];
	ld.param.u64 	%rd4, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_4];
	// begin inline asm
	cvt.rn.f16x2.f32 %r305, %r307, %r306;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r308, %r310, %r307;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r357, %r359, %r358;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r360, %r362, %r361;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r401, %r403, %r402;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r404, %r406, %r405;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r407, %r409, %r408;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r410, %r403, %r402;
	// end inline asm
	mov.u32 	%r3408, 0;
	shl.b32 	%r442, %r2, 7;
	shl.b32 	%r443, %r1, 2;
	and.b32  	%r444, %r443, 60;
	shl.b32 	%r445, %r1, 11;
	and.b32  	%r446, %r445, 32768;
	or.b32  	%r447, %r444, %r442;
	or.b32  	%r64, %r447, %r446;
	or.b32  	%r448, %r443, %r442;
	or.b32  	%r449, %r448, %r446;
	or.b32  	%r65, %r449, 64;
	add.s32 	%r66, %r3, 24;
	and.b16  	%rs1, %rs287, 16;
	and.b32  	%r450, %r230, 30;
	shr.u32 	%r451, %r1, 4;
	or.b32  	%r452, %r450, %r451;
	mul.lo.s32 	%r67, %r452, 257;
	or.b32  	%r453, %r451, %r230;
	or.b32  	%r454, %r453, 32;
	mul.lo.s32 	%r68, %r454, 257;
	and.b16  	%rs51, %rs287, 255;
	mul.lo.s16 	%rs52, %rs51, 171;
	shr.u16 	%rs53, %rs52, 12;
	mul.lo.s16 	%rs54, %rs53, 24;
	sub.s16 	%rs55, %rs287, %rs54;
	cvt.u32.u16 	%r455, %rs55;
	and.b32  	%r69, %r455, 255;
	shr.u32 	%r456, %r3, 3;
	and.b32  	%r457, %r4, 224;
	mad.lo.s32 	%r70, %r456, 257, %r457;
	shr.u32 	%r458, %r66, 3;
	mad.lo.s32 	%r71, %r458, 257, %r457;
	add.s32 	%r459, %r3, 48;
	shr.u32 	%r460, %r459, 3;
	mad.lo.s32 	%r72, %r460, 257, %r457;
	add.s32 	%r461, %r3, 72;
	shr.u32 	%r462, %r461, 3;
	mad.lo.s32 	%r73, %r462, 257, %r457;
	or.b32  	%r463, %r456, 12;
	mad.lo.s32 	%r74, %r463, 257, %r457;
	add.s32 	%r464, %r3, 120;
	shr.u32 	%r465, %r464, 3;
	mad.lo.s32 	%r75, %r465, 257, %r457;
	add.s32 	%r466, %r3, 144;
	shr.u32 	%r467, %r466, 3;
	mad.lo.s32 	%r76, %r467, 257, %r457;
	add.s32 	%r468, %r3, 168;
	shr.u32 	%r469, %r468, 3;
	mad.lo.s32 	%r77, %r469, 257, %r457;
	or.b32  	%r470, %r456, 24;
	mad.lo.s32 	%r78, %r470, 257, %r457;
	add.s32 	%r471, %r3, 216;
	shr.u32 	%r472, %r471, 3;
	mad.lo.s32 	%r79, %r472, 257, %r457;
	add.s32 	%r473, %r3, 240;
	shr.u32 	%r474, %r473, 3;
	mad.lo.s32 	%r80, %r474, 257, %r457;
	add.s32 	%r475, %r3, 264;
	shr.u32 	%r476, %r475, 3;
	mad.lo.s32 	%r81, %r476, 257, %r457;
	or.b32  	%r477, %r456, 36;
	mad.lo.s32 	%r82, %r477, 257, %r457;
	add.s32 	%r478, %r3, 312;
	shr.u32 	%r479, %r478, 3;
	mad.lo.s32 	%r83, %r479, 257, %r457;
	add.s32 	%r480, %r3, 336;
	shr.u32 	%r481, %r480, 3;
	mad.lo.s32 	%r84, %r481, 257, %r457;
	add.s32 	%r482, %r3, 360;
	shr.u32 	%r483, %r482, 3;
	mad.lo.s32 	%r85, %r483, 257, %r457;
	or.b32  	%r484, %r456, 48;
	mad.lo.s32 	%r86, %r484, 257, %r457;
	add.s32 	%r485, %r3, 408;
	shr.u32 	%r486, %r485, 3;
	mad.lo.s32 	%r87, %r486, 257, %r457;
	add.s32 	%r487, %r3, 432;
	shr.u32 	%r488, %r487, 3;
	mad.lo.s32 	%r88, %r488, 257, %r457;
	add.s32 	%r489, %r3, 456;
	shr.u32 	%r490, %r489, 3;
	mad.lo.s32 	%r89, %r490, 257, %r457;
	or.b32  	%r491, %r456, 60;
	mad.lo.s32 	%r90, %r491, 257, %r457;
	add.s32 	%r492, %r3, 504;
	bfe.u32 	%r493, %r492, 3, 6;
	mad.lo.s32 	%r91, %r493, 257, %r457;
	mul.lo.s32 	%r494, %r5, 4806;
	mad.lo.s32 	%r495, %r3420, 198, %r494;
	mad.lo.s32 	%r496, %r3419, 33, %r495;
	mad.lo.s32 	%r497, %r3421, 801, %r496;
	bfe.u32 	%r498, %r1, 1, 1;
	mul.lo.s32 	%r499, %r498, 2056;
	mul.lo.s32 	%r500, %r451, 257;
	and.b32  	%r501, %r1, 1;
	mul.lo.s32 	%r502, %r501, 4112;
	bfe.u32 	%r503, %r1, 3, 1;
	mul.lo.s32 	%r504, %r503, 514;
	and.b32  	%r505, %r6, 1;
	mul.lo.s32 	%r506, %r505, 1028;
	add.s32 	%r507, %r502, %r500;
	add.s32 	%r508, %r507, %r499;
	add.s32 	%r509, %r508, %r3419;
	add.s32 	%r510, %r509, %r504;
	add.s32 	%r511, %r510, %r506;
	add.s32 	%r92, %r511, %r3418;
	mul.wide.u32 	%rd27, %r92, 4;
	mov.u64 	%rd28, shmem;
	add.s64 	%rd6, %rd28, %rd27;
	add.s32 	%r93, %r92, 8256;
	cvt.u64.u32 	%rd29, %r3418;
	cvt.u64.u32 	%rd30, %r506;
	cvt.u64.u32 	%rd31, %r504;
	cvt.u64.u32 	%rd32, %r3419;
	cvt.u64.u32 	%rd33, %r499;
	cvt.u64.u32 	%rd34, %r502;
	cvt.u64.u32 	%rd35, %r500;
	add.s64 	%rd36, %rd35, %rd34;
	add.s64 	%rd37, %rd36, %rd33;
	add.s64 	%rd38, %rd37, %rd32;
	add.s64 	%rd39, %rd38, %rd31;
	add.s64 	%rd40, %rd39, %rd30;
	add.s64 	%rd41, %rd40, %rd29;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd7, %rd28, %rd42;
	add.s32 	%r94, %r92, 32;
	add.s32 	%r95, %r92, 8288;
	bfe.u32 	%r512, %r3, 1, 1;
	mul.lo.s32 	%r513, %r5, 6;
	shr.u32 	%r514, %r3, 4;
	and.b32  	%r515, %r3, 1;
	bfe.u32 	%r516, %r3, 3, 1;
	bfe.u32 	%r517, %r3, 2, 1;
	mad.lo.s32 	%r518, %r514, 257, %r513;
	mad.lo.s32 	%r519, %r515, 4112, %r518;
	mad.lo.s32 	%r520, %r512, 2056, %r519;
	mad.lo.s32 	%r521, %r516, 514, %r520;
	mad.lo.s32 	%r522, %r517, 1028, %r521;
	add.s32 	%r96, %r522, %r3421;
	mul.wide.u32 	%rd43, %r96, 4;
	add.s64 	%rd8, %rd28, %rd43;
	add.s32 	%r97, %r96, 8256;
	mul.wide.u32 	%rd44, %r97, 4;
	add.s64 	%rd9, %rd28, %rd44;
	add.s32 	%r98, %r96, 32;
	mul.wide.u32 	%rd45, %r98, 4;
	add.s64 	%rd10, %rd28, %rd45;
	add.s32 	%r99, %r96, 8288;
	mul.wide.u32 	%rd46, %r99, 4;
	add.s64 	%rd11, %rd28, %rd46;
	mul.lo.s32 	%r523, %r2, 59904;
	cvt.u16.u32 	%rs56, %r3;
	shl.b16 	%rs57, %rs56, 1;
	and.b16  	%rs58, %rs57, 254;
	mul.lo.s16 	%rs59, %rs58, 171;
	shr.u16 	%rs60, %rs59, 13;
	mul.lo.s16 	%rs61, %rs60, 48;
	sub.s16 	%rs62, %rs57, %rs61;
	cvt.u32.u16 	%r524, %rs62;
	and.b32  	%r525, %r524, 254;
	or.b32  	%r526, %r523, %r69;
	mad.lo.s32 	%r100, %r525, 24, %r526;
	or.b16  	%rs63, %rs57, 1;
	and.b16  	%rs64, %rs63, 255;
	mul.lo.s16 	%rs65, %rs64, 171;
	shr.u16 	%rs66, %rs65, 13;
	mul.lo.s16 	%rs67, %rs66, 48;
	sub.s16 	%rs68, %rs63, %rs67;
	cvt.u32.u16 	%r527, %rs68;
	and.b32  	%r528, %r527, 255;
	mad.lo.s32 	%r101, %r528, 24, %r526;
	mul.wide.u32 	%rd47, %r497, 4;
	add.s64 	%rd12, %rd28, %rd47;
	setp.gt.u32 	%p112, %r3, 7;
	setp.eq.s16 	%p113, %rs1, 0;
	setp.lt.u32 	%p115, %r1, 24;
	mov.u32 	%r3424, %r3408;
	mov.u32 	%r3455, %r3408;
	mov.u32 	%r3456, %r3408;
	mov.u32 	%r3457, %r3408;
	mov.u32 	%r3458, %r3408;
	bra.uni 	LBB0_71;
LBB0_92:                                // %guard_pass14622
                                        //   in Loop: Header=BB0_71 Depth=1
	add.s32 	%r289, %r3424, 48;
	setp.ne.s32 	%p141, %r3424, 2016;
	mov.u32 	%r3424, %r289;
	@%p141 bra 	LBB0_71;
	bra.uni 	LBB0_93;
LBB0_71:                                // %L741
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_73 Depth 2
                                        //     Child Loop BB0_83 Depth 2
	mul.hi.u32 	%r722, %r3424, -1431655765;
	shr.u32 	%r723, %r722, 5;
	mul.lo.s32 	%r107, %r723, 48;
	add.s32 	%r724, %r107, %r3;
	cvt.u16.u32 	%rs69, %r724;
	mul.hi.s16 	%rs70, %rs69, 16257;
	shr.u16 	%rs71, %rs70, 15;
	shr.s16 	%rs72, %rs70, 9;
	add.s16 	%rs73, %rs72, %rs71;
	mul.lo.s16 	%rs74, %rs73, 2064;
	sub.s16 	%rs75, %rs69, %rs74;
	cvt.u32.u16 	%r725, %rs75;
	shl.b32 	%r726, %r725, 16;
	or.b32  	%r727, %r64, %r726;
	mul.wide.s32 	%rd48, %r727, 4;
	add.s64 	%rd49, %rd3, %rd48;
	ld.global.v4.u32 	{%r728, %r729, %r730, %r731}, [%rd49];
	or.b32  	%r732, %r65, %r726;
	mul.wide.s32 	%rd50, %r732, 4;
	add.s64 	%rd51, %rd3, %rd50;
	ld.global.v4.u32 	{%r733, %r734, %r735, %r736}, [%rd51];
	add.s32 	%r737, %r66, %r107;
	cvt.u16.u32 	%rs76, %r737;
	mul.hi.s16 	%rs77, %rs76, 16257;
	shr.u16 	%rs78, %rs77, 15;
	shr.s16 	%rs79, %rs77, 9;
	add.s16 	%rs80, %rs79, %rs78;
	mul.lo.s16 	%rs81, %rs80, 2064;
	sub.s16 	%rs82, %rs76, %rs81;
	cvt.u32.u16 	%r738, %rs82;
	shl.b32 	%r739, %r738, 16;
	or.b32  	%r740, %r64, %r739;
	mul.wide.s32 	%rd52, %r740, 4;
	add.s64 	%rd53, %rd3, %rd52;
	ld.global.v4.u32 	{%r741, %r742, %r743, %r744}, [%rd53];
	or.b32  	%r745, %r65, %r739;
	mul.wide.s32 	%rd54, %r745, 4;
	add.s64 	%rd55, %rd3, %rd54;
	ld.global.v4.u32 	{%r746, %r747, %r748, %r749}, [%rd55];
	selp.b32 	%r750, %r730, %r728, %p113;
	shfl.sync.bfly.b32	%r751, %r750, 16, 31, -1;
	selp.b32 	%r531, %r728, %r751, %p113;
	selp.b32 	%r536, %r751, %r730, %p113;
	selp.b32 	%r752, %r731, %r729, %p113;
	shfl.sync.bfly.b32	%r753, %r752, 16, 31, -1;
	selp.b32 	%r539, %r729, %r753, %p113;
	selp.b32 	%r544, %r753, %r731, %p113;
	selp.b32 	%r754, %r735, %r733, %p113;
	shfl.sync.bfly.b32	%r755, %r754, 16, 31, -1;
	selp.b32 	%r547, %r733, %r755, %p113;
	selp.b32 	%r552, %r755, %r735, %p113;
	selp.b32 	%r756, %r736, %r734, %p113;
	shfl.sync.bfly.b32	%r757, %r756, 16, 31, -1;
	selp.b32 	%r555, %r734, %r757, %p113;
	selp.b32 	%r560, %r757, %r736, %p113;
	selp.b32 	%r758, %r743, %r741, %p113;
	shfl.sync.bfly.b32	%r759, %r758, 16, 31, -1;
	selp.b32 	%r563, %r741, %r759, %p113;
	selp.b32 	%r568, %r759, %r743, %p113;
	selp.b32 	%r760, %r744, %r742, %p113;
	shfl.sync.bfly.b32	%r761, %r760, 16, 31, -1;
	selp.b32 	%r571, %r742, %r761, %p113;
	selp.b32 	%r576, %r761, %r744, %p113;
	selp.b32 	%r762, %r748, %r746, %p113;
	shfl.sync.bfly.b32	%r763, %r762, 16, 31, -1;
	selp.b32 	%r579, %r746, %r763, %p113;
	selp.b32 	%r584, %r763, %r748, %p113;
	selp.b32 	%r764, %r749, %r747, %p113;
	shfl.sync.bfly.b32	%r765, %r764, 16, 31, -1;
	selp.b32 	%r587, %r747, %r765, %p113;
	selp.b32 	%r592, %r765, %r749, %p113;
	shl.b32 	%r532, %r536, 4;
	mov.u32 	%r530, 252645135;
	// begin inline asm
	lop3.b32 %r594, %r530, %r531, %r532, 202;
	// end inline asm
	shr.u32 	%r535, %r531, 4;
	// begin inline asm
	lop3.b32 %r610, %r530, %r535, %r536, 202;
	// end inline asm
	shl.b32 	%r540, %r544, 4;
	// begin inline asm
	lop3.b32 %r602, %r530, %r539, %r540, 202;
	// end inline asm
	shr.u32 	%r543, %r539, 4;
	// begin inline asm
	lop3.b32 %r618, %r530, %r543, %r544, 202;
	// end inline asm
	shl.b32 	%r548, %r552, 4;
	// begin inline asm
	lop3.b32 %r626, %r530, %r547, %r548, 202;
	// end inline asm
	shr.u32 	%r551, %r547, 4;
	// begin inline asm
	lop3.b32 %r642, %r530, %r551, %r552, 202;
	// end inline asm
	shl.b32 	%r556, %r560, 4;
	// begin inline asm
	lop3.b32 %r634, %r530, %r555, %r556, 202;
	// end inline asm
	shr.u32 	%r559, %r555, 4;
	// begin inline asm
	lop3.b32 %r650, %r530, %r559, %r560, 202;
	// end inline asm
	shl.b32 	%r564, %r568, 4;
	// begin inline asm
	lop3.b32 %r595, %r530, %r563, %r564, 202;
	// end inline asm
	shr.u32 	%r567, %r563, 4;
	// begin inline asm
	lop3.b32 %r611, %r530, %r567, %r568, 202;
	// end inline asm
	shl.b32 	%r572, %r576, 4;
	// begin inline asm
	lop3.b32 %r603, %r530, %r571, %r572, 202;
	// end inline asm
	shr.u32 	%r575, %r571, 4;
	// begin inline asm
	lop3.b32 %r619, %r530, %r575, %r576, 202;
	// end inline asm
	shl.b32 	%r580, %r584, 4;
	// begin inline asm
	lop3.b32 %r627, %r530, %r579, %r580, 202;
	// end inline asm
	shr.u32 	%r583, %r579, 4;
	// begin inline asm
	lop3.b32 %r643, %r530, %r583, %r584, 202;
	// end inline asm
	shl.b32 	%r588, %r592, 4;
	// begin inline asm
	lop3.b32 %r635, %r530, %r587, %r588, 202;
	// end inline asm
	shr.u32 	%r591, %r587, 4;
	// begin inline asm
	lop3.b32 %r651, %r530, %r591, %r592, 202;
	// end inline asm
	mov.u32 	%r596, 25152;
	// begin inline asm
	prmt.b32 %r658, %r594, %r595, %r596;
	// end inline asm
	mov.u32 	%r600, 29521;
	// begin inline asm
	prmt.b32 %r690, %r594, %r595, %r600;
	// end inline asm
	// begin inline asm
	prmt.b32 %r666, %r602, %r603, %r596;
	// end inline asm
	// begin inline asm
	prmt.b32 %r698, %r602, %r603, %r600;
	// end inline asm
	// begin inline asm
	prmt.b32 %r659, %r610, %r611, %r596;
	// end inline asm
	// begin inline asm
	prmt.b32 %r691, %r610, %r611, %r600;
	// end inline asm
	// begin inline asm
	prmt.b32 %r667, %r618, %r619, %r596;
	// end inline asm
	// begin inline asm
	prmt.b32 %r699, %r618, %r619, %r600;
	// end inline asm
	// begin inline asm
	prmt.b32 %r674, %r626, %r627, %r596;
	// end inline asm
	// begin inline asm
	prmt.b32 %r706, %r626, %r627, %r600;
	// end inline asm
	// begin inline asm
	prmt.b32 %r682, %r634, %r635, %r596;
	// end inline asm
	// begin inline asm
	prmt.b32 %r714, %r634, %r635, %r600;
	// end inline asm
	// begin inline asm
	prmt.b32 %r675, %r642, %r643, %r596;
	// end inline asm
	// begin inline asm
	prmt.b32 %r707, %r642, %r643, %r600;
	// end inline asm
	// begin inline asm
	prmt.b32 %r683, %r650, %r651, %r596;
	// end inline asm
	// begin inline asm
	prmt.b32 %r715, %r650, %r651, %r600;
	// end inline asm
	mov.u32 	%r716, 21520;
	// begin inline asm
	prmt.b32 %r657, %r658, %r659, %r716;
	// end inline asm
	mov.u32 	%r720, 30258;
	// begin inline asm
	prmt.b32 %r661, %r658, %r659, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r665, %r666, %r667, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r669, %r666, %r667, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r673, %r674, %r675, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r677, %r674, %r675, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r681, %r682, %r683, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r685, %r682, %r683, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r689, %r690, %r691, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r693, %r690, %r691, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r697, %r698, %r699, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r701, %r698, %r699, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r705, %r706, %r707, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r709, %r706, %r707, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r713, %r714, %r715, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r717, %r714, %r715, %r720;
	// end inline asm
	mul.hi.s16 	%rs83, %rs69, 10923;
	shr.u16 	%rs84, %rs83, 15;
	shr.s16 	%rs85, %rs83, 2;
	add.s16 	%rs86, %rs85, %rs84;
	mul.lo.s16 	%rs87, %rs86, 24;
	sub.s16 	%rs88, %rs69, %rs87;
	cvt.s32.s16 	%r766, %rs88;
	add.s32 	%r767, %r67, %r766;
	mul.wide.s32 	%rd56, %r767, 4;
	add.s64 	%rd58, %rd28, %rd56;
	st.shared.u32 	[%rd58], %r657;
	st.shared.u32 	[%rd58+512], %r665;
	st.shared.u32 	[%rd58+256], %r661;
	st.shared.u32 	[%rd58+768], %r669;
	add.s32 	%r768, %r68, %r766;
	mul.wide.s32 	%rd59, %r768, 4;
	add.s64 	%rd60, %rd28, %rd59;
	st.shared.u32 	[%rd60], %r673;
	st.shared.u32 	[%rd60+512], %r681;
	st.shared.u32 	[%rd60+256], %r677;
	st.shared.u32 	[%rd60+768], %r685;
	st.shared.u32 	[%rd58+128], %r689;
	st.shared.u32 	[%rd58+640], %r697;
	st.shared.u32 	[%rd58+384], %r693;
	st.shared.u32 	[%rd58+896], %r701;
	st.shared.u32 	[%rd60+128], %r705;
	st.shared.u32 	[%rd60+640], %r713;
	st.shared.u32 	[%rd60+384], %r709;
	st.shared.u32 	[%rd60+896], %r717;
	bar.sync 	0;
	add.s32 	%r769, %r107, %r69;
	cvt.u16.u32 	%rs89, %r769;
	mul.hi.s16 	%rs90, %rs89, 10923;
	shr.u16 	%rs91, %rs90, 15;
	shr.s16 	%rs92, %rs90, 2;
	add.s16 	%rs93, %rs92, %rs91;
	mul.lo.s16 	%rs94, %rs93, 24;
	sub.s16 	%rs95, %rs89, %rs94;
	cvt.s32.s16 	%r770, %rs95;
	add.s32 	%r771, %r70, %r770;
	mul.wide.s32 	%rd61, %r771, 4;
	add.s64 	%rd62, %rd28, %rd61;
	ld.shared.u32 	%r772, [%rd62];
	add.s32 	%r773, %r71, %r770;
	mul.wide.u32 	%rd63, %r773, 4;
	add.s64 	%rd64, %rd28, %rd63;
	ld.shared.u32 	%r774, [%rd64];
	add.s32 	%r775, %r72, %r770;
	mul.wide.u32 	%rd65, %r775, 4;
	add.s64 	%rd66, %rd28, %rd65;
	ld.shared.u32 	%r776, [%rd66];
	add.s32 	%r777, %r73, %r770;
	mul.wide.u32 	%rd67, %r777, 4;
	add.s64 	%rd68, %rd28, %rd67;
	ld.shared.u32 	%r778, [%rd68];
	add.s32 	%r779, %r74, %r770;
	mul.wide.s32 	%rd69, %r779, 4;
	add.s64 	%rd70, %rd28, %rd69;
	ld.shared.u32 	%r780, [%rd70];
	add.s32 	%r781, %r75, %r770;
	mul.wide.u32 	%rd71, %r781, 4;
	add.s64 	%rd72, %rd28, %rd71;
	ld.shared.u32 	%r782, [%rd72];
	add.s32 	%r783, %r76, %r770;
	mul.wide.u32 	%rd73, %r783, 4;
	add.s64 	%rd74, %rd28, %rd73;
	ld.shared.u32 	%r784, [%rd74];
	add.s32 	%r785, %r77, %r770;
	mul.wide.u32 	%rd75, %r785, 4;
	add.s64 	%rd76, %rd28, %rd75;
	ld.shared.u32 	%r786, [%rd76];
	add.s32 	%r787, %r78, %r770;
	mul.wide.s32 	%rd77, %r787, 4;
	add.s64 	%rd78, %rd28, %rd77;
	ld.shared.u32 	%r788, [%rd78];
	add.s32 	%r789, %r79, %r770;
	mul.wide.u32 	%rd79, %r789, 4;
	add.s64 	%rd80, %rd28, %rd79;
	ld.shared.u32 	%r790, [%rd80];
	add.s32 	%r791, %r80, %r770;
	mul.wide.u32 	%rd81, %r791, 4;
	add.s64 	%rd82, %rd28, %rd81;
	ld.shared.u32 	%r792, [%rd82];
	add.s32 	%r793, %r81, %r770;
	mul.wide.u32 	%rd83, %r793, 4;
	add.s64 	%rd84, %rd28, %rd83;
	ld.shared.u32 	%r794, [%rd84];
	add.s32 	%r795, %r82, %r770;
	mul.wide.s32 	%rd85, %r795, 4;
	add.s64 	%rd86, %rd28, %rd85;
	ld.shared.u32 	%r796, [%rd86];
	add.s32 	%r797, %r83, %r770;
	mul.wide.u32 	%rd87, %r797, 4;
	add.s64 	%rd88, %rd28, %rd87;
	ld.shared.u32 	%r798, [%rd88];
	add.s32 	%r799, %r84, %r770;
	mul.wide.u32 	%rd89, %r799, 4;
	add.s64 	%rd90, %rd28, %rd89;
	ld.shared.u32 	%r800, [%rd90];
	add.s32 	%r801, %r85, %r770;
	mul.wide.u32 	%rd91, %r801, 4;
	add.s64 	%rd92, %rd28, %rd91;
	ld.shared.u32 	%r802, [%rd92];
	add.s32 	%r803, %r86, %r770;
	mul.wide.s32 	%rd93, %r803, 4;
	add.s64 	%rd94, %rd28, %rd93;
	ld.shared.u32 	%r804, [%rd94];
	add.s32 	%r805, %r87, %r770;
	mul.wide.u32 	%rd95, %r805, 4;
	add.s64 	%rd96, %rd28, %rd95;
	ld.shared.u32 	%r806, [%rd96];
	add.s32 	%r807, %r88, %r770;
	mul.wide.u32 	%rd97, %r807, 4;
	add.s64 	%rd98, %rd28, %rd97;
	ld.shared.u32 	%r808, [%rd98];
	add.s32 	%r809, %r89, %r770;
	mul.wide.u32 	%rd99, %r809, 4;
	add.s64 	%rd100, %rd28, %rd99;
	ld.shared.u32 	%r810, [%rd100];
	add.s32 	%r811, %r90, %r770;
	mul.wide.s32 	%rd101, %r811, 4;
	add.s64 	%rd102, %rd28, %rd101;
	ld.shared.u32 	%r812, [%rd102];
	add.s32 	%r813, %r91, %r770;
	mul.wide.s32 	%rd103, %r813, 4;
	add.s64 	%rd104, %rd28, %rd103;
	ld.shared.u32 	%r814, [%rd104];
	bar.sync 	0;
	shfl.sync.idx.b32	%r815, %r3417, 0, 31, -1;
	shfl.sync.idx.b32	%r816, %r3417, 1, 31, -1;
	shfl.sync.idx.b32	%r817, %r3417, 2, 31, -1;
	shfl.sync.idx.b32	%r818, %r3417, 3, 31, -1;
	shfl.sync.idx.b32	%r819, %r3417, 4, 31, -1;
	shfl.sync.idx.b32	%r820, %r3417, 5, 31, -1;
	shfl.sync.idx.b32	%r821, %r3417, 6, 31, -1;
	shfl.sync.idx.b32	%r822, %r3417, 7, 31, -1;
	shfl.sync.idx.b32	%r823, %r3417, 8, 31, -1;
	shfl.sync.idx.b32	%r824, %r3417, 9, 31, -1;
	shfl.sync.idx.b32	%r825, %r3417, 10, 31, -1;
	shfl.sync.idx.b32	%r826, %r3417, 11, 31, -1;
	shfl.sync.idx.b32	%r827, %r3417, 12, 31, -1;
	shfl.sync.idx.b32	%r828, %r3417, 13, 31, -1;
	shfl.sync.idx.b32	%r829, %r3417, 14, 31, -1;
	shfl.sync.idx.b32	%r830, %r3417, 15, 31, -1;
	shfl.sync.idx.b32	%r831, %r3417, 16, 31, -1;
	shfl.sync.idx.b32	%r832, %r3417, 17, 31, -1;
	shfl.sync.idx.b32	%r833, %r3417, 18, 31, -1;
	shfl.sync.idx.b32	%r834, %r3417, 19, 31, -1;
	shfl.sync.idx.b32	%r835, %r3417, 20, 31, -1;
	shfl.sync.idx.b32	%r836, %r3417, 21, 31, -1;
	shfl.sync.idx.b32	%r837, %r3417, 22, 31, -1;
	shfl.sync.idx.b32	%r838, %r3417, 23, 31, -1;
	add.s32 	%r839, %r815, %r770;
	mul.wide.s32 	%rd105, %r839, 4;
	add.s64 	%rd106, %rd28, %rd105;
	st.shared.u32 	[%rd106], %r772;
	add.s32 	%r840, %r816, %r770;
	mul.wide.s32 	%rd107, %r840, 4;
	add.s64 	%rd108, %rd28, %rd107;
	st.shared.u32 	[%rd108], %r774;
	add.s32 	%r841, %r817, %r770;
	mul.wide.s32 	%rd109, %r841, 4;
	add.s64 	%rd110, %rd28, %rd109;
	st.shared.u32 	[%rd110], %r776;
	add.s32 	%r842, %r818, %r770;
	mul.wide.s32 	%rd111, %r842, 4;
	add.s64 	%rd112, %rd28, %rd111;
	st.shared.u32 	[%rd112], %r778;
	add.s32 	%r843, %r819, %r770;
	mul.wide.s32 	%rd113, %r843, 4;
	add.s64 	%rd114, %rd28, %rd113;
	st.shared.u32 	[%rd114], %r780;
	add.s32 	%r844, %r820, %r770;
	mul.wide.s32 	%rd115, %r844, 4;
	add.s64 	%rd116, %rd28, %rd115;
	st.shared.u32 	[%rd116], %r782;
	add.s32 	%r845, %r821, %r770;
	mul.wide.s32 	%rd117, %r845, 4;
	add.s64 	%rd118, %rd28, %rd117;
	st.shared.u32 	[%rd118], %r784;
	add.s32 	%r846, %r822, %r770;
	mul.wide.s32 	%rd119, %r846, 4;
	add.s64 	%rd120, %rd28, %rd119;
	st.shared.u32 	[%rd120], %r786;
	add.s32 	%r847, %r823, %r770;
	mul.wide.s32 	%rd121, %r847, 4;
	add.s64 	%rd122, %rd28, %rd121;
	st.shared.u32 	[%rd122], %r788;
	add.s32 	%r848, %r824, %r770;
	mul.wide.s32 	%rd123, %r848, 4;
	add.s64 	%rd124, %rd28, %rd123;
	st.shared.u32 	[%rd124], %r790;
	add.s32 	%r849, %r825, %r770;
	mul.wide.s32 	%rd125, %r849, 4;
	add.s64 	%rd126, %rd28, %rd125;
	st.shared.u32 	[%rd126], %r792;
	add.s32 	%r850, %r826, %r770;
	mul.wide.s32 	%rd127, %r850, 4;
	add.s64 	%rd128, %rd28, %rd127;
	st.shared.u32 	[%rd128], %r794;
	add.s32 	%r851, %r827, %r770;
	mul.wide.s32 	%rd129, %r851, 4;
	add.s64 	%rd130, %rd28, %rd129;
	st.shared.u32 	[%rd130], %r796;
	add.s32 	%r852, %r828, %r770;
	mul.wide.s32 	%rd131, %r852, 4;
	add.s64 	%rd132, %rd28, %rd131;
	st.shared.u32 	[%rd132], %r798;
	add.s32 	%r853, %r829, %r770;
	mul.wide.s32 	%rd133, %r853, 4;
	add.s64 	%rd134, %rd28, %rd133;
	st.shared.u32 	[%rd134], %r800;
	add.s32 	%r854, %r830, %r770;
	mul.wide.s32 	%rd135, %r854, 4;
	add.s64 	%rd136, %rd28, %rd135;
	st.shared.u32 	[%rd136], %r802;
	add.s32 	%r855, %r831, %r770;
	mul.wide.s32 	%rd137, %r855, 4;
	add.s64 	%rd138, %rd28, %rd137;
	st.shared.u32 	[%rd138], %r804;
	add.s32 	%r856, %r832, %r770;
	mul.wide.s32 	%rd139, %r856, 4;
	add.s64 	%rd140, %rd28, %rd139;
	st.shared.u32 	[%rd140], %r806;
	add.s32 	%r857, %r833, %r770;
	mul.wide.s32 	%rd141, %r857, 4;
	add.s64 	%rd142, %rd28, %rd141;
	st.shared.u32 	[%rd142], %r808;
	add.s32 	%r858, %r834, %r770;
	mul.wide.s32 	%rd143, %r858, 4;
	add.s64 	%rd144, %rd28, %rd143;
	st.shared.u32 	[%rd144], %r810;
	add.s32 	%r859, %r835, %r770;
	mul.wide.s32 	%rd145, %r859, 4;
	add.s64 	%rd146, %rd28, %rd145;
	st.shared.u32 	[%rd146], %r812;
	selp.b32 	%r860, 0, %r814, %p112;
	add.s32 	%r861, %r836, %r770;
	mul.wide.s32 	%rd147, %r861, 4;
	add.s64 	%rd148, %rd28, %rd147;
	st.shared.u32 	[%rd148], %r860;
	add.s32 	%r862, %r837, %r770;
	mul.wide.s32 	%rd149, %r862, 4;
	add.s64 	%rd150, %rd28, %rd149;
	st.shared.u32 	[%rd150], %r3408;
	add.s32 	%r863, %r838, %r770;
	mul.wide.s32 	%rd151, %r863, 4;
	add.s64 	%rd152, %rd28, %rd151;
	st.shared.u32 	[%rd152], %r3408;
	bar.sync 	0;
	mov.u32 	%r3429, %r3408;
	mov.u32 	%r3430, %r3408;
	mov.u32 	%r3431, %r3408;
	mov.u32 	%r3432, %r3408;
	mov.u32 	%r3433, %r3408;
	mov.u32 	%r3434, %r3408;
	mov.u32 	%r3435, %r3408;
	mov.u32 	%r3436, %r3408;
	mov.u32 	%r3437, %r3408;
	mov.u32 	%r3438, %r3408;
	mov.u32 	%r3439, %r3408;
	mov.u32 	%r3440, %r3408;
	mov.u32 	%r3441, %r3408;
	mov.u32 	%r3442, %r3408;
	mov.u32 	%r3443, %r3408;
	mov.u32 	%r3444, %r3408;
	mov.u32 	%r3445, %r3408;
	mov.u32 	%r3446, %r3408;
	mov.u32 	%r3447, %r3408;
	mov.u32 	%r3448, %r3408;
	mov.u32 	%r3449, %r3408;
	mov.u32 	%r3450, %r3408;
	mov.u32 	%r3451, %r3408;
	mov.u32 	%r3452, %r3408;
	@%p111 bra 	LBB0_111;
	bra.uni 	LBB0_72;
LBB0_111:                               // %oksrem3297
                                        //   in Loop: Header=BB0_71 Depth=1
	cvt.u16.u32 	%rs96, %r107;
	mul.hi.s16 	%rs97, %rs96, 10923;
	shr.u16 	%rs98, %rs97, 15;
	shr.s16 	%rs99, %rs97, 2;
	add.s16 	%rs100, %rs99, %rs98;
	mul.lo.s16 	%rs101, %rs100, 24;
	sub.s16 	%rs102, %rs96, %rs101;
	cvt.s32.s16 	%r864, %rs102;
	mul.wide.s32 	%rd153, %r864, 4;
	add.s64 	%rd154, %rd12, %rd153;
	ld.shared.u32 	%r3429, [%rd154];
	ld.shared.u32 	%r3430, [%rd12+4];
	ld.shared.u32 	%r3431, [%rd12+8];
	ld.shared.u32 	%r3432, [%rd12+12];
	ld.shared.u32 	%r3433, [%rd12+16];
	ld.shared.u32 	%r3434, [%rd12+20];
	ld.shared.u32 	%r3435, [%rd12+24];
	ld.shared.u32 	%r3436, [%rd12+28];
	ld.shared.u32 	%r3437, [%rd12+32];
	ld.shared.u32 	%r3438, [%rd12+36];
	ld.shared.u32 	%r3439, [%rd12+40];
	ld.shared.u32 	%r3440, [%rd12+44];
	ld.shared.u32 	%r3441, [%rd12+48];
	ld.shared.u32 	%r3442, [%rd12+52];
	ld.shared.u32 	%r3443, [%rd12+56];
	ld.shared.u32 	%r3444, [%rd12+60];
	add.s16 	%rs103, %rs96, 16;
	mul.hi.s16 	%rs104, %rs103, 10923;
	shr.u16 	%rs105, %rs104, 15;
	shr.s16 	%rs106, %rs104, 2;
	add.s16 	%rs107, %rs106, %rs105;
	mul.lo.s16 	%rs108, %rs107, 24;
	sub.s16 	%rs109, %rs103, %rs108;
	cvt.s32.s16 	%r865, %rs109;
	mul.wide.s32 	%rd155, %r865, 4;
	add.s64 	%rd156, %rd12, %rd155;
	ld.shared.u32 	%r3445, [%rd156];
	add.s16 	%rs110, %rs96, 17;
	mul.hi.s16 	%rs111, %rs110, 10923;
	shr.u16 	%rs112, %rs111, 15;
	shr.s16 	%rs113, %rs111, 2;
	add.s16 	%rs114, %rs113, %rs112;
	mul.lo.s16 	%rs115, %rs114, 24;
	sub.s16 	%rs116, %rs110, %rs115;
	cvt.s32.s16 	%r866, %rs116;
	mul.wide.s32 	%rd157, %r866, 4;
	add.s64 	%rd158, %rd12, %rd157;
	ld.shared.u32 	%r3446, [%rd158];
	add.s16 	%rs117, %rs96, 18;
	mul.hi.s16 	%rs118, %rs117, 10923;
	shr.u16 	%rs119, %rs118, 15;
	shr.s16 	%rs120, %rs118, 2;
	add.s16 	%rs121, %rs120, %rs119;
	mul.lo.s16 	%rs122, %rs121, 24;
	sub.s16 	%rs123, %rs117, %rs122;
	cvt.s32.s16 	%r867, %rs123;
	mul.wide.s32 	%rd159, %r867, 4;
	add.s64 	%rd160, %rd12, %rd159;
	ld.shared.u32 	%r3447, [%rd160];
	add.s16 	%rs124, %rs96, 19;
	mul.hi.s16 	%rs125, %rs124, 10923;
	shr.u16 	%rs126, %rs125, 15;
	shr.s16 	%rs127, %rs125, 2;
	add.s16 	%rs128, %rs127, %rs126;
	mul.lo.s16 	%rs129, %rs128, 24;
	sub.s16 	%rs130, %rs124, %rs129;
	cvt.s32.s16 	%r868, %rs130;
	mul.wide.s32 	%rd161, %r868, 4;
	add.s64 	%rd162, %rd12, %rd161;
	ld.shared.u32 	%r3448, [%rd162];
	add.s16 	%rs131, %rs96, 20;
	mul.hi.s16 	%rs132, %rs131, 10923;
	shr.u16 	%rs133, %rs132, 15;
	shr.s16 	%rs134, %rs132, 2;
	add.s16 	%rs135, %rs134, %rs133;
	mul.lo.s16 	%rs136, %rs135, 24;
	sub.s16 	%rs137, %rs131, %rs136;
	cvt.s32.s16 	%r869, %rs137;
	mul.wide.s32 	%rd163, %r869, 4;
	add.s64 	%rd164, %rd12, %rd163;
	ld.shared.u32 	%r3449, [%rd164];
	add.s16 	%rs138, %rs96, 21;
	mul.hi.s16 	%rs139, %rs138, 10923;
	shr.u16 	%rs140, %rs139, 15;
	shr.s16 	%rs141, %rs139, 2;
	add.s16 	%rs142, %rs141, %rs140;
	mul.lo.s16 	%rs143, %rs142, 24;
	sub.s16 	%rs144, %rs138, %rs143;
	cvt.s32.s16 	%r870, %rs144;
	mul.wide.s32 	%rd165, %r870, 4;
	add.s64 	%rd166, %rd12, %rd165;
	ld.shared.u32 	%r3450, [%rd166];
	add.s16 	%rs145, %rs96, 22;
	mul.hi.s16 	%rs146, %rs145, 10923;
	shr.u16 	%rs147, %rs146, 15;
	shr.s16 	%rs148, %rs146, 2;
	add.s16 	%rs149, %rs148, %rs147;
	mul.lo.s16 	%rs150, %rs149, 24;
	sub.s16 	%rs151, %rs145, %rs150;
	cvt.s32.s16 	%r871, %rs151;
	mul.wide.s32 	%rd167, %r871, 4;
	add.s64 	%rd168, %rd12, %rd167;
	ld.shared.u32 	%r3451, [%rd168];
	add.s16 	%rs152, %rs96, 23;
	mul.hi.s16 	%rs153, %rs152, 10923;
	shr.u16 	%rs154, %rs153, 15;
	shr.s16 	%rs155, %rs153, 2;
	add.s16 	%rs156, %rs155, %rs154;
	mul.lo.s16 	%rs157, %rs156, 24;
	sub.s16 	%rs158, %rs152, %rs157;
	cvt.s32.s16 	%r872, %rs158;
	mul.wide.s32 	%rd169, %r872, 4;
	add.s64 	%rd170, %rd12, %rd169;
	ld.shared.u32 	%r3452, [%rd170];
LBB0_72:                                // %L11316
                                        //   in Loop: Header=BB0_71 Depth=1
	bar.sync 	0;
	add.s32 	%r132, %r107, 1;
	add.s32 	%r133, %r107, 2;
	add.s32 	%r134, %r107, 3;
	mov.u32 	%r3453, 12;
	mov.u32 	%r3454, %r3408;
	bra.uni 	LBB0_73;
LBB0_80:                                // %L21291
                                        //   in Loop: Header=BB0_73 Depth=2
	add.s32 	%r3456, %r3456, 1;
	mov.u32 	%r3455, 0;
	mov.u32 	%r3457, %r3455;
	mov.u32 	%r3458, %r3455;
LBB0_81:                                // %L21292
                                        //   in Loop: Header=BB0_73 Depth=2
	bar.sync 	0;
	add.s32 	%r3454, %r3454, 1;
	add.s32 	%r3453, %r3453, -4;
	setp.ne.s32 	%p127, %r3453, -12;
	@%p127 bra 	LBB0_73;
	bra.uni 	LBB0_82;
LBB0_73:                                // %L11342
                                        //   Parent Loop BB0_71 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p116, %r3453, 12;
	selp.b32 	%r1412, %r3429, 0, %p116;
	setp.eq.s32 	%p117, %r3453, 8;
	selp.b32 	%r1413, %r3433, %r1412, %p117;
	setp.eq.s32 	%p118, %r3453, 4;
	selp.b32 	%r1414, %r3437, %r1413, %p118;
	setp.eq.s32 	%p119, %r3453, 0;
	selp.b32 	%r1415, %r3441, %r1414, %p119;
	setp.eq.s32 	%p120, %r3453, -4;
	selp.b32 	%r1416, %r3445, %r1415, %p120;
	setp.eq.s32 	%p121, %r3453, -8;
	selp.b32 	%r1417, %r3449, %r1416, %p121;
	selp.b32 	%r1418, %r3430, 0, %p116;
	selp.b32 	%r1419, %r3434, %r1418, %p117;
	selp.b32 	%r1420, %r3438, %r1419, %p118;
	selp.b32 	%r1421, %r3442, %r1420, %p119;
	selp.b32 	%r1422, %r3446, %r1421, %p120;
	selp.b32 	%r1423, %r3450, %r1422, %p121;
	selp.b32 	%r1424, %r3431, 0, %p116;
	selp.b32 	%r1425, %r3435, %r1424, %p117;
	selp.b32 	%r1426, %r3439, %r1425, %p118;
	selp.b32 	%r1427, %r3443, %r1426, %p119;
	selp.b32 	%r1428, %r3447, %r1427, %p120;
	selp.b32 	%r1429, %r3451, %r1428, %p121;
	selp.b32 	%r1430, %r3432, 0, %p116;
	selp.b32 	%r1431, %r3436, %r1430, %p117;
	selp.b32 	%r1432, %r3440, %r1431, %p118;
	selp.b32 	%r1433, %r3444, %r1432, %p119;
	selp.b32 	%r1434, %r3448, %r1433, %p120;
	selp.b32 	%r1435, %r3452, %r1434, %p121;
	mov.u16 	%rs196, 25600;
	// begin inline asm
	mov.b32 %r880, {%rs196, %rs196};
	// end inline asm
	mov.u16 	%rs198, 21504;
	// begin inline asm
	mov.b32 %r891, {%rs198, %rs198};
	// end inline asm
	xor.b32  	%r879, %r1417, -2004318072;
	mov.u32 	%r1016, 983055;
	// begin inline asm
	lop3.b32 %r877, %r1016, %r879, %r880, 202;
	// end inline asm
	mov.u16 	%rs202, 18432;
	// begin inline asm
	mov.b32 %r881, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r882, %r880, %r881;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r885, %r877, %r882;
	// end inline asm
	mov.u32 	%r1027, 15728880;
	// begin inline asm
	lop3.b32 %r888, %r1027, %r879, %r891, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r892, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r893, %r891, %r892;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r896, %r888, %r893;
	// end inline asm
	// begin inline asm
	mov.b32 %r926, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r937, {%rs198, %rs198};
	// end inline asm
	xor.b32  	%r925, %r1423, -2004318072;
	// begin inline asm
	lop3.b32 %r923, %r1016, %r925, %r926, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r927, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r928, %r926, %r927;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r931, %r923, %r928;
	// end inline asm
	// begin inline asm
	lop3.b32 %r934, %r1027, %r925, %r937, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r938, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r939, %r937, %r938;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r942, %r934, %r939;
	// end inline asm
	// begin inline asm
	mov.b32 %r972, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r983, {%rs198, %rs198};
	// end inline asm
	xor.b32  	%r971, %r1429, -2004318072;
	// begin inline asm
	lop3.b32 %r969, %r1016, %r971, %r972, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r973, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r974, %r972, %r973;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r977, %r969, %r974;
	// end inline asm
	// begin inline asm
	lop3.b32 %r980, %r1027, %r971, %r983, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r984, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r985, %r983, %r984;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r988, %r980, %r985;
	// end inline asm
	// begin inline asm
	mov.b32 %r1018, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r1029, {%rs198, %rs198};
	// end inline asm
	xor.b32  	%r1017, %r1435, -2004318072;
	// begin inline asm
	lop3.b32 %r1015, %r1016, %r1017, %r1018, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1019, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1020, %r1018, %r1019;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1023, %r1015, %r1020;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1026, %r1027, %r1017, %r1029, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1030, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1031, %r1029, %r1030;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1034, %r1026, %r1031;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3422;
    mov.b32 {%r2re, %r2im}, %r885;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1059, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3423;
    mov.b32 {%r2re, %r2im}, %r896;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1062, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3422;
    mov.b32 {%r2re, %r2im}, %r931;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1065, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3423;
    mov.b32 {%r2re, %r2im}, %r942;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1068, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3422;
    mov.b32 {%r2re, %r2im}, %r977;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1071, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3423;
    mov.b32 {%r2re, %r2im}, %r988;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1074, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3422;
    mov.b32 {%r2re, %r2im}, %r1023;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1077, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3423;
    mov.b32 {%r2re, %r2im}, %r1034;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1080, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1146, %r1143}, {%r305, %r308}, {%r1059}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1155, %r1152}, {%r305, %r308}, {%r1062}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1164, %r1161}, {%r305, %r308}, {%r1065}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1173, %r1170}, {%r305, %r308}, {%r1068}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1182, %r1179}, {%r305, %r308}, {%r1071}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1191, %r1188}, {%r305, %r308}, {%r1074}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1200, %r1197}, {%r305, %r308}, {%r1077}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1209, %r1206}, {%r305, %r308}, {%r1080}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1139, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1141, %r1139, %r1143;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1144, %r357, %r1146, %r1141;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1148, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1150, %r1148, %r1152;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1153, %r357, %r1155, %r1150;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1157, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1159, %r1157, %r1161;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1162, %r357, %r1164, %r1159;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1166, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1168, %r1166, %r1170;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1171, %r357, %r1173, %r1168;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1175, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1177, %r1175, %r1179;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1180, %r357, %r1182, %r1177;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1184, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1186, %r1184, %r1188;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1189, %r357, %r1191, %r1186;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1193, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1195, %r1193, %r1197;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1198, %r357, %r1200, %r1195;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1202, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1204, %r1202, %r1206;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1207, %r357, %r1209, %r1204;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1211, %r360, %r1146;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1214, %r357, %r1143, %r1211;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1218, %r360, %r1155;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1221, %r357, %r1152, %r1218;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1225, %r360, %r1164;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1228, %r357, %r1161, %r1225;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1232, %r360, %r1173;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1235, %r357, %r1170, %r1232;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1239, %r360, %r1182;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1242, %r357, %r1179, %r1239;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1246, %r360, %r1191;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1249, %r357, %r1188, %r1246;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1253, %r360, %r1200;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1256, %r357, %r1197, %r1253;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1260, %r360, %r1209;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1263, %r357, %r1206, %r1260;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1348, %r1349}, {%r401, %r407, %r404, %r410}, {%r1144, %r1214}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1356, %r1357}, {%r401, %r407, %r404, %r410}, {%r1153, %r1221}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1364, %r1365}, {%r401, %r407, %r404, %r410}, {%r1162, %r1228}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1372, %r1373}, {%r401, %r407, %r404, %r410}, {%r1171, %r1235}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1380, %r1381}, {%r401, %r407, %r404, %r410}, {%r1180, %r1242}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1388, %r1389}, {%r401, %r407, %r404, %r410}, {%r1189, %r1249}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1396, %r1397}, {%r401, %r407, %r404, %r410}, {%r1198, %r1256}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1404, %r1405}, {%r401, %r407, %r404, %r410}, {%r1207, %r1263}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	prmt.b32 %r1347, %r1348, %r1349, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1351, %r1348, %r1349, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1355, %r1356, %r1357, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1359, %r1356, %r1357, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1363, %r1364, %r1365, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1367, %r1364, %r1365, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1371, %r1372, %r1373, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1375, %r1372, %r1373, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1379, %r1380, %r1381, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1383, %r1380, %r1381, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1387, %r1388, %r1389, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1391, %r1388, %r1389, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1395, %r1396, %r1397, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1399, %r1396, %r1397, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1403, %r1404, %r1405, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1407, %r1404, %r1405, %r720;
	// end inline asm
	st.shared.u32 	[%rd6], %r1347;
	st.shared.u32 	[%rd7+33024], %r1351;
	st.shared.u32 	[%rd7+128], %r1355;
	st.shared.u32 	[%rd7+33152], %r1359;
	cvt.u16.u32 	%rs207, %r3454;
	and.b16  	%rs208, %rs207, 255;
	mul.lo.s16 	%rs209, %rs208, 171;
	shr.u16 	%rs210, %rs209, 10;
	mul.lo.s16 	%rs211, %rs210, 6;
	sub.s16 	%rs212, %rs207, %rs211;
	shl.b16 	%rs213, %rs212, 2;
	cvt.u32.u16 	%r1436, %rs213;
	and.b32  	%r1437, %r1436, 252;
	add.s32 	%r1438, %r132, %r1437;
	shr.s32 	%r1439, %r1438, 31;
	shr.u32 	%r1440, %r1439, 30;
	add.s32 	%r1441, %r1438, %r1440;
	and.b32  	%r1442, %r1441, 67108860;
	sub.s32 	%r1443, %r1438, %r1442;
	shl.b32 	%r141, %r1443, 6;
	add.s32 	%r1444, %r92, %r141;
	mul.wide.s32 	%rd171, %r1444, 4;
	add.s64 	%rd173, %rd28, %rd171;
	st.shared.u32 	[%rd173], %r1363;
	add.s32 	%r1445, %r93, %r141;
	mul.wide.u32 	%rd174, %r1445, 4;
	add.s64 	%rd175, %rd28, %rd174;
	st.shared.u32 	[%rd175], %r1367;
	add.s32 	%r1446, %r94, %r141;
	mul.wide.s32 	%rd176, %r1446, 4;
	add.s64 	%rd177, %rd28, %rd176;
	st.shared.u32 	[%rd177], %r1371;
	add.s32 	%r1447, %r95, %r141;
	mul.wide.u32 	%rd178, %r1447, 4;
	add.s64 	%rd179, %rd28, %rd178;
	st.shared.u32 	[%rd179], %r1375;
	add.s32 	%r1448, %r133, %r1437;
	shr.s32 	%r1449, %r1448, 31;
	shr.u32 	%r1450, %r1449, 30;
	add.s32 	%r1451, %r1448, %r1450;
	and.b32  	%r1452, %r1451, 67108860;
	sub.s32 	%r1453, %r1448, %r1452;
	shl.b32 	%r142, %r1453, 6;
	add.s32 	%r1454, %r92, %r142;
	mul.wide.s32 	%rd180, %r1454, 4;
	add.s64 	%rd181, %rd28, %rd180;
	st.shared.u32 	[%rd181], %r1379;
	add.s32 	%r1455, %r93, %r142;
	mul.wide.u32 	%rd182, %r1455, 4;
	add.s64 	%rd183, %rd28, %rd182;
	st.shared.u32 	[%rd183], %r1383;
	add.s32 	%r1456, %r94, %r142;
	mul.wide.s32 	%rd184, %r1456, 4;
	add.s64 	%rd185, %rd28, %rd184;
	st.shared.u32 	[%rd185], %r1387;
	add.s32 	%r1457, %r95, %r142;
	mul.wide.u32 	%rd186, %r1457, 4;
	add.s64 	%rd187, %rd28, %rd186;
	st.shared.u32 	[%rd187], %r1391;
	add.s32 	%r1458, %r134, %r1437;
	shr.s32 	%r1459, %r1458, 31;
	shr.u32 	%r1460, %r1459, 30;
	add.s32 	%r1461, %r1458, %r1460;
	and.b32  	%r1462, %r1461, 67108860;
	sub.s32 	%r1463, %r1458, %r1462;
	shl.b32 	%r143, %r1463, 6;
	add.s32 	%r1464, %r92, %r143;
	mul.wide.s32 	%rd188, %r1464, 4;
	add.s64 	%rd189, %rd28, %rd188;
	st.shared.u32 	[%rd189], %r1395;
	add.s32 	%r1465, %r93, %r143;
	mul.wide.u32 	%rd190, %r1465, 4;
	add.s64 	%rd191, %rd28, %rd190;
	st.shared.u32 	[%rd191], %r1399;
	add.s32 	%r1466, %r94, %r143;
	mul.wide.s32 	%rd192, %r1466, 4;
	add.s64 	%rd193, %rd28, %rd192;
	st.shared.u32 	[%rd193], %r1403;
	add.s32 	%r1467, %r95, %r143;
	mul.wide.u32 	%rd194, %r1467, 4;
	add.s64 	%rd195, %rd28, %rd194;
	st.shared.u32 	[%rd195], %r1407;
	bar.sync 	0;
	mov.u32 	%r3459, %r3408;
	mov.u32 	%r3460, %r3408;
	mov.u32 	%r3461, %r3408;
	mov.u32 	%r3462, %r3408;
	@%p115 bra 	LBB0_112;
	bra.uni 	LBB0_74;
LBB0_112:                               // %oksrem7080
                                        //   in Loop: Header=BB0_73 Depth=2
	ld.shared.u32 	%r3459, [%rd8];
	ld.shared.u32 	%r3460, [%rd9];
	ld.shared.u32 	%r3461, [%rd10];
	ld.shared.u32 	%r3462, [%rd11];
LBB0_74:                                // %L17201
                                        //   in Loop: Header=BB0_73 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1503, %r1500}, {%r305, %r308}, {%r3459}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1512, %r1509}, {%r305, %r308}, {%r3460}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1521, %r1518}, {%r305, %r308}, {%r3461}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1530, %r1527}, {%r305, %r308}, {%r3462}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1496, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1498, %r1496, %r1500;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1501, %r357, %r1503, %r1498;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1505, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1507, %r1505, %r1509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1510, %r357, %r1512, %r1507;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1514, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1516, %r1514, %r1518;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1519, %r357, %r1521, %r1516;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1523, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1525, %r1523, %r1527;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1528, %r357, %r1530, %r1525;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1532, %r360, %r1503;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1535, %r357, %r1500, %r1532;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1539, %r360, %r1512;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1542, %r357, %r1509, %r1539;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1546, %r360, %r1521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1549, %r357, %r1518, %r1546;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1553, %r360, %r1530;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1556, %r357, %r1527, %r1553;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1601, %r1605}, {%r401, %r407, %r404, %r410}, {%r1501, %r1535}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1617, %r1621}, {%r401, %r407, %r404, %r410}, {%r1510, %r1542}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1609, %r1613}, {%r401, %r407, %r404, %r410}, {%r1519, %r1549}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1625, %r1629}, {%r401, %r407, %r404, %r410}, {%r1528, %r1556}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1600, %r1601, %r1601, %r3458;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1604, %r1605, %r1605, %r1600;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1608, %r1609, %r1609, %r1604;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1612, %r1613, %r1613, %r1608;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1616, %r1617, %r1617, %r3457;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1620, %r1621, %r1621, %r1616;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1624, %r1625, %r1625, %r1620;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1628, %r1629, %r1629, %r1624;
	// end inline asm
	mov.u32 	%r3463, %r3408;
	mov.u32 	%r3464, %r3408;
	mov.u32 	%r3465, %r3408;
	mov.u32 	%r3466, %r3408;
	@%p115 bra 	LBB0_113;
	bra.uni 	LBB0_75;
LBB0_113:                               // %oksrem7615
                                        //   in Loop: Header=BB0_73 Depth=2
	add.s32 	%r1633, %r96, %r141;
	mul.wide.s32 	%rd196, %r1633, 4;
	add.s64 	%rd198, %rd28, %rd196;
	ld.shared.u32 	%r3463, [%rd198];
	add.s32 	%r1634, %r97, %r141;
	mul.wide.u32 	%rd199, %r1634, 4;
	add.s64 	%rd200, %rd28, %rd199;
	ld.shared.u32 	%r3464, [%rd200];
	add.s32 	%r1635, %r98, %r141;
	mul.wide.s32 	%rd201, %r1635, 4;
	add.s64 	%rd202, %rd28, %rd201;
	ld.shared.u32 	%r3465, [%rd202];
	add.s32 	%r1636, %r99, %r141;
	mul.wide.u32 	%rd203, %r1636, 4;
	add.s64 	%rd204, %rd28, %rd203;
	ld.shared.u32 	%r3466, [%rd204];
LBB0_75:                                // %L18418
                                        //   in Loop: Header=BB0_73 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1672, %r1669}, {%r305, %r308}, {%r3463}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1681, %r1678}, {%r305, %r308}, {%r3464}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1690, %r1687}, {%r305, %r308}, {%r3465}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1699, %r1696}, {%r305, %r308}, {%r3466}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1665, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1667, %r1665, %r1669;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1670, %r357, %r1672, %r1667;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1674, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1676, %r1674, %r1678;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1679, %r357, %r1681, %r1676;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1683, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1685, %r1683, %r1687;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1688, %r357, %r1690, %r1685;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1692, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1694, %r1692, %r1696;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1697, %r357, %r1699, %r1694;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1701, %r360, %r1672;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1704, %r357, %r1669, %r1701;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1708, %r360, %r1681;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1711, %r357, %r1678, %r1708;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1715, %r360, %r1690;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1718, %r357, %r1687, %r1715;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1722, %r360, %r1699;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1725, %r357, %r1696, %r1722;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1770, %r1774}, {%r401, %r407, %r404, %r410}, {%r1670, %r1704}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1786, %r1790}, {%r401, %r407, %r404, %r410}, {%r1679, %r1711}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1778, %r1782}, {%r401, %r407, %r404, %r410}, {%r1688, %r1718}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1794, %r1798}, {%r401, %r407, %r404, %r410}, {%r1697, %r1725}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1769, %r1770, %r1770, %r1612;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1773, %r1774, %r1774, %r1769;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1777, %r1778, %r1778, %r1773;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1781, %r1782, %r1782, %r1777;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1785, %r1786, %r1786, %r1628;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1789, %r1790, %r1790, %r1785;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1793, %r1794, %r1794, %r1789;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1797, %r1798, %r1798, %r1793;
	// end inline asm
	mov.u32 	%r3467, %r3408;
	mov.u32 	%r3468, %r3408;
	mov.u32 	%r3469, %r3408;
	mov.u32 	%r3470, %r3408;
	@%p115 bra 	LBB0_114;
	bra.uni 	LBB0_76;
LBB0_114:                               // %oksrem8150
                                        //   in Loop: Header=BB0_73 Depth=2
	add.s32 	%r1802, %r96, %r142;
	mul.wide.s32 	%rd205, %r1802, 4;
	add.s64 	%rd207, %rd28, %rd205;
	ld.shared.u32 	%r3467, [%rd207];
	add.s32 	%r1803, %r97, %r142;
	mul.wide.u32 	%rd208, %r1803, 4;
	add.s64 	%rd209, %rd28, %rd208;
	ld.shared.u32 	%r3468, [%rd209];
	add.s32 	%r1804, %r98, %r142;
	mul.wide.s32 	%rd210, %r1804, 4;
	add.s64 	%rd211, %rd28, %rd210;
	ld.shared.u32 	%r3469, [%rd211];
	add.s32 	%r1805, %r99, %r142;
	mul.wide.u32 	%rd212, %r1805, 4;
	add.s64 	%rd213, %rd28, %rd212;
	ld.shared.u32 	%r3470, [%rd213];
LBB0_76:                                // %L19635
                                        //   in Loop: Header=BB0_73 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1841, %r1838}, {%r305, %r308}, {%r3467}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1850, %r1847}, {%r305, %r308}, {%r3468}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1859, %r1856}, {%r305, %r308}, {%r3469}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1868, %r1865}, {%r305, %r308}, {%r3470}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1834, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1836, %r1834, %r1838;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1839, %r357, %r1841, %r1836;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1843, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1845, %r1843, %r1847;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1848, %r357, %r1850, %r1845;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1852, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1854, %r1852, %r1856;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1857, %r357, %r1859, %r1854;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1861, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1863, %r1861, %r1865;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1866, %r357, %r1868, %r1863;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1870, %r360, %r1841;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1873, %r357, %r1838, %r1870;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1877, %r360, %r1850;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1880, %r357, %r1847, %r1877;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1884, %r360, %r1859;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1887, %r357, %r1856, %r1884;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1891, %r360, %r1868;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1894, %r357, %r1865, %r1891;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1939, %r1943}, {%r401, %r407, %r404, %r410}, {%r1839, %r1873}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1955, %r1959}, {%r401, %r407, %r404, %r410}, {%r1848, %r1880}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1947, %r1951}, {%r401, %r407, %r404, %r410}, {%r1857, %r1887}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1963, %r1967}, {%r401, %r407, %r404, %r410}, {%r1866, %r1894}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1938, %r1939, %r1939, %r1781;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1942, %r1943, %r1943, %r1938;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1946, %r1947, %r1947, %r1942;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1950, %r1951, %r1951, %r1946;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1954, %r1955, %r1955, %r1797;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1958, %r1959, %r1959, %r1954;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1962, %r1963, %r1963, %r1958;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1966, %r1967, %r1967, %r1962;
	// end inline asm
	mov.u32 	%r3471, %r3408;
	mov.u32 	%r3472, %r3408;
	mov.u32 	%r3473, %r3408;
	mov.u32 	%r3474, %r3408;
	@%p115 bra 	LBB0_115;
	bra.uni 	LBB0_77;
LBB0_115:                               // %oksrem8685
                                        //   in Loop: Header=BB0_73 Depth=2
	add.s32 	%r1971, %r96, %r143;
	mul.wide.s32 	%rd214, %r1971, 4;
	add.s64 	%rd216, %rd28, %rd214;
	ld.shared.u32 	%r3471, [%rd216];
	add.s32 	%r1972, %r97, %r143;
	mul.wide.u32 	%rd217, %r1972, 4;
	add.s64 	%rd218, %rd28, %rd217;
	ld.shared.u32 	%r3472, [%rd218];
	add.s32 	%r1973, %r98, %r143;
	mul.wide.s32 	%rd219, %r1973, 4;
	add.s64 	%rd220, %rd28, %rd219;
	ld.shared.u32 	%r3473, [%rd220];
	add.s32 	%r1974, %r99, %r143;
	mul.wide.u32 	%rd221, %r1974, 4;
	add.s64 	%rd222, %rd28, %rd221;
	ld.shared.u32 	%r3474, [%rd222];
LBB0_77:                                // %L20852
                                        //   in Loop: Header=BB0_73 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2010, %r2007}, {%r305, %r308}, {%r3471}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2019, %r2016}, {%r305, %r308}, {%r3472}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2028, %r2025}, {%r305, %r308}, {%r3473}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2037, %r2034}, {%r305, %r308}, {%r3474}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2003, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2005, %r2003, %r2007;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2008, %r357, %r2010, %r2005;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2012, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2014, %r2012, %r2016;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2017, %r357, %r2019, %r2014;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2021, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2023, %r2021, %r2025;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2026, %r357, %r2028, %r2023;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2030, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2032, %r2030, %r2034;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2035, %r357, %r2037, %r2032;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2039, %r360, %r2010;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2042, %r357, %r2007, %r2039;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2046, %r360, %r2019;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2049, %r357, %r2016, %r2046;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2053, %r360, %r2028;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2056, %r357, %r2025, %r2053;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2060, %r360, %r2037;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2063, %r357, %r2034, %r2060;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2108, %r2112}, {%r401, %r407, %r404, %r410}, {%r2008, %r2042}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2124, %r2128}, {%r401, %r407, %r404, %r410}, {%r2017, %r2049}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2116, %r2120}, {%r401, %r407, %r404, %r410}, {%r2026, %r2056}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2132, %r2136}, {%r401, %r407, %r404, %r410}, {%r2035, %r2063}, {%r3408, %r3408};
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2107, %r2108, %r2108, %r1950;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2111, %r2112, %r2112, %r2107;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2115, %r2116, %r2116, %r2111;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3458, %r2120, %r2120, %r2115;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2123, %r2124, %r2124, %r1966;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2127, %r2128, %r2128, %r2123;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2131, %r2132, %r2132, %r2127;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3457, %r2136, %r2136, %r2131;
	// end inline asm
	add.s32 	%r3455, %r3455, 4;
	setp.ne.s32 	%p125, %r3455, 40;
	@%p125 bra 	LBB0_81;
// %bb.78:                              // %L20998
                                        //   in Loop: Header=BB0_73 Depth=2
	@%p65 bra 	LBB0_80;
// %bb.79:                              // %L21057
                                        //   in Loop: Header=BB0_73 Depth=2
	mul.lo.s32 	%r2139, %r3456, 1152;
	add.s32 	%r2140, %r100, %r2139;
	mul.wide.u32 	%rd223, %r2140, 4;
	add.s64 	%rd224, %rd4, %rd223;
	st.global.u32 	[%rd224], %r3458;
	add.s32 	%r2141, %r101, %r2139;
	mul.wide.u32 	%rd225, %r2141, 4;
	add.s64 	%rd226, %rd4, %rd225;
	st.global.u32 	[%rd226], %r3457;
	bra.uni 	LBB0_80;
LBB0_82:                                // %L21321.preheader
                                        //   in Loop: Header=BB0_71 Depth=1
	add.s32 	%r176, %r107, 25;
	add.s32 	%r177, %r107, 26;
	add.s32 	%r178, %r107, 27;
	mov.u32 	%r2144, 0;
	mov.u32 	%r3479, 12;
	mov.u32 	%r3480, %r2144;
	bra.uni 	LBB0_83;
LBB0_90:                                // %L31270
                                        //   in Loop: Header=BB0_83 Depth=2
	add.s32 	%r3456, %r3456, 1;
	mov.u32 	%r3455, 0;
	mov.u32 	%r3457, %r3455;
	mov.u32 	%r3458, %r3455;
LBB0_91:                                // %L31271
                                        //   in Loop: Header=BB0_83 Depth=2
	bar.sync 	0;
	add.s32 	%r3480, %r3480, 1;
	add.s32 	%r3479, %r3479, -4;
	setp.eq.s32 	%p140, %r3479, -12;
	@%p140 bra 	LBB0_92;
LBB0_83:                                // %L21321
                                        //   Parent Loop BB0_71 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p129, %r3479, 12;
	selp.b32 	%r2682, %r3429, 0, %p129;
	setp.eq.s32 	%p130, %r3479, 8;
	selp.b32 	%r2683, %r3433, %r2682, %p130;
	setp.eq.s32 	%p131, %r3479, 4;
	selp.b32 	%r2684, %r3437, %r2683, %p131;
	setp.eq.s32 	%p132, %r3479, 0;
	selp.b32 	%r2685, %r3441, %r2684, %p132;
	setp.eq.s32 	%p133, %r3479, -4;
	selp.b32 	%r2686, %r3445, %r2685, %p133;
	setp.eq.s32 	%p134, %r3479, -8;
	selp.b32 	%r2687, %r3449, %r2686, %p134;
	selp.b32 	%r2688, %r3430, 0, %p129;
	selp.b32 	%r2689, %r3434, %r2688, %p130;
	selp.b32 	%r2690, %r3438, %r2689, %p131;
	selp.b32 	%r2691, %r3442, %r2690, %p132;
	selp.b32 	%r2692, %r3446, %r2691, %p133;
	selp.b32 	%r2693, %r3450, %r2692, %p134;
	selp.b32 	%r2694, %r3431, 0, %p129;
	selp.b32 	%r2695, %r3435, %r2694, %p130;
	selp.b32 	%r2696, %r3439, %r2695, %p131;
	selp.b32 	%r2697, %r3443, %r2696, %p132;
	selp.b32 	%r2698, %r3447, %r2697, %p133;
	selp.b32 	%r2699, %r3451, %r2698, %p134;
	selp.b32 	%r2700, %r3432, 0, %p129;
	selp.b32 	%r2701, %r3436, %r2700, %p130;
	selp.b32 	%r2702, %r3440, %r2701, %p131;
	selp.b32 	%r2703, %r3444, %r2702, %p132;
	selp.b32 	%r2704, %r3448, %r2703, %p133;
	selp.b32 	%r2705, %r3452, %r2704, %p134;
	// begin inline asm
	mov.b32 %r2172, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r2183, {%rs198, %rs198};
	// end inline asm
	shr.u32 	%r2706, %r2687, 8;
	xor.b32  	%r2182, %r2706, 8947848;
	// begin inline asm
	lop3.b32 %r2169, %r1016, %r2182, %r2172, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2173, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2174, %r2172, %r2173;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2177, %r2169, %r2174;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2180, %r1027, %r2182, %r2183, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2184, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2185, %r2183, %r2184;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2188, %r2180, %r2185;
	// end inline asm
	// begin inline asm
	mov.b32 %r2218, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r2229, {%rs198, %rs198};
	// end inline asm
	shr.u32 	%r2707, %r2693, 8;
	xor.b32  	%r2228, %r2707, 8947848;
	// begin inline asm
	lop3.b32 %r2215, %r1016, %r2228, %r2218, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2219, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2220, %r2218, %r2219;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2223, %r2215, %r2220;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2226, %r1027, %r2228, %r2229, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2230, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2231, %r2229, %r2230;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2234, %r2226, %r2231;
	// end inline asm
	// begin inline asm
	mov.b32 %r2264, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r2275, {%rs198, %rs198};
	// end inline asm
	shr.u32 	%r2708, %r2699, 8;
	xor.b32  	%r2274, %r2708, 8947848;
	// begin inline asm
	lop3.b32 %r2261, %r1016, %r2274, %r2264, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2265, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2266, %r2264, %r2265;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2269, %r2261, %r2266;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2272, %r1027, %r2274, %r2275, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2276, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2277, %r2275, %r2276;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2280, %r2272, %r2277;
	// end inline asm
	// begin inline asm
	mov.b32 %r2310, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r2321, {%rs198, %rs198};
	// end inline asm
	shr.u32 	%r2709, %r2705, 8;
	xor.b32  	%r2320, %r2709, 8947848;
	// begin inline asm
	lop3.b32 %r2307, %r1016, %r2320, %r2310, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2311, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2312, %r2310, %r2311;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2315, %r2307, %r2312;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2318, %r1027, %r2320, %r2321, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2322, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2323, %r2321, %r2322;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2326, %r2318, %r2323;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3422;
    mov.b32 {%r2re, %r2im}, %r2177;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2329, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3423;
    mov.b32 {%r2re, %r2im}, %r2188;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2332, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3422;
    mov.b32 {%r2re, %r2im}, %r2223;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2335, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3423;
    mov.b32 {%r2re, %r2im}, %r2234;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2338, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3422;
    mov.b32 {%r2re, %r2im}, %r2269;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2341, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3423;
    mov.b32 {%r2re, %r2im}, %r2280;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2344, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3422;
    mov.b32 {%r2re, %r2im}, %r2315;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2347, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3423;
    mov.b32 {%r2re, %r2im}, %r2326;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2350, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2416, %r2413}, {%r305, %r308}, {%r2329}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2425, %r2422}, {%r305, %r308}, {%r2332}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2434, %r2431}, {%r305, %r308}, {%r2335}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2443, %r2440}, {%r305, %r308}, {%r2338}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2452, %r2449}, {%r305, %r308}, {%r2341}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2461, %r2458}, {%r305, %r308}, {%r2344}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2470, %r2467}, {%r305, %r308}, {%r2347}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2479, %r2476}, {%r305, %r308}, {%r2350}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2409, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2411, %r2409, %r2413;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2414, %r357, %r2416, %r2411;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2418, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2420, %r2418, %r2422;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2423, %r357, %r2425, %r2420;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2427, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2429, %r2427, %r2431;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2432, %r357, %r2434, %r2429;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2436, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2438, %r2436, %r2440;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2441, %r357, %r2443, %r2438;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2445, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2447, %r2445, %r2449;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2450, %r357, %r2452, %r2447;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2454, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2456, %r2454, %r2458;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2459, %r357, %r2461, %r2456;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2463, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2465, %r2463, %r2467;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2468, %r357, %r2470, %r2465;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2472, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2474, %r2472, %r2476;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2477, %r357, %r2479, %r2474;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2481, %r360, %r2416;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2484, %r357, %r2413, %r2481;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2488, %r360, %r2425;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2491, %r357, %r2422, %r2488;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2495, %r360, %r2434;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2498, %r357, %r2431, %r2495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2502, %r360, %r2443;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2505, %r357, %r2440, %r2502;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2509, %r360, %r2452;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2512, %r357, %r2449, %r2509;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2516, %r360, %r2461;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2519, %r357, %r2458, %r2516;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2523, %r360, %r2470;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2526, %r357, %r2467, %r2523;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2530, %r360, %r2479;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2533, %r357, %r2476, %r2530;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2618, %r2619}, {%r401, %r407, %r404, %r410}, {%r2414, %r2484}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2626, %r2627}, {%r401, %r407, %r404, %r410}, {%r2423, %r2491}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2634, %r2635}, {%r401, %r407, %r404, %r410}, {%r2432, %r2498}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2642, %r2643}, {%r401, %r407, %r404, %r410}, {%r2441, %r2505}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2650, %r2651}, {%r401, %r407, %r404, %r410}, {%r2450, %r2512}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2658, %r2659}, {%r401, %r407, %r404, %r410}, {%r2459, %r2519}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2666, %r2667}, {%r401, %r407, %r404, %r410}, {%r2468, %r2526}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2674, %r2675}, {%r401, %r407, %r404, %r410}, {%r2477, %r2533}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	prmt.b32 %r2617, %r2618, %r2619, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2621, %r2618, %r2619, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2625, %r2626, %r2627, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2629, %r2626, %r2627, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2633, %r2634, %r2635, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2637, %r2634, %r2635, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2641, %r2642, %r2643, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2645, %r2642, %r2643, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2649, %r2650, %r2651, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2653, %r2650, %r2651, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2657, %r2658, %r2659, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2661, %r2658, %r2659, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2665, %r2666, %r2667, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2669, %r2666, %r2667, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2673, %r2674, %r2675, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2677, %r2674, %r2675, %r720;
	// end inline asm
	st.shared.u32 	[%rd6], %r2617;
	st.shared.u32 	[%rd7+33024], %r2621;
	st.shared.u32 	[%rd7+128], %r2625;
	st.shared.u32 	[%rd7+33152], %r2629;
	cvt.u16.u32 	%rs262, %r3480;
	and.b16  	%rs263, %rs262, 255;
	mul.lo.s16 	%rs264, %rs263, 171;
	shr.u16 	%rs265, %rs264, 10;
	mul.lo.s16 	%rs266, %rs265, 6;
	sub.s16 	%rs267, %rs262, %rs266;
	shl.b16 	%rs268, %rs267, 2;
	cvt.u32.u16 	%r2710, %rs268;
	and.b32  	%r2711, %r2710, 252;
	add.s32 	%r2712, %r176, %r2711;
	cvt.u16.u32 	%rs269, %r2712;
	shr.s16 	%rs270, %rs269, 15;
	shr.u16 	%rs271, %rs270, 14;
	add.s16 	%rs272, %rs269, %rs271;
	and.b16  	%rs273, %rs272, -4;
	sub.s16 	%rs274, %rs269, %rs273;
	mul.wide.s16 	%r185, %rs274, 64;
	add.s32 	%r2713, %r92, %r185;
	mul.wide.s32 	%rd227, %r2713, 4;
	add.s64 	%rd229, %rd28, %rd227;
	st.shared.u32 	[%rd229], %r2633;
	add.s32 	%r2714, %r93, %r185;
	mul.wide.u32 	%rd230, %r2714, 4;
	add.s64 	%rd231, %rd28, %rd230;
	st.shared.u32 	[%rd231], %r2637;
	add.s32 	%r2715, %r94, %r185;
	mul.wide.s32 	%rd232, %r2715, 4;
	add.s64 	%rd233, %rd28, %rd232;
	st.shared.u32 	[%rd233], %r2641;
	add.s32 	%r2716, %r95, %r185;
	mul.wide.u32 	%rd234, %r2716, 4;
	add.s64 	%rd235, %rd28, %rd234;
	st.shared.u32 	[%rd235], %r2645;
	add.s32 	%r2717, %r177, %r2711;
	cvt.u16.u32 	%rs275, %r2717;
	shr.s16 	%rs276, %rs275, 15;
	shr.u16 	%rs277, %rs276, 14;
	add.s16 	%rs278, %rs275, %rs277;
	and.b16  	%rs279, %rs278, -4;
	sub.s16 	%rs280, %rs275, %rs279;
	mul.wide.s16 	%r186, %rs280, 64;
	add.s32 	%r2718, %r92, %r186;
	mul.wide.s32 	%rd236, %r2718, 4;
	add.s64 	%rd237, %rd28, %rd236;
	st.shared.u32 	[%rd237], %r2649;
	add.s32 	%r2719, %r93, %r186;
	mul.wide.u32 	%rd238, %r2719, 4;
	add.s64 	%rd239, %rd28, %rd238;
	st.shared.u32 	[%rd239], %r2653;
	add.s32 	%r2720, %r94, %r186;
	mul.wide.s32 	%rd240, %r2720, 4;
	add.s64 	%rd241, %rd28, %rd240;
	st.shared.u32 	[%rd241], %r2657;
	add.s32 	%r2721, %r95, %r186;
	mul.wide.u32 	%rd242, %r2721, 4;
	add.s64 	%rd243, %rd28, %rd242;
	st.shared.u32 	[%rd243], %r2661;
	add.s32 	%r2722, %r178, %r2711;
	cvt.u16.u32 	%rs281, %r2722;
	shr.s16 	%rs282, %rs281, 15;
	shr.u16 	%rs283, %rs282, 14;
	add.s16 	%rs284, %rs281, %rs283;
	and.b16  	%rs285, %rs284, -4;
	sub.s16 	%rs286, %rs281, %rs285;
	mul.wide.s16 	%r187, %rs286, 64;
	add.s32 	%r2723, %r92, %r187;
	mul.wide.s32 	%rd244, %r2723, 4;
	add.s64 	%rd245, %rd28, %rd244;
	st.shared.u32 	[%rd245], %r2665;
	add.s32 	%r2724, %r93, %r187;
	mul.wide.u32 	%rd246, %r2724, 4;
	add.s64 	%rd247, %rd28, %rd246;
	st.shared.u32 	[%rd247], %r2669;
	add.s32 	%r2725, %r94, %r187;
	mul.wide.s32 	%rd248, %r2725, 4;
	add.s64 	%rd249, %rd28, %rd248;
	st.shared.u32 	[%rd249], %r2673;
	add.s32 	%r2726, %r95, %r187;
	mul.wide.u32 	%rd250, %r2726, 4;
	add.s64 	%rd251, %rd28, %rd250;
	st.shared.u32 	[%rd251], %r2677;
	bar.sync 	0;
	mov.u32 	%r3485, %r2144;
	mov.u32 	%r3486, %r2144;
	mov.u32 	%r3487, %r2144;
	mov.u32 	%r3488, %r2144;
	@%p115 bra 	LBB0_116;
	bra.uni 	LBB0_84;
LBB0_116:                               // %oksrem11478
                                        //   in Loop: Header=BB0_83 Depth=2
	ld.shared.u32 	%r3488, [%rd8];
	ld.shared.u32 	%r3487, [%rd9];
	ld.shared.u32 	%r3486, [%rd10];
	ld.shared.u32 	%r3485, [%rd11];
LBB0_84:                                // %L27180
                                        //   in Loop: Header=BB0_83 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2762, %r2759}, {%r305, %r308}, {%r3488}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2771, %r2768}, {%r305, %r308}, {%r3487}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2780, %r2777}, {%r305, %r308}, {%r3486}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2789, %r2786}, {%r305, %r308}, {%r3485}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2755, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2757, %r2755, %r2759;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2760, %r357, %r2762, %r2757;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2764, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2766, %r2764, %r2768;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2769, %r357, %r2771, %r2766;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2773, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2775, %r2773, %r2777;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2778, %r357, %r2780, %r2775;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2782, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2784, %r2782, %r2786;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2787, %r357, %r2789, %r2784;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2791, %r360, %r2762;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2794, %r357, %r2759, %r2791;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2798, %r360, %r2771;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2801, %r357, %r2768, %r2798;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2805, %r360, %r2780;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2808, %r357, %r2777, %r2805;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2812, %r360, %r2789;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2815, %r357, %r2786, %r2812;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2860, %r2864}, {%r401, %r407, %r404, %r410}, {%r2760, %r2794}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2876, %r2880}, {%r401, %r407, %r404, %r410}, {%r2769, %r2801}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2868, %r2872}, {%r401, %r407, %r404, %r410}, {%r2778, %r2808}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2884, %r2888}, {%r401, %r407, %r404, %r410}, {%r2787, %r2815}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2859, %r2860, %r2860, %r3458;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2863, %r2864, %r2864, %r2859;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2867, %r2868, %r2868, %r2863;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2871, %r2872, %r2872, %r2867;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2875, %r2876, %r2876, %r3457;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2879, %r2880, %r2880, %r2875;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2883, %r2884, %r2884, %r2879;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2887, %r2888, %r2888, %r2883;
	// end inline asm
	mov.u32 	%r3489, %r2144;
	mov.u32 	%r3490, %r2144;
	mov.u32 	%r3491, %r2144;
	mov.u32 	%r3492, %r2144;
	@%p115 bra 	LBB0_117;
	bra.uni 	LBB0_85;
LBB0_117:                               // %oksrem12013
                                        //   in Loop: Header=BB0_83 Depth=2
	add.s32 	%r2892, %r96, %r185;
	mul.wide.s32 	%rd252, %r2892, 4;
	add.s64 	%rd254, %rd28, %rd252;
	ld.shared.u32 	%r3492, [%rd254];
	add.s32 	%r2893, %r97, %r185;
	mul.wide.u32 	%rd255, %r2893, 4;
	add.s64 	%rd256, %rd28, %rd255;
	ld.shared.u32 	%r3491, [%rd256];
	add.s32 	%r2894, %r98, %r185;
	mul.wide.s32 	%rd257, %r2894, 4;
	add.s64 	%rd258, %rd28, %rd257;
	ld.shared.u32 	%r3490, [%rd258];
	add.s32 	%r2895, %r99, %r185;
	mul.wide.u32 	%rd259, %r2895, 4;
	add.s64 	%rd260, %rd28, %rd259;
	ld.shared.u32 	%r3489, [%rd260];
LBB0_85:                                // %L28397
                                        //   in Loop: Header=BB0_83 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2931, %r2928}, {%r305, %r308}, {%r3492}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2940, %r2937}, {%r305, %r308}, {%r3491}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2949, %r2946}, {%r305, %r308}, {%r3490}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2958, %r2955}, {%r305, %r308}, {%r3489}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2924, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2926, %r2924, %r2928;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2929, %r357, %r2931, %r2926;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2933, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2935, %r2933, %r2937;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2938, %r357, %r2940, %r2935;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2942, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2944, %r2942, %r2946;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2947, %r357, %r2949, %r2944;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2951, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2953, %r2951, %r2955;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2956, %r357, %r2958, %r2953;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2960, %r360, %r2931;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2963, %r357, %r2928, %r2960;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2967, %r360, %r2940;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2970, %r357, %r2937, %r2967;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2974, %r360, %r2949;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2977, %r357, %r2946, %r2974;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2981, %r360, %r2958;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2984, %r357, %r2955, %r2981;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3029, %r3033}, {%r401, %r407, %r404, %r410}, {%r2929, %r2963}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3045, %r3049}, {%r401, %r407, %r404, %r410}, {%r2938, %r2970}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3037, %r3041}, {%r401, %r407, %r404, %r410}, {%r2947, %r2977}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3053, %r3057}, {%r401, %r407, %r404, %r410}, {%r2956, %r2984}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3028, %r3029, %r3029, %r2871;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3032, %r3033, %r3033, %r3028;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3036, %r3037, %r3037, %r3032;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3040, %r3041, %r3041, %r3036;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3044, %r3045, %r3045, %r2887;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3048, %r3049, %r3049, %r3044;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3052, %r3053, %r3053, %r3048;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3056, %r3057, %r3057, %r3052;
	// end inline asm
	mov.u32 	%r3493, %r2144;
	mov.u32 	%r3494, %r2144;
	mov.u32 	%r3495, %r2144;
	mov.u32 	%r3496, %r2144;
	@%p115 bra 	LBB0_118;
	bra.uni 	LBB0_86;
LBB0_118:                               // %oksrem12548
                                        //   in Loop: Header=BB0_83 Depth=2
	add.s32 	%r3061, %r96, %r186;
	mul.wide.s32 	%rd261, %r3061, 4;
	add.s64 	%rd263, %rd28, %rd261;
	ld.shared.u32 	%r3496, [%rd263];
	add.s32 	%r3062, %r97, %r186;
	mul.wide.u32 	%rd264, %r3062, 4;
	add.s64 	%rd265, %rd28, %rd264;
	ld.shared.u32 	%r3495, [%rd265];
	add.s32 	%r3063, %r98, %r186;
	mul.wide.s32 	%rd266, %r3063, 4;
	add.s64 	%rd267, %rd28, %rd266;
	ld.shared.u32 	%r3494, [%rd267];
	add.s32 	%r3064, %r99, %r186;
	mul.wide.u32 	%rd268, %r3064, 4;
	add.s64 	%rd269, %rd28, %rd268;
	ld.shared.u32 	%r3493, [%rd269];
LBB0_86:                                // %L29614
                                        //   in Loop: Header=BB0_83 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3100, %r3097}, {%r305, %r308}, {%r3496}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3109, %r3106}, {%r305, %r308}, {%r3495}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3118, %r3115}, {%r305, %r308}, {%r3494}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3127, %r3124}, {%r305, %r308}, {%r3493}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3093, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3095, %r3093, %r3097;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3098, %r357, %r3100, %r3095;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3102, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3104, %r3102, %r3106;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3107, %r357, %r3109, %r3104;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3111, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3113, %r3111, %r3115;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3116, %r357, %r3118, %r3113;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3120, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3122, %r3120, %r3124;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3125, %r357, %r3127, %r3122;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3129, %r360, %r3100;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3132, %r357, %r3097, %r3129;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3136, %r360, %r3109;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3139, %r357, %r3106, %r3136;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3143, %r360, %r3118;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3146, %r357, %r3115, %r3143;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3150, %r360, %r3127;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3153, %r357, %r3124, %r3150;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3198, %r3202}, {%r401, %r407, %r404, %r410}, {%r3098, %r3132}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3214, %r3218}, {%r401, %r407, %r404, %r410}, {%r3107, %r3139}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3206, %r3210}, {%r401, %r407, %r404, %r410}, {%r3116, %r3146}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3222, %r3226}, {%r401, %r407, %r404, %r410}, {%r3125, %r3153}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3197, %r3198, %r3198, %r3040;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3201, %r3202, %r3202, %r3197;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3205, %r3206, %r3206, %r3201;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3209, %r3210, %r3210, %r3205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3213, %r3214, %r3214, %r3056;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3217, %r3218, %r3218, %r3213;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3221, %r3222, %r3222, %r3217;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3225, %r3226, %r3226, %r3221;
	// end inline asm
	mov.u32 	%r3497, %r2144;
	mov.u32 	%r3498, %r2144;
	mov.u32 	%r3499, %r2144;
	mov.u32 	%r3500, %r2144;
	@%p115 bra 	LBB0_119;
	bra.uni 	LBB0_87;
LBB0_119:                               // %oksrem13083
                                        //   in Loop: Header=BB0_83 Depth=2
	add.s32 	%r3230, %r96, %r187;
	mul.wide.s32 	%rd270, %r3230, 4;
	add.s64 	%rd272, %rd28, %rd270;
	ld.shared.u32 	%r3500, [%rd272];
	add.s32 	%r3231, %r97, %r187;
	mul.wide.u32 	%rd273, %r3231, 4;
	add.s64 	%rd274, %rd28, %rd273;
	ld.shared.u32 	%r3499, [%rd274];
	add.s32 	%r3232, %r98, %r187;
	mul.wide.s32 	%rd275, %r3232, 4;
	add.s64 	%rd276, %rd28, %rd275;
	ld.shared.u32 	%r3498, [%rd276];
	add.s32 	%r3233, %r99, %r187;
	mul.wide.u32 	%rd277, %r3233, 4;
	add.s64 	%rd278, %rd28, %rd277;
	ld.shared.u32 	%r3497, [%rd278];
LBB0_87:                                // %L30831
                                        //   in Loop: Header=BB0_83 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3269, %r3266}, {%r305, %r308}, {%r3500}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3278, %r3275}, {%r305, %r308}, {%r3499}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3287, %r3284}, {%r305, %r308}, {%r3498}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3296, %r3293}, {%r305, %r308}, {%r3497}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3262, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3264, %r3262, %r3266;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3267, %r357, %r3269, %r3264;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3271, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3273, %r3271, %r3275;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3276, %r357, %r3278, %r3273;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3280, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3282, %r3280, %r3284;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3285, %r357, %r3287, %r3282;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3289, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3291, %r3289, %r3293;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3294, %r357, %r3296, %r3291;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3298, %r360, %r3269;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3301, %r357, %r3266, %r3298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3305, %r360, %r3278;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3308, %r357, %r3275, %r3305;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3312, %r360, %r3287;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3315, %r357, %r3284, %r3312;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3319, %r360, %r3296;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3322, %r357, %r3293, %r3319;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3367, %r3371}, {%r401, %r407, %r404, %r410}, {%r3267, %r3301}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3383, %r3387}, {%r401, %r407, %r404, %r410}, {%r3276, %r3308}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3375, %r3379}, {%r401, %r407, %r404, %r410}, {%r3285, %r3315}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3391, %r3395}, {%r401, %r407, %r404, %r410}, {%r3294, %r3322}, {%r2144, %r2144};
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3366, %r3367, %r3367, %r3209;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3370, %r3371, %r3371, %r3366;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3374, %r3375, %r3375, %r3370;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3458, %r3379, %r3379, %r3374;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3382, %r3383, %r3383, %r3225;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3386, %r3387, %r3387, %r3382;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3390, %r3391, %r3391, %r3386;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3457, %r3395, %r3395, %r3390;
	// end inline asm
	add.s32 	%r3455, %r3455, 4;
	setp.ne.s32 	%p138, %r3455, 40;
	@%p138 bra 	LBB0_91;
// %bb.88:                              // %L30977
                                        //   in Loop: Header=BB0_83 Depth=2
	@%p65 bra 	LBB0_90;
// %bb.89:                              // %L31036
                                        //   in Loop: Header=BB0_83 Depth=2
	mul.lo.s32 	%r3398, %r3456, 1152;
	add.s32 	%r3399, %r100, %r3398;
	mul.wide.u32 	%rd279, %r3399, 4;
	add.s64 	%rd280, %rd4, %rd279;
	st.global.u32 	[%rd280], %r3458;
	add.s32 	%r3400, %r101, %r3398;
	mul.wide.u32 	%rd281, %r3400, 4;
	add.s64 	%rd282, %rd4, %rd281;
	st.global.u32 	[%rd282], %r3457;
	bra.uni 	LBB0_90;
LBB0_93:                                // %guard_pass14638
	@%p65 bra 	LBB0_95;
// %bb.94:                              // %L31372
	mul.lo.s32 	%r3402, %r3456, 1152;
	add.s32 	%r3403, %r100, %r3402;
	mul.wide.u32 	%rd283, %r3403, 4;
	add.s64 	%rd284, %rd4, %rd283;
	st.global.u32 	[%rd284], %r3458;
	add.s32 	%r3404, %r101, %r3402;
	mul.wide.u32 	%rd285, %r3404, 4;
	add.s64 	%rd286, %rd4, %rd285;
	st.global.u32 	[%rd286], %r3457;
LBB0_95:                                // %L31606
	mov.u32 	%r3405, 0;
	st.global.u32 	[%rd5], %r3405;
	ret;
LBB0_1:                                 // %L8
	ld.param.u64 	%rd13, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_0];
	mov.u64 	%rd18, exception1;
	cvta.global.u64 	%rd19, %rd18;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd13;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	// begin inline asm
	exit;
	// end inline asm
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
