<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4650" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4650{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4650{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4650{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4650{left:189px;bottom:998px;letter-spacing:-0.12px;}
#t5_4650{left:530px;bottom:998px;letter-spacing:-0.11px;}
#t6_4650{left:530px;bottom:976px;letter-spacing:-0.12px;}
#t7_4650{left:530px;bottom:959px;letter-spacing:-0.11px;}
#t8_4650{left:530px;bottom:943px;letter-spacing:-0.11px;}
#t9_4650{left:530px;bottom:926px;letter-spacing:-0.12px;}
#ta_4650{left:189px;bottom:901px;letter-spacing:-0.12px;}
#tb_4650{left:530px;bottom:901px;letter-spacing:-0.12px;}
#tc_4650{left:530px;bottom:880px;letter-spacing:-0.12px;}
#td_4650{left:530px;bottom:863px;letter-spacing:-0.12px;}
#te_4650{left:530px;bottom:846px;letter-spacing:-0.12px;}
#tf_4650{left:530px;bottom:830px;letter-spacing:-0.11px;}
#tg_4650{left:189px;bottom:805px;letter-spacing:-0.12px;}
#th_4650{left:530px;bottom:805px;letter-spacing:-0.12px;}
#ti_4650{left:530px;bottom:784px;letter-spacing:-0.12px;}
#tj_4650{left:530px;bottom:767px;letter-spacing:-0.11px;}
#tk_4650{left:189px;bottom:742px;letter-spacing:-0.14px;}
#tl_4650{left:530px;bottom:742px;letter-spacing:-0.12px;}
#tm_4650{left:189px;bottom:718px;letter-spacing:-0.14px;}
#tn_4650{left:530px;bottom:718px;letter-spacing:-0.13px;}
#to_4650{left:530px;bottom:697px;letter-spacing:-0.12px;}
#tp_4650{left:530px;bottom:680px;letter-spacing:-0.11px;}
#tq_4650{left:530px;bottom:658px;letter-spacing:-0.11px;}
#tr_4650{left:530px;bottom:642px;letter-spacing:-0.1px;}
#ts_4650{left:189px;bottom:617px;letter-spacing:-0.18px;}
#tt_4650{left:530px;bottom:617px;letter-spacing:-0.12px;}
#tu_4650{left:530px;bottom:596px;letter-spacing:-0.11px;}
#tv_4650{left:530px;bottom:579px;letter-spacing:-0.11px;}
#tw_4650{left:530px;bottom:558px;letter-spacing:-0.11px;}
#tx_4650{left:530px;bottom:541px;letter-spacing:-0.1px;}
#ty_4650{left:189px;bottom:516px;letter-spacing:-0.17px;}
#tz_4650{left:530px;bottom:516px;letter-spacing:-0.12px;}
#t10_4650{left:530px;bottom:495px;letter-spacing:-0.12px;word-spacing:-0.73px;}
#t11_4650{left:530px;bottom:478px;letter-spacing:-0.11px;}
#t12_4650{left:530px;bottom:461px;letter-spacing:-0.1px;}
#t13_4650{left:530px;bottom:440px;letter-spacing:-0.11px;}
#t14_4650{left:530px;bottom:423px;letter-spacing:-0.1px;}
#t15_4650{left:189px;bottom:399px;letter-spacing:-0.17px;}
#t16_4650{left:530px;bottom:399px;letter-spacing:-0.12px;}
#t17_4650{left:530px;bottom:377px;letter-spacing:-0.12px;word-spacing:-0.73px;}
#t18_4650{left:530px;bottom:360px;letter-spacing:-0.11px;}
#t19_4650{left:530px;bottom:344px;letter-spacing:-0.1px;}
#t1a_4650{left:530px;bottom:322px;letter-spacing:-0.11px;}
#t1b_4650{left:530px;bottom:305px;letter-spacing:-0.1px;}
#t1c_4650{left:189px;bottom:281px;letter-spacing:-0.12px;}
#t1d_4650{left:530px;bottom:281px;letter-spacing:-0.14px;}
#t1e_4650{left:189px;bottom:257px;letter-spacing:-0.11px;}
#t1f_4650{left:530px;bottom:257px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_4650{left:530px;bottom:235px;letter-spacing:-0.11px;}
#t1h_4650{left:530px;bottom:218px;letter-spacing:-0.11px;}
#t1i_4650{left:530px;bottom:202px;letter-spacing:-0.12px;}
#t1j_4650{left:530px;bottom:180px;letter-spacing:-0.11px;}
#t1k_4650{left:530px;bottom:163px;letter-spacing:-0.1px;}
#t1l_4650{left:148px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1m_4650{left:237px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1n_4650{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1o_4650{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t1p_4650{left:226px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1q_4650{left:459px;bottom:1046px;letter-spacing:-0.14px;}
#t1r_4650{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1s_4650{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t1t_4650{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4650{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4650{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4650{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4650{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4650{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4650" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4650Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4650" style="-webkit-user-select: none;"><object width="935" height="1210" data="4650/4650.svg" type="image/svg+xml" id="pdf4650" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4650" class="t s1_4650">2-128 </span><span id="t2_4650" class="t s1_4650">Vol. 4 </span>
<span id="t3_4650" class="t s2_4650">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4650" class="t s3_4650">12 </span><span id="t5_4650" class="t s3_4650">Electrical Design Point Status (R0) </span>
<span id="t6_4650" class="t s3_4650">When set, frequency is reduced below the operating </span>
<span id="t7_4650" class="t s3_4650">system request due to electrical design point </span>
<span id="t8_4650" class="t s3_4650">constraints (e.g., maximum electrical current </span>
<span id="t9_4650" class="t s3_4650">consumption). </span>
<span id="ta_4650" class="t s3_4650">13 </span><span id="tb_4650" class="t s3_4650">Turbo Transition Attenuation Status (R0) </span>
<span id="tc_4650" class="t s3_4650">When set, frequency is reduced below the operating </span>
<span id="td_4650" class="t s3_4650">system request due to Turbo transition attenuation. </span>
<span id="te_4650" class="t s3_4650">This prevents performance degradation due to </span>
<span id="tf_4650" class="t s3_4650">frequent operating ratio changes. </span>
<span id="tg_4650" class="t s3_4650">14 </span><span id="th_4650" class="t s3_4650">Maximum Efficiency Frequency Status (R0) </span>
<span id="ti_4650" class="t s3_4650">When set, frequency is reduced below the maximum </span>
<span id="tj_4650" class="t s3_4650">efficiency frequency. </span>
<span id="tk_4650" class="t s3_4650">15 </span><span id="tl_4650" class="t s3_4650">Reserved </span>
<span id="tm_4650" class="t s3_4650">16 </span><span id="tn_4650" class="t s3_4650">PROCHOT Log </span>
<span id="to_4650" class="t s3_4650">When set, indicates that the PROCHOT Status bit has </span>
<span id="tp_4650" class="t s3_4650">asserted since the log bit was last cleared. </span>
<span id="tq_4650" class="t s3_4650">This log bit will remain set until cleared by software </span>
<span id="tr_4650" class="t s3_4650">writing 0. </span>
<span id="ts_4650" class="t s3_4650">17 </span><span id="tt_4650" class="t s3_4650">Thermal Log </span>
<span id="tu_4650" class="t s3_4650">When set, indicates that the Thermal Status bit has </span>
<span id="tv_4650" class="t s3_4650">asserted since the log bit was last cleared. </span>
<span id="tw_4650" class="t s3_4650">This log bit will remain set until cleared by software </span>
<span id="tx_4650" class="t s3_4650">writing 0. </span>
<span id="ty_4650" class="t s3_4650">18 </span><span id="tz_4650" class="t s3_4650">Package-Level PL1 Power Limiting Log </span>
<span id="t10_4650" class="t s3_4650">When set, indicates that the Package Level PL1 Power </span>
<span id="t11_4650" class="t s3_4650">Limiting Status bit has asserted since the log bit was </span>
<span id="t12_4650" class="t s3_4650">last cleared. </span>
<span id="t13_4650" class="t s3_4650">This log bit will remain set until cleared by software </span>
<span id="t14_4650" class="t s3_4650">writing 0. </span>
<span id="t15_4650" class="t s3_4650">19 </span><span id="t16_4650" class="t s3_4650">Package-Level PL2 Power Limiting Log </span>
<span id="t17_4650" class="t s3_4650">When set, indicates that the Package Level PL2 Power </span>
<span id="t18_4650" class="t s3_4650">Limiting Status bit has asserted since the log bit was </span>
<span id="t19_4650" class="t s3_4650">last cleared. </span>
<span id="t1a_4650" class="t s3_4650">This log bit will remain set until cleared by software </span>
<span id="t1b_4650" class="t s3_4650">writing 0. </span>
<span id="t1c_4650" class="t s3_4650">24:20 </span><span id="t1d_4650" class="t s3_4650">Reserved </span>
<span id="t1e_4650" class="t s3_4650">25 </span><span id="t1f_4650" class="t s3_4650">Core Power Limiting Log </span>
<span id="t1g_4650" class="t s3_4650">When set, indicates that the Core Power Limiting </span>
<span id="t1h_4650" class="t s3_4650">Status bit has asserted since the log bit was last </span>
<span id="t1i_4650" class="t s3_4650">cleared. </span>
<span id="t1j_4650" class="t s3_4650">This log bit will remain set until cleared by software </span>
<span id="t1k_4650" class="t s3_4650">writing 0. </span>
<span id="t1l_4650" class="t s4_4650">Table 2-12. </span><span id="t1m_4650" class="t s4_4650">MSRs in Intel AtomÂ® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t1n_4650" class="t s5_4650">Register </span>
<span id="t1o_4650" class="t s5_4650">Address </span><span id="t1p_4650" class="t s5_4650">Register Name / Bit Fields </span><span id="t1q_4650" class="t s5_4650">Scope </span><span id="t1r_4650" class="t s5_4650">Bit Description </span>
<span id="t1s_4650" class="t s5_4650">Hex </span><span id="t1t_4650" class="t s5_4650">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
