/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    // select register
    DMux8Way(in=load, sel=address[0..2], a=ramA, b=ramB, c=ramC, d=ramD, e=ramE, f=ramF, g=ramG, h=ramH);

    // bank of RAM512 chips
    RAM512(in=in, load=ramA, address=address[3..11], out=outA);
    RAM512(in=in, load=ramB, address=address[3..11], out=outB);
    RAM512(in=in, load=ramC, address=address[3..11], out=outC);
    RAM512(in=in, load=ramD, address=address[3..11], out=outD);
    RAM512(in=in, load=ramE, address=address[3..11], out=outE);
    RAM512(in=in, load=ramF, address=address[3..11], out=outF);
    RAM512(in=in, load=ramG, address=address[3..11], out=outG);
    RAM512(in=in, load=ramH, address=address[3..11], out=outH);

    // Mux8way16 for output routing
    Mux8Way16(a=outA, b=outB, c=outC, d=outD, e=outE, f=outF, g=outG, h=outH, sel=address[0..2], out=out);
}