/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire [32:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [13:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [6:0] celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire [6:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_79z;
  reg [8:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_80z;
  wire [5:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [23:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_15z[7] ? celloutsig_0_5z[3] : celloutsig_0_32z;
  assign celloutsig_0_79z = celloutsig_0_35z ? celloutsig_0_43z[0] : celloutsig_0_47z;
  assign celloutsig_1_2z = celloutsig_1_0z[0] ? in_data[188] : in_data[190];
  assign celloutsig_1_5z = in_data[184] ? celloutsig_1_4z[3] : in_data[173];
  assign celloutsig_1_7z = celloutsig_1_1z ? in_data[108] : in_data[161];
  assign celloutsig_1_11z = celloutsig_1_4z[3] ? in_data[107] : celloutsig_1_2z;
  assign celloutsig_1_17z = celloutsig_1_7z ? celloutsig_1_11z : celloutsig_1_0z[3];
  assign celloutsig_0_12z = celloutsig_0_8z[0] ? celloutsig_0_2z[0] : celloutsig_0_5z[4];
  assign celloutsig_0_14z = in_data[83] ? celloutsig_0_2z[1] : celloutsig_0_8z[0];
  assign celloutsig_0_22z = celloutsig_0_19z ? celloutsig_0_1z[2] : celloutsig_0_6z[2];
  assign celloutsig_0_27z = celloutsig_0_1z[2] ? celloutsig_0_10z[0] : celloutsig_0_4z[5];
  assign celloutsig_0_32z = celloutsig_0_0z[4] ? celloutsig_0_3z : celloutsig_0_23z;
  assign celloutsig_0_33z = celloutsig_0_29z ? celloutsig_0_0z[2] : celloutsig_0_2z[0];
  assign celloutsig_0_39z = ~ { celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_32z, celloutsig_0_6z, celloutsig_0_34z, celloutsig_0_25z };
  assign celloutsig_0_6z = ~ in_data[11:6];
  assign celloutsig_0_8z = ~ celloutsig_0_6z;
  assign celloutsig_1_3z = ~ in_data[129:127];
  assign celloutsig_1_4z = ~ { celloutsig_1_0z[0], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_9z = ~ celloutsig_0_6z[4:2];
  assign celloutsig_1_13z = ~ { in_data[167:145], celloutsig_1_1z };
  assign celloutsig_0_10z = ~ { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_11z = ~ { in_data[20:8], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_1z = ~ { in_data[21], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[40:32] | in_data[34:26];
  assign celloutsig_0_4z = { celloutsig_0_0z[8:4], celloutsig_0_3z, celloutsig_0_3z } | celloutsig_0_1z[8:2];
  assign celloutsig_0_43z = celloutsig_0_7z[6:0] | celloutsig_0_11z[7:1];
  assign celloutsig_0_5z = celloutsig_0_0z[6:0] | celloutsig_0_4z;
  assign celloutsig_0_80z = { celloutsig_0_7z[2:0], celloutsig_0_13z, celloutsig_0_42z } | { celloutsig_0_39z[13:4], celloutsig_0_12z, celloutsig_0_42z, celloutsig_0_22z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[121:118] | in_data[157:154];
  assign celloutsig_1_10z = in_data[153:144] | { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z[5:1], celloutsig_1_6z[1] };
  assign celloutsig_1_12z = { celloutsig_1_6z[5:1], celloutsig_1_6z[1] } | { celloutsig_1_6z[5:1], celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_10z[9:7], celloutsig_1_5z } | { in_data[183:182], celloutsig_1_15z, celloutsig_1_5z };
  assign celloutsig_0_15z = { celloutsig_0_8z[1], celloutsig_0_10z } | celloutsig_0_11z[23:9];
  assign celloutsig_0_18z = celloutsig_0_5z[5:3] | celloutsig_0_8z[5:3];
  assign celloutsig_0_2z = in_data[65:62] | celloutsig_0_0z[8:5];
  assign celloutsig_0_25z = { celloutsig_0_7z[6:5], celloutsig_0_22z, celloutsig_0_22z } | celloutsig_0_6z[5:2];
  assign celloutsig_0_42z = | { celloutsig_0_33z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_4z[5:0], celloutsig_0_2z, celloutsig_0_1z, in_data[44:34], celloutsig_0_0z[4:2] };
  assign celloutsig_0_47z = | { celloutsig_0_32z, celloutsig_0_11z[32:30] };
  assign celloutsig_1_1z = | in_data[136:130];
  assign celloutsig_1_8z = | { celloutsig_1_2z, in_data[159:156] };
  assign celloutsig_1_15z = | { celloutsig_1_13z, celloutsig_1_6z[3:1] };
  assign celloutsig_0_19z = | celloutsig_0_15z[14:1];
  assign celloutsig_0_23z = | { celloutsig_0_18z, celloutsig_0_1z, in_data[44:34] };
  assign celloutsig_0_29z = | celloutsig_0_2z;
  assign celloutsig_0_3z = | celloutsig_0_0z[4:2];
  assign celloutsig_0_34z = | { celloutsig_0_32z, celloutsig_0_18z, celloutsig_0_1z, in_data[44:34] };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_7z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_7z = celloutsig_0_0z;
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_13z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_13z = { celloutsig_0_0z[6:0], celloutsig_0_9z };
  assign { celloutsig_1_6z[2:1], celloutsig_1_6z[5:3] } = ~ { celloutsig_1_5z, celloutsig_1_1z, in_data[135:133] };
  assign { out_data[100], out_data[108:107], out_data[99:96], out_data[103:102], out_data[106:104] } = ~ { celloutsig_1_17z, celloutsig_1_12z[0], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_6z[2:1], celloutsig_1_6z[5:3] };
  assign celloutsig_1_6z[0] = celloutsig_1_6z[1];
  assign { out_data[131:128], out_data[101], out_data[32], out_data[13:0] } = { celloutsig_1_18z, out_data[102], celloutsig_0_79z, celloutsig_0_80z };
endmodule
