<center>
    <h1 align="center">Decoder3to8</h1>
    <h4 align="center">A Verilog exercise for Decoder3to8 design</strong> </h4>
    <p align="center">
        <strong>Last updated:</strong> 19 July 2024<br>
        <strong>Last tested version:</strong> 0719
    </p> 
</center>

# About the project
I referred to the Verilog tutorial from YouTuber Merak's channel.

![DIN_000](./img/DIN_000.jpg)

![DIN_001](./img/DIN_001.jpg)

![DIN_010](./img/DIN_010.jpg)

![DIN_011](./img/DIN_011.jpg)

![DIN_100](./img/DIN_100.jpg)

![DIN_101](./img/DIN_101.jpg)

![DIN_110](./img/DIN_110.jpg)

![DIN_111](./img/DIN_111.jpg)
