+======================+======================+========================================+
| Launch Setup Clock   | Launch Hold Clock    | Pin                                    |
+======================+======================+========================================+
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[27]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[21]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[2]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[4]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[5]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[3]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[18]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[26]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[13]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[23]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[14]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[18]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[19]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[17]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[26]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[24]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[21]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[7]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[11]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[6]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[9]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[1]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[25]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[14]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[27]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[19]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[17]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[10]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[15]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[24]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[16]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[15]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[25]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[8]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[23]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[20]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[22]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[20]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[22]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[16]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[11]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[10]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck1/clk_div_counter/cnt_reg[12]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[12]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[9]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[6]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[7]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[8]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[2]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[3]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[13]/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[5]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[4]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/ck2/clk_div_counter/cnt_reg[1]/D  |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/sr/sr_reg[4]/D                    |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/sr/sr_reg[0]/D                    |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/sr/sr_reg[3]/D                    |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/sr/sr_reg[20]/D                   |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/sr/sr_reg[5]/D                    |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | disp/sr/sr_reg[10]/D                   |
+----------------------+----------------------+----------------------------------------+
