[2025-09-18 09:21:41] START suite=qualcomm_srv trace=srv503_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv503_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2619452 heartbeat IPC: 3.818 cumulative IPC: 3.818 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5059400 heartbeat IPC: 4.098 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5059400 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5059400 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13529963 heartbeat IPC: 1.181 cumulative IPC: 1.181 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 21940237 heartbeat IPC: 1.189 cumulative IPC: 1.185 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 30521246 heartbeat IPC: 1.165 cumulative IPC: 1.178 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38847931 heartbeat IPC: 1.201 cumulative IPC: 1.184 (Simulation time: 00 hr 05 min 45 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 47489093 heartbeat IPC: 1.157 cumulative IPC: 1.178 (Simulation time: 00 hr 06 min 57 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 55793069 heartbeat IPC: 1.204 cumulative IPC: 1.183 (Simulation time: 00 hr 08 min 06 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 63995066 heartbeat IPC: 1.219 cumulative IPC: 1.188 (Simulation time: 00 hr 09 min 16 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 72512952 heartbeat IPC: 1.174 cumulative IPC: 1.186 (Simulation time: 00 hr 10 min 21 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv503_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000013 cycles: 80946075 heartbeat IPC: 1.186 cumulative IPC: 1.186 (Simulation time: 00 hr 11 min 30 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 84401256 cumulative IPC: 1.185 (Simulation time: 00 hr 12 min 42 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 84401256 cumulative IPC: 1.185 (Simulation time: 00 hr 12 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv503_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.185 instructions: 100000002 cycles: 84401256
CPU 0 Branch Prediction Accuracy: 91.52% MPKI: 14.96 Average ROB Occupancy at Mispredict: 27.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2868
BRANCH_INDIRECT: 0.4207
BRANCH_CONDITIONAL: 12.54
BRANCH_DIRECT_CALL: 0.7278
BRANCH_INDIRECT_CALL: 0.5177
BRANCH_RETURN: 0.4651


====Backend Stall Breakdown====
ROB_STALL: 144495
LQ_STALL: 0
SQ_STALL: 593688


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 134.31
REPLAY_LOAD: 62.636364
NON_REPLAY_LOAD: 12.643084

== Total ==
ADDR_TRANS: 13431
REPLAY_LOAD: 7579
NON_REPLAY_LOAD: 123485

== Counts ==
ADDR_TRANS: 100
REPLAY_LOAD: 121
NON_REPLAY_LOAD: 9767

cpu0->cpu0_STLB TOTAL        ACCESS:    1759244 HIT:    1754475 MISS:       4769 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1759244 HIT:    1754475 MISS:       4769 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 242.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7998318 HIT:    7001448 MISS:     996870 MSHR_MERGE:      76212
cpu0->cpu0_L2C LOAD         ACCESS:    6215236 HIT:    5485863 MISS:     729373 MSHR_MERGE:      11178
cpu0->cpu0_L2C RFO          ACCESS:     536264 HIT:     401857 MISS:     134407 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     320551 HIT:     205726 MISS:     114825 MSHR_MERGE:      65034
cpu0->cpu0_L2C WRITE        ACCESS:     917294 HIT:     907411 MISS:       9883 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8973 HIT:        591 MISS:       8382 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     366422 ISSUED:     198029 USEFUL:      12102 USELESS:      11145
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.32 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14445322 HIT:    8073678 MISS:    6371644 MSHR_MERGE:    1537215
cpu0->cpu0_L1I LOAD         ACCESS:   14445322 HIT:    8073678 MISS:    6371644 MSHR_MERGE:    1537215
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30474226 HIT:   26925426 MISS:    3548800 MSHR_MERGE:    1469161
cpu0->cpu0_L1D LOAD         ACCESS:   16857874 HIT:   15117210 MISS:    1740664 MSHR_MERGE:     359848
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     582299 HIT:     347688 MISS:     234611 MSHR_MERGE:      81030
cpu0->cpu0_L1D WRITE        ACCESS:   13024132 HIT:   11459600 MISS:    1564532 MSHR_MERGE:    1028263
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9921 HIT:        928 MISS:       8993 MSHR_MERGE:         20
cpu0->cpu0_L1D PREFETCH REQUESTED:     846510 ISSUED:     582299 USEFUL:      33936 USELESS:      40025
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.09 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12079297 HIT:   10351562 MISS:    1727735 MSHR_MERGE:     869991
cpu0->cpu0_ITLB LOAD         ACCESS:   12079297 HIT:   10351562 MISS:    1727735 MSHR_MERGE:     869991
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.131 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28260678 HIT:   27064890 MISS:    1195788 MSHR_MERGE:     294289
cpu0->cpu0_DTLB LOAD         ACCESS:   28260678 HIT:   27064890 MISS:    1195788 MSHR_MERGE:     294289
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.166 cycles
cpu0->LLC TOTAL        ACCESS:    1112075 HIT:    1032236 MISS:      79839 MSHR_MERGE:       2015
cpu0->LLC LOAD         ACCESS:     718195 HIT:     693080 MISS:      25115 MSHR_MERGE:        290
cpu0->LLC RFO          ACCESS:     134407 HIT:      97679 MISS:      36728 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      49791 HIT:      36571 MISS:      13220 MSHR_MERGE:       1725
cpu0->LLC WRITE        ACCESS:     201300 HIT:     200968 MISS:        332 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8382 HIT:       3938 MISS:       4444 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4493
  ROW_BUFFER_MISS:      72992
  AVG DBUS CONGESTED CYCLE: 3.624
Channel 0 WQ ROW_BUFFER_HIT:       1670
  ROW_BUFFER_MISS:      33688
  FULL:          0
Channel 0 REFRESHES ISSUED:       7034

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       521227       418951        71150         4906
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          176          324          200
  STLB miss resolved @ L2C                0           78           87          366          133
  STLB miss resolved @ LLC                0          219          443         2024          869
  STLB miss resolved @ MEM                0           10          272         2035         2443

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156989        54460      1149645       111406          715
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          125          125           47
  STLB miss resolved @ L2C                0           55           68           28            6
  STLB miss resolved @ LLC                0           95          161          459           94
  STLB miss resolved @ MEM                0            1           60          322          160
[2025-09-18 09:34:23] END   suite=qualcomm_srv trace=srv503_ap (rc=0)
