module top_module (
	input wire [2:0] SW,      // R
	input wire [1:0] KEY,     // L and clk
	output reg [2:0] LEDR);  // Q
    
    wire L;
    wire clk;
    wire [2:0] D;
    
    assign L = KEY[1];
    assign clk = KEY[0];
    
    assign D[0] = L? SW[0] : LEDR[2];
    assign D[1] = L? SW[1] : LEDR[0];
    assign D[2] = L? SW[2] : LEDR[1] ^ LEDR[2];
    
    always @(posedge clk) begin
        LEDR[0] = D[0];
        LEDR[1] = D[1];
        LEDR[2] = D[2];
    end
        
endmodule
