

================================================================
== Vitis HLS Report for 'rxMetadataHandler'
================================================================
* Date:           Sat Mar 18 14:38:34 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.048 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portTable2rxEng_check_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portTable2rxEng_check_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portTable2rxEng_check_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %rxEng2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %rxEng2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %rxEng2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i188 %rxEng_fsmMetaDataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i188 %rxEng_fsmMetaDataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i188 %rxEng_fsmMetaDataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i108 %rxEng_metaDataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i108 %rxEng_metaDataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i108 %rxEng_metaDataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_metaHandlerDropFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_metaHandlerDropFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_metaHandlerDropFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %rxEng_metaHandlerEventFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %rxEng_metaHandlerEventFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %rxEng_metaHandlerEventFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_tupleBuffer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_tupleBuffer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_tupleBuffer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2rxEng_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2rxEng_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2rxEng_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i188 %rxEng_fsmMetaDataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_metaHandlerDropFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %rxEng_metaHandlerEventFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i108 %rxEng_metaDataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_tupleBuffer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portTable2rxEng_check_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2rxEng_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %rxEng2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mh_state_load = load i1 %mh_state"   --->   Operation 36 'load' 'mh_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mh_meta_length_V_load = load i16 %mh_meta_length_V"   --->   Operation 37 'load' 'mh_meta_length_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln861 = br i1 %mh_state_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:861]   --->   Operation 38 'br' 'br_ln861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i108P0A, i108 %rxEng_metaDataFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 39 'nbreadreq' 'tmp_i' <Predicate = (!mh_state_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 108> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln864 = br i1 %tmp_i, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:864]   --->   Operation 40 'br' 'br_ln864' <Predicate = (!mh_state_load)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_16_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %portTable2rxEng_check_rsp, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 41 'nbreadreq' 'tmp_16_i' <Predicate = (!mh_state_load & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln864 = br i1 %tmp_16_i, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:864]   --->   Operation 42 'br' 'br_ln864' <Predicate = (!mh_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_17_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %rxEng_tupleBuffer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 43 'nbreadreq' 'tmp_17_i' <Predicate = (!mh_state_load & tmp_i & tmp_16_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln864 = br i1 %tmp_17_i, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:864]   --->   Operation 44 'br' 'br_ln864' <Predicate = (!mh_state_load & tmp_i & tmp_16_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.16ns)   --->   "%rxEng_metaDataFifo_read = read i108 @_ssdm_op_Read.ap_fifo.volatile.i108P0A, i108 %rxEng_metaDataFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 45 'read' 'rxEng_metaDataFifo_read' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 108> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln144_11 = trunc i108 %rxEng_metaDataFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 46 'trunc' 'trunc_ln144_11' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln144_s = partselect i32 @_ssdm_op_PartSelect.i32.i108.i32.i32, i108 %rxEng_metaDataFifo_read, i32 32, i32 63" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 47 'partselect' 'trunc_ln144_s' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln144_38 = partselect i16 @_ssdm_op_PartSelect.i16.i108.i32.i32, i108 %rxEng_metaDataFifo_read, i32 64, i32 79" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 48 'partselect' 'trunc_ln144_38' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln144_39 = partselect i4 @_ssdm_op_PartSelect.i4.i108.i32.i32, i108 %rxEng_metaDataFifo_read, i32 80, i32 83" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 49 'partselect' 'trunc_ln144_39' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln144_40 = partselect i16 @_ssdm_op_PartSelect.i16.i108.i32.i32, i108 %rxEng_metaDataFifo_read, i32 84, i32 99" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 50 'partselect' 'trunc_ln144_40' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i108.i32, i108 %rxEng_metaDataFifo_read, i32 100" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 51 'bitselect' 'tmp_248' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i108.i32, i108 %rxEng_metaDataFifo_read, i32 101" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 52 'bitselect' 'tmp_249' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i108.i32, i108 %rxEng_metaDataFifo_read, i32 102" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 53 'bitselect' 'tmp_250' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i108.i32, i108 %rxEng_metaDataFifo_read, i32 103" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 54 'bitselect' 'tmp_251' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln144_41 = partselect i4 @_ssdm_op_PartSelect.i4.i108.i32.i32, i108 %rxEng_metaDataFifo_read, i32 104, i32 107" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 55 'partselect' 'trunc_ln144_41' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln144 = store i32 %trunc_ln144_11, i32 %mh_meta_seqNumb_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 56 'store' 'store_ln144' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln144 = store i32 %trunc_ln144_s, i32 %mh_meta_ackNumb_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 57 'store' 'store_ln144' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_38, i16 %mh_meta_winSize_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 58 'store' 'store_ln144' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln144 = store i4 %trunc_ln144_39, i4 %mh_meta_winScale_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 59 'store' 'store_ln144' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_40, i16 %mh_meta_length_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 60 'store' 'store_ln144' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %tmp_248, i1 %mh_meta_ack_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 61 'store' 'store_ln144' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %tmp_249, i1 %mh_meta_rst_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 62 'store' 'store_ln144' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %tmp_250, i1 %mh_meta_syn_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 63 'store' 'store_ln144' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %tmp_251, i1 %mh_meta_fin_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 64 'store' 'store_ln144' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln144 = store i4 %trunc_ln144_41, i4 %mh_meta_dataOffset_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 65 'store' 'store_ln144' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.16ns)   --->   "%portIsOpen = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %portTable2rxEng_check_rsp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 66 'read' 'portIsOpen' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 67 [1/1] (1.16ns)   --->   "%rxEng_tupleBuffer_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %rxEng_tupleBuffer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 67 'read' 'rxEng_tupleBuffer_read' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tuple_srcIp_V = trunc i96 %rxEng_tupleBuffer_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 68 'trunc' 'tuple_srcIp_V' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tuple_dstIp_V = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 32, i32 63" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 69 'partselect' 'tuple_dstIp_V' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tuple_srcPort_V = partselect i16 @_ssdm_op_PartSelect.i16.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 64, i32 79" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 70 'partselect' 'tuple_srcPort_V' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tuple_dstPort_V = partselect i16 @_ssdm_op_PartSelect.i16.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 80, i32 95" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 71 'partselect' 'tuple_dstPort_V' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 24, i32 31"   --->   Operation 72 'partselect' 'p_Result_i' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_467_i = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 16, i32 23"   --->   Operation 73 'partselect' 'p_Result_467_i' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_468_i = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 8, i32 15"   --->   Operation 74 'partselect' 'p_Result_468_i' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i96 %rxEng_tupleBuffer_read"   --->   Operation 75 'trunc' 'trunc_ln674' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln674, i8 %p_Result_468_i, i8 %p_Result_467_i, i8 %p_Result_i"   --->   Operation 76 'bitconcatenate' 'p_Result_s' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln414 = store i32 %p_Result_s, i32 %mh_srcIpAddress_V"   --->   Operation 77 'store' 'store_ln414' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_470_i = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 88, i32 95"   --->   Operation 78 'partselect' 'p_Result_470_i' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_471_i = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 80, i32 87"   --->   Operation 79 'partselect' 'p_Result_471_i' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_155 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_471_i, i8 %p_Result_470_i"   --->   Operation 80 'bitconcatenate' 'p_Result_155' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln414 = store i16 %p_Result_155, i16 %mh_dstIpPort_V"   --->   Operation 81 'store' 'store_ln414' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_473_i = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 72, i32 79"   --->   Operation 82 'partselect' 'p_Result_473_i' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_474_i = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %rxEng_tupleBuffer_read, i32 64, i32 71"   --->   Operation 83 'partselect' 'p_Result_474_i' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_156 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_474_i, i8 %p_Result_473_i"   --->   Operation 84 'bitconcatenate' 'p_Result_156' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln414 = store i16 %p_Result_156, i16 %mh_srcIpPort_V"   --->   Operation 85 'store' 'store_ln414' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln878 = br i1 %portIsOpen, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:878]   --->   Operation 86 'br' 'br_ln878' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln881 = br i1 %tmp_249, void, void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:881]   --->   Operation 87 'br' 'br_ln881' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.12ns)   --->   "%or_ln889 = or i1 %tmp_250, i1 %tmp_251" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:889]   --->   Operation 88 'or' 'or_ln889' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln889 = zext i16 %trunc_ln144_40" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:889]   --->   Operation 89 'zext' 'zext_ln889' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln889 = br i1 %or_ln889, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:889]   --->   Operation 90 'br' 'br_ln889' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.78ns)   --->   "%add_ln229 = add i17 %zext_ln889, i17 1"   --->   Operation 91 'add' 'add_ln229' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & or_ln889)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln897 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:897]   --->   Operation 92 'br' 'br_ln897' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.67ns)   --->   "%icmp_ln1068_2 = icmp_eq  i16 %trunc_ln144_40, i16 0"   --->   Operation 93 'icmp' 'icmp_ln1068_2' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln899 = br i1 %icmp_ln1068_2, void, void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:899]   --->   Operation 94 'br' 'br_ln899' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln903 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:903]   --->   Operation 95 'br' 'br_ln903' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln907)   --->   "%or_ln907 = or i1 %tmp_249, i1 %tmp_251" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:907]   --->   Operation 96 'or' 'or_ln907' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & portIsOpen)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln907)   --->   "%xor_ln907 = xor i1 %or_ln907, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:907]   --->   Operation 97 'xor' 'xor_ln907' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & portIsOpen)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln907 = and i1 %tmp_250, i1 %xor_ln907" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:907]   --->   Operation 98 'and' 'and_ln907' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & portIsOpen)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %mh_state"   --->   Operation 99 'store' 'store_ln0' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & portIsOpen)> <Delay = 0.38>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln910 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:910]   --->   Operation 100 'br' 'br_ln910' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln911 = br void %rxMetadataHandler.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:911]   --->   Operation 101 'br' 'br_ln911' <Predicate = (!mh_state_load)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_i_316 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i17P0A, i17 %sLookup2rxEng_rsp, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 102 'nbreadreq' 'tmp_i_316' <Predicate = (mh_state_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 4> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln913 = br i1 %tmp_i_316, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:913]   --->   Operation 103 'br' 'br_ln913' <Predicate = (mh_state_load)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.16ns)   --->   "%sLookup2rxEng_rsp_read = read i17 @_ssdm_op_Read.ap_fifo.volatile.i17P0A, i17 %sLookup2rxEng_rsp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 104 'read' 'sLookup2rxEng_rsp_read' <Predicate = (mh_state_load & tmp_i_316)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 4> <FIFO>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i17 %sLookup2rxEng_rsp_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 105 'trunc' 'trunc_ln144' <Predicate = (mh_state_load & tmp_i_316)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sLookup2rxEng_rsp_read, i32 16" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 106 'bitselect' 'tmp' <Predicate = (mh_state_load & tmp_i_316)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln916 = br i1 %tmp, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:916]   --->   Operation 107 'br' 'br_ln916' <Predicate = (mh_state_load & tmp_i_316)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.67ns)   --->   "%icmp_ln1068 = icmp_eq  i16 %mh_meta_length_V_load, i16 0"   --->   Operation 108 'icmp' 'icmp_ln1068' <Predicate = (mh_state_load & tmp_i_316)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln921 = br i1 %icmp_ln1068, void, void %._crit_edge7.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:921]   --->   Operation 109 'br' 'br_ln921' <Predicate = (mh_state_load & tmp_i_316)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %mh_state"   --->   Operation 110 'store' 'store_ln0' <Predicate = (mh_state_load & tmp_i_316)> <Delay = 0.38>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln954 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:954]   --->   Operation 111 'br' 'br_ln954' <Predicate = (mh_state_load & tmp_i_316)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln956 = br void %rxMetadataHandler.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:956]   --->   Operation 112 'br' 'br_ln956' <Predicate = (mh_state_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.04>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i16 %trunc_ln144_40"   --->   Operation 113 'zext' 'zext_ln1540' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.88ns)   --->   "%seq_V_3 = add i32 %trunc_ln144_11, i32 %zext_ln1540"   --->   Operation 114 'add' 'seq_V_3' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & !or_ln889)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %seq_V_3, i32 16, i32 31" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 115 'partselect' 'tmp_5' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & !or_ln889)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln173_6 = trunc i32 %seq_V_3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 116 'trunc' 'trunc_ln173_6' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & !or_ln889)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln173_11 = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i16.i2.i16.i48, i16 %trunc_ln173_6, i2 0, i16 %tmp_5, i48 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 117 'bitconcatenate' 'or_ln173_11' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & !or_ln889)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln173_31 = or i82 %or_ln173_11, i82 6" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 118 'or' 'or_ln173_31' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & !or_ln889)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln173_28 = zext i82 %or_ln173_31" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 119 'zext' 'zext_ln173_28' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & !or_ln889)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%p_011 = bitconcatenate i181 @_ssdm_op_BitConcatenate.i181.i16.i16.i32.i32.i85, i16 %tuple_srcPort_V, i16 %tuple_dstPort_V, i32 %tuple_srcIp_V, i32 %tuple_dstIp_V, i85 %zext_ln173_28" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 120 'bitconcatenate' 'p_011' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & !or_ln889)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i181P0A, i181 %rxEng_metaHandlerEventFifo, i181 %p_011" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 121 'write' 'write_ln173' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & !or_ln889)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 181> <Depth = 2> <FIFO>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 122 'br' 'br_ln0' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & !or_ln889)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i17 %add_ln229"   --->   Operation 123 'zext' 'zext_ln229' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & or_ln889)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.88ns)   --->   "%seq_V = add i32 %zext_ln229, i32 %trunc_ln144_11"   --->   Operation 124 'add' 'seq_V' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & or_ln889)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %seq_V, i32 16, i32 31" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 125 'partselect' 'tmp_s' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & or_ln889)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i32 %seq_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 126 'trunc' 'trunc_ln173' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & or_ln889)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln173_10 = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i16.i2.i16.i48, i16 %trunc_ln173, i2 0, i16 %tmp_s, i48 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 127 'bitconcatenate' 'or_ln173_10' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & or_ln889)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln173 = or i82 %or_ln173_10, i82 6" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 128 'or' 'or_ln173' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & or_ln889)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i82 %or_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 129 'zext' 'zext_ln173' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & or_ln889)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%p_012 = bitconcatenate i181 @_ssdm_op_BitConcatenate.i181.i16.i16.i32.i32.i85, i16 %tuple_srcPort_V, i16 %tuple_dstPort_V, i32 %tuple_srcIp_V, i32 %tuple_dstIp_V, i85 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 130 'bitconcatenate' 'p_012' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & or_ln889)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i181P0A, i181 %rxEng_metaHandlerEventFifo, i181 %p_012" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 131 'write' 'write_ln173' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & or_ln889)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 181> <Depth = 2> <FIFO>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln892 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:892]   --->   Operation 132 'br' 'br_ln892' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !tmp_249 & or_ln889)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %rxEng_metaHandlerDropFifo, i1 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 133 'write' 'write_ln173' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !icmp_ln1068_2)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln902 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:902]   --->   Operation 134 'br' 'br_ln902' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & !portIsOpen & !icmp_ln1068_2)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%p_09 = bitconcatenate i97 @_ssdm_op_BitConcatenate.i97.i1.i96, i1 %and_ln907, i96 %rxEng_tupleBuffer_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 135 'bitconcatenate' 'p_09' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & portIsOpen)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i97P0A, i97 %rxEng2sLookup_req, i97 %p_09" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 136 'write' 'write_ln173' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & portIsOpen)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 97> <Depth = 4> <FIFO>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 137 'br' 'br_ln0' <Predicate = (!mh_state_load & tmp_i & tmp_16_i & tmp_17_i & portIsOpen)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%mh_srcIpAddress_V_load = load i32 %mh_srcIpAddress_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:919]   --->   Operation 138 'load' 'mh_srcIpAddress_V_load' <Predicate = (mh_state_load & tmp_i_316 & tmp)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%mh_dstIpPort_V_load = load i16 %mh_dstIpPort_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:919]   --->   Operation 139 'load' 'mh_dstIpPort_V_load' <Predicate = (mh_state_load & tmp_i_316 & tmp)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%mh_meta_seqNumb_V_load = load i32 %mh_meta_seqNumb_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:919]   --->   Operation 140 'load' 'mh_meta_seqNumb_V_load' <Predicate = (mh_state_load & tmp_i_316 & tmp)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%mh_meta_ackNumb_V_load = load i32 %mh_meta_ackNumb_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:919]   --->   Operation 141 'load' 'mh_meta_ackNumb_V_load' <Predicate = (mh_state_load & tmp_i_316 & tmp)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%mh_meta_winSize_V_load = load i16 %mh_meta_winSize_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:919]   --->   Operation 142 'load' 'mh_meta_winSize_V_load' <Predicate = (mh_state_load & tmp_i_316 & tmp)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%mh_meta_winScale_V_load = load i4 %mh_meta_winScale_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:919]   --->   Operation 143 'load' 'mh_meta_winScale_V_load' <Predicate = (mh_state_load & tmp_i_316 & tmp)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%mh_meta_ack_V_load = load i1 %mh_meta_ack_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:919]   --->   Operation 144 'load' 'mh_meta_ack_V_load' <Predicate = (mh_state_load & tmp_i_316 & tmp)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%mh_meta_rst_V_load = load i1 %mh_meta_rst_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:919]   --->   Operation 145 'load' 'mh_meta_rst_V_load' <Predicate = (mh_state_load & tmp_i_316 & tmp)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%mh_meta_syn_V_load = load i1 %mh_meta_syn_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:919]   --->   Operation 146 'load' 'mh_meta_syn_V_load' <Predicate = (mh_state_load & tmp_i_316 & tmp)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%mh_meta_fin_V_load = load i1 %mh_meta_fin_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:919]   --->   Operation 147 'load' 'mh_meta_fin_V_load' <Predicate = (mh_state_load & tmp_i_316 & tmp)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%mh_meta_dataOffset_V_load = load i4 %mh_meta_dataOffset_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:919]   --->   Operation 148 'load' 'mh_meta_dataOffset_V_load' <Predicate = (mh_state_load & tmp_i_316 & tmp)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%mh_srcIpPort_V_load = load i16 %mh_srcIpPort_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:919]   --->   Operation 149 'load' 'mh_srcIpPort_V_load' <Predicate = (mh_state_load & tmp_i_316 & tmp)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i188 @_ssdm_op_BitConcatenate.i188.i16.i4.i1.i1.i1.i1.i16.i4.i16.i32.i32.i16.i32.i16, i16 %mh_srcIpPort_V_load, i4 %mh_meta_dataOffset_V_load, i1 %mh_meta_fin_V_load, i1 %mh_meta_syn_V_load, i1 %mh_meta_rst_V_load, i1 %mh_meta_ack_V_load, i16 %mh_meta_length_V_load, i4 %mh_meta_winScale_V_load, i16 %mh_meta_winSize_V_load, i32 %mh_meta_ackNumb_V_load, i32 %mh_meta_seqNumb_V_load, i16 %mh_dstIpPort_V_load, i32 %mh_srcIpAddress_V_load, i16 %trunc_ln144" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 150 'bitconcatenate' 'p_0' <Predicate = (mh_state_load & tmp_i_316 & tmp)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i188P0A, i188 %rxEng_fsmMetaDataFifo, i188 %p_0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 151 'write' 'write_ln173' <Predicate = (mh_state_load & tmp_i_316 & tmp)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 188> <Depth = 2> <FIFO>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln920 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:920]   --->   Operation 152 'br' 'br_ln920' <Predicate = (mh_state_load & tmp_i_316 & tmp)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.12ns)   --->   "%xor_ln923 = xor i1 %tmp, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:923]   --->   Operation 153 'xor' 'xor_ln923' <Predicate = (mh_state_load & tmp_i_316 & !icmp_ln1068)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %rxEng_metaHandlerDropFifo, i1 %xor_ln923" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 154 'write' 'write_ln173' <Predicate = (mh_state_load & tmp_i_316 & !icmp_ln1068)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln924 = br void %._crit_edge7.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:924]   --->   Operation 155 'br' 'br_ln924' <Predicate = (mh_state_load & tmp_i_316 & !icmp_ln1068)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 156 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.95ns
The critical path consists of the following:
	fifo read operation ('rxEng_metaDataFifo_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'rxEng_metaDataFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [69]  (1.17 ns)
	'add' operation ('add_ln229') [129]  (0.785 ns)

 <State 2>: 2.05ns
The critical path consists of the following:
	'add' operation ('seq.V') [119]  (0.88 ns)
	'or' operation ('or_ln173_31', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [123]  (0 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'rxEng_metaHandlerEventFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [126]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
