

================================================================
== Vivado HLS Report for 'ethernet_mux'
================================================================
* Date:           Fri Mar  3 10:27:25 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Ethernet_MUX
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     0.000|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i128P.i1P.i16P.i1P(i128* %sync_data_in_V_data_V, i1* %sync_data_in_V_user_V, i16* %sync_data_in_V_keep_V, i1* %sync_data_in_V_last_V, i32 1)" [Ethernet_MUX/ethernet_mux.cpp:34]   --->   Operation 3 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %2" [Ethernet_MUX/ethernet_mux.cpp:34]   --->   Operation 4 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i128P.i1P.i16P.i1P(i128* %ether_mux_data_in_V_data_V, i1* %ether_mux_data_in_V_user_V, i16* %ether_mux_data_in_V_keep_V, i1* %ether_mux_data_in_V_last_V, i32 1)" [Ethernet_MUX/ethernet_mux.cpp:37]   --->   Operation 5 'nbreadreq' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %4" [Ethernet_MUX/ethernet_mux.cpp:37]   --->   Operation 6 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.axis.i128P.i1P.i16P.i1P(i128* %mgmt_data_in_V_data_V, i1* %mgmt_data_in_V_user_V, i16* %mgmt_data_in_V_keep_V, i1* %mgmt_data_in_V_last_V, i32 1)" [Ethernet_MUX/ethernet_mux.cpp:42]   --->   Operation 7 'nbreadreq' 'tmp_2' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %5, label %._crit_edge" [Ethernet_MUX/ethernet_mux.cpp:42]   --->   Operation 8 'br' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_3 = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %mgmt_data_in_V_data_V, i1* %mgmt_data_in_V_user_V, i16* %mgmt_data_in_V_keep_V, i1* %mgmt_data_in_V_last_V)" [Ethernet_MUX/ethernet_mux.cpp:43]   --->   Operation 9 'read' 'empty_3' <Predicate = (!tmp & !tmp_1 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i128, i1, i16, i1 } %empty_3, 0" [Ethernet_MUX/ethernet_mux.cpp:43]   --->   Operation 10 'extractvalue' 'tmp_data_V_2' <Predicate = (!tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_user_V_2 = extractvalue { i128, i1, i16, i1 } %empty_3, 1" [Ethernet_MUX/ethernet_mux.cpp:43]   --->   Operation 11 'extractvalue' 'tmp_user_V_2' <Predicate = (!tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_keep_V_2 = extractvalue { i128, i1, i16, i1 } %empty_3, 2" [Ethernet_MUX/ethernet_mux.cpp:43]   --->   Operation 12 'extractvalue' 'tmp_keep_V_2' <Predicate = (!tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i128, i1, i16, i1 } %empty_3, 3" [Ethernet_MUX/ethernet_mux.cpp:43]   --->   Operation 13 'extractvalue' 'tmp_last_V_2' <Predicate = (!tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_2 = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %ether_mux_data_in_V_data_V, i1* %ether_mux_data_in_V_user_V, i16* %ether_mux_data_in_V_keep_V, i1* %ether_mux_data_in_V_last_V)" [Ethernet_MUX/ethernet_mux.cpp:38]   --->   Operation 14 'read' 'empty_2' <Predicate = (!tmp & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i128, i1, i16, i1 } %empty_2, 0" [Ethernet_MUX/ethernet_mux.cpp:38]   --->   Operation 15 'extractvalue' 'tmp_data_V_1' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = extractvalue { i128, i1, i16, i1 } %empty_2, 1" [Ethernet_MUX/ethernet_mux.cpp:38]   --->   Operation 16 'extractvalue' 'tmp_user_V_1' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = extractvalue { i128, i1, i16, i1 } %empty_2, 2" [Ethernet_MUX/ethernet_mux.cpp:38]   --->   Operation 17 'extractvalue' 'tmp_keep_V_1' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i128, i1, i16, i1 } %empty_2, 3" [Ethernet_MUX/ethernet_mux.cpp:38]   --->   Operation 18 'extractvalue' 'tmp_last_V_1' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %sync_data_in_V_data_V, i1* %sync_data_in_V_user_V, i16* %sync_data_in_V_keep_V, i1* %sync_data_in_V_last_V)" [Ethernet_MUX/ethernet_mux.cpp:35]   --->   Operation 19 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i128, i1, i16, i1 } %empty, 0" [Ethernet_MUX/ethernet_mux.cpp:35]   --->   Operation 20 'extractvalue' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i128, i1, i16, i1 } %empty, 1" [Ethernet_MUX/ethernet_mux.cpp:35]   --->   Operation 21 'extractvalue' 'tmp_user_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i128, i1, i16, i1 } %empty, 2" [Ethernet_MUX/ethernet_mux.cpp:35]   --->   Operation 22 'extractvalue' 'tmp_keep_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i128, i1, i16, i1 } %empty, 3" [Ethernet_MUX/ethernet_mux.cpp:35]   --->   Operation 23 'extractvalue' 'tmp_last_V' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %ether_mux_data_in_V_data_V), !map !34"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %ether_mux_data_in_V_user_V), !map !40"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %ether_mux_data_in_V_keep_V), !map !44"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %ether_mux_data_in_V_last_V), !map !48"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %sync_data_in_V_data_V), !map !52"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sync_data_in_V_user_V), !map !56"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %sync_data_in_V_keep_V), !map !60"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sync_data_in_V_last_V), !map !64"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %mgmt_data_in_V_data_V), !map !68"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %mgmt_data_in_V_user_V), !map !72"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %mgmt_data_in_V_keep_V), !map !76"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %mgmt_data_in_V_last_V), !map !80"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %eth_data_out_V_data_V), !map !84"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %eth_data_out_V_user_V), !map !88"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %eth_data_out_V_keep_V), !map !92"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %eth_data_out_V_last_V), !map !96"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %ptp_tag_filed_out_V), !map !100"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @ethernet_mux_str) nounwind"   --->   Operation 41 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [Ethernet_MUX/ethernet_mux.cpp:26]   --->   Operation 42 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ethernet_MUX/ethernet_mux.cpp:27]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %ether_mux_data_in_V_data_V, i1* %ether_mux_data_in_V_user_V, i16* %ether_mux_data_in_V_keep_V, i1* %ether_mux_data_in_V_last_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ethernet_MUX/ethernet_mux.cpp:28]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %mgmt_data_in_V_data_V, i1* %mgmt_data_in_V_user_V, i16* %mgmt_data_in_V_keep_V, i1* %mgmt_data_in_V_last_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ethernet_MUX/ethernet_mux.cpp:29]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %sync_data_in_V_data_V, i1* %sync_data_in_V_user_V, i16* %sync_data_in_V_keep_V, i1* %sync_data_in_V_last_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ethernet_MUX/ethernet_mux.cpp:30]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %eth_data_out_V_data_V, i1* %eth_data_out_V_user_V, i16* %eth_data_out_V_keep_V, i1* %eth_data_out_V_last_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ethernet_MUX/ethernet_mux.cpp:31]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %eth_data_out_V_data_V, i1* %eth_data_out_V_user_V, i16* %eth_data_out_V_keep_V, i1* %eth_data_out_V_last_V, i128 %tmp_data_V_2, i1 %tmp_user_V_2, i16 %tmp_keep_V_2, i1 %tmp_last_V_2)" [Ethernet_MUX/ethernet_mux.cpp:43]   --->   Operation 48 'write' <Predicate = (!tmp & !tmp_1 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %ptp_tag_filed_out_V, i16 0)" [Ethernet_MUX/ethernet_mux.cpp:44]   --->   Operation 49 'write' <Predicate = (!tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Ethernet_MUX/ethernet_mux.cpp:45]   --->   Operation 50 'br' <Predicate = (!tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 51 'br' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %eth_data_out_V_data_V, i1* %eth_data_out_V_user_V, i16* %eth_data_out_V_keep_V, i1* %eth_data_out_V_last_V, i128 %tmp_data_V_1, i1 %tmp_user_V_1, i16 %tmp_keep_V_1, i1 %tmp_last_V_1)" [Ethernet_MUX/ethernet_mux.cpp:40]   --->   Operation 52 'write' <Predicate = (!tmp & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %ptp_tag_filed_out_V, i16 0)" [Ethernet_MUX/ethernet_mux.cpp:41]   --->   Operation 53 'write' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %6" [Ethernet_MUX/ethernet_mux.cpp:42]   --->   Operation 54 'br' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 55 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %eth_data_out_V_data_V, i1* %eth_data_out_V_user_V, i16* %eth_data_out_V_keep_V, i1* %eth_data_out_V_last_V, i128 %tmp_data_V, i1 %tmp_user_V, i16 %tmp_keep_V, i1 %tmp_last_V)" [Ethernet_MUX/ethernet_mux.cpp:35]   --->   Operation 56 'write' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %ptp_tag_filed_out_V, i16 5)" [Ethernet_MUX/ethernet_mux.cpp:36]   --->   Operation 57 'write' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br label %7" [Ethernet_MUX/ethernet_mux.cpp:37]   --->   Operation 58 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [Ethernet_MUX/ethernet_mux.cpp:46]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.4ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
