## This file is a general .ucf for Nexys2 rev A board
## To use it in a project:
## - remove or comment the lines corresponding to unused pins
## - rename the used signals according to the project

## Signals Led<7>Led<4> are assigned to pins which change type from s3e500 to other dies using the same package
## Both versions are provided in this file.
## Keep only the appropriate one, and remove or comment the other one.


## Clock pin for Nexys 2 Board
NET "clk"         LOC = "B8";      # Bank = 0, Pin name = IP_L13P_0/GCLK8, Type = GCLK,                  Sch name = GCLK0
#NET "ext_clk" CLOCK_DEDICATED_ROUTE = FALSE;
#NET "ext_clk"        LOC = "U9";      # Bank = 2, Pin name = IO_L13P_2/D4/GCLK14, Type = DUAL/GCLK,         Sch name = GCLK1

## onBoard USB controller
## NOTE: DEPP and DSTM net names use some of the same pins, if trying to use both DEPP and DSTM use a signle net name for each shared pin.

## Data bus for both the DEPP and DSTM interfaces uncomment lines 19-26 if using either one
#NET "DB<0>"       LOC = "R14";     # Bank = 2, Pin name = IO_L24N_2/A20, Type = DUAL,                    Sch name = U-FD0
#NET "DB<1>"       LOC = "R13";     # Bank = 2, Pin name = IO_L22N_2/A22, Type = DUAL,                    Sch name = U-FD1
#NET "DB<2>"       LOC = "P13";     # Bank = 2, Pin name = IO_L22P_2/A23, Type = DUAL,                    Sch name = U-FD2
#NET "DB<3>"       LOC = "T12";     # Bank = 2, Pin name = IO_L20P_2, Type = I/O,                         Sch name = U-FD3
#NET "DB<4>"       LOC = "N11";     # Bank = 2, Pin name = IO_L18N_2, Type = I/O,                         Sch name = U-FD4
#NET "DB<5>"       LOC = "R11";     # Bank = 2, Pin name = IO, Type = I/O,                                Sch name = U-FD5
#NET "DB<6>"       LOC = "P10";     # Bank = 2, Pin name = IO_L15N_2/D1/GCLK3, Type = DUAL/GCLK,          Sch name = U-FD6
#NET "DB<7>"       LOC = "R10";     # Bank = 2, Pin name = IO_L15P_2/D2/GCLK2, Type = DUAL/GCLK,          Sch name = U-FD7

## If using the DEPP interface uncomment lines 29-32
#NET "EppWRITE"    LOC = "V16";     # Bank = 2, Pin name = IP, Type = INPUT,                              Sch name = U-FLAGC
#NET "EppASTB"     LOC = "V14";     # Bank = 2, Pin name = IP_L23P_2, Type = INPUT,                       Sch name = U-FLAGA
#NET "EppDSTB"     LOC = "U14";     # Bank = 2, Pin name = IP_L23N_2, Type = INPUT,                       Sch name = U-FLAGB
#NET "EppWAIT"     LOC = "N9";      # Bank = 2, Pin name = IO_L12P_2/D7/GCLK12, Type = DUAL/GCLK,         Sch name = U-SLRD

## If using the DSTM interface uncomment lines 35-44
#NET "DstmIFCLK"   LOC = "T15";     # Bank = 2, Pin name = IO/VREF_2, Type = VREF,                        Sch name = U-IFCLK
#NET "DstmSLCS"    LOC = "T16";     # Bank = 2, Pin name = IO_L26P_2/VS0/A17, Type = DUAL,                Sch name = U-SLCS
#NET "DstmFLAGA"   LOC = "V14";     # Bank = 2, Pin name = IP_L23P_2, Type = INPUT,                       Sch name = U-FLAGA
#NET "DstmFLAGB"   LOC = "U14";     # Bank = 2, Pin name = IP_L23N_2, Type = INPUT,                       Sch name = U-FLAGB
#NET "DstmADR<0>"  LOC = "T14";     # Bank = 2, Pin name = IO_L24P_2/A21, Type = DUAL,                    Sch name = U-FIFOAD0
#NET "DstmADR<1>"  LOC = "V13";     # Bank = 2, Pin name = IO_L19N_2/VREF_2, Type = VREF,                 Sch name = U-FIFOAD1
#NET "DstmSLRD"    LOC = "N9";      # Bank = 2, Pin name = IO_L12P_2/D7/GCLK12, Type = DUAL/GCLK,         Sch name = U-SLRD
#NET "DstmSLWR"    LOC = "V9";      # Bank = 2, Pin name = IO_L13N_2/D3/GCLK15, Type = DUAL/GCLK,         Sch name = U-SLWR
#NET "DstmSLOE"    LOC = "V15";     # Bank = 2, Pin name = IO_L25P_2/VS2/A19, Type = DUAL,                Sch name = U-SLOE
#NET "DstmPKTEND"   LOC = "V12";    # Bank = 2, Pin name = IO_L19P_2, Type = I/O,                         Sch name = U-PKTEND

#NET "UsbMode"     LOC = "U15";     # Bank = 2, Pin name = IO_L25N_2/VS1/A18, Type = DUAL,                Sch name = U-INT0#
#NET "UsbRdy"      LOC = "U13";     # Bank = 2, Pin name = IP, Type = INPUT,                              Sch name = U-RDY

## onBoard Cellular RAM and StrataFlash
#NET "MemOE"       LOC = "T2";      # Bank = 3, Pin name = IO_L24P_3, Type = I/O,                         Sch name = OE
#NET "MemWR"       LOC = "N7";      # Bank = 2, Pin name = IO_L07P_2, Type = I/O,                         Sch name = WE

#NET "RamAdv"      LOC = "J4";      # Bank = 3, Pin name = IO_L11N_3/LHCLK1, Type = LHCLK,                Sch name = MT-ADV
#NET "RamCS"       LOC = "R6";      # Bank = 2, Pin name = IO_L05P_2, Type = I/O,                         Sch name = MT-CE
#NET "RamClk"      LOC = "H5";      # Bank = 3, Pin name = IO_L08N_3, Type = I/O,                         Sch name = MT-CLK
#NET "RamCRE"      LOC = "P7";      # Bank = 2, Pin name = IO_L07N_2, Type = I/O,                         Sch name = MT-CRE
#NET "RamLB"       LOC = "K5";      # Bank = 3, Pin name = IO_L14N_3/LHCLK7, Type = LHCLK,                Sch name = MT-LB
#NET "RamUB"       LOC = "K4";      # Bank = 3, Pin name = IO_L13N_3/LHCLK5, Type = LHCLK,                Sch name = MT-UB
#NET "RamWait"     LOC = "F5";      # Bank = 3, Pin name = IP, Type = INPUT,                              Sch name = MT-WAIT

#NET "FlashRp"     LOC = "T5";      # Bank = 2, Pin name = IO_L04N_2, Type = I/O,                         Sch name = RP#
#NET "FlashCS"     LOC = "R5";      # Bank = 2, Pin name = IO_L04P_2, Type = I/O,                         Sch name = ST-CE
#NET "FlashStSts"  LOC = "D3";      # Bank = 3, Pin name = IP, Type = INPUT,                              Sch name = ST-STS

#NET "MemAdr<1>"   LOC = "J1";      # Bank = 3, Pin name = IO_L12P_3/LHCLK2, Type = LHCLK,                Sch name = ADR1
#NET "MemAdr<2>"   LOC = "J2";      # Bank = 3, Pin name = IO_L12N_3/LHCLK3/IRDY2, Type = LHCLK,          Sch name = ADR2
#NET "MemAdr<3>"   LOC = "H4";      # Bank = 3, Pin name = IO_L09P_3, Type = I/O,                         Sch name = ADR3
#NET "MemAdr<4>"   LOC = "H1";      # Bank = 3, Pin name = IO_L10N_3, Type = I/O,                         Sch name = ADR4
#NET "MemAdr<5>"   LOC = "H2";      # Bank = 3, Pin name = IO_L10P_3, Type = I/O,                         Sch name = ADR5
#NET "MemAdr<6>"   LOC = "J5";      # Bank = 3, Pin name = IO_L11P_3/LHCLK0, Type = LHCLK,                Sch name = ADR6
#NET "MemAdr<7>"   LOC = "H3";      # Bank = 3, Pin name = IO_L09N_3, Type = I/O,                         Sch name = ADR7
#NET "MemAdr<8>"   LOC = "H6";      # Bank = 3, Pin name = IO_L08P_3, Type = I/O,                         Sch name = ADR8
#NET "MemAdr<9>"   LOC = "F1";      # Bank = 3, Pin name = IO_L05P_3, Type = I/O,                         Sch name = ADR9
#NET "MemAdr<10>"  LOC = "G3";      # Bank = 3, Pin name = IO_L06P_3, Type = I/O,                         Sch name = ADR10
#NET "MemAdr<11>"  LOC = "G6";      # Bank = 3, Pin name = IO_L07P_3, Type = I/O,                         Sch name = ADR11
#NET "MemAdr<12>"  LOC = "G5";      # Bank = 3, Pin name = IO_L07N_3, Type = I/O,                         Sch name = ADR12
#NET "MemAdr<13>"  LOC = "G4";      # Bank = 3, Pin name = IO_L06N_3/VREF_3, Type = VREF,                 Sch name = ADR13
#NET "MemAdr<14>"  LOC = "F2";      # Bank = 3, Pin name = IO_L05N_3, Type = I/O,                         Sch name = ADR14
#NET "MemAdr<15>"  LOC = "E1";      # Bank = 3, Pin name = IO_L03N_3, Type = I/O,                         Sch name = ADR15
#NET "MemAdr<16>"  LOC = "M5";      # Bank = 3, Pin name = IO_L19P_3, Type = I/O,                         Sch name = ADR16
#NET "MemAdr<17>"  LOC = "E2";      # Bank = 3, Pin name = IO_L03P_3, Type = I/O,                         Sch name = ADR17
#NET "MemAdr<18>"  LOC = "C2";      # Bank = 3, Pin name = IO_L01N_3, Type = I/O,                         Sch name = ADR18
#NET "MemAdr<19>"  LOC = "C1";      # Bank = 3, Pin name = IO_L01P_3, Type = I/O,                         Sch name = ADR19
#NET "MemAdr<20>"  LOC = "D2";      # Bank = 3, Pin name = IO_L02N_3/VREF_3, Type = VREF,                 Sch name = ADR20
#NET "MemAdr<21>"  LOC = "K3";      # Bank = 3, Pin name = IO_L13P_3/LHCLK4/TRDY2, Type = LHCLK,          Sch name = ADR21
#NET "MemAdr<22>"  LOC = "D1";      # Bank = 3, Pin name = IO_L02P_3, Type = I/O,                         Sch name = ADR22
#NET "MemAdr<23>"  LOC = "K6";      # Bank = 3, Pin name = IO_L14P_3/LHCLK6, Type = LHCLK,                Sch name = ADR23

#NET "MemDB<0>"    LOC = "L1";      # Bank = 3, Pin name = IO_L15P_3, Type = I/O,                         Sch name = DB0
#NET "MemDB<1>"    LOC = "L4";      # Bank = 3, Pin name = IO_L16N_3, Type = I/O,                         Sch name = DB1
#NET "MemDB<2>"    LOC = "L6";      # Bank = 3, Pin name = IO_L17P_3, Type = I/O,                         Sch name = DB2
#NET "MemDB<3>"    LOC = "M4";      # Bank = 3, Pin name = IO_L18P_3, Type = I/O,                         Sch name = DB3
#NET "MemDB<4>"    LOC = "N5";      # Bank = 3, Pin name = IO_L20N_3, Type = I/O,                         Sch name = DB4
#NET "MemDB<5>"    LOC = "P1";      # Bank = 3, Pin name = IO_L21N_3, Type = I/O,                         Sch name = DB5
#NET "MemDB<6>"    LOC = "P2";      # Bank = 3, Pin name = IO_L21P_3, Type = I/O,                         Sch name = DB6
#NET "MemDB<7>"    LOC = "R2";      # Bank = 3, Pin name = IO_L23N_3, Type = I/O,                         Sch name = DB7
#NET "MemDB<8>"    LOC = "L3";      # Bank = 3, Pin name = IO_L16P_3, Type = I/O,                         Sch name = DB8
#NET "MemDB<9>"    LOC = "L5";      # Bank = 3, Pin name = IO_L17N_3/VREF_3, Type = VREF,                 Sch name = DB9
#NET "MemDB<10>"   LOC = "M3";      # Bank = 3, Pin name = IO_L18N_3, Type = I/O,                         Sch name = DB10
#NET "MemDB<11>"   LOC = "M6";      # Bank = 3, Pin name = IO_L19N_3, Type = I/O,                         Sch name = DB11
#NET "MemDB<12>"   LOC = "L2";      # Bank = 3, Pin name = IO_L15N_3, Type = I/O,                         Sch name = DB12
#NET "MemDB<13>"   LOC = "N4";      # Bank = 3, Pin name = IO_L20P_3, Type = I/O,                         Sch name = DB13
#NET "MemDB<14>"   LOC = "R3";      # Bank = 3, Pin name = IO_L23P_3, Type = I/O,                         Sch name = DB14
#NET "MemDB<15>"   LOC = "T1";      # Bank = 3, Pin name = IO_L24N_3, Type = I/O,                         Sch name = DB15

## 7 segment display
NET "seg_out<0>"      LOC = "L18";     # Bank = 1, Pin name = IO_L10P_1, Type = I/O,                         Sch name = CA
NET "seg_out<1>"      LOC = "F18";     # Bank = 1, Pin name = IO_L19P_1, Type = I/O,                         Sch name = CB
NET "seg_out<2>"      LOC = "D17";     # Bank = 1, Pin name = IO_L23P_1/HDC, Type = DUAL,                    Sch name = CC
NET "seg_out<3>"      LOC = "D16";     # Bank = 1, Pin name = IO_L23N_1/LDC0, Type = DUAL,                   Sch name = CD
NET "seg_out<4>"      LOC = "G14";     # Bank = 1, Pin name = IO_L20P_1, Type = I/O,                         Sch name = CE
NET "seg_out<5>"      LOC = "J17";     # Bank = 1, Pin name = IO_L13P_1/A6/RHCLK4/IRDY1, Type = RHCLK/DUAL,  Sch name = CF
NET "seg_out<6>"      LOC = "H14";     # Bank = 1, Pin name = IO_L17P_1, Type = I/O,                         Sch name = CG
NET "dp_out"          LOC = "C17";     # Bank = 1, Pin name = IO_L24N_1/LDC2, Type = DUAL,                   Sch name = DP

NET "an_out<0>"       LOC = "F17";     # Bank = 1, Pin name = IO_L19N_1, Type = I/O,                         Sch name = AN0
NET "an_out<1>"       LOC = "H17";     # Bank = 1, Pin name = IO_L16N_1/A0, Type = DUAL,                     Sch name = AN1
NET "an_out<2>"       LOC = "C18";     # Bank = 1, Pin name = IO_L24P_1/LDC1, Type = DUAL,                   Sch name = AN2
NET "an_out<3>"       LOC = "F15";     # Bank = 1, Pin name = IO_L21P_1, Type = I/O,                         Sch name = AN3

## Leds
NET "leds_out<0>"      LOC = "J14";     # Bank = 1, Pin name = IO_L14N_1/A3/RHCLK7, Type = RHCLK/DUAL,        Sch name = JD10/LD0
NET "leds_out<1>"      LOC = "J15";     # Bank = 1, Pin name = IO_L14P_1/A4/RHCLK6, Type = RHCLK/DUAL,        Sch name = JD9/LD1
NET "leds_out<2>"      LOC = "K15";     # Bank = 1, Pin name = IO_L12P_1/A8/RHCLK2, Type = RHCLK/DUAL,        Sch name = JD8/LD2
NET "leds_out<3>"      LOC = "K14";     # Bank = 1, Pin name = IO_L12N_1/A7/RHCLK3/TRDY1, Type = RHCLK/DUAL,  Sch name = JD7/LD3
NET "leds_out<4>"      LOC = "E17";     # Bank = 1, Pin name = IO, Type = I/O,                                Sch name = LD4? s3e500 only
NET "leds_out<5>"      LOC = "P15";     # Bank = 1, Pin name = IO, Type = I/O,                                Sch name = LD5? s3e500 only
NET "leds_out<6>"      LOC = "F4";      # Bank = 3, Pin name = IO, Type = I/O,                                Sch name = LD6? s3e500 only
NET "leds_out<7>"      LOC = "R4";      # Bank = 3, Pin name = IO/VREF_3, Type = VREF,                        Sch name = LD7? s3e500 only
NET "leds_out<4>"      LOC = "E16";     # Bank = 1, Pin name = N.C., Type = N.C.,                             Sch name = LD4? other than s3e500
NET "leds_out<5>"      LOC = "P16";     # Bank = 1, Pin name = N.C., Type = N.C.,                             Sch name = LD5? other than s3e500
NET "leds_out<6>"      LOC = "E4";      # Bank = 3, Pin name = N.C., Type = N.C.,                             Sch name = LD6? other than s3e500
NET "leds_out<7>"      LOC = "P4";      # Bank = 3, Pin name = N.C., Type = N.C.,                             Sch name = LD7? other than s3e500

## Switches
NET "sw_in<0>"       LOC = "G18";     # Bank = 1, Pin name = IP, Type = INPUT,                              Sch name = SW0
NET "sw_in<1>"       LOC = "H18";     # Bank = 1, Pin name = IP/VREF_1, Type = VREF,                        Sch name = SW1
NET "sw_in<2>"       LOC = "K18";     # Bank = 1, Pin name = IP, Type = INPUT,                              Sch name = SW2
NET "sw_in<3>"       LOC = "K17";     # Bank = 1, Pin name = IP, Type = INPUT,                              Sch name = SW3
NET "sw_in<4>"       LOC = "L14";     # Bank = 1, Pin name = IP, Type = INPUT,                              Sch name = SW4
NET "sw_in<5>"       LOC = "L13";     # Bank = 1, Pin name = IP, Type = INPUT,                              Sch name = SW5
NET "sw_in<6>"       LOC = "N17";     # Bank = 1, Pin name = IP, Type = INPUT,                              Sch name = SW6
NET "sw_in<7>"       LOC = "R17";     # Bank = 1, Pin name = IP, Type = INPUT,                              Sch name = SW7

## Buttons
NET "btn_in<0>"      LOC = "B18";     # Bank = 1, Pin name = IP, Type = INPUT,                              Sch name = BTN0
NET "btn_in<1>"      LOC = "D18";     # Bank = 1, Pin name = IP/VREF_1, Type = VREF,                        Sch name = BTN1
NET "btn_in<2>"      LOC = "E18";     # Bank = 1, Pin name = IP, Type = INPUT,                              Sch name = BTN2
NET "btn_in<3>"      LOC = "H13";     # Bank = 1, Pin name = IP, Type = INPUT,                              Sch name = BTN3


##JA, SPI connection for PMODSD
NET "SS"   LOC = "L15" ;  # JA1
NET "MOSI" LOC = "K12" ;  # JA2
NET "MISO" LOC = "L17" ;  # JA3
NET "SCLK" LOC = "M15" ;  # JA4

#NET "JA<0>"       LOC = "L15";     # Bank = 1, Pin name = IO_L09N_1/A11, Type = DUAL,                    Sch name = JA1
#NET "JA<1>"       LOC = "K12";     # Bank = 1, Pin name = IO_L11N_1/A9/RHCLK1, Type = RHCLK/DUAL,        Sch name = JA2
#NET "JA<2>"       LOC = "L17";     # Bank = 1, Pin name = IO_L10N_1/VREF_1, Type = VREF,                 Sch name = JA3
#NET "JA<3>"       LOC = "M15";     # Bank = 1, Pin name = IO_L07P_1, Type = I/O,                         Sch name = JA4
#NET "JA<4>"       LOC = "K13";     # Bank = 1, Pin name = IO_L11P_1/A10/RHCLK0, Type = RHCLK/DUAL,       Sch name = JA7
#NET "JA<5>"       LOC = "L16";     # Bank = 1, Pin name = IO_L09P_1/A12, Type = DUAL,                    Sch name = JA8
#NET "JA<6>"       LOC = "M14";     # Bank = 1, Pin name = IO_L05P_1, Type = I/O,                         Sch name = JA9
#NET "JA<7>"       LOC = "M16";     # Bank = 1, Pin name = IO_L07N_1, Type = I/O,                         Sch name = JA10

