$date
	Sun Oct 02 19:53:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo_0908 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo_0908 $end
$var wire 1 " p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#12
1!
#15
1"
#21
0"
#24
0!
#36
1!
#39
1"
#45
0"
#48
0!
#60
1!
#63
1"
#69
0"
#72
0!
#84
1!
#87
1"
#93
0"
#96
0!
#108
1!
#111
1"
#117
0"
#120
0!
