@W: MT530 :"e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\slowfast.v":11:0:11:5|Found inferred clock counter|clk which controls 17 sequential elements including temp[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
