
Demo9_1_StreamBuffer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d94  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08007f24  08007f24  00008f24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008058  08008058  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008058  08008058  00009058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008060  08008060  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008060  08008060  00009060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008064  08008064  00009064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08008068  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a06c  2**0
                  CONTENTS
 10 .bss          00004c80  2000006c  2000006c  0000a06c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004cec  20004cec  0000a06c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d4fe  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004419  00000000  00000000  0002759a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001790  00000000  00000000  0002b9b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001230  00000000  00000000  0002d148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000264ea  00000000  00000000  0002e378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c10c  00000000  00000000  00054862  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e5495  00000000  00000000  0007096e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00155e03  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006974  00000000  00000000  00155e48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  0015c7bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007f0c 	.word	0x08007f0c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08007f0c 	.word	0x08007f0c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005a2:	463b      	mov	r3, r7
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80005ae:	4b22      	ldr	r3, [pc, #136]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005b0:	4a22      	ldr	r2, [pc, #136]	@ (800063c <MX_ADC3_Init+0xa0>)
 80005b2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80005b4:	4b20      	ldr	r3, [pc, #128]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80005ba:	4b1f      	ldr	r3, [pc, #124]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005bc:	2200      	movs	r2, #0
 80005be:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80005c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80005c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80005cc:	4b1a      	ldr	r3, [pc, #104]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80005d4:	4b18      	ldr	r3, [pc, #96]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80005da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80005dc:	4b16      	ldr	r3, [pc, #88]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005de:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80005e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005e4:	4b14      	ldr	r3, [pc, #80]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80005ea:	4b13      	ldr	r3, [pc, #76]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005ec:	2201      	movs	r2, #1
 80005ee:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80005f0:	4b11      	ldr	r3, [pc, #68]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005fa:	2201      	movs	r2, #1
 80005fc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80005fe:	480e      	ldr	r0, [pc, #56]	@ (8000638 <MX_ADC3_Init+0x9c>)
 8000600:	f000 fd1e 	bl	8001040 <HAL_ADC_Init>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_ADC3_Init+0x72>
  {
    Error_Handler();
 800060a:	f000 fa37 	bl	8000a7c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800060e:	2306      	movs	r3, #6
 8000610:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000612:	2301      	movs	r3, #1
 8000614:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000616:	2301      	movs	r3, #1
 8000618:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800061a:	463b      	mov	r3, r7
 800061c:	4619      	mov	r1, r3
 800061e:	4806      	ldr	r0, [pc, #24]	@ (8000638 <MX_ADC3_Init+0x9c>)
 8000620:	f000 ff62 	bl	80014e8 <HAL_ADC_ConfigChannel>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <MX_ADC3_Init+0x92>
  {
    Error_Handler();
 800062a:	f000 fa27 	bl	8000a7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800062e:	bf00      	nop
 8000630:	3710      	adds	r7, #16
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	20000088 	.word	0x20000088
 800063c:	40012200 	.word	0x40012200

08000640 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b08a      	sub	sp, #40	@ 0x28
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000648:	f107 0314 	add.w	r3, r7, #20
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
 8000656:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a1b      	ldr	r2, [pc, #108]	@ (80006cc <HAL_ADC_MspInit+0x8c>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d130      	bne.n	80006c4 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	613b      	str	r3, [r7, #16]
 8000666:	4b1a      	ldr	r3, [pc, #104]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 8000668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800066a:	4a19      	ldr	r2, [pc, #100]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 800066c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000670:	6453      	str	r3, [r2, #68]	@ 0x44
 8000672:	4b17      	ldr	r3, [pc, #92]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 8000674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000676:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800067a:	613b      	str	r3, [r7, #16]
 800067c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800067e:	2300      	movs	r3, #0
 8000680:	60fb      	str	r3, [r7, #12]
 8000682:	4b13      	ldr	r3, [pc, #76]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000686:	4a12      	ldr	r2, [pc, #72]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 8000688:	f043 0320 	orr.w	r3, r3, #32
 800068c:	6313      	str	r3, [r2, #48]	@ 0x30
 800068e:	4b10      	ldr	r3, [pc, #64]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000692:	f003 0320 	and.w	r3, r3, #32
 8000696:	60fb      	str	r3, [r7, #12]
 8000698:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF8     ------> ADC3_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800069a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800069e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a0:	2303      	movs	r3, #3
 80006a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	2300      	movs	r3, #0
 80006a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	4619      	mov	r1, r3
 80006ae:	4809      	ldr	r0, [pc, #36]	@ (80006d4 <HAL_ADC_MspInit+0x94>)
 80006b0:	f001 fa24 	bl	8001afc <HAL_GPIO_Init>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 80006b4:	2200      	movs	r2, #0
 80006b6:	2105      	movs	r1, #5
 80006b8:	2012      	movs	r0, #18
 80006ba:	f001 f9f5 	bl	8001aa8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80006be:	2012      	movs	r0, #18
 80006c0:	f001 fa0e 	bl	8001ae0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80006c4:	bf00      	nop
 80006c6:	3728      	adds	r7, #40	@ 0x28
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40012200 	.word	0x40012200
 80006d0:	40023800 	.word	0x40023800
 80006d4:	40021400 	.word	0x40021400

080006d8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_Main */
  Task_MainHandle = osThreadNew(AppTask_Main, NULL, &Task_Main_attributes);
 80006dc:	4a08      	ldr	r2, [pc, #32]	@ (8000700 <MX_FREERTOS_Init+0x28>)
 80006de:	2100      	movs	r1, #0
 80006e0:	4808      	ldr	r0, [pc, #32]	@ (8000704 <MX_FREERTOS_Init+0x2c>)
 80006e2:	f003 f9d7 	bl	8003a94 <osThreadNew>
 80006e6:	4603      	mov	r3, r0
 80006e8:	4a07      	ldr	r2, [pc, #28]	@ (8000708 <MX_FREERTOS_Init+0x30>)
 80006ea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  streamBuf=xStreamBufferCreate(BUFFER_LEN, TRIGGER_LEVEL);   //创建流缓存区
 80006ec:	2200      	movs	r2, #0
 80006ee:	2114      	movs	r1, #20
 80006f0:	2050      	movs	r0, #80	@ 0x50
 80006f2:	f004 f843 	bl	800477c <xStreamBufferGenericCreate>
 80006f6:	4603      	mov	r3, r0
 80006f8:	4a04      	ldr	r2, [pc, #16]	@ (800070c <MX_FREERTOS_Init+0x34>)
 80006fa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80006fc:	bf00      	nop
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	08007fe8 	.word	0x08007fe8
 8000704:	08000711 	.word	0x08000711
 8000708:	200000d4 	.word	0x200000d4
 800070c:	200000d0 	.word	0x200000d0

08000710 <AppTask_Main>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_AppTask_Main */
void AppTask_Main(void *argument)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b090      	sub	sp, #64	@ 0x40
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN AppTask_Main */
	/* Infinite loop */
	printf("Stream Buffer length= %d\r\n",BUFFER_LEN);
 8000718:	2150      	movs	r1, #80	@ 0x50
 800071a:	4826      	ldr	r0, [pc, #152]	@ (80007b4 <AppTask_Main+0xa4>)
 800071c:	f006 fd1e 	bl	800715c <iprintf>
	printf("Trigger Level= %d\r\n",TRIGGER_LEVEL);
 8000720:	2114      	movs	r1, #20
 8000722:	4825      	ldr	r0, [pc, #148]	@ (80007b8 <AppTask_Main+0xa8>)
 8000724:	f006 fd1a 	bl	800715c <iprintf>

	uint16_t requiredBytes=32;  //TRIGGER_LEVEL=20;
 8000728:	2320      	movs	r3, #32
 800072a:	873b      	strh	r3, [r7, #56]	@ 0x38
	printf("Required bytes= %d\r\n",requiredBytes);
 800072c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800072e:	4619      	mov	r1, r3
 8000730:	4822      	ldr	r0, [pc, #136]	@ (80007bc <AppTask_Main+0xac>)
 8000732:	f006 fd13 	bl	800715c <iprintf>

	uint32_t adcArray[10];	//最多读取10个数据点求平均，40字节

	for(;;)
	{
		uint16_t actualReadBytes=xStreamBufferReceive(streamBuf,  adcArray,
 8000736:	4b22      	ldr	r3, [pc, #136]	@ (80007c0 <AppTask_Main+0xb0>)
 8000738:	6818      	ldr	r0, [r3, #0]
 800073a:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800073c:	f107 010c 	add.w	r1, r7, #12
 8000740:	f04f 33ff 	mov.w	r3, #4294967295
 8000744:	f004 f95c 	bl	8004a00 <xStreamBufferReceive>
 8000748:	4603      	mov	r3, r0
 800074a:	86fb      	strh	r3, [r7, #54]	@ 0x36
				requiredBytes, portMAX_DELAY);
		LED1_Toggle();
 800074c:	2140      	movs	r1, #64	@ 0x40
 800074e:	481d      	ldr	r0, [pc, #116]	@ (80007c4 <AppTask_Main+0xb4>)
 8000750:	f001 fb89 	bl	8001e66 <HAL_GPIO_TogglePin>
		printf("Actual read bytes= %d\r\n",actualReadBytes);
 8000754:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8000756:	4619      	mov	r1, r3
 8000758:	481b      	ldr	r0, [pc, #108]	@ (80007c8 <AppTask_Main+0xb8>)
 800075a:	f006 fcff 	bl	800715c <iprintf>

		uint8_t	 actualItems=actualReadBytes/4;   //实际的数据点个数, 每个数据点4字节
 800075e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8000760:	089b      	lsrs	r3, r3, #2
 8000762:	b29b      	uxth	r3, r3
 8000764:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
		uint32_t sum=0;
 8000768:	2300      	movs	r3, #0
 800076a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		for( uint8_t i=0; i<actualItems; i++)
 800076c:	2300      	movs	r3, #0
 800076e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8000772:	e00e      	b.n	8000792 <AppTask_Main+0x82>
			sum += adcArray[i];
 8000774:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000778:	009b      	lsls	r3, r3, #2
 800077a:	3340      	adds	r3, #64	@ 0x40
 800077c:	443b      	add	r3, r7
 800077e:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8000782:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000784:	4413      	add	r3, r2
 8000786:	63fb      	str	r3, [r7, #60]	@ 0x3c
		for( uint8_t i=0; i<actualItems; i++)
 8000788:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800078c:	3301      	adds	r3, #1
 800078e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8000792:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8000796:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800079a:	429a      	cmp	r2, r3
 800079c:	d3ea      	bcc.n	8000774 <AppTask_Main+0x64>
		sum= sum/actualItems;  //计算平均值
 800079e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80007a2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80007a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80007a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
		printf("Average ADC Value= %ld\r\n",sum);//显示平均值
 80007aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80007ac:	4807      	ldr	r0, [pc, #28]	@ (80007cc <AppTask_Main+0xbc>)
 80007ae:	f006 fcd5 	bl	800715c <iprintf>
	{
 80007b2:	e7c0      	b.n	8000736 <AppTask_Main+0x26>
 80007b4:	08007f30 	.word	0x08007f30
 80007b8:	08007f4c 	.word	0x08007f4c
 80007bc:	08007f60 	.word	0x08007f60
 80007c0:	200000d0 	.word	0x200000d0
 80007c4:	40020000 	.word	0x40020000
 80007c8:	08007f78 	.word	0x08007f78
 80007cc:	08007f90 	.word	0x08007f90

080007d0 <HAL_ADC_ConvCpltCallback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	if (hadc->Instance != ADC3)
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a13      	ldr	r2, [pc, #76]	@ (800082c <HAL_ADC_ConvCpltCallback+0x5c>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	d11f      	bne.n	8000822 <HAL_ADC_ConvCpltCallback+0x52>
		return;

	uint32_t adc_value=HAL_ADC_GetValue(hadc);	//ADC转换原始数据
 80007e2:	6878      	ldr	r0, [r7, #4]
 80007e4:	f000 fe5e 	bl	80014a4 <HAL_ADC_GetValue>
 80007e8:	4603      	mov	r3, r0
 80007ea:	60fb      	str	r3, [r7, #12]
	BaseType_t  highTaskWoken=pdFALSE;
 80007ec:	2300      	movs	r3, #0
 80007ee:	60bb      	str	r3, [r7, #8]
	if (streamBuf != NULL)
 80007f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000830 <HAL_ADC_ConvCpltCallback+0x60>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d015      	beq.n	8000824 <HAL_ADC_ConvCpltCallback+0x54>
	{
		xStreamBufferSendFromISR(streamBuf, &adc_value, 4, &highTaskWoken);
 80007f8:	4b0d      	ldr	r3, [pc, #52]	@ (8000830 <HAL_ADC_ConvCpltCallback+0x60>)
 80007fa:	6818      	ldr	r0, [r3, #0]
 80007fc:	f107 0308 	add.w	r3, r7, #8
 8000800:	f107 010c 	add.w	r1, r7, #12
 8000804:	2204      	movs	r2, #4
 8000806:	f004 f84b 	bl	80048a0 <xStreamBufferSendFromISR>
		portYIELD_FROM_ISR(highTaskWoken);  		//申请进行任务切换
 800080a:	68bb      	ldr	r3, [r7, #8]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d009      	beq.n	8000824 <HAL_ADC_ConvCpltCallback+0x54>
 8000810:	4b08      	ldr	r3, [pc, #32]	@ (8000834 <HAL_ADC_ConvCpltCallback+0x64>)
 8000812:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000816:	601a      	str	r2, [r3, #0]
 8000818:	f3bf 8f4f 	dsb	sy
 800081c:	f3bf 8f6f 	isb	sy
 8000820:	e000      	b.n	8000824 <HAL_ADC_ConvCpltCallback+0x54>
		return;
 8000822:	bf00      	nop
	}
}
 8000824:	3710      	adds	r7, #16
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40012200 	.word	0x40012200
 8000830:	200000d0 	.word	0x200000d0
 8000834:	e000ed04 	.word	0xe000ed04

08000838 <__io_putchar>:

int __io_putchar(int ch)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t*)&ch,1,0xFFFF);
 8000840:	1d39      	adds	r1, r7, #4
 8000842:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000846:	2201      	movs	r2, #1
 8000848:	4803      	ldr	r0, [pc, #12]	@ (8000858 <__io_putchar+0x20>)
 800084a:	f002 fcd9 	bl	8003200 <HAL_UART_Transmit>
	return ch;
 800084e:	687b      	ldr	r3, [r7, #4]
}
 8000850:	4618      	mov	r0, r3
 8000852:	3708      	adds	r7, #8
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	2000016c 	.word	0x2000016c

0800085c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08a      	sub	sp, #40	@ 0x28
 8000860:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000862:	f107 0314 	add.w	r3, r7, #20
 8000866:	2200      	movs	r2, #0
 8000868:	601a      	str	r2, [r3, #0]
 800086a:	605a      	str	r2, [r3, #4]
 800086c:	609a      	str	r2, [r3, #8]
 800086e:	60da      	str	r2, [r3, #12]
 8000870:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	613b      	str	r3, [r7, #16]
 8000876:	4b26      	ldr	r3, [pc, #152]	@ (8000910 <MX_GPIO_Init+0xb4>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	4a25      	ldr	r2, [pc, #148]	@ (8000910 <MX_GPIO_Init+0xb4>)
 800087c:	f043 0320 	orr.w	r3, r3, #32
 8000880:	6313      	str	r3, [r2, #48]	@ 0x30
 8000882:	4b23      	ldr	r3, [pc, #140]	@ (8000910 <MX_GPIO_Init+0xb4>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000886:	f003 0320 	and.w	r3, r3, #32
 800088a:	613b      	str	r3, [r7, #16]
 800088c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	60fb      	str	r3, [r7, #12]
 8000892:	4b1f      	ldr	r3, [pc, #124]	@ (8000910 <MX_GPIO_Init+0xb4>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	4a1e      	ldr	r2, [pc, #120]	@ (8000910 <MX_GPIO_Init+0xb4>)
 8000898:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800089c:	6313      	str	r3, [r2, #48]	@ 0x30
 800089e:	4b1c      	ldr	r3, [pc, #112]	@ (8000910 <MX_GPIO_Init+0xb4>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	60bb      	str	r3, [r7, #8]
 80008ae:	4b18      	ldr	r3, [pc, #96]	@ (8000910 <MX_GPIO_Init+0xb4>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	4a17      	ldr	r2, [pc, #92]	@ (8000910 <MX_GPIO_Init+0xb4>)
 80008b4:	f043 0301 	orr.w	r3, r3, #1
 80008b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ba:	4b15      	ldr	r3, [pc, #84]	@ (8000910 <MX_GPIO_Init+0xb4>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008be:	f003 0301 	and.w	r3, r3, #1
 80008c2:	60bb      	str	r3, [r7, #8]
 80008c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c6:	2300      	movs	r3, #0
 80008c8:	607b      	str	r3, [r7, #4]
 80008ca:	4b11      	ldr	r3, [pc, #68]	@ (8000910 <MX_GPIO_Init+0xb4>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	4a10      	ldr	r2, [pc, #64]	@ (8000910 <MX_GPIO_Init+0xb4>)
 80008d0:	f043 0302 	orr.w	r3, r3, #2
 80008d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000910 <MX_GPIO_Init+0xb4>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008da:	f003 0302 	and.w	r3, r3, #2
 80008de:	607b      	str	r3, [r7, #4]
 80008e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED2_Pin|LED1_Pin, GPIO_PIN_SET);
 80008e2:	2201      	movs	r2, #1
 80008e4:	2150      	movs	r1, #80	@ 0x50
 80008e6:	480b      	ldr	r0, [pc, #44]	@ (8000914 <MX_GPIO_Init+0xb8>)
 80008e8:	f001 faa4 	bl	8001e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED2_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin;
 80008ec:	2350      	movs	r3, #80	@ 0x50
 80008ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f0:	2301      	movs	r3, #1
 80008f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008f8:	2302      	movs	r3, #2
 80008fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fc:	f107 0314 	add.w	r3, r7, #20
 8000900:	4619      	mov	r1, r3
 8000902:	4804      	ldr	r0, [pc, #16]	@ (8000914 <MX_GPIO_Init+0xb8>)
 8000904:	f001 f8fa 	bl	8001afc <HAL_GPIO_Init>

}
 8000908:	bf00      	nop
 800090a:	3728      	adds	r7, #40	@ 0x28
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40023800 	.word	0x40023800
 8000914:	40020000 	.word	0x40020000

08000918 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000918:	b5b0      	push	{r4, r5, r7, lr}
 800091a:	b08a      	sub	sp, #40	@ 0x28
 800091c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800091e:	f000 fb4d 	bl	8000fbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000922:	f000 f82f 	bl	8000984 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000926:	f7ff ff99 	bl	800085c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800092a:	f000 faab 	bl	8000e84 <MX_USART3_UART_Init>
  MX_ADC3_Init();
 800092e:	f7ff fe35 	bl	800059c <MX_ADC3_Init>
  MX_TIM3_Init();
 8000932:	f000 fa37 	bl	8000da4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  //Start Menu
  uint8_t startstr[] = "Demo9_1: Using Stream Buffer.\r\n\r\n";
 8000936:	4b0f      	ldr	r3, [pc, #60]	@ (8000974 <main+0x5c>)
 8000938:	1d3c      	adds	r4, r7, #4
 800093a:	461d      	mov	r5, r3
 800093c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800093e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000940:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000942:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000944:	682b      	ldr	r3, [r5, #0]
 8000946:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr,sizeof(startstr),0xFFFF);
 8000948:	1d39      	adds	r1, r7, #4
 800094a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800094e:	2222      	movs	r2, #34	@ 0x22
 8000950:	4809      	ldr	r0, [pc, #36]	@ (8000978 <main+0x60>)
 8000952:	f002 fc55 	bl	8003200 <HAL_UART_Transmit>

  HAL_ADC_Start_IT(&hadc3);
 8000956:	4809      	ldr	r0, [pc, #36]	@ (800097c <main+0x64>)
 8000958:	f000 fbb6 	bl	80010c8 <HAL_ADC_Start_IT>
  HAL_TIM_Base_Start(&htim3);
 800095c:	4808      	ldr	r0, [pc, #32]	@ (8000980 <main+0x68>)
 800095e:	f001 ff77 	bl	8002850 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000962:	f003 f84d 	bl	8003a00 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000966:	f7ff feb7 	bl	80006d8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800096a:	f003 f86d 	bl	8003a48 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800096e:	bf00      	nop
 8000970:	e7fd      	b.n	800096e <main+0x56>
 8000972:	bf00      	nop
 8000974:	08007fac 	.word	0x08007fac
 8000978:	2000016c 	.word	0x2000016c
 800097c:	20000088 	.word	0x20000088
 8000980:	20000124 	.word	0x20000124

08000984 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b094      	sub	sp, #80	@ 0x50
 8000988:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800098a:	f107 0320 	add.w	r3, r7, #32
 800098e:	2230      	movs	r2, #48	@ 0x30
 8000990:	2100      	movs	r1, #0
 8000992:	4618      	mov	r0, r3
 8000994:	f006 fc37 	bl	8007206 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000998:	f107 030c 	add.w	r3, r7, #12
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	605a      	str	r2, [r3, #4]
 80009a2:	609a      	str	r2, [r3, #8]
 80009a4:	60da      	str	r2, [r3, #12]
 80009a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009a8:	2300      	movs	r3, #0
 80009aa:	60bb      	str	r3, [r7, #8]
 80009ac:	4b28      	ldr	r3, [pc, #160]	@ (8000a50 <SystemClock_Config+0xcc>)
 80009ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009b0:	4a27      	ldr	r2, [pc, #156]	@ (8000a50 <SystemClock_Config+0xcc>)
 80009b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80009b8:	4b25      	ldr	r3, [pc, #148]	@ (8000a50 <SystemClock_Config+0xcc>)
 80009ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009c0:	60bb      	str	r3, [r7, #8]
 80009c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009c4:	2300      	movs	r3, #0
 80009c6:	607b      	str	r3, [r7, #4]
 80009c8:	4b22      	ldr	r3, [pc, #136]	@ (8000a54 <SystemClock_Config+0xd0>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a21      	ldr	r2, [pc, #132]	@ (8000a54 <SystemClock_Config+0xd0>)
 80009ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009d2:	6013      	str	r3, [r2, #0]
 80009d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000a54 <SystemClock_Config+0xd0>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009dc:	607b      	str	r3, [r7, #4]
 80009de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009e0:	2301      	movs	r3, #1
 80009e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009e8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009ea:	2302      	movs	r3, #2
 80009ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80009f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80009f4:	2319      	movs	r3, #25
 80009f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 200;
 80009f8:	23c8      	movs	r3, #200	@ 0xc8
 80009fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009fc:	2302      	movs	r3, #2
 80009fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a00:	2304      	movs	r3, #4
 8000a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a04:	f107 0320 	add.w	r3, r7, #32
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f001 fa47 	bl	8001e9c <HAL_RCC_OscConfig>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a14:	f000 f832 	bl	8000a7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a18:	230f      	movs	r3, #15
 8000a1a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a20:	2300      	movs	r3, #0
 8000a22:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a24:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000a28:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8000a2a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000a2e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000a30:	f107 030c 	add.w	r3, r7, #12
 8000a34:	2103      	movs	r1, #3
 8000a36:	4618      	mov	r0, r3
 8000a38:	f001 fca8 	bl	800238c <HAL_RCC_ClockConfig>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000a42:	f000 f81b 	bl	8000a7c <Error_Handler>
  }
}
 8000a46:	bf00      	nop
 8000a48:	3750      	adds	r7, #80	@ 0x50
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	40023800 	.word	0x40023800
 8000a54:	40007000 	.word	0x40007000

08000a58 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a04      	ldr	r2, [pc, #16]	@ (8000a78 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d101      	bne.n	8000a6e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000a6a:	f000 fac9 	bl	8001000 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a6e:	bf00      	nop
 8000a70:	3708      	adds	r7, #8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40001000 	.word	0x40001000

08000a7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a80:	b672      	cpsid	i
}
 8000a82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a84:	bf00      	nop
 8000a86:	e7fd      	b.n	8000a84 <Error_Handler+0x8>

08000a88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	607b      	str	r3, [r7, #4]
 8000a92:	4b12      	ldr	r3, [pc, #72]	@ (8000adc <HAL_MspInit+0x54>)
 8000a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a96:	4a11      	ldr	r2, [pc, #68]	@ (8000adc <HAL_MspInit+0x54>)
 8000a98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000adc <HAL_MspInit+0x54>)
 8000aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aa6:	607b      	str	r3, [r7, #4]
 8000aa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aaa:	2300      	movs	r3, #0
 8000aac:	603b      	str	r3, [r7, #0]
 8000aae:	4b0b      	ldr	r3, [pc, #44]	@ (8000adc <HAL_MspInit+0x54>)
 8000ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8000adc <HAL_MspInit+0x54>)
 8000ab4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ab8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aba:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <HAL_MspInit+0x54>)
 8000abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000abe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ac2:	603b      	str	r3, [r7, #0]
 8000ac4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	210f      	movs	r1, #15
 8000aca:	f06f 0001 	mvn.w	r0, #1
 8000ace:	f000 ffeb 	bl	8001aa8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	40023800 	.word	0x40023800

08000ae0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08e      	sub	sp, #56	@ 0x38
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000aec:	2300      	movs	r3, #0
 8000aee:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000af0:	2300      	movs	r3, #0
 8000af2:	60fb      	str	r3, [r7, #12]
 8000af4:	4b33      	ldr	r3, [pc, #204]	@ (8000bc4 <HAL_InitTick+0xe4>)
 8000af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000af8:	4a32      	ldr	r2, [pc, #200]	@ (8000bc4 <HAL_InitTick+0xe4>)
 8000afa:	f043 0310 	orr.w	r3, r3, #16
 8000afe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b00:	4b30      	ldr	r3, [pc, #192]	@ (8000bc4 <HAL_InitTick+0xe4>)
 8000b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b04:	f003 0310 	and.w	r3, r3, #16
 8000b08:	60fb      	str	r3, [r7, #12]
 8000b0a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b0c:	f107 0210 	add.w	r2, r7, #16
 8000b10:	f107 0314 	add.w	r3, r7, #20
 8000b14:	4611      	mov	r1, r2
 8000b16:	4618      	mov	r0, r3
 8000b18:	f001 fe18 	bl	800274c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000b1c:	6a3b      	ldr	r3, [r7, #32]
 8000b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d103      	bne.n	8000b2e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b26:	f001 fde9 	bl	80026fc <HAL_RCC_GetPCLK1Freq>
 8000b2a:	6378      	str	r0, [r7, #52]	@ 0x34
 8000b2c:	e004      	b.n	8000b38 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b2e:	f001 fde5 	bl	80026fc <HAL_RCC_GetPCLK1Freq>
 8000b32:	4603      	mov	r3, r0
 8000b34:	005b      	lsls	r3, r3, #1
 8000b36:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b3a:	4a23      	ldr	r2, [pc, #140]	@ (8000bc8 <HAL_InitTick+0xe8>)
 8000b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b40:	0c9b      	lsrs	r3, r3, #18
 8000b42:	3b01      	subs	r3, #1
 8000b44:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b46:	4b21      	ldr	r3, [pc, #132]	@ (8000bcc <HAL_InitTick+0xec>)
 8000b48:	4a21      	ldr	r2, [pc, #132]	@ (8000bd0 <HAL_InitTick+0xf0>)
 8000b4a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bcc <HAL_InitTick+0xec>)
 8000b4e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b52:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b54:	4a1d      	ldr	r2, [pc, #116]	@ (8000bcc <HAL_InitTick+0xec>)
 8000b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b58:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bcc <HAL_InitTick+0xec>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b60:	4b1a      	ldr	r3, [pc, #104]	@ (8000bcc <HAL_InitTick+0xec>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b66:	4b19      	ldr	r3, [pc, #100]	@ (8000bcc <HAL_InitTick+0xec>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000b6c:	4817      	ldr	r0, [pc, #92]	@ (8000bcc <HAL_InitTick+0xec>)
 8000b6e:	f001 fe1f 	bl	80027b0 <HAL_TIM_Base_Init>
 8000b72:	4603      	mov	r3, r0
 8000b74:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000b78:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d11b      	bne.n	8000bb8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000b80:	4812      	ldr	r0, [pc, #72]	@ (8000bcc <HAL_InitTick+0xec>)
 8000b82:	f001 fecd 	bl	8002920 <HAL_TIM_Base_Start_IT>
 8000b86:	4603      	mov	r3, r0
 8000b88:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000b8c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d111      	bne.n	8000bb8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b94:	2036      	movs	r0, #54	@ 0x36
 8000b96:	f000 ffa3 	bl	8001ae0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	2b0f      	cmp	r3, #15
 8000b9e:	d808      	bhi.n	8000bb2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	6879      	ldr	r1, [r7, #4]
 8000ba4:	2036      	movs	r0, #54	@ 0x36
 8000ba6:	f000 ff7f 	bl	8001aa8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000baa:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd4 <HAL_InitTick+0xf4>)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	6013      	str	r3, [r2, #0]
 8000bb0:	e002      	b.n	8000bb8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000bb8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3738      	adds	r7, #56	@ 0x38
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	40023800 	.word	0x40023800
 8000bc8:	431bde83 	.word	0x431bde83
 8000bcc:	200000d8 	.word	0x200000d8
 8000bd0:	40001000 	.word	0x40001000
 8000bd4:	20000004 	.word	0x20000004

08000bd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bdc:	bf00      	nop
 8000bde:	e7fd      	b.n	8000bdc <NMI_Handler+0x4>

08000be0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000be4:	bf00      	nop
 8000be6:	e7fd      	b.n	8000be4 <HardFault_Handler+0x4>

08000be8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <MemManage_Handler+0x4>

08000bf0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <BusFault_Handler+0x4>

08000bf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <UsageFault_Handler+0x4>

08000c00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
	...

08000c10 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8000c14:	4802      	ldr	r0, [pc, #8]	@ (8000c20 <ADC_IRQHandler+0x10>)
 8000c16:	f000 fb35 	bl	8001284 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8000c1a:	bf00      	nop
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	20000088 	.word	0x20000088

08000c24 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c28:	4802      	ldr	r0, [pc, #8]	@ (8000c34 <TIM6_DAC_IRQHandler+0x10>)
 8000c2a:	f001 fee9 	bl	8002a00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c2e:	bf00      	nop
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	200000d8 	.word	0x200000d8

08000c38 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b086      	sub	sp, #24
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	60f8      	str	r0, [r7, #12]
 8000c40:	60b9      	str	r1, [r7, #8]
 8000c42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c44:	2300      	movs	r3, #0
 8000c46:	617b      	str	r3, [r7, #20]
 8000c48:	e00a      	b.n	8000c60 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c4a:	f3af 8000 	nop.w
 8000c4e:	4601      	mov	r1, r0
 8000c50:	68bb      	ldr	r3, [r7, #8]
 8000c52:	1c5a      	adds	r2, r3, #1
 8000c54:	60ba      	str	r2, [r7, #8]
 8000c56:	b2ca      	uxtb	r2, r1
 8000c58:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	617b      	str	r3, [r7, #20]
 8000c60:	697a      	ldr	r2, [r7, #20]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	dbf0      	blt.n	8000c4a <_read+0x12>
  }

  return len;
 8000c68:	687b      	ldr	r3, [r7, #4]
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3718      	adds	r7, #24
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}

08000c72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c72:	b580      	push	{r7, lr}
 8000c74:	b086      	sub	sp, #24
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	60f8      	str	r0, [r7, #12]
 8000c7a:	60b9      	str	r1, [r7, #8]
 8000c7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c7e:	2300      	movs	r3, #0
 8000c80:	617b      	str	r3, [r7, #20]
 8000c82:	e009      	b.n	8000c98 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c84:	68bb      	ldr	r3, [r7, #8]
 8000c86:	1c5a      	adds	r2, r3, #1
 8000c88:	60ba      	str	r2, [r7, #8]
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f7ff fdd3 	bl	8000838 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	3301      	adds	r3, #1
 8000c96:	617b      	str	r3, [r7, #20]
 8000c98:	697a      	ldr	r2, [r7, #20]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	dbf1      	blt.n	8000c84 <_write+0x12>
  }
  return len;
 8000ca0:	687b      	ldr	r3, [r7, #4]
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3718      	adds	r7, #24
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <_close>:

int _close(int file)
{
 8000caa:	b480      	push	{r7}
 8000cac:	b083      	sub	sp, #12
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cb2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr

08000cc2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cc2:	b480      	push	{r7}
 8000cc4:	b083      	sub	sp, #12
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	6078      	str	r0, [r7, #4]
 8000cca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cd2:	605a      	str	r2, [r3, #4]
  return 0;
 8000cd4:	2300      	movs	r3, #0
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr

08000ce2 <_isatty>:

int _isatty(int file)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	b083      	sub	sp, #12
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cea:	2301      	movs	r3, #1
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	370c      	adds	r7, #12
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr

08000cf8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b085      	sub	sp, #20
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	60f8      	str	r0, [r7, #12]
 8000d00:	60b9      	str	r1, [r7, #8]
 8000d02:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d04:	2300      	movs	r3, #0
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3714      	adds	r7, #20
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr
	...

08000d14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b086      	sub	sp, #24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d1c:	4a14      	ldr	r2, [pc, #80]	@ (8000d70 <_sbrk+0x5c>)
 8000d1e:	4b15      	ldr	r3, [pc, #84]	@ (8000d74 <_sbrk+0x60>)
 8000d20:	1ad3      	subs	r3, r2, r3
 8000d22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d28:	4b13      	ldr	r3, [pc, #76]	@ (8000d78 <_sbrk+0x64>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d102      	bne.n	8000d36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d30:	4b11      	ldr	r3, [pc, #68]	@ (8000d78 <_sbrk+0x64>)
 8000d32:	4a12      	ldr	r2, [pc, #72]	@ (8000d7c <_sbrk+0x68>)
 8000d34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d36:	4b10      	ldr	r3, [pc, #64]	@ (8000d78 <_sbrk+0x64>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	429a      	cmp	r2, r3
 8000d42:	d207      	bcs.n	8000d54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d44:	f006 fb0c 	bl	8007360 <__errno>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	220c      	movs	r2, #12
 8000d4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d52:	e009      	b.n	8000d68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d54:	4b08      	ldr	r3, [pc, #32]	@ (8000d78 <_sbrk+0x64>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d5a:	4b07      	ldr	r3, [pc, #28]	@ (8000d78 <_sbrk+0x64>)
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4413      	add	r3, r2
 8000d62:	4a05      	ldr	r2, [pc, #20]	@ (8000d78 <_sbrk+0x64>)
 8000d64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d66:	68fb      	ldr	r3, [r7, #12]
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3718      	adds	r7, #24
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20020000 	.word	0x20020000
 8000d74:	00000400 	.word	0x00000400
 8000d78:	20000120 	.word	0x20000120
 8000d7c:	20004cf0 	.word	0x20004cf0

08000d80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d84:	4b06      	ldr	r3, [pc, #24]	@ (8000da0 <SystemInit+0x20>)
 8000d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d8a:	4a05      	ldr	r2, [pc, #20]	@ (8000da0 <SystemInit+0x20>)
 8000d8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d94:	bf00      	nop
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b086      	sub	sp, #24
 8000da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000daa:	f107 0308 	add.w	r3, r7, #8
 8000dae:	2200      	movs	r2, #0
 8000db0:	601a      	str	r2, [r3, #0]
 8000db2:	605a      	str	r2, [r3, #4]
 8000db4:	609a      	str	r2, [r3, #8]
 8000db6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000db8:	463b      	mov	r3, r7
 8000dba:	2200      	movs	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000dc0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e38 <MX_TIM3_Init+0x94>)
 8000dc2:	4a1e      	ldr	r2, [pc, #120]	@ (8000e3c <MX_TIM3_Init+0x98>)
 8000dc4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 49999;
 8000dc6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e38 <MX_TIM3_Init+0x94>)
 8000dc8:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8000dcc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dce:	4b1a      	ldr	r3, [pc, #104]	@ (8000e38 <MX_TIM3_Init+0x94>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 199;
 8000dd4:	4b18      	ldr	r3, [pc, #96]	@ (8000e38 <MX_TIM3_Init+0x94>)
 8000dd6:	22c7      	movs	r2, #199	@ 0xc7
 8000dd8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dda:	4b17      	ldr	r3, [pc, #92]	@ (8000e38 <MX_TIM3_Init+0x94>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000de0:	4b15      	ldr	r3, [pc, #84]	@ (8000e38 <MX_TIM3_Init+0x94>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000de6:	4814      	ldr	r0, [pc, #80]	@ (8000e38 <MX_TIM3_Init+0x94>)
 8000de8:	f001 fce2 	bl	80027b0 <HAL_TIM_Base_Init>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000df2:	f7ff fe43 	bl	8000a7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000df6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dfa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000dfc:	f107 0308 	add.w	r3, r7, #8
 8000e00:	4619      	mov	r1, r3
 8000e02:	480d      	ldr	r0, [pc, #52]	@ (8000e38 <MX_TIM3_Init+0x94>)
 8000e04:	f001 feec 	bl	8002be0 <HAL_TIM_ConfigClockSource>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000e0e:	f7ff fe35 	bl	8000a7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e12:	2320      	movs	r3, #32
 8000e14:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e16:	2300      	movs	r3, #0
 8000e18:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4806      	ldr	r0, [pc, #24]	@ (8000e38 <MX_TIM3_Init+0x94>)
 8000e20:	f002 f90e 	bl	8003040 <HAL_TIMEx_MasterConfigSynchronization>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000e2a:	f7ff fe27 	bl	8000a7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000e2e:	bf00      	nop
 8000e30:	3718      	adds	r7, #24
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	20000124 	.word	0x20000124
 8000e3c:	40000400 	.word	0x40000400

08000e40 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b085      	sub	sp, #20
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a0b      	ldr	r2, [pc, #44]	@ (8000e7c <HAL_TIM_Base_MspInit+0x3c>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d10d      	bne.n	8000e6e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000e52:	2300      	movs	r3, #0
 8000e54:	60fb      	str	r3, [r7, #12]
 8000e56:	4b0a      	ldr	r3, [pc, #40]	@ (8000e80 <HAL_TIM_Base_MspInit+0x40>)
 8000e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5a:	4a09      	ldr	r2, [pc, #36]	@ (8000e80 <HAL_TIM_Base_MspInit+0x40>)
 8000e5c:	f043 0302 	orr.w	r3, r3, #2
 8000e60:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e62:	4b07      	ldr	r3, [pc, #28]	@ (8000e80 <HAL_TIM_Base_MspInit+0x40>)
 8000e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e66:	f003 0302 	and.w	r3, r3, #2
 8000e6a:	60fb      	str	r3, [r7, #12]
 8000e6c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000e6e:	bf00      	nop
 8000e70:	3714      	adds	r7, #20
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	40000400 	.word	0x40000400
 8000e80:	40023800 	.word	0x40023800

08000e84 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e88:	4b11      	ldr	r3, [pc, #68]	@ (8000ed0 <MX_USART3_UART_Init+0x4c>)
 8000e8a:	4a12      	ldr	r2, [pc, #72]	@ (8000ed4 <MX_USART3_UART_Init+0x50>)
 8000e8c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e8e:	4b10      	ldr	r3, [pc, #64]	@ (8000ed0 <MX_USART3_UART_Init+0x4c>)
 8000e90:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e94:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e96:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed0 <MX_USART3_UART_Init+0x4c>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed0 <MX_USART3_UART_Init+0x4c>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed0 <MX_USART3_UART_Init+0x4c>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ea8:	4b09      	ldr	r3, [pc, #36]	@ (8000ed0 <MX_USART3_UART_Init+0x4c>)
 8000eaa:	220c      	movs	r2, #12
 8000eac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eae:	4b08      	ldr	r3, [pc, #32]	@ (8000ed0 <MX_USART3_UART_Init+0x4c>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eb4:	4b06      	ldr	r3, [pc, #24]	@ (8000ed0 <MX_USART3_UART_Init+0x4c>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000eba:	4805      	ldr	r0, [pc, #20]	@ (8000ed0 <MX_USART3_UART_Init+0x4c>)
 8000ebc:	f002 f950 	bl	8003160 <HAL_UART_Init>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000ec6:	f7ff fdd9 	bl	8000a7c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	2000016c 	.word	0x2000016c
 8000ed4:	40004800 	.word	0x40004800

08000ed8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b08a      	sub	sp, #40	@ 0x28
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee0:	f107 0314 	add.w	r3, r7, #20
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	605a      	str	r2, [r3, #4]
 8000eea:	609a      	str	r2, [r3, #8]
 8000eec:	60da      	str	r2, [r3, #12]
 8000eee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a19      	ldr	r2, [pc, #100]	@ (8000f5c <HAL_UART_MspInit+0x84>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d12c      	bne.n	8000f54 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
 8000efe:	4b18      	ldr	r3, [pc, #96]	@ (8000f60 <HAL_UART_MspInit+0x88>)
 8000f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f02:	4a17      	ldr	r2, [pc, #92]	@ (8000f60 <HAL_UART_MspInit+0x88>)
 8000f04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f08:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f0a:	4b15      	ldr	r3, [pc, #84]	@ (8000f60 <HAL_UART_MspInit+0x88>)
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f12:	613b      	str	r3, [r7, #16]
 8000f14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	60fb      	str	r3, [r7, #12]
 8000f1a:	4b11      	ldr	r3, [pc, #68]	@ (8000f60 <HAL_UART_MspInit+0x88>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1e:	4a10      	ldr	r2, [pc, #64]	@ (8000f60 <HAL_UART_MspInit+0x88>)
 8000f20:	f043 0302 	orr.w	r3, r3, #2
 8000f24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f26:	4b0e      	ldr	r3, [pc, #56]	@ (8000f60 <HAL_UART_MspInit+0x88>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2a:	f003 0302 	and.w	r3, r3, #2
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000f32:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000f36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f38:	2302      	movs	r3, #2
 8000f3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f40:	2303      	movs	r3, #3
 8000f42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f44:	2307      	movs	r3, #7
 8000f46:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f48:	f107 0314 	add.w	r3, r7, #20
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4805      	ldr	r0, [pc, #20]	@ (8000f64 <HAL_UART_MspInit+0x8c>)
 8000f50:	f000 fdd4 	bl	8001afc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000f54:	bf00      	nop
 8000f56:	3728      	adds	r7, #40	@ 0x28
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	40004800 	.word	0x40004800
 8000f60:	40023800 	.word	0x40023800
 8000f64:	40020400 	.word	0x40020400

08000f68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f68:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fa0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f6c:	f7ff ff08 	bl	8000d80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f70:	480c      	ldr	r0, [pc, #48]	@ (8000fa4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f72:	490d      	ldr	r1, [pc, #52]	@ (8000fa8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f74:	4a0d      	ldr	r2, [pc, #52]	@ (8000fac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f78:	e002      	b.n	8000f80 <LoopCopyDataInit>

08000f7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f7e:	3304      	adds	r3, #4

08000f80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f84:	d3f9      	bcc.n	8000f7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f86:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f88:	4c0a      	ldr	r4, [pc, #40]	@ (8000fb4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f8c:	e001      	b.n	8000f92 <LoopFillZerobss>

08000f8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f90:	3204      	adds	r2, #4

08000f92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f94:	d3fb      	bcc.n	8000f8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f96:	f006 f9e9 	bl	800736c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f9a:	f7ff fcbd 	bl	8000918 <main>
  bx  lr    
 8000f9e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000fa0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000fa4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fa8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000fac:	08008068 	.word	0x08008068
  ldr r2, =_sbss
 8000fb0:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000fb4:	20004cec 	.word	0x20004cec

08000fb8 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fb8:	e7fe      	b.n	8000fb8 <CAN1_RX0_IRQHandler>
	...

08000fbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8000ffc <HAL_Init+0x40>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a0d      	ldr	r2, [pc, #52]	@ (8000ffc <HAL_Init+0x40>)
 8000fc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fcc:	4b0b      	ldr	r3, [pc, #44]	@ (8000ffc <HAL_Init+0x40>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a0a      	ldr	r2, [pc, #40]	@ (8000ffc <HAL_Init+0x40>)
 8000fd2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000fd6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fd8:	4b08      	ldr	r3, [pc, #32]	@ (8000ffc <HAL_Init+0x40>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a07      	ldr	r2, [pc, #28]	@ (8000ffc <HAL_Init+0x40>)
 8000fde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fe2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fe4:	2003      	movs	r0, #3
 8000fe6:	f000 fd54 	bl	8001a92 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fea:	2000      	movs	r0, #0
 8000fec:	f7ff fd78 	bl	8000ae0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ff0:	f7ff fd4a 	bl	8000a88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40023c00 	.word	0x40023c00

08001000 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001004:	4b06      	ldr	r3, [pc, #24]	@ (8001020 <HAL_IncTick+0x20>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	461a      	mov	r2, r3
 800100a:	4b06      	ldr	r3, [pc, #24]	@ (8001024 <HAL_IncTick+0x24>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4413      	add	r3, r2
 8001010:	4a04      	ldr	r2, [pc, #16]	@ (8001024 <HAL_IncTick+0x24>)
 8001012:	6013      	str	r3, [r2, #0]
}
 8001014:	bf00      	nop
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	20000008 	.word	0x20000008
 8001024:	200001b4 	.word	0x200001b4

08001028 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  return uwTick;
 800102c:	4b03      	ldr	r3, [pc, #12]	@ (800103c <HAL_GetTick+0x14>)
 800102e:	681b      	ldr	r3, [r3, #0]
}
 8001030:	4618      	mov	r0, r3
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	200001b4 	.word	0x200001b4

08001040 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001048:	2300      	movs	r3, #0
 800104a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d101      	bne.n	8001056 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	e033      	b.n	80010be <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105a:	2b00      	cmp	r3, #0
 800105c:	d109      	bne.n	8001072 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f7ff faee 	bl	8000640 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2200      	movs	r2, #0
 8001068:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2200      	movs	r2, #0
 800106e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001076:	f003 0310 	and.w	r3, r3, #16
 800107a:	2b00      	cmp	r3, #0
 800107c:	d118      	bne.n	80010b0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001082:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001086:	f023 0302 	bic.w	r3, r3, #2
 800108a:	f043 0202 	orr.w	r2, r3, #2
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f000 fb4a 	bl	800172c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2200      	movs	r2, #0
 800109c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a2:	f023 0303 	bic.w	r3, r3, #3
 80010a6:	f043 0201 	orr.w	r2, r3, #1
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	641a      	str	r2, [r3, #64]	@ 0x40
 80010ae:	e001      	b.n	80010b4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010b0:	2301      	movs	r3, #1
 80010b2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b085      	sub	sp, #20
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80010d0:	2300      	movs	r3, #0
 80010d2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d101      	bne.n	80010e2 <HAL_ADC_Start_IT+0x1a>
 80010de:	2302      	movs	r3, #2
 80010e0:	e0bd      	b.n	800125e <HAL_ADC_Start_IT+0x196>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2201      	movs	r2, #1
 80010e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	f003 0301 	and.w	r3, r3, #1
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d018      	beq.n	800112a <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	689a      	ldr	r2, [r3, #8]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f042 0201 	orr.w	r2, r2, #1
 8001106:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001108:	4b58      	ldr	r3, [pc, #352]	@ (800126c <HAL_ADC_Start_IT+0x1a4>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a58      	ldr	r2, [pc, #352]	@ (8001270 <HAL_ADC_Start_IT+0x1a8>)
 800110e:	fba2 2303 	umull	r2, r3, r2, r3
 8001112:	0c9a      	lsrs	r2, r3, #18
 8001114:	4613      	mov	r3, r2
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	4413      	add	r3, r2
 800111a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800111c:	e002      	b.n	8001124 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800111e:	68bb      	ldr	r3, [r7, #8]
 8001120:	3b01      	subs	r3, #1
 8001122:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d1f9      	bne.n	800111e <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	689b      	ldr	r3, [r3, #8]
 8001130:	f003 0301 	and.w	r3, r3, #1
 8001134:	2b01      	cmp	r3, #1
 8001136:	f040 8085 	bne.w	8001244 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800113e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001142:	f023 0301 	bic.w	r3, r3, #1
 8001146:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001158:	2b00      	cmp	r3, #0
 800115a:	d007      	beq.n	800116c <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001160:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001164:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001170:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001174:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001178:	d106      	bne.n	8001188 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800117e:	f023 0206 	bic.w	r2, r3, #6
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	645a      	str	r2, [r3, #68]	@ 0x44
 8001186:	e002      	b.n	800118e <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2200      	movs	r2, #0
 800118c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2200      	movs	r2, #0
 8001192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001196:	4b37      	ldr	r3, [pc, #220]	@ (8001274 <HAL_ADC_Start_IT+0x1ac>)
 8001198:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80011a2:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	6812      	ldr	r2, [r2, #0]
 80011ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80011b2:	f043 0320 	orr.w	r3, r3, #32
 80011b6:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f003 031f 	and.w	r3, r3, #31
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d12a      	bne.n	800121a <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a2b      	ldr	r2, [pc, #172]	@ (8001278 <HAL_ADC_Start_IT+0x1b0>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d015      	beq.n	80011fa <HAL_ADC_Start_IT+0x132>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a2a      	ldr	r2, [pc, #168]	@ (800127c <HAL_ADC_Start_IT+0x1b4>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d105      	bne.n	80011e4 <HAL_ADC_Start_IT+0x11c>
 80011d8:	4b26      	ldr	r3, [pc, #152]	@ (8001274 <HAL_ADC_Start_IT+0x1ac>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f003 031f 	and.w	r3, r3, #31
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d00a      	beq.n	80011fa <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a25      	ldr	r2, [pc, #148]	@ (8001280 <HAL_ADC_Start_IT+0x1b8>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d136      	bne.n	800125c <HAL_ADC_Start_IT+0x194>
 80011ee:	4b21      	ldr	r3, [pc, #132]	@ (8001274 <HAL_ADC_Start_IT+0x1ac>)
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f003 0310 	and.w	r3, r3, #16
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d130      	bne.n	800125c <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001204:	2b00      	cmp	r3, #0
 8001206:	d129      	bne.n	800125c <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	689a      	ldr	r2, [r3, #8]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001216:	609a      	str	r2, [r3, #8]
 8001218:	e020      	b.n	800125c <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a16      	ldr	r2, [pc, #88]	@ (8001278 <HAL_ADC_Start_IT+0x1b0>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d11b      	bne.n	800125c <HAL_ADC_Start_IT+0x194>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d114      	bne.n	800125c <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	689a      	ldr	r2, [r3, #8]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	e00b      	b.n	800125c <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001248:	f043 0210 	orr.w	r2, r3, #16
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001254:	f043 0201 	orr.w	r2, r3, #1
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800125c:	2300      	movs	r3, #0
}
 800125e:	4618      	mov	r0, r3
 8001260:	3714      	adds	r7, #20
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	20000000 	.word	0x20000000
 8001270:	431bde83 	.word	0x431bde83
 8001274:	40012300 	.word	0x40012300
 8001278:	40012000 	.word	0x40012000
 800127c:	40012100 	.word	0x40012100
 8001280:	40012200 	.word	0x40012200

08001284 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b086      	sub	sp, #24
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800128c:	2300      	movs	r3, #0
 800128e:	617b      	str	r3, [r7, #20]
 8001290:	2300      	movs	r3, #0
 8001292:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	f003 0320 	and.w	r3, r3, #32
 80012b2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d049      	beq.n	800134e <HAL_ADC_IRQHandler+0xca>
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d046      	beq.n	800134e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c4:	f003 0310 	and.w	r3, r3, #16
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d105      	bne.n	80012d8 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	689b      	ldr	r3, [r3, #8]
 80012de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d12b      	bne.n	800133e <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d127      	bne.n	800133e <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012f4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d006      	beq.n	800130a <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001306:	2b00      	cmp	r3, #0
 8001308:	d119      	bne.n	800133e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	685a      	ldr	r2, [r3, #4]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f022 0220 	bic.w	r2, r2, #32
 8001318:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800131e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800132a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d105      	bne.n	800133e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001336:	f043 0201 	orr.w	r2, r3, #1
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7ff fa46 	bl	80007d0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f06f 0212 	mvn.w	r2, #18
 800134c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	f003 0304 	and.w	r3, r3, #4
 8001354:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800135c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d057      	beq.n	8001414 <HAL_ADC_IRQHandler+0x190>
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d054      	beq.n	8001414 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800136e:	f003 0310 	and.w	r3, r3, #16
 8001372:	2b00      	cmp	r3, #0
 8001374:	d105      	bne.n	8001382 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800137a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800138c:	2b00      	cmp	r3, #0
 800138e:	d139      	bne.n	8001404 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001396:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800139a:	2b00      	cmp	r3, #0
 800139c:	d006      	beq.n	80013ac <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d12b      	bne.n	8001404 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d124      	bne.n	8001404 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d11d      	bne.n	8001404 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d119      	bne.n	8001404 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	685a      	ldr	r2, [r3, #4]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80013de:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d105      	bne.n	8001404 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013fc:	f043 0201 	orr.w	r2, r3, #1
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f000 fa8d 	bl	8001924 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f06f 020c 	mvn.w	r2, #12
 8001412:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001422:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d017      	beq.n	800145a <HAL_ADC_IRQHandler+0x1d6>
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d014      	beq.n	800145a <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	2b01      	cmp	r3, #1
 800143c:	d10d      	bne.n	800145a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001442:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f000 f837 	bl	80014be <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f06f 0201 	mvn.w	r2, #1
 8001458:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	f003 0320 	and.w	r3, r3, #32
 8001460:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001468:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d015      	beq.n	800149c <HAL_ADC_IRQHandler+0x218>
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d012      	beq.n	800149c <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800147a:	f043 0202 	orr.w	r2, r3, #2
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f06f 0220 	mvn.w	r2, #32
 800148a:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f000 f820 	bl	80014d2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f06f 0220 	mvn.w	r2, #32
 800149a:	601a      	str	r2, [r3, #0]
  }
}
 800149c:	bf00      	nop
 800149e:	3718      	adds	r7, #24
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr

080014be <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80014be:	b480      	push	{r7}
 80014c0:	b083      	sub	sp, #12
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr

080014d2 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80014d2:	b480      	push	{r7}
 80014d4:	b083      	sub	sp, #12
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
	...

080014e8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80014f2:	2300      	movs	r3, #0
 80014f4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d101      	bne.n	8001504 <HAL_ADC_ConfigChannel+0x1c>
 8001500:	2302      	movs	r3, #2
 8001502:	e105      	b.n	8001710 <HAL_ADC_ConfigChannel+0x228>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2201      	movs	r2, #1
 8001508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2b09      	cmp	r3, #9
 8001512:	d925      	bls.n	8001560 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	68d9      	ldr	r1, [r3, #12]
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	b29b      	uxth	r3, r3
 8001520:	461a      	mov	r2, r3
 8001522:	4613      	mov	r3, r2
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	4413      	add	r3, r2
 8001528:	3b1e      	subs	r3, #30
 800152a:	2207      	movs	r2, #7
 800152c:	fa02 f303 	lsl.w	r3, r2, r3
 8001530:	43da      	mvns	r2, r3
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	400a      	ands	r2, r1
 8001538:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	68d9      	ldr	r1, [r3, #12]
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	689a      	ldr	r2, [r3, #8]
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	b29b      	uxth	r3, r3
 800154a:	4618      	mov	r0, r3
 800154c:	4603      	mov	r3, r0
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	4403      	add	r3, r0
 8001552:	3b1e      	subs	r3, #30
 8001554:	409a      	lsls	r2, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	430a      	orrs	r2, r1
 800155c:	60da      	str	r2, [r3, #12]
 800155e:	e022      	b.n	80015a6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	6919      	ldr	r1, [r3, #16]
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	b29b      	uxth	r3, r3
 800156c:	461a      	mov	r2, r3
 800156e:	4613      	mov	r3, r2
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	4413      	add	r3, r2
 8001574:	2207      	movs	r2, #7
 8001576:	fa02 f303 	lsl.w	r3, r2, r3
 800157a:	43da      	mvns	r2, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	400a      	ands	r2, r1
 8001582:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	6919      	ldr	r1, [r3, #16]
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	689a      	ldr	r2, [r3, #8]
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	b29b      	uxth	r3, r3
 8001594:	4618      	mov	r0, r3
 8001596:	4603      	mov	r3, r0
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	4403      	add	r3, r0
 800159c:	409a      	lsls	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	430a      	orrs	r2, r1
 80015a4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	2b06      	cmp	r3, #6
 80015ac:	d824      	bhi.n	80015f8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685a      	ldr	r2, [r3, #4]
 80015b8:	4613      	mov	r3, r2
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	4413      	add	r3, r2
 80015be:	3b05      	subs	r3, #5
 80015c0:	221f      	movs	r2, #31
 80015c2:	fa02 f303 	lsl.w	r3, r2, r3
 80015c6:	43da      	mvns	r2, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	400a      	ands	r2, r1
 80015ce:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	b29b      	uxth	r3, r3
 80015dc:	4618      	mov	r0, r3
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	685a      	ldr	r2, [r3, #4]
 80015e2:	4613      	mov	r3, r2
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	4413      	add	r3, r2
 80015e8:	3b05      	subs	r3, #5
 80015ea:	fa00 f203 	lsl.w	r2, r0, r3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	430a      	orrs	r2, r1
 80015f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80015f6:	e04c      	b.n	8001692 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	2b0c      	cmp	r3, #12
 80015fe:	d824      	bhi.n	800164a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	685a      	ldr	r2, [r3, #4]
 800160a:	4613      	mov	r3, r2
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	4413      	add	r3, r2
 8001610:	3b23      	subs	r3, #35	@ 0x23
 8001612:	221f      	movs	r2, #31
 8001614:	fa02 f303 	lsl.w	r3, r2, r3
 8001618:	43da      	mvns	r2, r3
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	400a      	ands	r2, r1
 8001620:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	b29b      	uxth	r3, r3
 800162e:	4618      	mov	r0, r3
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685a      	ldr	r2, [r3, #4]
 8001634:	4613      	mov	r3, r2
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	4413      	add	r3, r2
 800163a:	3b23      	subs	r3, #35	@ 0x23
 800163c:	fa00 f203 	lsl.w	r2, r0, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	430a      	orrs	r2, r1
 8001646:	631a      	str	r2, [r3, #48]	@ 0x30
 8001648:	e023      	b.n	8001692 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	685a      	ldr	r2, [r3, #4]
 8001654:	4613      	mov	r3, r2
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	4413      	add	r3, r2
 800165a:	3b41      	subs	r3, #65	@ 0x41
 800165c:	221f      	movs	r2, #31
 800165e:	fa02 f303 	lsl.w	r3, r2, r3
 8001662:	43da      	mvns	r2, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	400a      	ands	r2, r1
 800166a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	b29b      	uxth	r3, r3
 8001678:	4618      	mov	r0, r3
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	685a      	ldr	r2, [r3, #4]
 800167e:	4613      	mov	r3, r2
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	4413      	add	r3, r2
 8001684:	3b41      	subs	r3, #65	@ 0x41
 8001686:	fa00 f203 	lsl.w	r2, r0, r3
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	430a      	orrs	r2, r1
 8001690:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001692:	4b22      	ldr	r3, [pc, #136]	@ (800171c <HAL_ADC_ConfigChannel+0x234>)
 8001694:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a21      	ldr	r2, [pc, #132]	@ (8001720 <HAL_ADC_ConfigChannel+0x238>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d109      	bne.n	80016b4 <HAL_ADC_ConfigChannel+0x1cc>
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2b12      	cmp	r3, #18
 80016a6:	d105      	bne.n	80016b4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a19      	ldr	r2, [pc, #100]	@ (8001720 <HAL_ADC_ConfigChannel+0x238>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d123      	bne.n	8001706 <HAL_ADC_ConfigChannel+0x21e>
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2b10      	cmp	r3, #16
 80016c4:	d003      	beq.n	80016ce <HAL_ADC_ConfigChannel+0x1e6>
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2b11      	cmp	r3, #17
 80016cc:	d11b      	bne.n	8001706 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2b10      	cmp	r3, #16
 80016e0:	d111      	bne.n	8001706 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80016e2:	4b10      	ldr	r3, [pc, #64]	@ (8001724 <HAL_ADC_ConfigChannel+0x23c>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4a10      	ldr	r2, [pc, #64]	@ (8001728 <HAL_ADC_ConfigChannel+0x240>)
 80016e8:	fba2 2303 	umull	r2, r3, r2, r3
 80016ec:	0c9a      	lsrs	r2, r3, #18
 80016ee:	4613      	mov	r3, r2
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	4413      	add	r3, r2
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80016f8:	e002      	b.n	8001700 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	3b01      	subs	r3, #1
 80016fe:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d1f9      	bne.n	80016fa <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800170e:	2300      	movs	r3, #0
}
 8001710:	4618      	mov	r0, r3
 8001712:	3714      	adds	r7, #20
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr
 800171c:	40012300 	.word	0x40012300
 8001720:	40012000 	.word	0x40012000
 8001724:	20000000 	.word	0x20000000
 8001728:	431bde83 	.word	0x431bde83

0800172c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800172c:	b480      	push	{r7}
 800172e:	b085      	sub	sp, #20
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001734:	4b79      	ldr	r3, [pc, #484]	@ (800191c <ADC_Init+0x1f0>)
 8001736:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	685a      	ldr	r2, [r3, #4]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	431a      	orrs	r2, r3
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	685a      	ldr	r2, [r3, #4]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001760:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	6859      	ldr	r1, [r3, #4]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	691b      	ldr	r3, [r3, #16]
 800176c:	021a      	lsls	r2, r3, #8
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	430a      	orrs	r2, r1
 8001774:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	685a      	ldr	r2, [r3, #4]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001784:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	6859      	ldr	r1, [r3, #4]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	689a      	ldr	r2, [r3, #8]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	430a      	orrs	r2, r1
 8001796:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	689a      	ldr	r2, [r3, #8]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80017a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	6899      	ldr	r1, [r3, #8]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	68da      	ldr	r2, [r3, #12]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	430a      	orrs	r2, r1
 80017b8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017be:	4a58      	ldr	r2, [pc, #352]	@ (8001920 <ADC_Init+0x1f4>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d022      	beq.n	800180a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	689a      	ldr	r2, [r3, #8]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80017d2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	6899      	ldr	r1, [r3, #8]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	430a      	orrs	r2, r1
 80017e4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	689a      	ldr	r2, [r3, #8]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80017f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	6899      	ldr	r1, [r3, #8]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	430a      	orrs	r2, r1
 8001806:	609a      	str	r2, [r3, #8]
 8001808:	e00f      	b.n	800182a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	689a      	ldr	r2, [r3, #8]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001818:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	689a      	ldr	r2, [r3, #8]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001828:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	689a      	ldr	r2, [r3, #8]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f022 0202 	bic.w	r2, r2, #2
 8001838:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	6899      	ldr	r1, [r3, #8]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	7e1b      	ldrb	r3, [r3, #24]
 8001844:	005a      	lsls	r2, r3, #1
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	430a      	orrs	r2, r1
 800184c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d01b      	beq.n	8001890 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	685a      	ldr	r2, [r3, #4]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001866:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	685a      	ldr	r2, [r3, #4]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001876:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	6859      	ldr	r1, [r3, #4]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001882:	3b01      	subs	r3, #1
 8001884:	035a      	lsls	r2, r3, #13
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	430a      	orrs	r2, r1
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	e007      	b.n	80018a0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	685a      	ldr	r2, [r3, #4]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800189e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80018ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	69db      	ldr	r3, [r3, #28]
 80018ba:	3b01      	subs	r3, #1
 80018bc:	051a      	lsls	r2, r3, #20
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	430a      	orrs	r2, r1
 80018c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	689a      	ldr	r2, [r3, #8]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80018d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	6899      	ldr	r1, [r3, #8]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80018e2:	025a      	lsls	r2, r3, #9
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	430a      	orrs	r2, r1
 80018ea:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	689a      	ldr	r2, [r3, #8]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80018fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	6899      	ldr	r1, [r3, #8]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	695b      	ldr	r3, [r3, #20]
 8001906:	029a      	lsls	r2, r3, #10
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	430a      	orrs	r2, r1
 800190e:	609a      	str	r2, [r3, #8]
}
 8001910:	bf00      	nop
 8001912:	3714      	adds	r7, #20
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	40012300 	.word	0x40012300
 8001920:	0f000001 	.word	0x0f000001

08001924 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800192c:	bf00      	nop
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001938:	b480      	push	{r7}
 800193a:	b085      	sub	sp, #20
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f003 0307 	and.w	r3, r3, #7
 8001946:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001948:	4b0c      	ldr	r3, [pc, #48]	@ (800197c <__NVIC_SetPriorityGrouping+0x44>)
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800194e:	68ba      	ldr	r2, [r7, #8]
 8001950:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001954:	4013      	ands	r3, r2
 8001956:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001960:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001964:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001968:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800196a:	4a04      	ldr	r2, [pc, #16]	@ (800197c <__NVIC_SetPriorityGrouping+0x44>)
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	60d3      	str	r3, [r2, #12]
}
 8001970:	bf00      	nop
 8001972:	3714      	adds	r7, #20
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr
 800197c:	e000ed00 	.word	0xe000ed00

08001980 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001984:	4b04      	ldr	r3, [pc, #16]	@ (8001998 <__NVIC_GetPriorityGrouping+0x18>)
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	0a1b      	lsrs	r3, r3, #8
 800198a:	f003 0307 	and.w	r3, r3, #7
}
 800198e:	4618      	mov	r0, r3
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr
 8001998:	e000ed00 	.word	0xe000ed00

0800199c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	db0b      	blt.n	80019c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019ae:	79fb      	ldrb	r3, [r7, #7]
 80019b0:	f003 021f 	and.w	r2, r3, #31
 80019b4:	4907      	ldr	r1, [pc, #28]	@ (80019d4 <__NVIC_EnableIRQ+0x38>)
 80019b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ba:	095b      	lsrs	r3, r3, #5
 80019bc:	2001      	movs	r0, #1
 80019be:	fa00 f202 	lsl.w	r2, r0, r2
 80019c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019c6:	bf00      	nop
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	e000e100 	.word	0xe000e100

080019d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	4603      	mov	r3, r0
 80019e0:	6039      	str	r1, [r7, #0]
 80019e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	db0a      	blt.n	8001a02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	b2da      	uxtb	r2, r3
 80019f0:	490c      	ldr	r1, [pc, #48]	@ (8001a24 <__NVIC_SetPriority+0x4c>)
 80019f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f6:	0112      	lsls	r2, r2, #4
 80019f8:	b2d2      	uxtb	r2, r2
 80019fa:	440b      	add	r3, r1
 80019fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a00:	e00a      	b.n	8001a18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	b2da      	uxtb	r2, r3
 8001a06:	4908      	ldr	r1, [pc, #32]	@ (8001a28 <__NVIC_SetPriority+0x50>)
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	f003 030f 	and.w	r3, r3, #15
 8001a0e:	3b04      	subs	r3, #4
 8001a10:	0112      	lsls	r2, r2, #4
 8001a12:	b2d2      	uxtb	r2, r2
 8001a14:	440b      	add	r3, r1
 8001a16:	761a      	strb	r2, [r3, #24]
}
 8001a18:	bf00      	nop
 8001a1a:	370c      	adds	r7, #12
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr
 8001a24:	e000e100 	.word	0xe000e100
 8001a28:	e000ed00 	.word	0xe000ed00

08001a2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b089      	sub	sp, #36	@ 0x24
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	60f8      	str	r0, [r7, #12]
 8001a34:	60b9      	str	r1, [r7, #8]
 8001a36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	f003 0307 	and.w	r3, r3, #7
 8001a3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	f1c3 0307 	rsb	r3, r3, #7
 8001a46:	2b04      	cmp	r3, #4
 8001a48:	bf28      	it	cs
 8001a4a:	2304      	movcs	r3, #4
 8001a4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	3304      	adds	r3, #4
 8001a52:	2b06      	cmp	r3, #6
 8001a54:	d902      	bls.n	8001a5c <NVIC_EncodePriority+0x30>
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	3b03      	subs	r3, #3
 8001a5a:	e000      	b.n	8001a5e <NVIC_EncodePriority+0x32>
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a60:	f04f 32ff 	mov.w	r2, #4294967295
 8001a64:	69bb      	ldr	r3, [r7, #24]
 8001a66:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6a:	43da      	mvns	r2, r3
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	401a      	ands	r2, r3
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a74:	f04f 31ff 	mov.w	r1, #4294967295
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a7e:	43d9      	mvns	r1, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a84:	4313      	orrs	r3, r2
         );
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3724      	adds	r7, #36	@ 0x24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b082      	sub	sp, #8
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f7ff ff4c 	bl	8001938 <__NVIC_SetPriorityGrouping>
}
 8001aa0:	bf00      	nop
 8001aa2:	3708      	adds	r7, #8
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	607a      	str	r2, [r7, #4]
 8001ab4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001aba:	f7ff ff61 	bl	8001980 <__NVIC_GetPriorityGrouping>
 8001abe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	68b9      	ldr	r1, [r7, #8]
 8001ac4:	6978      	ldr	r0, [r7, #20]
 8001ac6:	f7ff ffb1 	bl	8001a2c <NVIC_EncodePriority>
 8001aca:	4602      	mov	r2, r0
 8001acc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ad0:	4611      	mov	r1, r2
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f7ff ff80 	bl	80019d8 <__NVIC_SetPriority>
}
 8001ad8:	bf00      	nop
 8001ada:	3718      	adds	r7, #24
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7ff ff54 	bl	800199c <__NVIC_EnableIRQ>
}
 8001af4:	bf00      	nop
 8001af6:	3708      	adds	r7, #8
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}

08001afc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b089      	sub	sp, #36	@ 0x24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b06:	2300      	movs	r3, #0
 8001b08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b12:	2300      	movs	r3, #0
 8001b14:	61fb      	str	r3, [r7, #28]
 8001b16:	e16b      	b.n	8001df0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b18:	2201      	movs	r2, #1
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	697a      	ldr	r2, [r7, #20]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b2c:	693a      	ldr	r2, [r7, #16]
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	f040 815a 	bne.w	8001dea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f003 0303 	and.w	r3, r3, #3
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d005      	beq.n	8001b4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d130      	bne.n	8001bb0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	2203      	movs	r2, #3
 8001b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	4013      	ands	r3, r2
 8001b64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	68da      	ldr	r2, [r3, #12]
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b84:	2201      	movs	r2, #1
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	43db      	mvns	r3, r3
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	4013      	ands	r3, r2
 8001b92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	091b      	lsrs	r3, r3, #4
 8001b9a:	f003 0201 	and.w	r2, r3, #1
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f003 0303 	and.w	r3, r3, #3
 8001bb8:	2b03      	cmp	r3, #3
 8001bba:	d017      	beq.n	8001bec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	2203      	movs	r2, #3
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	43db      	mvns	r3, r3
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	689a      	ldr	r2, [r3, #8]
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	69ba      	ldr	r2, [r7, #24]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f003 0303 	and.w	r3, r3, #3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d123      	bne.n	8001c40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	08da      	lsrs	r2, r3, #3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	3208      	adds	r2, #8
 8001c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	f003 0307 	and.w	r3, r3, #7
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	220f      	movs	r2, #15
 8001c10:	fa02 f303 	lsl.w	r3, r2, r3
 8001c14:	43db      	mvns	r3, r3
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	691a      	ldr	r2, [r3, #16]
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	f003 0307 	and.w	r3, r3, #7
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	08da      	lsrs	r2, r3, #3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	3208      	adds	r2, #8
 8001c3a:	69b9      	ldr	r1, [r7, #24]
 8001c3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	005b      	lsls	r3, r3, #1
 8001c4a:	2203      	movs	r2, #3
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	43db      	mvns	r3, r3
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	4013      	ands	r3, r2
 8001c56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f003 0203 	and.w	r2, r3, #3
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	f000 80b4 	beq.w	8001dea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	4b60      	ldr	r3, [pc, #384]	@ (8001e08 <HAL_GPIO_Init+0x30c>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8a:	4a5f      	ldr	r2, [pc, #380]	@ (8001e08 <HAL_GPIO_Init+0x30c>)
 8001c8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c90:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c92:	4b5d      	ldr	r3, [pc, #372]	@ (8001e08 <HAL_GPIO_Init+0x30c>)
 8001c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c9a:	60fb      	str	r3, [r7, #12]
 8001c9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c9e:	4a5b      	ldr	r2, [pc, #364]	@ (8001e0c <HAL_GPIO_Init+0x310>)
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	089b      	lsrs	r3, r3, #2
 8001ca4:	3302      	adds	r3, #2
 8001ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	f003 0303 	and.w	r3, r3, #3
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	220f      	movs	r2, #15
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a52      	ldr	r2, [pc, #328]	@ (8001e10 <HAL_GPIO_Init+0x314>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d02b      	beq.n	8001d22 <HAL_GPIO_Init+0x226>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a51      	ldr	r2, [pc, #324]	@ (8001e14 <HAL_GPIO_Init+0x318>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d025      	beq.n	8001d1e <HAL_GPIO_Init+0x222>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a50      	ldr	r2, [pc, #320]	@ (8001e18 <HAL_GPIO_Init+0x31c>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d01f      	beq.n	8001d1a <HAL_GPIO_Init+0x21e>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a4f      	ldr	r2, [pc, #316]	@ (8001e1c <HAL_GPIO_Init+0x320>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d019      	beq.n	8001d16 <HAL_GPIO_Init+0x21a>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a4e      	ldr	r2, [pc, #312]	@ (8001e20 <HAL_GPIO_Init+0x324>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d013      	beq.n	8001d12 <HAL_GPIO_Init+0x216>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a4d      	ldr	r2, [pc, #308]	@ (8001e24 <HAL_GPIO_Init+0x328>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d00d      	beq.n	8001d0e <HAL_GPIO_Init+0x212>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a4c      	ldr	r2, [pc, #304]	@ (8001e28 <HAL_GPIO_Init+0x32c>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d007      	beq.n	8001d0a <HAL_GPIO_Init+0x20e>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a4b      	ldr	r2, [pc, #300]	@ (8001e2c <HAL_GPIO_Init+0x330>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d101      	bne.n	8001d06 <HAL_GPIO_Init+0x20a>
 8001d02:	2307      	movs	r3, #7
 8001d04:	e00e      	b.n	8001d24 <HAL_GPIO_Init+0x228>
 8001d06:	2308      	movs	r3, #8
 8001d08:	e00c      	b.n	8001d24 <HAL_GPIO_Init+0x228>
 8001d0a:	2306      	movs	r3, #6
 8001d0c:	e00a      	b.n	8001d24 <HAL_GPIO_Init+0x228>
 8001d0e:	2305      	movs	r3, #5
 8001d10:	e008      	b.n	8001d24 <HAL_GPIO_Init+0x228>
 8001d12:	2304      	movs	r3, #4
 8001d14:	e006      	b.n	8001d24 <HAL_GPIO_Init+0x228>
 8001d16:	2303      	movs	r3, #3
 8001d18:	e004      	b.n	8001d24 <HAL_GPIO_Init+0x228>
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	e002      	b.n	8001d24 <HAL_GPIO_Init+0x228>
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e000      	b.n	8001d24 <HAL_GPIO_Init+0x228>
 8001d22:	2300      	movs	r3, #0
 8001d24:	69fa      	ldr	r2, [r7, #28]
 8001d26:	f002 0203 	and.w	r2, r2, #3
 8001d2a:	0092      	lsls	r2, r2, #2
 8001d2c:	4093      	lsls	r3, r2
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d34:	4935      	ldr	r1, [pc, #212]	@ (8001e0c <HAL_GPIO_Init+0x310>)
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	089b      	lsrs	r3, r3, #2
 8001d3a:	3302      	adds	r3, #2
 8001d3c:	69ba      	ldr	r2, [r7, #24]
 8001d3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d42:	4b3b      	ldr	r3, [pc, #236]	@ (8001e30 <HAL_GPIO_Init+0x334>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	43db      	mvns	r3, r3
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	4013      	ands	r3, r2
 8001d50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d003      	beq.n	8001d66 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001d5e:	69ba      	ldr	r2, [r7, #24]
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d66:	4a32      	ldr	r2, [pc, #200]	@ (8001e30 <HAL_GPIO_Init+0x334>)
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d6c:	4b30      	ldr	r3, [pc, #192]	@ (8001e30 <HAL_GPIO_Init+0x334>)
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	43db      	mvns	r3, r3
 8001d76:	69ba      	ldr	r2, [r7, #24]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d003      	beq.n	8001d90 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d90:	4a27      	ldr	r2, [pc, #156]	@ (8001e30 <HAL_GPIO_Init+0x334>)
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d96:	4b26      	ldr	r3, [pc, #152]	@ (8001e30 <HAL_GPIO_Init+0x334>)
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	43db      	mvns	r3, r3
 8001da0:	69ba      	ldr	r2, [r7, #24]
 8001da2:	4013      	ands	r3, r2
 8001da4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d003      	beq.n	8001dba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	4313      	orrs	r3, r2
 8001db8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dba:	4a1d      	ldr	r2, [pc, #116]	@ (8001e30 <HAL_GPIO_Init+0x334>)
 8001dbc:	69bb      	ldr	r3, [r7, #24]
 8001dbe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dc0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e30 <HAL_GPIO_Init+0x334>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	4013      	ands	r3, r2
 8001dce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d003      	beq.n	8001de4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001de4:	4a12      	ldr	r2, [pc, #72]	@ (8001e30 <HAL_GPIO_Init+0x334>)
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	3301      	adds	r3, #1
 8001dee:	61fb      	str	r3, [r7, #28]
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	2b0f      	cmp	r3, #15
 8001df4:	f67f ae90 	bls.w	8001b18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001df8:	bf00      	nop
 8001dfa:	bf00      	nop
 8001dfc:	3724      	adds	r7, #36	@ 0x24
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	40023800 	.word	0x40023800
 8001e0c:	40013800 	.word	0x40013800
 8001e10:	40020000 	.word	0x40020000
 8001e14:	40020400 	.word	0x40020400
 8001e18:	40020800 	.word	0x40020800
 8001e1c:	40020c00 	.word	0x40020c00
 8001e20:	40021000 	.word	0x40021000
 8001e24:	40021400 	.word	0x40021400
 8001e28:	40021800 	.word	0x40021800
 8001e2c:	40021c00 	.word	0x40021c00
 8001e30:	40013c00 	.word	0x40013c00

08001e34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	807b      	strh	r3, [r7, #2]
 8001e40:	4613      	mov	r3, r2
 8001e42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e44:	787b      	ldrb	r3, [r7, #1]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d003      	beq.n	8001e52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e4a:	887a      	ldrh	r2, [r7, #2]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e50:	e003      	b.n	8001e5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e52:	887b      	ldrh	r3, [r7, #2]
 8001e54:	041a      	lsls	r2, r3, #16
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	619a      	str	r2, [r3, #24]
}
 8001e5a:	bf00      	nop
 8001e5c:	370c      	adds	r7, #12
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr

08001e66 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e66:	b480      	push	{r7}
 8001e68:	b085      	sub	sp, #20
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
 8001e6e:	460b      	mov	r3, r1
 8001e70:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	695b      	ldr	r3, [r3, #20]
 8001e76:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e78:	887a      	ldrh	r2, [r7, #2]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	041a      	lsls	r2, r3, #16
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	43d9      	mvns	r1, r3
 8001e84:	887b      	ldrh	r3, [r7, #2]
 8001e86:	400b      	ands	r3, r1
 8001e88:	431a      	orrs	r2, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	619a      	str	r2, [r3, #24]
}
 8001e8e:	bf00      	nop
 8001e90:	3714      	adds	r7, #20
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
	...

08001e9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b086      	sub	sp, #24
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d101      	bne.n	8001eae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e267      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d075      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001eba:	4b88      	ldr	r3, [pc, #544]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	f003 030c 	and.w	r3, r3, #12
 8001ec2:	2b04      	cmp	r3, #4
 8001ec4:	d00c      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ec6:	4b85      	ldr	r3, [pc, #532]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001ece:	2b08      	cmp	r3, #8
 8001ed0:	d112      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ed2:	4b82      	ldr	r3, [pc, #520]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eda:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ede:	d10b      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ee0:	4b7e      	ldr	r3, [pc, #504]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d05b      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x108>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d157      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e242      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f00:	d106      	bne.n	8001f10 <HAL_RCC_OscConfig+0x74>
 8001f02:	4b76      	ldr	r3, [pc, #472]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a75      	ldr	r2, [pc, #468]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001f08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f0c:	6013      	str	r3, [r2, #0]
 8001f0e:	e01d      	b.n	8001f4c <HAL_RCC_OscConfig+0xb0>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f18:	d10c      	bne.n	8001f34 <HAL_RCC_OscConfig+0x98>
 8001f1a:	4b70      	ldr	r3, [pc, #448]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a6f      	ldr	r2, [pc, #444]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001f20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f24:	6013      	str	r3, [r2, #0]
 8001f26:	4b6d      	ldr	r3, [pc, #436]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a6c      	ldr	r2, [pc, #432]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001f2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f30:	6013      	str	r3, [r2, #0]
 8001f32:	e00b      	b.n	8001f4c <HAL_RCC_OscConfig+0xb0>
 8001f34:	4b69      	ldr	r3, [pc, #420]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a68      	ldr	r2, [pc, #416]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001f3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f3e:	6013      	str	r3, [r2, #0]
 8001f40:	4b66      	ldr	r3, [pc, #408]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a65      	ldr	r2, [pc, #404]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001f46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d013      	beq.n	8001f7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f54:	f7ff f868 	bl	8001028 <HAL_GetTick>
 8001f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f5a:	e008      	b.n	8001f6e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f5c:	f7ff f864 	bl	8001028 <HAL_GetTick>
 8001f60:	4602      	mov	r2, r0
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	2b64      	cmp	r3, #100	@ 0x64
 8001f68:	d901      	bls.n	8001f6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e207      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f6e:	4b5b      	ldr	r3, [pc, #364]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d0f0      	beq.n	8001f5c <HAL_RCC_OscConfig+0xc0>
 8001f7a:	e014      	b.n	8001fa6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f7c:	f7ff f854 	bl	8001028 <HAL_GetTick>
 8001f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f82:	e008      	b.n	8001f96 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f84:	f7ff f850 	bl	8001028 <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	2b64      	cmp	r3, #100	@ 0x64
 8001f90:	d901      	bls.n	8001f96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e1f3      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f96:	4b51      	ldr	r3, [pc, #324]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d1f0      	bne.n	8001f84 <HAL_RCC_OscConfig+0xe8>
 8001fa2:	e000      	b.n	8001fa6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fa4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d063      	beq.n	800207a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001fb2:	4b4a      	ldr	r3, [pc, #296]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	f003 030c 	and.w	r3, r3, #12
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d00b      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fbe:	4b47      	ldr	r3, [pc, #284]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001fc6:	2b08      	cmp	r3, #8
 8001fc8:	d11c      	bne.n	8002004 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fca:	4b44      	ldr	r3, [pc, #272]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d116      	bne.n	8002004 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fd6:	4b41      	ldr	r3, [pc, #260]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d005      	beq.n	8001fee <HAL_RCC_OscConfig+0x152>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	68db      	ldr	r3, [r3, #12]
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d001      	beq.n	8001fee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e1c7      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fee:	4b3b      	ldr	r3, [pc, #236]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	691b      	ldr	r3, [r3, #16]
 8001ffa:	00db      	lsls	r3, r3, #3
 8001ffc:	4937      	ldr	r1, [pc, #220]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8001ffe:	4313      	orrs	r3, r2
 8002000:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002002:	e03a      	b.n	800207a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d020      	beq.n	800204e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800200c:	4b34      	ldr	r3, [pc, #208]	@ (80020e0 <HAL_RCC_OscConfig+0x244>)
 800200e:	2201      	movs	r2, #1
 8002010:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002012:	f7ff f809 	bl	8001028 <HAL_GetTick>
 8002016:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002018:	e008      	b.n	800202c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800201a:	f7ff f805 	bl	8001028 <HAL_GetTick>
 800201e:	4602      	mov	r2, r0
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	1ad3      	subs	r3, r2, r3
 8002024:	2b02      	cmp	r3, #2
 8002026:	d901      	bls.n	800202c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002028:	2303      	movs	r3, #3
 800202a:	e1a8      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800202c:	4b2b      	ldr	r3, [pc, #172]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0302 	and.w	r3, r3, #2
 8002034:	2b00      	cmp	r3, #0
 8002036:	d0f0      	beq.n	800201a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002038:	4b28      	ldr	r3, [pc, #160]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	691b      	ldr	r3, [r3, #16]
 8002044:	00db      	lsls	r3, r3, #3
 8002046:	4925      	ldr	r1, [pc, #148]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8002048:	4313      	orrs	r3, r2
 800204a:	600b      	str	r3, [r1, #0]
 800204c:	e015      	b.n	800207a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800204e:	4b24      	ldr	r3, [pc, #144]	@ (80020e0 <HAL_RCC_OscConfig+0x244>)
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002054:	f7fe ffe8 	bl	8001028 <HAL_GetTick>
 8002058:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800205a:	e008      	b.n	800206e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800205c:	f7fe ffe4 	bl	8001028 <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	2b02      	cmp	r3, #2
 8002068:	d901      	bls.n	800206e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e187      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800206e:	4b1b      	ldr	r3, [pc, #108]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0302 	and.w	r3, r3, #2
 8002076:	2b00      	cmp	r3, #0
 8002078:	d1f0      	bne.n	800205c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0308 	and.w	r3, r3, #8
 8002082:	2b00      	cmp	r3, #0
 8002084:	d036      	beq.n	80020f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d016      	beq.n	80020bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800208e:	4b15      	ldr	r3, [pc, #84]	@ (80020e4 <HAL_RCC_OscConfig+0x248>)
 8002090:	2201      	movs	r2, #1
 8002092:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002094:	f7fe ffc8 	bl	8001028 <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800209a:	e008      	b.n	80020ae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800209c:	f7fe ffc4 	bl	8001028 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d901      	bls.n	80020ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e167      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ae:	4b0b      	ldr	r3, [pc, #44]	@ (80020dc <HAL_RCC_OscConfig+0x240>)
 80020b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d0f0      	beq.n	800209c <HAL_RCC_OscConfig+0x200>
 80020ba:	e01b      	b.n	80020f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020bc:	4b09      	ldr	r3, [pc, #36]	@ (80020e4 <HAL_RCC_OscConfig+0x248>)
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020c2:	f7fe ffb1 	bl	8001028 <HAL_GetTick>
 80020c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020c8:	e00e      	b.n	80020e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020ca:	f7fe ffad 	bl	8001028 <HAL_GetTick>
 80020ce:	4602      	mov	r2, r0
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d907      	bls.n	80020e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80020d8:	2303      	movs	r3, #3
 80020da:	e150      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
 80020dc:	40023800 	.word	0x40023800
 80020e0:	42470000 	.word	0x42470000
 80020e4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020e8:	4b88      	ldr	r3, [pc, #544]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 80020ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020ec:	f003 0302 	and.w	r3, r3, #2
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d1ea      	bne.n	80020ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0304 	and.w	r3, r3, #4
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	f000 8097 	beq.w	8002230 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002102:	2300      	movs	r3, #0
 8002104:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002106:	4b81      	ldr	r3, [pc, #516]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d10f      	bne.n	8002132 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	60bb      	str	r3, [r7, #8]
 8002116:	4b7d      	ldr	r3, [pc, #500]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 8002118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211a:	4a7c      	ldr	r2, [pc, #496]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 800211c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002120:	6413      	str	r3, [r2, #64]	@ 0x40
 8002122:	4b7a      	ldr	r3, [pc, #488]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 8002124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002126:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800212a:	60bb      	str	r3, [r7, #8]
 800212c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800212e:	2301      	movs	r3, #1
 8002130:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002132:	4b77      	ldr	r3, [pc, #476]	@ (8002310 <HAL_RCC_OscConfig+0x474>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800213a:	2b00      	cmp	r3, #0
 800213c:	d118      	bne.n	8002170 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800213e:	4b74      	ldr	r3, [pc, #464]	@ (8002310 <HAL_RCC_OscConfig+0x474>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a73      	ldr	r2, [pc, #460]	@ (8002310 <HAL_RCC_OscConfig+0x474>)
 8002144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002148:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800214a:	f7fe ff6d 	bl	8001028 <HAL_GetTick>
 800214e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002150:	e008      	b.n	8002164 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002152:	f7fe ff69 	bl	8001028 <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b02      	cmp	r3, #2
 800215e:	d901      	bls.n	8002164 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e10c      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002164:	4b6a      	ldr	r3, [pc, #424]	@ (8002310 <HAL_RCC_OscConfig+0x474>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800216c:	2b00      	cmp	r3, #0
 800216e:	d0f0      	beq.n	8002152 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d106      	bne.n	8002186 <HAL_RCC_OscConfig+0x2ea>
 8002178:	4b64      	ldr	r3, [pc, #400]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 800217a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800217c:	4a63      	ldr	r2, [pc, #396]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 800217e:	f043 0301 	orr.w	r3, r3, #1
 8002182:	6713      	str	r3, [r2, #112]	@ 0x70
 8002184:	e01c      	b.n	80021c0 <HAL_RCC_OscConfig+0x324>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	2b05      	cmp	r3, #5
 800218c:	d10c      	bne.n	80021a8 <HAL_RCC_OscConfig+0x30c>
 800218e:	4b5f      	ldr	r3, [pc, #380]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 8002190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002192:	4a5e      	ldr	r2, [pc, #376]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 8002194:	f043 0304 	orr.w	r3, r3, #4
 8002198:	6713      	str	r3, [r2, #112]	@ 0x70
 800219a:	4b5c      	ldr	r3, [pc, #368]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 800219c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800219e:	4a5b      	ldr	r2, [pc, #364]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 80021a0:	f043 0301 	orr.w	r3, r3, #1
 80021a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80021a6:	e00b      	b.n	80021c0 <HAL_RCC_OscConfig+0x324>
 80021a8:	4b58      	ldr	r3, [pc, #352]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 80021aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ac:	4a57      	ldr	r2, [pc, #348]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 80021ae:	f023 0301 	bic.w	r3, r3, #1
 80021b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80021b4:	4b55      	ldr	r3, [pc, #340]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 80021b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021b8:	4a54      	ldr	r2, [pc, #336]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 80021ba:	f023 0304 	bic.w	r3, r3, #4
 80021be:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d015      	beq.n	80021f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021c8:	f7fe ff2e 	bl	8001028 <HAL_GetTick>
 80021cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021ce:	e00a      	b.n	80021e6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021d0:	f7fe ff2a 	bl	8001028 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021de:	4293      	cmp	r3, r2
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e0cb      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021e6:	4b49      	ldr	r3, [pc, #292]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 80021e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ea:	f003 0302 	and.w	r3, r3, #2
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d0ee      	beq.n	80021d0 <HAL_RCC_OscConfig+0x334>
 80021f2:	e014      	b.n	800221e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021f4:	f7fe ff18 	bl	8001028 <HAL_GetTick>
 80021f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021fa:	e00a      	b.n	8002212 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021fc:	f7fe ff14 	bl	8001028 <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	f241 3288 	movw	r2, #5000	@ 0x1388
 800220a:	4293      	cmp	r3, r2
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e0b5      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002212:	4b3e      	ldr	r3, [pc, #248]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 8002214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002216:	f003 0302 	and.w	r3, r3, #2
 800221a:	2b00      	cmp	r3, #0
 800221c:	d1ee      	bne.n	80021fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800221e:	7dfb      	ldrb	r3, [r7, #23]
 8002220:	2b01      	cmp	r3, #1
 8002222:	d105      	bne.n	8002230 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002224:	4b39      	ldr	r3, [pc, #228]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 8002226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002228:	4a38      	ldr	r2, [pc, #224]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 800222a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800222e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	2b00      	cmp	r3, #0
 8002236:	f000 80a1 	beq.w	800237c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800223a:	4b34      	ldr	r3, [pc, #208]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	f003 030c 	and.w	r3, r3, #12
 8002242:	2b08      	cmp	r3, #8
 8002244:	d05c      	beq.n	8002300 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	2b02      	cmp	r3, #2
 800224c:	d141      	bne.n	80022d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800224e:	4b31      	ldr	r3, [pc, #196]	@ (8002314 <HAL_RCC_OscConfig+0x478>)
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002254:	f7fe fee8 	bl	8001028 <HAL_GetTick>
 8002258:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800225a:	e008      	b.n	800226e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800225c:	f7fe fee4 	bl	8001028 <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	2b02      	cmp	r3, #2
 8002268:	d901      	bls.n	800226e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e087      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800226e:	4b27      	ldr	r3, [pc, #156]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d1f0      	bne.n	800225c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	69da      	ldr	r2, [r3, #28]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a1b      	ldr	r3, [r3, #32]
 8002282:	431a      	orrs	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002288:	019b      	lsls	r3, r3, #6
 800228a:	431a      	orrs	r2, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002290:	085b      	lsrs	r3, r3, #1
 8002292:	3b01      	subs	r3, #1
 8002294:	041b      	lsls	r3, r3, #16
 8002296:	431a      	orrs	r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800229c:	061b      	lsls	r3, r3, #24
 800229e:	491b      	ldr	r1, [pc, #108]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 80022a0:	4313      	orrs	r3, r2
 80022a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002314 <HAL_RCC_OscConfig+0x478>)
 80022a6:	2201      	movs	r2, #1
 80022a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022aa:	f7fe febd 	bl	8001028 <HAL_GetTick>
 80022ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022b0:	e008      	b.n	80022c4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b2:	f7fe feb9 	bl	8001028 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e05c      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022c4:	4b11      	ldr	r3, [pc, #68]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d0f0      	beq.n	80022b2 <HAL_RCC_OscConfig+0x416>
 80022d0:	e054      	b.n	800237c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022d2:	4b10      	ldr	r3, [pc, #64]	@ (8002314 <HAL_RCC_OscConfig+0x478>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d8:	f7fe fea6 	bl	8001028 <HAL_GetTick>
 80022dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022de:	e008      	b.n	80022f2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022e0:	f7fe fea2 	bl	8001028 <HAL_GetTick>
 80022e4:	4602      	mov	r2, r0
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d901      	bls.n	80022f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80022ee:	2303      	movs	r3, #3
 80022f0:	e045      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022f2:	4b06      	ldr	r3, [pc, #24]	@ (800230c <HAL_RCC_OscConfig+0x470>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d1f0      	bne.n	80022e0 <HAL_RCC_OscConfig+0x444>
 80022fe:	e03d      	b.n	800237c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	2b01      	cmp	r3, #1
 8002306:	d107      	bne.n	8002318 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e038      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
 800230c:	40023800 	.word	0x40023800
 8002310:	40007000 	.word	0x40007000
 8002314:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002318:	4b1b      	ldr	r3, [pc, #108]	@ (8002388 <HAL_RCC_OscConfig+0x4ec>)
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d028      	beq.n	8002378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002330:	429a      	cmp	r2, r3
 8002332:	d121      	bne.n	8002378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800233e:	429a      	cmp	r2, r3
 8002340:	d11a      	bne.n	8002378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002348:	4013      	ands	r3, r2
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800234e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002350:	4293      	cmp	r3, r2
 8002352:	d111      	bne.n	8002378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800235e:	085b      	lsrs	r3, r3, #1
 8002360:	3b01      	subs	r3, #1
 8002362:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002364:	429a      	cmp	r2, r3
 8002366:	d107      	bne.n	8002378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002372:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002374:	429a      	cmp	r2, r3
 8002376:	d001      	beq.n	800237c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e000      	b.n	800237e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800237c:	2300      	movs	r3, #0
}
 800237e:	4618      	mov	r0, r3
 8002380:	3718      	adds	r7, #24
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40023800 	.word	0x40023800

0800238c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d101      	bne.n	80023a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e0cc      	b.n	800253a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023a0:	4b68      	ldr	r3, [pc, #416]	@ (8002544 <HAL_RCC_ClockConfig+0x1b8>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0307 	and.w	r3, r3, #7
 80023a8:	683a      	ldr	r2, [r7, #0]
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d90c      	bls.n	80023c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ae:	4b65      	ldr	r3, [pc, #404]	@ (8002544 <HAL_RCC_ClockConfig+0x1b8>)
 80023b0:	683a      	ldr	r2, [r7, #0]
 80023b2:	b2d2      	uxtb	r2, r2
 80023b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023b6:	4b63      	ldr	r3, [pc, #396]	@ (8002544 <HAL_RCC_ClockConfig+0x1b8>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0307 	and.w	r3, r3, #7
 80023be:	683a      	ldr	r2, [r7, #0]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d001      	beq.n	80023c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e0b8      	b.n	800253a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0302 	and.w	r3, r3, #2
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d020      	beq.n	8002416 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0304 	and.w	r3, r3, #4
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d005      	beq.n	80023ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023e0:	4b59      	ldr	r3, [pc, #356]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	4a58      	ldr	r2, [pc, #352]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 80023e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80023ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0308 	and.w	r3, r3, #8
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d005      	beq.n	8002404 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023f8:	4b53      	ldr	r3, [pc, #332]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	4a52      	ldr	r2, [pc, #328]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 80023fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002402:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002404:	4b50      	ldr	r3, [pc, #320]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	494d      	ldr	r1, [pc, #308]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 8002412:	4313      	orrs	r3, r2
 8002414:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	2b00      	cmp	r3, #0
 8002420:	d044      	beq.n	80024ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d107      	bne.n	800243a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800242a:	4b47      	ldr	r3, [pc, #284]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d119      	bne.n	800246a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e07f      	b.n	800253a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	2b02      	cmp	r3, #2
 8002440:	d003      	beq.n	800244a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002446:	2b03      	cmp	r3, #3
 8002448:	d107      	bne.n	800245a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800244a:	4b3f      	ldr	r3, [pc, #252]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d109      	bne.n	800246a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e06f      	b.n	800253a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800245a:	4b3b      	ldr	r3, [pc, #236]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0302 	and.w	r3, r3, #2
 8002462:	2b00      	cmp	r3, #0
 8002464:	d101      	bne.n	800246a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e067      	b.n	800253a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800246a:	4b37      	ldr	r3, [pc, #220]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f023 0203 	bic.w	r2, r3, #3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	4934      	ldr	r1, [pc, #208]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 8002478:	4313      	orrs	r3, r2
 800247a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800247c:	f7fe fdd4 	bl	8001028 <HAL_GetTick>
 8002480:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002482:	e00a      	b.n	800249a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002484:	f7fe fdd0 	bl	8001028 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002492:	4293      	cmp	r3, r2
 8002494:	d901      	bls.n	800249a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e04f      	b.n	800253a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800249a:	4b2b      	ldr	r3, [pc, #172]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	f003 020c 	and.w	r2, r3, #12
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d1eb      	bne.n	8002484 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024ac:	4b25      	ldr	r3, [pc, #148]	@ (8002544 <HAL_RCC_ClockConfig+0x1b8>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0307 	and.w	r3, r3, #7
 80024b4:	683a      	ldr	r2, [r7, #0]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d20c      	bcs.n	80024d4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ba:	4b22      	ldr	r3, [pc, #136]	@ (8002544 <HAL_RCC_ClockConfig+0x1b8>)
 80024bc:	683a      	ldr	r2, [r7, #0]
 80024be:	b2d2      	uxtb	r2, r2
 80024c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024c2:	4b20      	ldr	r3, [pc, #128]	@ (8002544 <HAL_RCC_ClockConfig+0x1b8>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0307 	and.w	r3, r3, #7
 80024ca:	683a      	ldr	r2, [r7, #0]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d001      	beq.n	80024d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e032      	b.n	800253a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0304 	and.w	r3, r3, #4
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d008      	beq.n	80024f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024e0:	4b19      	ldr	r3, [pc, #100]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	4916      	ldr	r1, [pc, #88]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 80024ee:	4313      	orrs	r3, r2
 80024f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 0308 	and.w	r3, r3, #8
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d009      	beq.n	8002512 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024fe:	4b12      	ldr	r3, [pc, #72]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	691b      	ldr	r3, [r3, #16]
 800250a:	00db      	lsls	r3, r3, #3
 800250c:	490e      	ldr	r1, [pc, #56]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 800250e:	4313      	orrs	r3, r2
 8002510:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002512:	f000 f821 	bl	8002558 <HAL_RCC_GetSysClockFreq>
 8002516:	4602      	mov	r2, r0
 8002518:	4b0b      	ldr	r3, [pc, #44]	@ (8002548 <HAL_RCC_ClockConfig+0x1bc>)
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	091b      	lsrs	r3, r3, #4
 800251e:	f003 030f 	and.w	r3, r3, #15
 8002522:	490a      	ldr	r1, [pc, #40]	@ (800254c <HAL_RCC_ClockConfig+0x1c0>)
 8002524:	5ccb      	ldrb	r3, [r1, r3]
 8002526:	fa22 f303 	lsr.w	r3, r2, r3
 800252a:	4a09      	ldr	r2, [pc, #36]	@ (8002550 <HAL_RCC_ClockConfig+0x1c4>)
 800252c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800252e:	4b09      	ldr	r3, [pc, #36]	@ (8002554 <HAL_RCC_ClockConfig+0x1c8>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4618      	mov	r0, r3
 8002534:	f7fe fad4 	bl	8000ae0 <HAL_InitTick>

  return HAL_OK;
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	40023c00 	.word	0x40023c00
 8002548:	40023800 	.word	0x40023800
 800254c:	0800800c 	.word	0x0800800c
 8002550:	20000000 	.word	0x20000000
 8002554:	20000004 	.word	0x20000004

08002558 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002558:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800255c:	b090      	sub	sp, #64	@ 0x40
 800255e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002560:	2300      	movs	r3, #0
 8002562:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002564:	2300      	movs	r3, #0
 8002566:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002568:	2300      	movs	r3, #0
 800256a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800256c:	2300      	movs	r3, #0
 800256e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002570:	4b59      	ldr	r3, [pc, #356]	@ (80026d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f003 030c 	and.w	r3, r3, #12
 8002578:	2b08      	cmp	r3, #8
 800257a:	d00d      	beq.n	8002598 <HAL_RCC_GetSysClockFreq+0x40>
 800257c:	2b08      	cmp	r3, #8
 800257e:	f200 80a1 	bhi.w	80026c4 <HAL_RCC_GetSysClockFreq+0x16c>
 8002582:	2b00      	cmp	r3, #0
 8002584:	d002      	beq.n	800258c <HAL_RCC_GetSysClockFreq+0x34>
 8002586:	2b04      	cmp	r3, #4
 8002588:	d003      	beq.n	8002592 <HAL_RCC_GetSysClockFreq+0x3a>
 800258a:	e09b      	b.n	80026c4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800258c:	4b53      	ldr	r3, [pc, #332]	@ (80026dc <HAL_RCC_GetSysClockFreq+0x184>)
 800258e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002590:	e09b      	b.n	80026ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002592:	4b53      	ldr	r3, [pc, #332]	@ (80026e0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002594:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002596:	e098      	b.n	80026ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002598:	4b4f      	ldr	r3, [pc, #316]	@ (80026d8 <HAL_RCC_GetSysClockFreq+0x180>)
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025a0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025a2:	4b4d      	ldr	r3, [pc, #308]	@ (80026d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d028      	beq.n	8002600 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025ae:	4b4a      	ldr	r3, [pc, #296]	@ (80026d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	099b      	lsrs	r3, r3, #6
 80025b4:	2200      	movs	r2, #0
 80025b6:	623b      	str	r3, [r7, #32]
 80025b8:	627a      	str	r2, [r7, #36]	@ 0x24
 80025ba:	6a3b      	ldr	r3, [r7, #32]
 80025bc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80025c0:	2100      	movs	r1, #0
 80025c2:	4b47      	ldr	r3, [pc, #284]	@ (80026e0 <HAL_RCC_GetSysClockFreq+0x188>)
 80025c4:	fb03 f201 	mul.w	r2, r3, r1
 80025c8:	2300      	movs	r3, #0
 80025ca:	fb00 f303 	mul.w	r3, r0, r3
 80025ce:	4413      	add	r3, r2
 80025d0:	4a43      	ldr	r2, [pc, #268]	@ (80026e0 <HAL_RCC_GetSysClockFreq+0x188>)
 80025d2:	fba0 1202 	umull	r1, r2, r0, r2
 80025d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80025d8:	460a      	mov	r2, r1
 80025da:	62ba      	str	r2, [r7, #40]	@ 0x28
 80025dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025de:	4413      	add	r3, r2
 80025e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025e4:	2200      	movs	r2, #0
 80025e6:	61bb      	str	r3, [r7, #24]
 80025e8:	61fa      	str	r2, [r7, #28]
 80025ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80025ee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80025f2:	f7fd fe3d 	bl	8000270 <__aeabi_uldivmod>
 80025f6:	4602      	mov	r2, r0
 80025f8:	460b      	mov	r3, r1
 80025fa:	4613      	mov	r3, r2
 80025fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80025fe:	e053      	b.n	80026a8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002600:	4b35      	ldr	r3, [pc, #212]	@ (80026d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	099b      	lsrs	r3, r3, #6
 8002606:	2200      	movs	r2, #0
 8002608:	613b      	str	r3, [r7, #16]
 800260a:	617a      	str	r2, [r7, #20]
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002612:	f04f 0b00 	mov.w	fp, #0
 8002616:	4652      	mov	r2, sl
 8002618:	465b      	mov	r3, fp
 800261a:	f04f 0000 	mov.w	r0, #0
 800261e:	f04f 0100 	mov.w	r1, #0
 8002622:	0159      	lsls	r1, r3, #5
 8002624:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002628:	0150      	lsls	r0, r2, #5
 800262a:	4602      	mov	r2, r0
 800262c:	460b      	mov	r3, r1
 800262e:	ebb2 080a 	subs.w	r8, r2, sl
 8002632:	eb63 090b 	sbc.w	r9, r3, fp
 8002636:	f04f 0200 	mov.w	r2, #0
 800263a:	f04f 0300 	mov.w	r3, #0
 800263e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002642:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002646:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800264a:	ebb2 0408 	subs.w	r4, r2, r8
 800264e:	eb63 0509 	sbc.w	r5, r3, r9
 8002652:	f04f 0200 	mov.w	r2, #0
 8002656:	f04f 0300 	mov.w	r3, #0
 800265a:	00eb      	lsls	r3, r5, #3
 800265c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002660:	00e2      	lsls	r2, r4, #3
 8002662:	4614      	mov	r4, r2
 8002664:	461d      	mov	r5, r3
 8002666:	eb14 030a 	adds.w	r3, r4, sl
 800266a:	603b      	str	r3, [r7, #0]
 800266c:	eb45 030b 	adc.w	r3, r5, fp
 8002670:	607b      	str	r3, [r7, #4]
 8002672:	f04f 0200 	mov.w	r2, #0
 8002676:	f04f 0300 	mov.w	r3, #0
 800267a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800267e:	4629      	mov	r1, r5
 8002680:	028b      	lsls	r3, r1, #10
 8002682:	4621      	mov	r1, r4
 8002684:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002688:	4621      	mov	r1, r4
 800268a:	028a      	lsls	r2, r1, #10
 800268c:	4610      	mov	r0, r2
 800268e:	4619      	mov	r1, r3
 8002690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002692:	2200      	movs	r2, #0
 8002694:	60bb      	str	r3, [r7, #8]
 8002696:	60fa      	str	r2, [r7, #12]
 8002698:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800269c:	f7fd fde8 	bl	8000270 <__aeabi_uldivmod>
 80026a0:	4602      	mov	r2, r0
 80026a2:	460b      	mov	r3, r1
 80026a4:	4613      	mov	r3, r2
 80026a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80026a8:	4b0b      	ldr	r3, [pc, #44]	@ (80026d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	0c1b      	lsrs	r3, r3, #16
 80026ae:	f003 0303 	and.w	r3, r3, #3
 80026b2:	3301      	adds	r3, #1
 80026b4:	005b      	lsls	r3, r3, #1
 80026b6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80026b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80026ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80026c2:	e002      	b.n	80026ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80026c4:	4b05      	ldr	r3, [pc, #20]	@ (80026dc <HAL_RCC_GetSysClockFreq+0x184>)
 80026c6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80026c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3740      	adds	r7, #64	@ 0x40
 80026d0:	46bd      	mov	sp, r7
 80026d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026d6:	bf00      	nop
 80026d8:	40023800 	.word	0x40023800
 80026dc:	00f42400 	.word	0x00f42400
 80026e0:	017d7840 	.word	0x017d7840

080026e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026e8:	4b03      	ldr	r3, [pc, #12]	@ (80026f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80026ea:	681b      	ldr	r3, [r3, #0]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	20000000 	.word	0x20000000

080026fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002700:	f7ff fff0 	bl	80026e4 <HAL_RCC_GetHCLKFreq>
 8002704:	4602      	mov	r2, r0
 8002706:	4b05      	ldr	r3, [pc, #20]	@ (800271c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	0a9b      	lsrs	r3, r3, #10
 800270c:	f003 0307 	and.w	r3, r3, #7
 8002710:	4903      	ldr	r1, [pc, #12]	@ (8002720 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002712:	5ccb      	ldrb	r3, [r1, r3]
 8002714:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002718:	4618      	mov	r0, r3
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40023800 	.word	0x40023800
 8002720:	0800801c 	.word	0x0800801c

08002724 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002728:	f7ff ffdc 	bl	80026e4 <HAL_RCC_GetHCLKFreq>
 800272c:	4602      	mov	r2, r0
 800272e:	4b05      	ldr	r3, [pc, #20]	@ (8002744 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	0b5b      	lsrs	r3, r3, #13
 8002734:	f003 0307 	and.w	r3, r3, #7
 8002738:	4903      	ldr	r1, [pc, #12]	@ (8002748 <HAL_RCC_GetPCLK2Freq+0x24>)
 800273a:	5ccb      	ldrb	r3, [r1, r3]
 800273c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002740:	4618      	mov	r0, r3
 8002742:	bd80      	pop	{r7, pc}
 8002744:	40023800 	.word	0x40023800
 8002748:	0800801c 	.word	0x0800801c

0800274c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	220f      	movs	r2, #15
 800275a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800275c:	4b12      	ldr	r3, [pc, #72]	@ (80027a8 <HAL_RCC_GetClockConfig+0x5c>)
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f003 0203 	and.w	r2, r3, #3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002768:	4b0f      	ldr	r3, [pc, #60]	@ (80027a8 <HAL_RCC_GetClockConfig+0x5c>)
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002774:	4b0c      	ldr	r3, [pc, #48]	@ (80027a8 <HAL_RCC_GetClockConfig+0x5c>)
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002780:	4b09      	ldr	r3, [pc, #36]	@ (80027a8 <HAL_RCC_GetClockConfig+0x5c>)
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	08db      	lsrs	r3, r3, #3
 8002786:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800278e:	4b07      	ldr	r3, [pc, #28]	@ (80027ac <HAL_RCC_GetClockConfig+0x60>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0207 	and.w	r2, r3, #7
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	601a      	str	r2, [r3, #0]
}
 800279a:	bf00      	nop
 800279c:	370c      	adds	r7, #12
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	40023800 	.word	0x40023800
 80027ac:	40023c00 	.word	0x40023c00

080027b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d101      	bne.n	80027c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e041      	b.n	8002846 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d106      	bne.n	80027dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f7fe fb32 	bl	8000e40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2202      	movs	r2, #2
 80027e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3304      	adds	r3, #4
 80027ec:	4619      	mov	r1, r3
 80027ee:	4610      	mov	r0, r2
 80027f0:	f000 fae6 	bl	8002dc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2201      	movs	r2, #1
 8002820:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2201      	movs	r2, #1
 8002838:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
	...

08002850 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b01      	cmp	r3, #1
 8002862:	d001      	beq.n	8002868 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e046      	b.n	80028f6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2202      	movs	r2, #2
 800286c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a23      	ldr	r2, [pc, #140]	@ (8002904 <HAL_TIM_Base_Start+0xb4>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d022      	beq.n	80028c0 <HAL_TIM_Base_Start+0x70>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002882:	d01d      	beq.n	80028c0 <HAL_TIM_Base_Start+0x70>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a1f      	ldr	r2, [pc, #124]	@ (8002908 <HAL_TIM_Base_Start+0xb8>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d018      	beq.n	80028c0 <HAL_TIM_Base_Start+0x70>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a1e      	ldr	r2, [pc, #120]	@ (800290c <HAL_TIM_Base_Start+0xbc>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d013      	beq.n	80028c0 <HAL_TIM_Base_Start+0x70>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a1c      	ldr	r2, [pc, #112]	@ (8002910 <HAL_TIM_Base_Start+0xc0>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d00e      	beq.n	80028c0 <HAL_TIM_Base_Start+0x70>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a1b      	ldr	r2, [pc, #108]	@ (8002914 <HAL_TIM_Base_Start+0xc4>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d009      	beq.n	80028c0 <HAL_TIM_Base_Start+0x70>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a19      	ldr	r2, [pc, #100]	@ (8002918 <HAL_TIM_Base_Start+0xc8>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d004      	beq.n	80028c0 <HAL_TIM_Base_Start+0x70>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a18      	ldr	r2, [pc, #96]	@ (800291c <HAL_TIM_Base_Start+0xcc>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d111      	bne.n	80028e4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f003 0307 	and.w	r3, r3, #7
 80028ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2b06      	cmp	r3, #6
 80028d0:	d010      	beq.n	80028f4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f042 0201 	orr.w	r2, r2, #1
 80028e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028e2:	e007      	b.n	80028f4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f042 0201 	orr.w	r2, r2, #1
 80028f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3714      	adds	r7, #20
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	40010000 	.word	0x40010000
 8002908:	40000400 	.word	0x40000400
 800290c:	40000800 	.word	0x40000800
 8002910:	40000c00 	.word	0x40000c00
 8002914:	40010400 	.word	0x40010400
 8002918:	40014000 	.word	0x40014000
 800291c:	40001800 	.word	0x40001800

08002920 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002920:	b480      	push	{r7}
 8002922:	b085      	sub	sp, #20
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800292e:	b2db      	uxtb	r3, r3
 8002930:	2b01      	cmp	r3, #1
 8002932:	d001      	beq.n	8002938 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e04e      	b.n	80029d6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2202      	movs	r2, #2
 800293c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	68da      	ldr	r2, [r3, #12]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f042 0201 	orr.w	r2, r2, #1
 800294e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a23      	ldr	r2, [pc, #140]	@ (80029e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d022      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x80>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002962:	d01d      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x80>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a1f      	ldr	r2, [pc, #124]	@ (80029e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d018      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x80>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a1e      	ldr	r2, [pc, #120]	@ (80029ec <HAL_TIM_Base_Start_IT+0xcc>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d013      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x80>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a1c      	ldr	r2, [pc, #112]	@ (80029f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d00e      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x80>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a1b      	ldr	r2, [pc, #108]	@ (80029f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d009      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x80>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a19      	ldr	r2, [pc, #100]	@ (80029f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d004      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x80>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a18      	ldr	r2, [pc, #96]	@ (80029fc <HAL_TIM_Base_Start_IT+0xdc>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d111      	bne.n	80029c4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f003 0307 	and.w	r3, r3, #7
 80029aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2b06      	cmp	r3, #6
 80029b0:	d010      	beq.n	80029d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f042 0201 	orr.w	r2, r2, #1
 80029c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029c2:	e007      	b.n	80029d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f042 0201 	orr.w	r2, r2, #1
 80029d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3714      	adds	r7, #20
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	40010000 	.word	0x40010000
 80029e8:	40000400 	.word	0x40000400
 80029ec:	40000800 	.word	0x40000800
 80029f0:	40000c00 	.word	0x40000c00
 80029f4:	40010400 	.word	0x40010400
 80029f8:	40014000 	.word	0x40014000
 80029fc:	40001800 	.word	0x40001800

08002a00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d020      	beq.n	8002a64 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f003 0302 	and.w	r3, r3, #2
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d01b      	beq.n	8002a64 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f06f 0202 	mvn.w	r2, #2
 8002a34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	699b      	ldr	r3, [r3, #24]
 8002a42:	f003 0303 	and.w	r3, r3, #3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 f999 	bl	8002d82 <HAL_TIM_IC_CaptureCallback>
 8002a50:	e005      	b.n	8002a5e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f000 f98b 	bl	8002d6e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f000 f99c 	bl	8002d96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	f003 0304 	and.w	r3, r3, #4
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d020      	beq.n	8002ab0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f003 0304 	and.w	r3, r3, #4
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d01b      	beq.n	8002ab0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f06f 0204 	mvn.w	r2, #4
 8002a80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2202      	movs	r2, #2
 8002a86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	699b      	ldr	r3, [r3, #24]
 8002a8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d003      	beq.n	8002a9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f000 f973 	bl	8002d82 <HAL_TIM_IC_CaptureCallback>
 8002a9c:	e005      	b.n	8002aaa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f000 f965 	bl	8002d6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f000 f976 	bl	8002d96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	f003 0308 	and.w	r3, r3, #8
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d020      	beq.n	8002afc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f003 0308 	and.w	r3, r3, #8
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d01b      	beq.n	8002afc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f06f 0208 	mvn.w	r2, #8
 8002acc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2204      	movs	r2, #4
 8002ad2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	69db      	ldr	r3, [r3, #28]
 8002ada:	f003 0303 	and.w	r3, r3, #3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d003      	beq.n	8002aea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	f000 f94d 	bl	8002d82 <HAL_TIM_IC_CaptureCallback>
 8002ae8:	e005      	b.n	8002af6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f000 f93f 	bl	8002d6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f000 f950 	bl	8002d96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2200      	movs	r2, #0
 8002afa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	f003 0310 	and.w	r3, r3, #16
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d020      	beq.n	8002b48 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	f003 0310 	and.w	r3, r3, #16
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d01b      	beq.n	8002b48 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f06f 0210 	mvn.w	r2, #16
 8002b18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2208      	movs	r2, #8
 8002b1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	69db      	ldr	r3, [r3, #28]
 8002b26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d003      	beq.n	8002b36 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f000 f927 	bl	8002d82 <HAL_TIM_IC_CaptureCallback>
 8002b34:	e005      	b.n	8002b42 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 f919 	bl	8002d6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	f000 f92a 	bl	8002d96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00c      	beq.n	8002b6c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	f003 0301 	and.w	r3, r3, #1
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d007      	beq.n	8002b6c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f06f 0201 	mvn.w	r2, #1
 8002b64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f7fd ff76 	bl	8000a58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00c      	beq.n	8002b90 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d007      	beq.n	8002b90 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002b88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f000 fade 	bl	800314c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d00c      	beq.n	8002bb4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d007      	beq.n	8002bb4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002bac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f000 f8fb 	bl	8002daa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	f003 0320 	and.w	r3, r3, #32
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d00c      	beq.n	8002bd8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f003 0320 	and.w	r3, r3, #32
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d007      	beq.n	8002bd8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f06f 0220 	mvn.w	r2, #32
 8002bd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f000 fab0 	bl	8003138 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002bd8:	bf00      	nop
 8002bda:	3710      	adds	r7, #16
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bea:	2300      	movs	r3, #0
 8002bec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d101      	bne.n	8002bfc <HAL_TIM_ConfigClockSource+0x1c>
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	e0b4      	b.n	8002d66 <HAL_TIM_ConfigClockSource+0x186>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2202      	movs	r2, #2
 8002c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002c1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002c22:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	68ba      	ldr	r2, [r7, #8]
 8002c2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c34:	d03e      	beq.n	8002cb4 <HAL_TIM_ConfigClockSource+0xd4>
 8002c36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c3a:	f200 8087 	bhi.w	8002d4c <HAL_TIM_ConfigClockSource+0x16c>
 8002c3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c42:	f000 8086 	beq.w	8002d52 <HAL_TIM_ConfigClockSource+0x172>
 8002c46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c4a:	d87f      	bhi.n	8002d4c <HAL_TIM_ConfigClockSource+0x16c>
 8002c4c:	2b70      	cmp	r3, #112	@ 0x70
 8002c4e:	d01a      	beq.n	8002c86 <HAL_TIM_ConfigClockSource+0xa6>
 8002c50:	2b70      	cmp	r3, #112	@ 0x70
 8002c52:	d87b      	bhi.n	8002d4c <HAL_TIM_ConfigClockSource+0x16c>
 8002c54:	2b60      	cmp	r3, #96	@ 0x60
 8002c56:	d050      	beq.n	8002cfa <HAL_TIM_ConfigClockSource+0x11a>
 8002c58:	2b60      	cmp	r3, #96	@ 0x60
 8002c5a:	d877      	bhi.n	8002d4c <HAL_TIM_ConfigClockSource+0x16c>
 8002c5c:	2b50      	cmp	r3, #80	@ 0x50
 8002c5e:	d03c      	beq.n	8002cda <HAL_TIM_ConfigClockSource+0xfa>
 8002c60:	2b50      	cmp	r3, #80	@ 0x50
 8002c62:	d873      	bhi.n	8002d4c <HAL_TIM_ConfigClockSource+0x16c>
 8002c64:	2b40      	cmp	r3, #64	@ 0x40
 8002c66:	d058      	beq.n	8002d1a <HAL_TIM_ConfigClockSource+0x13a>
 8002c68:	2b40      	cmp	r3, #64	@ 0x40
 8002c6a:	d86f      	bhi.n	8002d4c <HAL_TIM_ConfigClockSource+0x16c>
 8002c6c:	2b30      	cmp	r3, #48	@ 0x30
 8002c6e:	d064      	beq.n	8002d3a <HAL_TIM_ConfigClockSource+0x15a>
 8002c70:	2b30      	cmp	r3, #48	@ 0x30
 8002c72:	d86b      	bhi.n	8002d4c <HAL_TIM_ConfigClockSource+0x16c>
 8002c74:	2b20      	cmp	r3, #32
 8002c76:	d060      	beq.n	8002d3a <HAL_TIM_ConfigClockSource+0x15a>
 8002c78:	2b20      	cmp	r3, #32
 8002c7a:	d867      	bhi.n	8002d4c <HAL_TIM_ConfigClockSource+0x16c>
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d05c      	beq.n	8002d3a <HAL_TIM_ConfigClockSource+0x15a>
 8002c80:	2b10      	cmp	r3, #16
 8002c82:	d05a      	beq.n	8002d3a <HAL_TIM_ConfigClockSource+0x15a>
 8002c84:	e062      	b.n	8002d4c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c96:	f000 f9b3 	bl	8003000 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002ca8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68ba      	ldr	r2, [r7, #8]
 8002cb0:	609a      	str	r2, [r3, #8]
      break;
 8002cb2:	e04f      	b.n	8002d54 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002cc4:	f000 f99c 	bl	8003000 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689a      	ldr	r2, [r3, #8]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002cd6:	609a      	str	r2, [r3, #8]
      break;
 8002cd8:	e03c      	b.n	8002d54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	f000 f910 	bl	8002f0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2150      	movs	r1, #80	@ 0x50
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f000 f969 	bl	8002fca <TIM_ITRx_SetConfig>
      break;
 8002cf8:	e02c      	b.n	8002d54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d06:	461a      	mov	r2, r3
 8002d08:	f000 f92f 	bl	8002f6a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2160      	movs	r1, #96	@ 0x60
 8002d12:	4618      	mov	r0, r3
 8002d14:	f000 f959 	bl	8002fca <TIM_ITRx_SetConfig>
      break;
 8002d18:	e01c      	b.n	8002d54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d26:	461a      	mov	r2, r3
 8002d28:	f000 f8f0 	bl	8002f0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2140      	movs	r1, #64	@ 0x40
 8002d32:	4618      	mov	r0, r3
 8002d34:	f000 f949 	bl	8002fca <TIM_ITRx_SetConfig>
      break;
 8002d38:	e00c      	b.n	8002d54 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4619      	mov	r1, r3
 8002d44:	4610      	mov	r0, r2
 8002d46:	f000 f940 	bl	8002fca <TIM_ITRx_SetConfig>
      break;
 8002d4a:	e003      	b.n	8002d54 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d50:	e000      	b.n	8002d54 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002d52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3710      	adds	r7, #16
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}

08002d6e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	b083      	sub	sp, #12
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d76:	bf00      	nop
 8002d78:	370c      	adds	r7, #12
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr

08002d82 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d82:	b480      	push	{r7}
 8002d84:	b083      	sub	sp, #12
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d8a:	bf00      	nop
 8002d8c:	370c      	adds	r7, #12
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr

08002d96 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d96:	b480      	push	{r7}
 8002d98:	b083      	sub	sp, #12
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr

08002daa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002daa:	b480      	push	{r7}
 8002dac:	b083      	sub	sp, #12
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002db2:	bf00      	nop
 8002db4:	370c      	adds	r7, #12
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
	...

08002dc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	4a43      	ldr	r2, [pc, #268]	@ (8002ee0 <TIM_Base_SetConfig+0x120>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d013      	beq.n	8002e00 <TIM_Base_SetConfig+0x40>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dde:	d00f      	beq.n	8002e00 <TIM_Base_SetConfig+0x40>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	4a40      	ldr	r2, [pc, #256]	@ (8002ee4 <TIM_Base_SetConfig+0x124>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d00b      	beq.n	8002e00 <TIM_Base_SetConfig+0x40>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	4a3f      	ldr	r2, [pc, #252]	@ (8002ee8 <TIM_Base_SetConfig+0x128>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d007      	beq.n	8002e00 <TIM_Base_SetConfig+0x40>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4a3e      	ldr	r2, [pc, #248]	@ (8002eec <TIM_Base_SetConfig+0x12c>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d003      	beq.n	8002e00 <TIM_Base_SetConfig+0x40>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	4a3d      	ldr	r2, [pc, #244]	@ (8002ef0 <TIM_Base_SetConfig+0x130>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d108      	bne.n	8002e12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	68fa      	ldr	r2, [r7, #12]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a32      	ldr	r2, [pc, #200]	@ (8002ee0 <TIM_Base_SetConfig+0x120>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d02b      	beq.n	8002e72 <TIM_Base_SetConfig+0xb2>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e20:	d027      	beq.n	8002e72 <TIM_Base_SetConfig+0xb2>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a2f      	ldr	r2, [pc, #188]	@ (8002ee4 <TIM_Base_SetConfig+0x124>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d023      	beq.n	8002e72 <TIM_Base_SetConfig+0xb2>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4a2e      	ldr	r2, [pc, #184]	@ (8002ee8 <TIM_Base_SetConfig+0x128>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d01f      	beq.n	8002e72 <TIM_Base_SetConfig+0xb2>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a2d      	ldr	r2, [pc, #180]	@ (8002eec <TIM_Base_SetConfig+0x12c>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d01b      	beq.n	8002e72 <TIM_Base_SetConfig+0xb2>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4a2c      	ldr	r2, [pc, #176]	@ (8002ef0 <TIM_Base_SetConfig+0x130>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d017      	beq.n	8002e72 <TIM_Base_SetConfig+0xb2>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a2b      	ldr	r2, [pc, #172]	@ (8002ef4 <TIM_Base_SetConfig+0x134>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d013      	beq.n	8002e72 <TIM_Base_SetConfig+0xb2>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4a2a      	ldr	r2, [pc, #168]	@ (8002ef8 <TIM_Base_SetConfig+0x138>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d00f      	beq.n	8002e72 <TIM_Base_SetConfig+0xb2>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a29      	ldr	r2, [pc, #164]	@ (8002efc <TIM_Base_SetConfig+0x13c>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d00b      	beq.n	8002e72 <TIM_Base_SetConfig+0xb2>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4a28      	ldr	r2, [pc, #160]	@ (8002f00 <TIM_Base_SetConfig+0x140>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d007      	beq.n	8002e72 <TIM_Base_SetConfig+0xb2>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a27      	ldr	r2, [pc, #156]	@ (8002f04 <TIM_Base_SetConfig+0x144>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d003      	beq.n	8002e72 <TIM_Base_SetConfig+0xb2>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a26      	ldr	r2, [pc, #152]	@ (8002f08 <TIM_Base_SetConfig+0x148>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d108      	bne.n	8002e84 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	68db      	ldr	r3, [r3, #12]
 8002e7e:	68fa      	ldr	r2, [r7, #12]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	695b      	ldr	r3, [r3, #20]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	689a      	ldr	r2, [r3, #8]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4a0e      	ldr	r2, [pc, #56]	@ (8002ee0 <TIM_Base_SetConfig+0x120>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d003      	beq.n	8002eb2 <TIM_Base_SetConfig+0xf2>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4a10      	ldr	r2, [pc, #64]	@ (8002ef0 <TIM_Base_SetConfig+0x130>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d103      	bne.n	8002eba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	691a      	ldr	r2, [r3, #16]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f043 0204 	orr.w	r2, r3, #4
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	68fa      	ldr	r2, [r7, #12]
 8002ed0:	601a      	str	r2, [r3, #0]
}
 8002ed2:	bf00      	nop
 8002ed4:	3714      	adds	r7, #20
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	40010000 	.word	0x40010000
 8002ee4:	40000400 	.word	0x40000400
 8002ee8:	40000800 	.word	0x40000800
 8002eec:	40000c00 	.word	0x40000c00
 8002ef0:	40010400 	.word	0x40010400
 8002ef4:	40014000 	.word	0x40014000
 8002ef8:	40014400 	.word	0x40014400
 8002efc:	40014800 	.word	0x40014800
 8002f00:	40001800 	.word	0x40001800
 8002f04:	40001c00 	.word	0x40001c00
 8002f08:	40002000 	.word	0x40002000

08002f0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b087      	sub	sp, #28
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6a1b      	ldr	r3, [r3, #32]
 8002f1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	6a1b      	ldr	r3, [r3, #32]
 8002f22:	f023 0201 	bic.w	r2, r3, #1
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	699b      	ldr	r3, [r3, #24]
 8002f2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	011b      	lsls	r3, r3, #4
 8002f3c:	693a      	ldr	r2, [r7, #16]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	f023 030a 	bic.w	r3, r3, #10
 8002f48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f4a:	697a      	ldr	r2, [r7, #20]
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	693a      	ldr	r2, [r7, #16]
 8002f56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	697a      	ldr	r2, [r7, #20]
 8002f5c:	621a      	str	r2, [r3, #32]
}
 8002f5e:	bf00      	nop
 8002f60:	371c      	adds	r7, #28
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr

08002f6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f6a:	b480      	push	{r7}
 8002f6c:	b087      	sub	sp, #28
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	60f8      	str	r0, [r7, #12]
 8002f72:	60b9      	str	r1, [r7, #8]
 8002f74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	6a1b      	ldr	r3, [r3, #32]
 8002f7a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6a1b      	ldr	r3, [r3, #32]
 8002f80:	f023 0210 	bic.w	r2, r3, #16
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002f94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	031b      	lsls	r3, r3, #12
 8002f9a:	693a      	ldr	r2, [r7, #16]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002fa6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	011b      	lsls	r3, r3, #4
 8002fac:	697a      	ldr	r2, [r7, #20]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	693a      	ldr	r2, [r7, #16]
 8002fb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	697a      	ldr	r2, [r7, #20]
 8002fbc:	621a      	str	r2, [r3, #32]
}
 8002fbe:	bf00      	nop
 8002fc0:	371c      	adds	r7, #28
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr

08002fca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002fca:	b480      	push	{r7}
 8002fcc:	b085      	sub	sp, #20
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	6078      	str	r0, [r7, #4]
 8002fd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fe0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fe2:	683a      	ldr	r2, [r7, #0]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	f043 0307 	orr.w	r3, r3, #7
 8002fec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	68fa      	ldr	r2, [r7, #12]
 8002ff2:	609a      	str	r2, [r3, #8]
}
 8002ff4:	bf00      	nop
 8002ff6:	3714      	adds	r7, #20
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr

08003000 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003000:	b480      	push	{r7}
 8003002:	b087      	sub	sp, #28
 8003004:	af00      	add	r7, sp, #0
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	607a      	str	r2, [r7, #4]
 800300c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800301a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	021a      	lsls	r2, r3, #8
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	431a      	orrs	r2, r3
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	4313      	orrs	r3, r2
 8003028:	697a      	ldr	r2, [r7, #20]
 800302a:	4313      	orrs	r3, r2
 800302c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	697a      	ldr	r2, [r7, #20]
 8003032:	609a      	str	r2, [r3, #8]
}
 8003034:	bf00      	nop
 8003036:	371c      	adds	r7, #28
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003040:	b480      	push	{r7}
 8003042:	b085      	sub	sp, #20
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003050:	2b01      	cmp	r3, #1
 8003052:	d101      	bne.n	8003058 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003054:	2302      	movs	r3, #2
 8003056:	e05a      	b.n	800310e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2202      	movs	r2, #2
 8003064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800307e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	68fa      	ldr	r2, [r7, #12]
 8003086:	4313      	orrs	r3, r2
 8003088:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a21      	ldr	r2, [pc, #132]	@ (800311c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d022      	beq.n	80030e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030a4:	d01d      	beq.n	80030e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a1d      	ldr	r2, [pc, #116]	@ (8003120 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d018      	beq.n	80030e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a1b      	ldr	r2, [pc, #108]	@ (8003124 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d013      	beq.n	80030e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a1a      	ldr	r2, [pc, #104]	@ (8003128 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d00e      	beq.n	80030e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a18      	ldr	r2, [pc, #96]	@ (800312c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d009      	beq.n	80030e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a17      	ldr	r2, [pc, #92]	@ (8003130 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d004      	beq.n	80030e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a15      	ldr	r2, [pc, #84]	@ (8003134 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d10c      	bne.n	80030fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80030e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	68ba      	ldr	r2, [r7, #8]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68ba      	ldr	r2, [r7, #8]
 80030fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3714      	adds	r7, #20
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop
 800311c:	40010000 	.word	0x40010000
 8003120:	40000400 	.word	0x40000400
 8003124:	40000800 	.word	0x40000800
 8003128:	40000c00 	.word	0x40000c00
 800312c:	40010400 	.word	0x40010400
 8003130:	40014000 	.word	0x40014000
 8003134:	40001800 	.word	0x40001800

08003138 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003140:	bf00      	nop
 8003142:	370c      	adds	r7, #12
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr

0800314c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003154:	bf00      	nop
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr

08003160 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e042      	b.n	80031f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d106      	bne.n	800318c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f7fd fea6 	bl	8000ed8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2224      	movs	r2, #36	@ 0x24
 8003190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	68da      	ldr	r2, [r3, #12]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80031a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 f973 	bl	8003490 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	691a      	ldr	r2, [r3, #16]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80031b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	695a      	ldr	r2, [r3, #20]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80031c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	68da      	ldr	r2, [r3, #12]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80031d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2220      	movs	r2, #32
 80031e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2220      	movs	r2, #32
 80031ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80031f6:	2300      	movs	r3, #0
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	3708      	adds	r7, #8
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}

08003200 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b08a      	sub	sp, #40	@ 0x28
 8003204:	af02      	add	r7, sp, #8
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	603b      	str	r3, [r7, #0]
 800320c:	4613      	mov	r3, r2
 800320e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003210:	2300      	movs	r3, #0
 8003212:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800321a:	b2db      	uxtb	r3, r3
 800321c:	2b20      	cmp	r3, #32
 800321e:	d175      	bne.n	800330c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d002      	beq.n	800322c <HAL_UART_Transmit+0x2c>
 8003226:	88fb      	ldrh	r3, [r7, #6]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d101      	bne.n	8003230 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e06e      	b.n	800330e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2221      	movs	r2, #33	@ 0x21
 800323a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800323e:	f7fd fef3 	bl	8001028 <HAL_GetTick>
 8003242:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	88fa      	ldrh	r2, [r7, #6]
 8003248:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	88fa      	ldrh	r2, [r7, #6]
 800324e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003258:	d108      	bne.n	800326c <HAL_UART_Transmit+0x6c>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d104      	bne.n	800326c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003262:	2300      	movs	r3, #0
 8003264:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	61bb      	str	r3, [r7, #24]
 800326a:	e003      	b.n	8003274 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003270:	2300      	movs	r3, #0
 8003272:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003274:	e02e      	b.n	80032d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	2200      	movs	r2, #0
 800327e:	2180      	movs	r1, #128	@ 0x80
 8003280:	68f8      	ldr	r0, [r7, #12]
 8003282:	f000 f848 	bl	8003316 <UART_WaitOnFlagUntilTimeout>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d005      	beq.n	8003298 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2220      	movs	r2, #32
 8003290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e03a      	b.n	800330e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d10b      	bne.n	80032b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	881b      	ldrh	r3, [r3, #0]
 80032a2:	461a      	mov	r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	3302      	adds	r3, #2
 80032b2:	61bb      	str	r3, [r7, #24]
 80032b4:	e007      	b.n	80032c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	781a      	ldrb	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	3301      	adds	r3, #1
 80032c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	3b01      	subs	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80032d8:	b29b      	uxth	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1cb      	bne.n	8003276 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	9300      	str	r3, [sp, #0]
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	2200      	movs	r2, #0
 80032e6:	2140      	movs	r1, #64	@ 0x40
 80032e8:	68f8      	ldr	r0, [r7, #12]
 80032ea:	f000 f814 	bl	8003316 <UART_WaitOnFlagUntilTimeout>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d005      	beq.n	8003300 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2220      	movs	r2, #32
 80032f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e006      	b.n	800330e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2220      	movs	r2, #32
 8003304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003308:	2300      	movs	r3, #0
 800330a:	e000      	b.n	800330e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800330c:	2302      	movs	r3, #2
  }
}
 800330e:	4618      	mov	r0, r3
 8003310:	3720      	adds	r7, #32
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b086      	sub	sp, #24
 800331a:	af00      	add	r7, sp, #0
 800331c:	60f8      	str	r0, [r7, #12]
 800331e:	60b9      	str	r1, [r7, #8]
 8003320:	603b      	str	r3, [r7, #0]
 8003322:	4613      	mov	r3, r2
 8003324:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003326:	e03b      	b.n	80033a0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003328:	6a3b      	ldr	r3, [r7, #32]
 800332a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800332e:	d037      	beq.n	80033a0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003330:	f7fd fe7a 	bl	8001028 <HAL_GetTick>
 8003334:	4602      	mov	r2, r0
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	1ad3      	subs	r3, r2, r3
 800333a:	6a3a      	ldr	r2, [r7, #32]
 800333c:	429a      	cmp	r2, r3
 800333e:	d302      	bcc.n	8003346 <UART_WaitOnFlagUntilTimeout+0x30>
 8003340:	6a3b      	ldr	r3, [r7, #32]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e03a      	b.n	80033c0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	f003 0304 	and.w	r3, r3, #4
 8003354:	2b00      	cmp	r3, #0
 8003356:	d023      	beq.n	80033a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	2b80      	cmp	r3, #128	@ 0x80
 800335c:	d020      	beq.n	80033a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	2b40      	cmp	r3, #64	@ 0x40
 8003362:	d01d      	beq.n	80033a0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0308 	and.w	r3, r3, #8
 800336e:	2b08      	cmp	r3, #8
 8003370:	d116      	bne.n	80033a0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003372:	2300      	movs	r3, #0
 8003374:	617b      	str	r3, [r7, #20]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	617b      	str	r3, [r7, #20]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	617b      	str	r3, [r7, #20]
 8003386:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003388:	68f8      	ldr	r0, [r7, #12]
 800338a:	f000 f81d 	bl	80033c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2208      	movs	r2, #8
 8003392:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e00f      	b.n	80033c0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	4013      	ands	r3, r2
 80033aa:	68ba      	ldr	r2, [r7, #8]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	bf0c      	ite	eq
 80033b0:	2301      	moveq	r3, #1
 80033b2:	2300      	movne	r3, #0
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	461a      	mov	r2, r3
 80033b8:	79fb      	ldrb	r3, [r7, #7]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d0b4      	beq.n	8003328 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3718      	adds	r7, #24
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b095      	sub	sp, #84	@ 0x54
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	330c      	adds	r3, #12
 80033d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033da:	e853 3f00 	ldrex	r3, [r3]
 80033de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80033e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80033e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	330c      	adds	r3, #12
 80033ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80033f0:	643a      	str	r2, [r7, #64]	@ 0x40
 80033f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80033f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80033f8:	e841 2300 	strex	r3, r2, [r1]
 80033fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80033fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003400:	2b00      	cmp	r3, #0
 8003402:	d1e5      	bne.n	80033d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	3314      	adds	r3, #20
 800340a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800340c:	6a3b      	ldr	r3, [r7, #32]
 800340e:	e853 3f00 	ldrex	r3, [r3]
 8003412:	61fb      	str	r3, [r7, #28]
   return(result);
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	f023 0301 	bic.w	r3, r3, #1
 800341a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	3314      	adds	r3, #20
 8003422:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003424:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003426:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003428:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800342a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800342c:	e841 2300 	strex	r3, r2, [r1]
 8003430:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003434:	2b00      	cmp	r3, #0
 8003436:	d1e5      	bne.n	8003404 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343c:	2b01      	cmp	r3, #1
 800343e:	d119      	bne.n	8003474 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	330c      	adds	r3, #12
 8003446:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	e853 3f00 	ldrex	r3, [r3]
 800344e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	f023 0310 	bic.w	r3, r3, #16
 8003456:	647b      	str	r3, [r7, #68]	@ 0x44
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	330c      	adds	r3, #12
 800345e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003460:	61ba      	str	r2, [r7, #24]
 8003462:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003464:	6979      	ldr	r1, [r7, #20]
 8003466:	69ba      	ldr	r2, [r7, #24]
 8003468:	e841 2300 	strex	r3, r2, [r1]
 800346c:	613b      	str	r3, [r7, #16]
   return(result);
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d1e5      	bne.n	8003440 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2220      	movs	r2, #32
 8003478:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003482:	bf00      	nop
 8003484:	3754      	adds	r7, #84	@ 0x54
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
	...

08003490 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003490:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003494:	b0c0      	sub	sp, #256	@ 0x100
 8003496:	af00      	add	r7, sp, #0
 8003498:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800349c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	691b      	ldr	r3, [r3, #16]
 80034a4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80034a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034ac:	68d9      	ldr	r1, [r3, #12]
 80034ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	ea40 0301 	orr.w	r3, r0, r1
 80034b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80034ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034c4:	691b      	ldr	r3, [r3, #16]
 80034c6:	431a      	orrs	r2, r3
 80034c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034cc:	695b      	ldr	r3, [r3, #20]
 80034ce:	431a      	orrs	r2, r3
 80034d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034d4:	69db      	ldr	r3, [r3, #28]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80034dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80034e8:	f021 010c 	bic.w	r1, r1, #12
 80034ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80034f6:	430b      	orrs	r3, r1
 80034f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	695b      	ldr	r3, [r3, #20]
 8003502:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003506:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800350a:	6999      	ldr	r1, [r3, #24]
 800350c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	ea40 0301 	orr.w	r3, r0, r1
 8003516:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	4b8f      	ldr	r3, [pc, #572]	@ (800375c <UART_SetConfig+0x2cc>)
 8003520:	429a      	cmp	r2, r3
 8003522:	d005      	beq.n	8003530 <UART_SetConfig+0xa0>
 8003524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	4b8d      	ldr	r3, [pc, #564]	@ (8003760 <UART_SetConfig+0x2d0>)
 800352c:	429a      	cmp	r2, r3
 800352e:	d104      	bne.n	800353a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003530:	f7ff f8f8 	bl	8002724 <HAL_RCC_GetPCLK2Freq>
 8003534:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003538:	e003      	b.n	8003542 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800353a:	f7ff f8df 	bl	80026fc <HAL_RCC_GetPCLK1Freq>
 800353e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003546:	69db      	ldr	r3, [r3, #28]
 8003548:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800354c:	f040 810c 	bne.w	8003768 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003550:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003554:	2200      	movs	r2, #0
 8003556:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800355a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800355e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003562:	4622      	mov	r2, r4
 8003564:	462b      	mov	r3, r5
 8003566:	1891      	adds	r1, r2, r2
 8003568:	65b9      	str	r1, [r7, #88]	@ 0x58
 800356a:	415b      	adcs	r3, r3
 800356c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800356e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003572:	4621      	mov	r1, r4
 8003574:	eb12 0801 	adds.w	r8, r2, r1
 8003578:	4629      	mov	r1, r5
 800357a:	eb43 0901 	adc.w	r9, r3, r1
 800357e:	f04f 0200 	mov.w	r2, #0
 8003582:	f04f 0300 	mov.w	r3, #0
 8003586:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800358a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800358e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003592:	4690      	mov	r8, r2
 8003594:	4699      	mov	r9, r3
 8003596:	4623      	mov	r3, r4
 8003598:	eb18 0303 	adds.w	r3, r8, r3
 800359c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80035a0:	462b      	mov	r3, r5
 80035a2:	eb49 0303 	adc.w	r3, r9, r3
 80035a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80035aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80035b6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80035ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80035be:	460b      	mov	r3, r1
 80035c0:	18db      	adds	r3, r3, r3
 80035c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80035c4:	4613      	mov	r3, r2
 80035c6:	eb42 0303 	adc.w	r3, r2, r3
 80035ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80035cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80035d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80035d4:	f7fc fe4c 	bl	8000270 <__aeabi_uldivmod>
 80035d8:	4602      	mov	r2, r0
 80035da:	460b      	mov	r3, r1
 80035dc:	4b61      	ldr	r3, [pc, #388]	@ (8003764 <UART_SetConfig+0x2d4>)
 80035de:	fba3 2302 	umull	r2, r3, r3, r2
 80035e2:	095b      	lsrs	r3, r3, #5
 80035e4:	011c      	lsls	r4, r3, #4
 80035e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035ea:	2200      	movs	r2, #0
 80035ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80035f0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80035f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80035f8:	4642      	mov	r2, r8
 80035fa:	464b      	mov	r3, r9
 80035fc:	1891      	adds	r1, r2, r2
 80035fe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003600:	415b      	adcs	r3, r3
 8003602:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003604:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003608:	4641      	mov	r1, r8
 800360a:	eb12 0a01 	adds.w	sl, r2, r1
 800360e:	4649      	mov	r1, r9
 8003610:	eb43 0b01 	adc.w	fp, r3, r1
 8003614:	f04f 0200 	mov.w	r2, #0
 8003618:	f04f 0300 	mov.w	r3, #0
 800361c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003620:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003624:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003628:	4692      	mov	sl, r2
 800362a:	469b      	mov	fp, r3
 800362c:	4643      	mov	r3, r8
 800362e:	eb1a 0303 	adds.w	r3, sl, r3
 8003632:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003636:	464b      	mov	r3, r9
 8003638:	eb4b 0303 	adc.w	r3, fp, r3
 800363c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	2200      	movs	r2, #0
 8003648:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800364c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003650:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003654:	460b      	mov	r3, r1
 8003656:	18db      	adds	r3, r3, r3
 8003658:	643b      	str	r3, [r7, #64]	@ 0x40
 800365a:	4613      	mov	r3, r2
 800365c:	eb42 0303 	adc.w	r3, r2, r3
 8003660:	647b      	str	r3, [r7, #68]	@ 0x44
 8003662:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003666:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800366a:	f7fc fe01 	bl	8000270 <__aeabi_uldivmod>
 800366e:	4602      	mov	r2, r0
 8003670:	460b      	mov	r3, r1
 8003672:	4611      	mov	r1, r2
 8003674:	4b3b      	ldr	r3, [pc, #236]	@ (8003764 <UART_SetConfig+0x2d4>)
 8003676:	fba3 2301 	umull	r2, r3, r3, r1
 800367a:	095b      	lsrs	r3, r3, #5
 800367c:	2264      	movs	r2, #100	@ 0x64
 800367e:	fb02 f303 	mul.w	r3, r2, r3
 8003682:	1acb      	subs	r3, r1, r3
 8003684:	00db      	lsls	r3, r3, #3
 8003686:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800368a:	4b36      	ldr	r3, [pc, #216]	@ (8003764 <UART_SetConfig+0x2d4>)
 800368c:	fba3 2302 	umull	r2, r3, r3, r2
 8003690:	095b      	lsrs	r3, r3, #5
 8003692:	005b      	lsls	r3, r3, #1
 8003694:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003698:	441c      	add	r4, r3
 800369a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800369e:	2200      	movs	r2, #0
 80036a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80036a4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80036a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80036ac:	4642      	mov	r2, r8
 80036ae:	464b      	mov	r3, r9
 80036b0:	1891      	adds	r1, r2, r2
 80036b2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80036b4:	415b      	adcs	r3, r3
 80036b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80036b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80036bc:	4641      	mov	r1, r8
 80036be:	1851      	adds	r1, r2, r1
 80036c0:	6339      	str	r1, [r7, #48]	@ 0x30
 80036c2:	4649      	mov	r1, r9
 80036c4:	414b      	adcs	r3, r1
 80036c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80036c8:	f04f 0200 	mov.w	r2, #0
 80036cc:	f04f 0300 	mov.w	r3, #0
 80036d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80036d4:	4659      	mov	r1, fp
 80036d6:	00cb      	lsls	r3, r1, #3
 80036d8:	4651      	mov	r1, sl
 80036da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036de:	4651      	mov	r1, sl
 80036e0:	00ca      	lsls	r2, r1, #3
 80036e2:	4610      	mov	r0, r2
 80036e4:	4619      	mov	r1, r3
 80036e6:	4603      	mov	r3, r0
 80036e8:	4642      	mov	r2, r8
 80036ea:	189b      	adds	r3, r3, r2
 80036ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80036f0:	464b      	mov	r3, r9
 80036f2:	460a      	mov	r2, r1
 80036f4:	eb42 0303 	adc.w	r3, r2, r3
 80036f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80036fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003708:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800370c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003710:	460b      	mov	r3, r1
 8003712:	18db      	adds	r3, r3, r3
 8003714:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003716:	4613      	mov	r3, r2
 8003718:	eb42 0303 	adc.w	r3, r2, r3
 800371c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800371e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003722:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003726:	f7fc fda3 	bl	8000270 <__aeabi_uldivmod>
 800372a:	4602      	mov	r2, r0
 800372c:	460b      	mov	r3, r1
 800372e:	4b0d      	ldr	r3, [pc, #52]	@ (8003764 <UART_SetConfig+0x2d4>)
 8003730:	fba3 1302 	umull	r1, r3, r3, r2
 8003734:	095b      	lsrs	r3, r3, #5
 8003736:	2164      	movs	r1, #100	@ 0x64
 8003738:	fb01 f303 	mul.w	r3, r1, r3
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	00db      	lsls	r3, r3, #3
 8003740:	3332      	adds	r3, #50	@ 0x32
 8003742:	4a08      	ldr	r2, [pc, #32]	@ (8003764 <UART_SetConfig+0x2d4>)
 8003744:	fba2 2303 	umull	r2, r3, r2, r3
 8003748:	095b      	lsrs	r3, r3, #5
 800374a:	f003 0207 	and.w	r2, r3, #7
 800374e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4422      	add	r2, r4
 8003756:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003758:	e106      	b.n	8003968 <UART_SetConfig+0x4d8>
 800375a:	bf00      	nop
 800375c:	40011000 	.word	0x40011000
 8003760:	40011400 	.word	0x40011400
 8003764:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003768:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800376c:	2200      	movs	r2, #0
 800376e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003772:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003776:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800377a:	4642      	mov	r2, r8
 800377c:	464b      	mov	r3, r9
 800377e:	1891      	adds	r1, r2, r2
 8003780:	6239      	str	r1, [r7, #32]
 8003782:	415b      	adcs	r3, r3
 8003784:	627b      	str	r3, [r7, #36]	@ 0x24
 8003786:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800378a:	4641      	mov	r1, r8
 800378c:	1854      	adds	r4, r2, r1
 800378e:	4649      	mov	r1, r9
 8003790:	eb43 0501 	adc.w	r5, r3, r1
 8003794:	f04f 0200 	mov.w	r2, #0
 8003798:	f04f 0300 	mov.w	r3, #0
 800379c:	00eb      	lsls	r3, r5, #3
 800379e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037a2:	00e2      	lsls	r2, r4, #3
 80037a4:	4614      	mov	r4, r2
 80037a6:	461d      	mov	r5, r3
 80037a8:	4643      	mov	r3, r8
 80037aa:	18e3      	adds	r3, r4, r3
 80037ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80037b0:	464b      	mov	r3, r9
 80037b2:	eb45 0303 	adc.w	r3, r5, r3
 80037b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80037ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80037c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80037ca:	f04f 0200 	mov.w	r2, #0
 80037ce:	f04f 0300 	mov.w	r3, #0
 80037d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80037d6:	4629      	mov	r1, r5
 80037d8:	008b      	lsls	r3, r1, #2
 80037da:	4621      	mov	r1, r4
 80037dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80037e0:	4621      	mov	r1, r4
 80037e2:	008a      	lsls	r2, r1, #2
 80037e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80037e8:	f7fc fd42 	bl	8000270 <__aeabi_uldivmod>
 80037ec:	4602      	mov	r2, r0
 80037ee:	460b      	mov	r3, r1
 80037f0:	4b60      	ldr	r3, [pc, #384]	@ (8003974 <UART_SetConfig+0x4e4>)
 80037f2:	fba3 2302 	umull	r2, r3, r3, r2
 80037f6:	095b      	lsrs	r3, r3, #5
 80037f8:	011c      	lsls	r4, r3, #4
 80037fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037fe:	2200      	movs	r2, #0
 8003800:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003804:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003808:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800380c:	4642      	mov	r2, r8
 800380e:	464b      	mov	r3, r9
 8003810:	1891      	adds	r1, r2, r2
 8003812:	61b9      	str	r1, [r7, #24]
 8003814:	415b      	adcs	r3, r3
 8003816:	61fb      	str	r3, [r7, #28]
 8003818:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800381c:	4641      	mov	r1, r8
 800381e:	1851      	adds	r1, r2, r1
 8003820:	6139      	str	r1, [r7, #16]
 8003822:	4649      	mov	r1, r9
 8003824:	414b      	adcs	r3, r1
 8003826:	617b      	str	r3, [r7, #20]
 8003828:	f04f 0200 	mov.w	r2, #0
 800382c:	f04f 0300 	mov.w	r3, #0
 8003830:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003834:	4659      	mov	r1, fp
 8003836:	00cb      	lsls	r3, r1, #3
 8003838:	4651      	mov	r1, sl
 800383a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800383e:	4651      	mov	r1, sl
 8003840:	00ca      	lsls	r2, r1, #3
 8003842:	4610      	mov	r0, r2
 8003844:	4619      	mov	r1, r3
 8003846:	4603      	mov	r3, r0
 8003848:	4642      	mov	r2, r8
 800384a:	189b      	adds	r3, r3, r2
 800384c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003850:	464b      	mov	r3, r9
 8003852:	460a      	mov	r2, r1
 8003854:	eb42 0303 	adc.w	r3, r2, r3
 8003858:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800385c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003866:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003868:	f04f 0200 	mov.w	r2, #0
 800386c:	f04f 0300 	mov.w	r3, #0
 8003870:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003874:	4649      	mov	r1, r9
 8003876:	008b      	lsls	r3, r1, #2
 8003878:	4641      	mov	r1, r8
 800387a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800387e:	4641      	mov	r1, r8
 8003880:	008a      	lsls	r2, r1, #2
 8003882:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003886:	f7fc fcf3 	bl	8000270 <__aeabi_uldivmod>
 800388a:	4602      	mov	r2, r0
 800388c:	460b      	mov	r3, r1
 800388e:	4611      	mov	r1, r2
 8003890:	4b38      	ldr	r3, [pc, #224]	@ (8003974 <UART_SetConfig+0x4e4>)
 8003892:	fba3 2301 	umull	r2, r3, r3, r1
 8003896:	095b      	lsrs	r3, r3, #5
 8003898:	2264      	movs	r2, #100	@ 0x64
 800389a:	fb02 f303 	mul.w	r3, r2, r3
 800389e:	1acb      	subs	r3, r1, r3
 80038a0:	011b      	lsls	r3, r3, #4
 80038a2:	3332      	adds	r3, #50	@ 0x32
 80038a4:	4a33      	ldr	r2, [pc, #204]	@ (8003974 <UART_SetConfig+0x4e4>)
 80038a6:	fba2 2303 	umull	r2, r3, r2, r3
 80038aa:	095b      	lsrs	r3, r3, #5
 80038ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038b0:	441c      	add	r4, r3
 80038b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038b6:	2200      	movs	r2, #0
 80038b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80038ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80038bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80038c0:	4642      	mov	r2, r8
 80038c2:	464b      	mov	r3, r9
 80038c4:	1891      	adds	r1, r2, r2
 80038c6:	60b9      	str	r1, [r7, #8]
 80038c8:	415b      	adcs	r3, r3
 80038ca:	60fb      	str	r3, [r7, #12]
 80038cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80038d0:	4641      	mov	r1, r8
 80038d2:	1851      	adds	r1, r2, r1
 80038d4:	6039      	str	r1, [r7, #0]
 80038d6:	4649      	mov	r1, r9
 80038d8:	414b      	adcs	r3, r1
 80038da:	607b      	str	r3, [r7, #4]
 80038dc:	f04f 0200 	mov.w	r2, #0
 80038e0:	f04f 0300 	mov.w	r3, #0
 80038e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80038e8:	4659      	mov	r1, fp
 80038ea:	00cb      	lsls	r3, r1, #3
 80038ec:	4651      	mov	r1, sl
 80038ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038f2:	4651      	mov	r1, sl
 80038f4:	00ca      	lsls	r2, r1, #3
 80038f6:	4610      	mov	r0, r2
 80038f8:	4619      	mov	r1, r3
 80038fa:	4603      	mov	r3, r0
 80038fc:	4642      	mov	r2, r8
 80038fe:	189b      	adds	r3, r3, r2
 8003900:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003902:	464b      	mov	r3, r9
 8003904:	460a      	mov	r2, r1
 8003906:	eb42 0303 	adc.w	r3, r2, r3
 800390a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800390c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	663b      	str	r3, [r7, #96]	@ 0x60
 8003916:	667a      	str	r2, [r7, #100]	@ 0x64
 8003918:	f04f 0200 	mov.w	r2, #0
 800391c:	f04f 0300 	mov.w	r3, #0
 8003920:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003924:	4649      	mov	r1, r9
 8003926:	008b      	lsls	r3, r1, #2
 8003928:	4641      	mov	r1, r8
 800392a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800392e:	4641      	mov	r1, r8
 8003930:	008a      	lsls	r2, r1, #2
 8003932:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003936:	f7fc fc9b 	bl	8000270 <__aeabi_uldivmod>
 800393a:	4602      	mov	r2, r0
 800393c:	460b      	mov	r3, r1
 800393e:	4b0d      	ldr	r3, [pc, #52]	@ (8003974 <UART_SetConfig+0x4e4>)
 8003940:	fba3 1302 	umull	r1, r3, r3, r2
 8003944:	095b      	lsrs	r3, r3, #5
 8003946:	2164      	movs	r1, #100	@ 0x64
 8003948:	fb01 f303 	mul.w	r3, r1, r3
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	011b      	lsls	r3, r3, #4
 8003950:	3332      	adds	r3, #50	@ 0x32
 8003952:	4a08      	ldr	r2, [pc, #32]	@ (8003974 <UART_SetConfig+0x4e4>)
 8003954:	fba2 2303 	umull	r2, r3, r2, r3
 8003958:	095b      	lsrs	r3, r3, #5
 800395a:	f003 020f 	and.w	r2, r3, #15
 800395e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4422      	add	r2, r4
 8003966:	609a      	str	r2, [r3, #8]
}
 8003968:	bf00      	nop
 800396a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800396e:	46bd      	mov	sp, r7
 8003970:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003974:	51eb851f 	.word	0x51eb851f

08003978 <__NVIC_SetPriority>:
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	4603      	mov	r3, r0
 8003980:	6039      	str	r1, [r7, #0]
 8003982:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003988:	2b00      	cmp	r3, #0
 800398a:	db0a      	blt.n	80039a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	b2da      	uxtb	r2, r3
 8003990:	490c      	ldr	r1, [pc, #48]	@ (80039c4 <__NVIC_SetPriority+0x4c>)
 8003992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003996:	0112      	lsls	r2, r2, #4
 8003998:	b2d2      	uxtb	r2, r2
 800399a:	440b      	add	r3, r1
 800399c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80039a0:	e00a      	b.n	80039b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	b2da      	uxtb	r2, r3
 80039a6:	4908      	ldr	r1, [pc, #32]	@ (80039c8 <__NVIC_SetPriority+0x50>)
 80039a8:	79fb      	ldrb	r3, [r7, #7]
 80039aa:	f003 030f 	and.w	r3, r3, #15
 80039ae:	3b04      	subs	r3, #4
 80039b0:	0112      	lsls	r2, r2, #4
 80039b2:	b2d2      	uxtb	r2, r2
 80039b4:	440b      	add	r3, r1
 80039b6:	761a      	strb	r2, [r3, #24]
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr
 80039c4:	e000e100 	.word	0xe000e100
 80039c8:	e000ed00 	.word	0xe000ed00

080039cc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80039d0:	4b05      	ldr	r3, [pc, #20]	@ (80039e8 <SysTick_Handler+0x1c>)
 80039d2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80039d4:	f002 f856 	bl	8005a84 <xTaskGetSchedulerState>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d001      	beq.n	80039e2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80039de:	f003 f87b 	bl	8006ad8 <xPortSysTickHandler>
  }
}
 80039e2:	bf00      	nop
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	e000e010 	.word	0xe000e010

080039ec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80039ec:	b580      	push	{r7, lr}
 80039ee:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80039f0:	2100      	movs	r1, #0
 80039f2:	f06f 0004 	mvn.w	r0, #4
 80039f6:	f7ff ffbf 	bl	8003978 <__NVIC_SetPriority>
#endif
}
 80039fa:	bf00      	nop
 80039fc:	bd80      	pop	{r7, pc}
	...

08003a00 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a06:	f3ef 8305 	mrs	r3, IPSR
 8003a0a:	603b      	str	r3, [r7, #0]
  return(result);
 8003a0c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d003      	beq.n	8003a1a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003a12:	f06f 0305 	mvn.w	r3, #5
 8003a16:	607b      	str	r3, [r7, #4]
 8003a18:	e00c      	b.n	8003a34 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8003a44 <osKernelInitialize+0x44>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d105      	bne.n	8003a2e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003a22:	4b08      	ldr	r3, [pc, #32]	@ (8003a44 <osKernelInitialize+0x44>)
 8003a24:	2201      	movs	r2, #1
 8003a26:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	607b      	str	r3, [r7, #4]
 8003a2c:	e002      	b.n	8003a34 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a32:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003a34:	687b      	ldr	r3, [r7, #4]
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	370c      	adds	r7, #12
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	200001b8 	.word	0x200001b8

08003a48 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a4e:	f3ef 8305 	mrs	r3, IPSR
 8003a52:	603b      	str	r3, [r7, #0]
  return(result);
 8003a54:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d003      	beq.n	8003a62 <osKernelStart+0x1a>
    stat = osErrorISR;
 8003a5a:	f06f 0305 	mvn.w	r3, #5
 8003a5e:	607b      	str	r3, [r7, #4]
 8003a60:	e010      	b.n	8003a84 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003a62:	4b0b      	ldr	r3, [pc, #44]	@ (8003a90 <osKernelStart+0x48>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d109      	bne.n	8003a7e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003a6a:	f7ff ffbf 	bl	80039ec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003a6e:	4b08      	ldr	r3, [pc, #32]	@ (8003a90 <osKernelStart+0x48>)
 8003a70:	2202      	movs	r2, #2
 8003a72:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003a74:	f001 fb92 	bl	800519c <vTaskStartScheduler>
      stat = osOK;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	607b      	str	r3, [r7, #4]
 8003a7c:	e002      	b.n	8003a84 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a82:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003a84:	687b      	ldr	r3, [r7, #4]
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3708      	adds	r7, #8
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	200001b8 	.word	0x200001b8

08003a94 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b08e      	sub	sp, #56	@ 0x38
 8003a98:	af04      	add	r7, sp, #16
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003aa4:	f3ef 8305 	mrs	r3, IPSR
 8003aa8:	617b      	str	r3, [r7, #20]
  return(result);
 8003aaa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d17e      	bne.n	8003bae <osThreadNew+0x11a>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d07b      	beq.n	8003bae <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003ab6:	2380      	movs	r3, #128	@ 0x80
 8003ab8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003aba:	2318      	movs	r3, #24
 8003abc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ac6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d045      	beq.n	8003b5a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d002      	beq.n	8003adc <osThreadNew+0x48>
        name = attr->name;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d002      	beq.n	8003aea <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	699b      	ldr	r3, [r3, #24]
 8003ae8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d008      	beq.n	8003b02 <osThreadNew+0x6e>
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	2b38      	cmp	r3, #56	@ 0x38
 8003af4:	d805      	bhi.n	8003b02 <osThreadNew+0x6e>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f003 0301 	and.w	r3, r3, #1
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d001      	beq.n	8003b06 <osThreadNew+0x72>
        return (NULL);
 8003b02:	2300      	movs	r3, #0
 8003b04:	e054      	b.n	8003bb0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d003      	beq.n	8003b16 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	695b      	ldr	r3, [r3, #20]
 8003b12:	089b      	lsrs	r3, r3, #2
 8003b14:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d00e      	beq.n	8003b3c <osThreadNew+0xa8>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	2ba7      	cmp	r3, #167	@ 0xa7
 8003b24:	d90a      	bls.n	8003b3c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d006      	beq.n	8003b3c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d002      	beq.n	8003b3c <osThreadNew+0xa8>
        mem = 1;
 8003b36:	2301      	movs	r3, #1
 8003b38:	61bb      	str	r3, [r7, #24]
 8003b3a:	e010      	b.n	8003b5e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d10c      	bne.n	8003b5e <osThreadNew+0xca>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d108      	bne.n	8003b5e <osThreadNew+0xca>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	691b      	ldr	r3, [r3, #16]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d104      	bne.n	8003b5e <osThreadNew+0xca>
          mem = 0;
 8003b54:	2300      	movs	r3, #0
 8003b56:	61bb      	str	r3, [r7, #24]
 8003b58:	e001      	b.n	8003b5e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003b5e:	69bb      	ldr	r3, [r7, #24]
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d110      	bne.n	8003b86 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003b6c:	9202      	str	r2, [sp, #8]
 8003b6e:	9301      	str	r3, [sp, #4]
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	6a3a      	ldr	r2, [r7, #32]
 8003b78:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b7a:	68f8      	ldr	r0, [r7, #12]
 8003b7c:	f001 f950 	bl	8004e20 <xTaskCreateStatic>
 8003b80:	4603      	mov	r3, r0
 8003b82:	613b      	str	r3, [r7, #16]
 8003b84:	e013      	b.n	8003bae <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d110      	bne.n	8003bae <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003b8c:	6a3b      	ldr	r3, [r7, #32]
 8003b8e:	b29a      	uxth	r2, r3
 8003b90:	f107 0310 	add.w	r3, r7, #16
 8003b94:	9301      	str	r3, [sp, #4]
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	9300      	str	r3, [sp, #0]
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b9e:	68f8      	ldr	r0, [r7, #12]
 8003ba0:	f001 f99e 	bl	8004ee0 <xTaskCreate>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d001      	beq.n	8003bae <osThreadNew+0x11a>
            hTask = NULL;
 8003baa:	2300      	movs	r3, #0
 8003bac:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003bae:	693b      	ldr	r3, [r7, #16]
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3728      	adds	r7, #40	@ 0x28
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003bb8:	b480      	push	{r7}
 8003bba:	b085      	sub	sp, #20
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4a07      	ldr	r2, [pc, #28]	@ (8003be4 <vApplicationGetIdleTaskMemory+0x2c>)
 8003bc8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	4a06      	ldr	r2, [pc, #24]	@ (8003be8 <vApplicationGetIdleTaskMemory+0x30>)
 8003bce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2280      	movs	r2, #128	@ 0x80
 8003bd4:	601a      	str	r2, [r3, #0]
}
 8003bd6:	bf00      	nop
 8003bd8:	3714      	adds	r7, #20
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	200001bc 	.word	0x200001bc
 8003be8:	20000264 	.word	0x20000264

08003bec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003bec:	b480      	push	{r7}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	4a07      	ldr	r2, [pc, #28]	@ (8003c18 <vApplicationGetTimerTaskMemory+0x2c>)
 8003bfc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	4a06      	ldr	r2, [pc, #24]	@ (8003c1c <vApplicationGetTimerTaskMemory+0x30>)
 8003c02:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c0a:	601a      	str	r2, [r3, #0]
}
 8003c0c:	bf00      	nop
 8003c0e:	3714      	adds	r7, #20
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr
 8003c18:	20000464 	.word	0x20000464
 8003c1c:	2000050c 	.word	0x2000050c

08003c20 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003c20:	b480      	push	{r7}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f103 0208 	add.w	r2, r3, #8
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f04f 32ff 	mov.w	r2, #4294967295
 8003c38:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f103 0208 	add.w	r2, r3, #8
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f103 0208 	add.w	r2, r3, #8
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003c54:	bf00      	nop
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr

08003c60 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003c6e:	bf00      	nop
 8003c70:	370c      	adds	r7, #12
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr

08003c7a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003c7a:	b480      	push	{r7}
 8003c7c:	b085      	sub	sp, #20
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	6078      	str	r0, [r7, #4]
 8003c82:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	68fa      	ldr	r2, [r7, #12]
 8003c8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	689a      	ldr	r2, [r3, #8]
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	683a      	ldr	r2, [r7, #0]
 8003c9e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	683a      	ldr	r2, [r7, #0]
 8003ca4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	1c5a      	adds	r2, r3, #1
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	601a      	str	r2, [r3, #0]
}
 8003cb6:	bf00      	nop
 8003cb8:	3714      	adds	r7, #20
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr

08003cc2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003cc2:	b480      	push	{r7}
 8003cc4:	b085      	sub	sp, #20
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
 8003cca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd8:	d103      	bne.n	8003ce2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	691b      	ldr	r3, [r3, #16]
 8003cde:	60fb      	str	r3, [r7, #12]
 8003ce0:	e00c      	b.n	8003cfc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	3308      	adds	r3, #8
 8003ce6:	60fb      	str	r3, [r7, #12]
 8003ce8:	e002      	b.n	8003cf0 <vListInsert+0x2e>
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	60fb      	str	r3, [r7, #12]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	68ba      	ldr	r2, [r7, #8]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d2f6      	bcs.n	8003cea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	685a      	ldr	r2, [r3, #4]
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	683a      	ldr	r2, [r7, #0]
 8003d0a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	68fa      	ldr	r2, [r7, #12]
 8003d10:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	683a      	ldr	r2, [r7, #0]
 8003d16:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	1c5a      	adds	r2, r3, #1
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	601a      	str	r2, [r3, #0]
}
 8003d28:	bf00      	nop
 8003d2a:	3714      	adds	r7, #20
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr

08003d34 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003d34:	b480      	push	{r7}
 8003d36:	b085      	sub	sp, #20
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	6892      	ldr	r2, [r2, #8]
 8003d4a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	6852      	ldr	r2, [r2, #4]
 8003d54:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d103      	bne.n	8003d68 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	689a      	ldr	r2, [r3, #8]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	1e5a      	subs	r2, r3, #1
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3714      	adds	r7, #20
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr

08003d88 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d10b      	bne.n	8003db4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003da0:	f383 8811 	msr	BASEPRI, r3
 8003da4:	f3bf 8f6f 	isb	sy
 8003da8:	f3bf 8f4f 	dsb	sy
 8003dac:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003dae:	bf00      	nop
 8003db0:	bf00      	nop
 8003db2:	e7fd      	b.n	8003db0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003db4:	f002 fe00 	bl	80069b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dc0:	68f9      	ldr	r1, [r7, #12]
 8003dc2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003dc4:	fb01 f303 	mul.w	r3, r1, r3
 8003dc8:	441a      	add	r2, r3
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003de4:	3b01      	subs	r3, #1
 8003de6:	68f9      	ldr	r1, [r7, #12]
 8003de8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003dea:	fb01 f303 	mul.w	r3, r1, r3
 8003dee:	441a      	add	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	22ff      	movs	r2, #255	@ 0xff
 8003df8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	22ff      	movs	r2, #255	@ 0xff
 8003e00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d114      	bne.n	8003e34 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	691b      	ldr	r3, [r3, #16]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d01a      	beq.n	8003e48 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	3310      	adds	r3, #16
 8003e16:	4618      	mov	r0, r3
 8003e18:	f001 fc5e 	bl	80056d8 <xTaskRemoveFromEventList>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d012      	beq.n	8003e48 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003e22:	4b0d      	ldr	r3, [pc, #52]	@ (8003e58 <xQueueGenericReset+0xd0>)
 8003e24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e28:	601a      	str	r2, [r3, #0]
 8003e2a:	f3bf 8f4f 	dsb	sy
 8003e2e:	f3bf 8f6f 	isb	sy
 8003e32:	e009      	b.n	8003e48 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	3310      	adds	r3, #16
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f7ff fef1 	bl	8003c20 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	3324      	adds	r3, #36	@ 0x24
 8003e42:	4618      	mov	r0, r3
 8003e44:	f7ff feec 	bl	8003c20 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003e48:	f002 fde8 	bl	8006a1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003e4c:	2301      	movs	r3, #1
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3710      	adds	r7, #16
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	e000ed04 	.word	0xe000ed04

08003e5c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b08e      	sub	sp, #56	@ 0x38
 8003e60:	af02      	add	r7, sp, #8
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	60b9      	str	r1, [r7, #8]
 8003e66:	607a      	str	r2, [r7, #4]
 8003e68:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d10b      	bne.n	8003e88 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e74:	f383 8811 	msr	BASEPRI, r3
 8003e78:	f3bf 8f6f 	isb	sy
 8003e7c:	f3bf 8f4f 	dsb	sy
 8003e80:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003e82:	bf00      	nop
 8003e84:	bf00      	nop
 8003e86:	e7fd      	b.n	8003e84 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d10b      	bne.n	8003ea6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e92:	f383 8811 	msr	BASEPRI, r3
 8003e96:	f3bf 8f6f 	isb	sy
 8003e9a:	f3bf 8f4f 	dsb	sy
 8003e9e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003ea0:	bf00      	nop
 8003ea2:	bf00      	nop
 8003ea4:	e7fd      	b.n	8003ea2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d002      	beq.n	8003eb2 <xQueueGenericCreateStatic+0x56>
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d001      	beq.n	8003eb6 <xQueueGenericCreateStatic+0x5a>
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e000      	b.n	8003eb8 <xQueueGenericCreateStatic+0x5c>
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d10b      	bne.n	8003ed4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ec0:	f383 8811 	msr	BASEPRI, r3
 8003ec4:	f3bf 8f6f 	isb	sy
 8003ec8:	f3bf 8f4f 	dsb	sy
 8003ecc:	623b      	str	r3, [r7, #32]
}
 8003ece:	bf00      	nop
 8003ed0:	bf00      	nop
 8003ed2:	e7fd      	b.n	8003ed0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d102      	bne.n	8003ee0 <xQueueGenericCreateStatic+0x84>
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d101      	bne.n	8003ee4 <xQueueGenericCreateStatic+0x88>
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e000      	b.n	8003ee6 <xQueueGenericCreateStatic+0x8a>
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d10b      	bne.n	8003f02 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eee:	f383 8811 	msr	BASEPRI, r3
 8003ef2:	f3bf 8f6f 	isb	sy
 8003ef6:	f3bf 8f4f 	dsb	sy
 8003efa:	61fb      	str	r3, [r7, #28]
}
 8003efc:	bf00      	nop
 8003efe:	bf00      	nop
 8003f00:	e7fd      	b.n	8003efe <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003f02:	2350      	movs	r3, #80	@ 0x50
 8003f04:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	2b50      	cmp	r3, #80	@ 0x50
 8003f0a:	d00b      	beq.n	8003f24 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003f0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f10:	f383 8811 	msr	BASEPRI, r3
 8003f14:	f3bf 8f6f 	isb	sy
 8003f18:	f3bf 8f4f 	dsb	sy
 8003f1c:	61bb      	str	r3, [r7, #24]
}
 8003f1e:	bf00      	nop
 8003f20:	bf00      	nop
 8003f22:	e7fd      	b.n	8003f20 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003f24:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d00d      	beq.n	8003f4c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003f38:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f3e:	9300      	str	r3, [sp, #0]
 8003f40:	4613      	mov	r3, r2
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	68b9      	ldr	r1, [r7, #8]
 8003f46:	68f8      	ldr	r0, [r7, #12]
 8003f48:	f000 f805 	bl	8003f56 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3730      	adds	r7, #48	@ 0x30
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}

08003f56 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003f56:	b580      	push	{r7, lr}
 8003f58:	b084      	sub	sp, #16
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	60f8      	str	r0, [r7, #12]
 8003f5e:	60b9      	str	r1, [r7, #8]
 8003f60:	607a      	str	r2, [r7, #4]
 8003f62:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d103      	bne.n	8003f72 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003f6a:	69bb      	ldr	r3, [r7, #24]
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	601a      	str	r2, [r3, #0]
 8003f70:	e002      	b.n	8003f78 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	68fa      	ldr	r2, [r7, #12]
 8003f7c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	68ba      	ldr	r2, [r7, #8]
 8003f82:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003f84:	2101      	movs	r1, #1
 8003f86:	69b8      	ldr	r0, [r7, #24]
 8003f88:	f7ff fefe 	bl	8003d88 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	78fa      	ldrb	r2, [r7, #3]
 8003f90:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003f94:	bf00      	nop
 8003f96:	3710      	adds	r7, #16
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}

08003f9c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b08e      	sub	sp, #56	@ 0x38
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	60f8      	str	r0, [r7, #12]
 8003fa4:	60b9      	str	r1, [r7, #8]
 8003fa6:	607a      	str	r2, [r7, #4]
 8003fa8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003faa:	2300      	movs	r3, #0
 8003fac:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d10b      	bne.n	8003fd0 <xQueueGenericSend+0x34>
	__asm volatile
 8003fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fbc:	f383 8811 	msr	BASEPRI, r3
 8003fc0:	f3bf 8f6f 	isb	sy
 8003fc4:	f3bf 8f4f 	dsb	sy
 8003fc8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003fca:	bf00      	nop
 8003fcc:	bf00      	nop
 8003fce:	e7fd      	b.n	8003fcc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d103      	bne.n	8003fde <xQueueGenericSend+0x42>
 8003fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <xQueueGenericSend+0x46>
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e000      	b.n	8003fe4 <xQueueGenericSend+0x48>
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d10b      	bne.n	8004000 <xQueueGenericSend+0x64>
	__asm volatile
 8003fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fec:	f383 8811 	msr	BASEPRI, r3
 8003ff0:	f3bf 8f6f 	isb	sy
 8003ff4:	f3bf 8f4f 	dsb	sy
 8003ff8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003ffa:	bf00      	nop
 8003ffc:	bf00      	nop
 8003ffe:	e7fd      	b.n	8003ffc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	2b02      	cmp	r3, #2
 8004004:	d103      	bne.n	800400e <xQueueGenericSend+0x72>
 8004006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004008:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800400a:	2b01      	cmp	r3, #1
 800400c:	d101      	bne.n	8004012 <xQueueGenericSend+0x76>
 800400e:	2301      	movs	r3, #1
 8004010:	e000      	b.n	8004014 <xQueueGenericSend+0x78>
 8004012:	2300      	movs	r3, #0
 8004014:	2b00      	cmp	r3, #0
 8004016:	d10b      	bne.n	8004030 <xQueueGenericSend+0x94>
	__asm volatile
 8004018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800401c:	f383 8811 	msr	BASEPRI, r3
 8004020:	f3bf 8f6f 	isb	sy
 8004024:	f3bf 8f4f 	dsb	sy
 8004028:	623b      	str	r3, [r7, #32]
}
 800402a:	bf00      	nop
 800402c:	bf00      	nop
 800402e:	e7fd      	b.n	800402c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004030:	f001 fd28 	bl	8005a84 <xTaskGetSchedulerState>
 8004034:	4603      	mov	r3, r0
 8004036:	2b00      	cmp	r3, #0
 8004038:	d102      	bne.n	8004040 <xQueueGenericSend+0xa4>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d101      	bne.n	8004044 <xQueueGenericSend+0xa8>
 8004040:	2301      	movs	r3, #1
 8004042:	e000      	b.n	8004046 <xQueueGenericSend+0xaa>
 8004044:	2300      	movs	r3, #0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10b      	bne.n	8004062 <xQueueGenericSend+0xc6>
	__asm volatile
 800404a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800404e:	f383 8811 	msr	BASEPRI, r3
 8004052:	f3bf 8f6f 	isb	sy
 8004056:	f3bf 8f4f 	dsb	sy
 800405a:	61fb      	str	r3, [r7, #28]
}
 800405c:	bf00      	nop
 800405e:	bf00      	nop
 8004060:	e7fd      	b.n	800405e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004062:	f002 fca9 	bl	80069b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004068:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800406a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800406c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800406e:	429a      	cmp	r2, r3
 8004070:	d302      	bcc.n	8004078 <xQueueGenericSend+0xdc>
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	2b02      	cmp	r3, #2
 8004076:	d129      	bne.n	80040cc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	68b9      	ldr	r1, [r7, #8]
 800407c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800407e:	f000 fa0f 	bl	80044a0 <prvCopyDataToQueue>
 8004082:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004088:	2b00      	cmp	r3, #0
 800408a:	d010      	beq.n	80040ae <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800408c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800408e:	3324      	adds	r3, #36	@ 0x24
 8004090:	4618      	mov	r0, r3
 8004092:	f001 fb21 	bl	80056d8 <xTaskRemoveFromEventList>
 8004096:	4603      	mov	r3, r0
 8004098:	2b00      	cmp	r3, #0
 800409a:	d013      	beq.n	80040c4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800409c:	4b3f      	ldr	r3, [pc, #252]	@ (800419c <xQueueGenericSend+0x200>)
 800409e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040a2:	601a      	str	r2, [r3, #0]
 80040a4:	f3bf 8f4f 	dsb	sy
 80040a8:	f3bf 8f6f 	isb	sy
 80040ac:	e00a      	b.n	80040c4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80040ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d007      	beq.n	80040c4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80040b4:	4b39      	ldr	r3, [pc, #228]	@ (800419c <xQueueGenericSend+0x200>)
 80040b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	f3bf 8f4f 	dsb	sy
 80040c0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80040c4:	f002 fcaa 	bl	8006a1c <vPortExitCritical>
				return pdPASS;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e063      	b.n	8004194 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d103      	bne.n	80040da <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80040d2:	f002 fca3 	bl	8006a1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80040d6:	2300      	movs	r3, #0
 80040d8:	e05c      	b.n	8004194 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80040da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d106      	bne.n	80040ee <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80040e0:	f107 0314 	add.w	r3, r7, #20
 80040e4:	4618      	mov	r0, r3
 80040e6:	f001 fb5b 	bl	80057a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80040ea:	2301      	movs	r3, #1
 80040ec:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80040ee:	f002 fc95 	bl	8006a1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80040f2:	f001 f8c3 	bl	800527c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80040f6:	f002 fc5f 	bl	80069b8 <vPortEnterCritical>
 80040fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004100:	b25b      	sxtb	r3, r3
 8004102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004106:	d103      	bne.n	8004110 <xQueueGenericSend+0x174>
 8004108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800410a:	2200      	movs	r2, #0
 800410c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004112:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004116:	b25b      	sxtb	r3, r3
 8004118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800411c:	d103      	bne.n	8004126 <xQueueGenericSend+0x18a>
 800411e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004120:	2200      	movs	r2, #0
 8004122:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004126:	f002 fc79 	bl	8006a1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800412a:	1d3a      	adds	r2, r7, #4
 800412c:	f107 0314 	add.w	r3, r7, #20
 8004130:	4611      	mov	r1, r2
 8004132:	4618      	mov	r0, r3
 8004134:	f001 fb4a 	bl	80057cc <xTaskCheckForTimeOut>
 8004138:	4603      	mov	r3, r0
 800413a:	2b00      	cmp	r3, #0
 800413c:	d124      	bne.n	8004188 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800413e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004140:	f000 faa6 	bl	8004690 <prvIsQueueFull>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d018      	beq.n	800417c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800414a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800414c:	3310      	adds	r3, #16
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	4611      	mov	r1, r2
 8004152:	4618      	mov	r0, r3
 8004154:	f001 fa6e 	bl	8005634 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004158:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800415a:	f000 fa31 	bl	80045c0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800415e:	f001 f89b 	bl	8005298 <xTaskResumeAll>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	f47f af7c 	bne.w	8004062 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800416a:	4b0c      	ldr	r3, [pc, #48]	@ (800419c <xQueueGenericSend+0x200>)
 800416c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004170:	601a      	str	r2, [r3, #0]
 8004172:	f3bf 8f4f 	dsb	sy
 8004176:	f3bf 8f6f 	isb	sy
 800417a:	e772      	b.n	8004062 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800417c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800417e:	f000 fa1f 	bl	80045c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004182:	f001 f889 	bl	8005298 <xTaskResumeAll>
 8004186:	e76c      	b.n	8004062 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004188:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800418a:	f000 fa19 	bl	80045c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800418e:	f001 f883 	bl	8005298 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004192:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004194:	4618      	mov	r0, r3
 8004196:	3738      	adds	r7, #56	@ 0x38
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	e000ed04 	.word	0xe000ed04

080041a0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b090      	sub	sp, #64	@ 0x40
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	607a      	str	r2, [r7, #4]
 80041ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80041b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d10b      	bne.n	80041d0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80041b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041bc:	f383 8811 	msr	BASEPRI, r3
 80041c0:	f3bf 8f6f 	isb	sy
 80041c4:	f3bf 8f4f 	dsb	sy
 80041c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80041ca:	bf00      	nop
 80041cc:	bf00      	nop
 80041ce:	e7fd      	b.n	80041cc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d103      	bne.n	80041de <xQueueGenericSendFromISR+0x3e>
 80041d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d101      	bne.n	80041e2 <xQueueGenericSendFromISR+0x42>
 80041de:	2301      	movs	r3, #1
 80041e0:	e000      	b.n	80041e4 <xQueueGenericSendFromISR+0x44>
 80041e2:	2300      	movs	r3, #0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d10b      	bne.n	8004200 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80041e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041ec:	f383 8811 	msr	BASEPRI, r3
 80041f0:	f3bf 8f6f 	isb	sy
 80041f4:	f3bf 8f4f 	dsb	sy
 80041f8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80041fa:	bf00      	nop
 80041fc:	bf00      	nop
 80041fe:	e7fd      	b.n	80041fc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	2b02      	cmp	r3, #2
 8004204:	d103      	bne.n	800420e <xQueueGenericSendFromISR+0x6e>
 8004206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800420a:	2b01      	cmp	r3, #1
 800420c:	d101      	bne.n	8004212 <xQueueGenericSendFromISR+0x72>
 800420e:	2301      	movs	r3, #1
 8004210:	e000      	b.n	8004214 <xQueueGenericSendFromISR+0x74>
 8004212:	2300      	movs	r3, #0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d10b      	bne.n	8004230 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800421c:	f383 8811 	msr	BASEPRI, r3
 8004220:	f3bf 8f6f 	isb	sy
 8004224:	f3bf 8f4f 	dsb	sy
 8004228:	623b      	str	r3, [r7, #32]
}
 800422a:	bf00      	nop
 800422c:	bf00      	nop
 800422e:	e7fd      	b.n	800422c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004230:	f002 fca2 	bl	8006b78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004234:	f3ef 8211 	mrs	r2, BASEPRI
 8004238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800423c:	f383 8811 	msr	BASEPRI, r3
 8004240:	f3bf 8f6f 	isb	sy
 8004244:	f3bf 8f4f 	dsb	sy
 8004248:	61fa      	str	r2, [r7, #28]
 800424a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800424c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800424e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004252:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004258:	429a      	cmp	r2, r3
 800425a:	d302      	bcc.n	8004262 <xQueueGenericSendFromISR+0xc2>
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	2b02      	cmp	r3, #2
 8004260:	d12f      	bne.n	80042c2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004264:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004268:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800426c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800426e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004270:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004272:	683a      	ldr	r2, [r7, #0]
 8004274:	68b9      	ldr	r1, [r7, #8]
 8004276:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004278:	f000 f912 	bl	80044a0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800427c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004284:	d112      	bne.n	80042ac <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800428a:	2b00      	cmp	r3, #0
 800428c:	d016      	beq.n	80042bc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800428e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004290:	3324      	adds	r3, #36	@ 0x24
 8004292:	4618      	mov	r0, r3
 8004294:	f001 fa20 	bl	80056d8 <xTaskRemoveFromEventList>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d00e      	beq.n	80042bc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00b      	beq.n	80042bc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	601a      	str	r2, [r3, #0]
 80042aa:	e007      	b.n	80042bc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80042ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80042b0:	3301      	adds	r3, #1
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	b25a      	sxtb	r2, r3
 80042b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80042bc:	2301      	movs	r3, #1
 80042be:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80042c0:	e001      	b.n	80042c6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80042c2:	2300      	movs	r3, #0
 80042c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042c8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80042d0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80042d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3740      	adds	r7, #64	@ 0x40
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b08c      	sub	sp, #48	@ 0x30
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	60b9      	str	r1, [r7, #8]
 80042e6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80042e8:	2300      	movs	r3, #0
 80042ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80042f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d10b      	bne.n	800430e <xQueueReceive+0x32>
	__asm volatile
 80042f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042fa:	f383 8811 	msr	BASEPRI, r3
 80042fe:	f3bf 8f6f 	isb	sy
 8004302:	f3bf 8f4f 	dsb	sy
 8004306:	623b      	str	r3, [r7, #32]
}
 8004308:	bf00      	nop
 800430a:	bf00      	nop
 800430c:	e7fd      	b.n	800430a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d103      	bne.n	800431c <xQueueReceive+0x40>
 8004314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004318:	2b00      	cmp	r3, #0
 800431a:	d101      	bne.n	8004320 <xQueueReceive+0x44>
 800431c:	2301      	movs	r3, #1
 800431e:	e000      	b.n	8004322 <xQueueReceive+0x46>
 8004320:	2300      	movs	r3, #0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d10b      	bne.n	800433e <xQueueReceive+0x62>
	__asm volatile
 8004326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800432a:	f383 8811 	msr	BASEPRI, r3
 800432e:	f3bf 8f6f 	isb	sy
 8004332:	f3bf 8f4f 	dsb	sy
 8004336:	61fb      	str	r3, [r7, #28]
}
 8004338:	bf00      	nop
 800433a:	bf00      	nop
 800433c:	e7fd      	b.n	800433a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800433e:	f001 fba1 	bl	8005a84 <xTaskGetSchedulerState>
 8004342:	4603      	mov	r3, r0
 8004344:	2b00      	cmp	r3, #0
 8004346:	d102      	bne.n	800434e <xQueueReceive+0x72>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d101      	bne.n	8004352 <xQueueReceive+0x76>
 800434e:	2301      	movs	r3, #1
 8004350:	e000      	b.n	8004354 <xQueueReceive+0x78>
 8004352:	2300      	movs	r3, #0
 8004354:	2b00      	cmp	r3, #0
 8004356:	d10b      	bne.n	8004370 <xQueueReceive+0x94>
	__asm volatile
 8004358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800435c:	f383 8811 	msr	BASEPRI, r3
 8004360:	f3bf 8f6f 	isb	sy
 8004364:	f3bf 8f4f 	dsb	sy
 8004368:	61bb      	str	r3, [r7, #24]
}
 800436a:	bf00      	nop
 800436c:	bf00      	nop
 800436e:	e7fd      	b.n	800436c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004370:	f002 fb22 	bl	80069b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004378:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800437a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437c:	2b00      	cmp	r3, #0
 800437e:	d01f      	beq.n	80043c0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004380:	68b9      	ldr	r1, [r7, #8]
 8004382:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004384:	f000 f8f6 	bl	8004574 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438a:	1e5a      	subs	r2, r3, #1
 800438c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800438e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004392:	691b      	ldr	r3, [r3, #16]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d00f      	beq.n	80043b8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800439a:	3310      	adds	r3, #16
 800439c:	4618      	mov	r0, r3
 800439e:	f001 f99b 	bl	80056d8 <xTaskRemoveFromEventList>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d007      	beq.n	80043b8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80043a8:	4b3c      	ldr	r3, [pc, #240]	@ (800449c <xQueueReceive+0x1c0>)
 80043aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043ae:	601a      	str	r2, [r3, #0]
 80043b0:	f3bf 8f4f 	dsb	sy
 80043b4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80043b8:	f002 fb30 	bl	8006a1c <vPortExitCritical>
				return pdPASS;
 80043bc:	2301      	movs	r3, #1
 80043be:	e069      	b.n	8004494 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d103      	bne.n	80043ce <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80043c6:	f002 fb29 	bl	8006a1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80043ca:	2300      	movs	r3, #0
 80043cc:	e062      	b.n	8004494 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80043ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d106      	bne.n	80043e2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80043d4:	f107 0310 	add.w	r3, r7, #16
 80043d8:	4618      	mov	r0, r3
 80043da:	f001 f9e1 	bl	80057a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80043de:	2301      	movs	r3, #1
 80043e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80043e2:	f002 fb1b 	bl	8006a1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80043e6:	f000 ff49 	bl	800527c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80043ea:	f002 fae5 	bl	80069b8 <vPortEnterCritical>
 80043ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80043f4:	b25b      	sxtb	r3, r3
 80043f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043fa:	d103      	bne.n	8004404 <xQueueReceive+0x128>
 80043fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004406:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800440a:	b25b      	sxtb	r3, r3
 800440c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004410:	d103      	bne.n	800441a <xQueueReceive+0x13e>
 8004412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004414:	2200      	movs	r2, #0
 8004416:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800441a:	f002 faff 	bl	8006a1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800441e:	1d3a      	adds	r2, r7, #4
 8004420:	f107 0310 	add.w	r3, r7, #16
 8004424:	4611      	mov	r1, r2
 8004426:	4618      	mov	r0, r3
 8004428:	f001 f9d0 	bl	80057cc <xTaskCheckForTimeOut>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d123      	bne.n	800447a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004432:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004434:	f000 f916 	bl	8004664 <prvIsQueueEmpty>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d017      	beq.n	800446e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800443e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004440:	3324      	adds	r3, #36	@ 0x24
 8004442:	687a      	ldr	r2, [r7, #4]
 8004444:	4611      	mov	r1, r2
 8004446:	4618      	mov	r0, r3
 8004448:	f001 f8f4 	bl	8005634 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800444c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800444e:	f000 f8b7 	bl	80045c0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004452:	f000 ff21 	bl	8005298 <xTaskResumeAll>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d189      	bne.n	8004370 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800445c:	4b0f      	ldr	r3, [pc, #60]	@ (800449c <xQueueReceive+0x1c0>)
 800445e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004462:	601a      	str	r2, [r3, #0]
 8004464:	f3bf 8f4f 	dsb	sy
 8004468:	f3bf 8f6f 	isb	sy
 800446c:	e780      	b.n	8004370 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800446e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004470:	f000 f8a6 	bl	80045c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004474:	f000 ff10 	bl	8005298 <xTaskResumeAll>
 8004478:	e77a      	b.n	8004370 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800447a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800447c:	f000 f8a0 	bl	80045c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004480:	f000 ff0a 	bl	8005298 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004484:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004486:	f000 f8ed 	bl	8004664 <prvIsQueueEmpty>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	f43f af6f 	beq.w	8004370 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004492:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004494:	4618      	mov	r0, r3
 8004496:	3730      	adds	r7, #48	@ 0x30
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}
 800449c:	e000ed04 	.word	0xe000ed04

080044a0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b086      	sub	sp, #24
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	60f8      	str	r0, [r7, #12]
 80044a8:	60b9      	str	r1, [r7, #8]
 80044aa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80044ac:	2300      	movs	r3, #0
 80044ae:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d10d      	bne.n	80044da <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d14d      	bne.n	8004562 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	4618      	mov	r0, r3
 80044cc:	f001 faf8 	bl	8005ac0 <xTaskPriorityDisinherit>
 80044d0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	609a      	str	r2, [r3, #8]
 80044d8:	e043      	b.n	8004562 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d119      	bne.n	8004514 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6858      	ldr	r0, [r3, #4]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e8:	461a      	mov	r2, r3
 80044ea:	68b9      	ldr	r1, [r7, #8]
 80044ec:	f002 ff65 	bl	80073ba <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	685a      	ldr	r2, [r3, #4]
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f8:	441a      	add	r2, r3
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	685a      	ldr	r2, [r3, #4]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	429a      	cmp	r2, r3
 8004508:	d32b      	bcc.n	8004562 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	605a      	str	r2, [r3, #4]
 8004512:	e026      	b.n	8004562 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	68d8      	ldr	r0, [r3, #12]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451c:	461a      	mov	r2, r3
 800451e:	68b9      	ldr	r1, [r7, #8]
 8004520:	f002 ff4b 	bl	80073ba <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	68da      	ldr	r2, [r3, #12]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452c:	425b      	negs	r3, r3
 800452e:	441a      	add	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	68da      	ldr	r2, [r3, #12]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	429a      	cmp	r2, r3
 800453e:	d207      	bcs.n	8004550 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	689a      	ldr	r2, [r3, #8]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004548:	425b      	negs	r3, r3
 800454a:	441a      	add	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2b02      	cmp	r3, #2
 8004554:	d105      	bne.n	8004562 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d002      	beq.n	8004562 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	3b01      	subs	r3, #1
 8004560:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	1c5a      	adds	r2, r3, #1
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800456a:	697b      	ldr	r3, [r7, #20]
}
 800456c:	4618      	mov	r0, r3
 800456e:	3718      	adds	r7, #24
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}

08004574 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004582:	2b00      	cmp	r3, #0
 8004584:	d018      	beq.n	80045b8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	68da      	ldr	r2, [r3, #12]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458e:	441a      	add	r2, r3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	68da      	ldr	r2, [r3, #12]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	429a      	cmp	r2, r3
 800459e:	d303      	bcc.n	80045a8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	68d9      	ldr	r1, [r3, #12]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b0:	461a      	mov	r2, r3
 80045b2:	6838      	ldr	r0, [r7, #0]
 80045b4:	f002 ff01 	bl	80073ba <memcpy>
	}
}
 80045b8:	bf00      	nop
 80045ba:	3708      	adds	r7, #8
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}

080045c0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80045c8:	f002 f9f6 	bl	80069b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80045d2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80045d4:	e011      	b.n	80045fa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d012      	beq.n	8004604 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	3324      	adds	r3, #36	@ 0x24
 80045e2:	4618      	mov	r0, r3
 80045e4:	f001 f878 	bl	80056d8 <xTaskRemoveFromEventList>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80045ee:	f001 f951 	bl	8005894 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80045f2:	7bfb      	ldrb	r3, [r7, #15]
 80045f4:	3b01      	subs	r3, #1
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80045fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	dce9      	bgt.n	80045d6 <prvUnlockQueue+0x16>
 8004602:	e000      	b.n	8004606 <prvUnlockQueue+0x46>
					break;
 8004604:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	22ff      	movs	r2, #255	@ 0xff
 800460a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800460e:	f002 fa05 	bl	8006a1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004612:	f002 f9d1 	bl	80069b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800461c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800461e:	e011      	b.n	8004644 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d012      	beq.n	800464e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	3310      	adds	r3, #16
 800462c:	4618      	mov	r0, r3
 800462e:	f001 f853 	bl	80056d8 <xTaskRemoveFromEventList>
 8004632:	4603      	mov	r3, r0
 8004634:	2b00      	cmp	r3, #0
 8004636:	d001      	beq.n	800463c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004638:	f001 f92c 	bl	8005894 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800463c:	7bbb      	ldrb	r3, [r7, #14]
 800463e:	3b01      	subs	r3, #1
 8004640:	b2db      	uxtb	r3, r3
 8004642:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004644:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004648:	2b00      	cmp	r3, #0
 800464a:	dce9      	bgt.n	8004620 <prvUnlockQueue+0x60>
 800464c:	e000      	b.n	8004650 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800464e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	22ff      	movs	r2, #255	@ 0xff
 8004654:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004658:	f002 f9e0 	bl	8006a1c <vPortExitCritical>
}
 800465c:	bf00      	nop
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800466c:	f002 f9a4 	bl	80069b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004674:	2b00      	cmp	r3, #0
 8004676:	d102      	bne.n	800467e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004678:	2301      	movs	r3, #1
 800467a:	60fb      	str	r3, [r7, #12]
 800467c:	e001      	b.n	8004682 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800467e:	2300      	movs	r3, #0
 8004680:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004682:	f002 f9cb 	bl	8006a1c <vPortExitCritical>

	return xReturn;
 8004686:	68fb      	ldr	r3, [r7, #12]
}
 8004688:	4618      	mov	r0, r3
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004698:	f002 f98e 	bl	80069b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d102      	bne.n	80046ae <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80046a8:	2301      	movs	r3, #1
 80046aa:	60fb      	str	r3, [r7, #12]
 80046ac:	e001      	b.n	80046b2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80046ae:	2300      	movs	r3, #0
 80046b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80046b2:	f002 f9b3 	bl	8006a1c <vPortExitCritical>

	return xReturn;
 80046b6:	68fb      	ldr	r3, [r7, #12]
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3710      	adds	r7, #16
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}

080046c0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80046c0:	b480      	push	{r7}
 80046c2:	b085      	sub	sp, #20
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80046ca:	2300      	movs	r3, #0
 80046cc:	60fb      	str	r3, [r7, #12]
 80046ce:	e014      	b.n	80046fa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80046d0:	4a0f      	ldr	r2, [pc, #60]	@ (8004710 <vQueueAddToRegistry+0x50>)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d10b      	bne.n	80046f4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80046dc:	490c      	ldr	r1, [pc, #48]	@ (8004710 <vQueueAddToRegistry+0x50>)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	683a      	ldr	r2, [r7, #0]
 80046e2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80046e6:	4a0a      	ldr	r2, [pc, #40]	@ (8004710 <vQueueAddToRegistry+0x50>)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	00db      	lsls	r3, r3, #3
 80046ec:	4413      	add	r3, r2
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80046f2:	e006      	b.n	8004702 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	3301      	adds	r3, #1
 80046f8:	60fb      	str	r3, [r7, #12]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2b07      	cmp	r3, #7
 80046fe:	d9e7      	bls.n	80046d0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004700:	bf00      	nop
 8004702:	bf00      	nop
 8004704:	3714      	adds	r7, #20
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	2000090c 	.word	0x2000090c

08004714 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004724:	f002 f948 	bl	80069b8 <vPortEnterCritical>
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800472e:	b25b      	sxtb	r3, r3
 8004730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004734:	d103      	bne.n	800473e <vQueueWaitForMessageRestricted+0x2a>
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	2200      	movs	r2, #0
 800473a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004744:	b25b      	sxtb	r3, r3
 8004746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800474a:	d103      	bne.n	8004754 <vQueueWaitForMessageRestricted+0x40>
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	2200      	movs	r2, #0
 8004750:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004754:	f002 f962 	bl	8006a1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800475c:	2b00      	cmp	r3, #0
 800475e:	d106      	bne.n	800476e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	3324      	adds	r3, #36	@ 0x24
 8004764:	687a      	ldr	r2, [r7, #4]
 8004766:	68b9      	ldr	r1, [r7, #8]
 8004768:	4618      	mov	r0, r3
 800476a:	f000 ff89 	bl	8005680 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800476e:	6978      	ldr	r0, [r7, #20]
 8004770:	f7ff ff26 	bl	80045c0 <prvUnlockQueue>
	}
 8004774:	bf00      	nop
 8004776:	3718      	adds	r7, #24
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}

0800477c <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 800477c:	b580      	push	{r7, lr}
 800477e:	b08c      	sub	sp, #48	@ 0x30
 8004780:	af02      	add	r7, sp, #8
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		if( xIsMessageBuffer == pdTRUE )
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2b01      	cmp	r3, #1
 800478c:	d111      	bne.n	80047b2 <xStreamBufferGenericCreate+0x36>
		{
			/* Is a message buffer but not statically allocated. */
			ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 800478e:	2301      	movs	r3, #1
 8004790:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2b04      	cmp	r3, #4
 8004798:	d81d      	bhi.n	80047d6 <xStreamBufferGenericCreate+0x5a>
	__asm volatile
 800479a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800479e:	f383 8811 	msr	BASEPRI, r3
 80047a2:	f3bf 8f6f 	isb	sy
 80047a6:	f3bf 8f4f 	dsb	sy
 80047aa:	61fb      	str	r3, [r7, #28]
}
 80047ac:	bf00      	nop
 80047ae:	bf00      	nop
 80047b0:	e7fd      	b.n	80047ae <xStreamBufferGenericCreate+0x32>
		}
		else
		{
			/* Not a message buffer and not statically allocated. */
			ucFlags = 0;
 80047b2:	2300      	movs	r3, #0
 80047b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			configASSERT( xBufferSizeBytes > 0 );
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d10b      	bne.n	80047d6 <xStreamBufferGenericCreate+0x5a>
	__asm volatile
 80047be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c2:	f383 8811 	msr	BASEPRI, r3
 80047c6:	f3bf 8f6f 	isb	sy
 80047ca:	f3bf 8f4f 	dsb	sy
 80047ce:	61bb      	str	r3, [r7, #24]
}
 80047d0:	bf00      	nop
 80047d2:	bf00      	nop
 80047d4:	e7fd      	b.n	80047d2 <xStreamBufferGenericCreate+0x56>
		}
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 80047d6:	68ba      	ldr	r2, [r7, #8]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	429a      	cmp	r2, r3
 80047dc:	d90b      	bls.n	80047f6 <xStreamBufferGenericCreate+0x7a>
	__asm volatile
 80047de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047e2:	f383 8811 	msr	BASEPRI, r3
 80047e6:	f3bf 8f6f 	isb	sy
 80047ea:	f3bf 8f4f 	dsb	sy
 80047ee:	617b      	str	r3, [r7, #20]
}
 80047f0:	bf00      	nop
 80047f2:	bf00      	nop
 80047f4:	e7fd      	b.n	80047f2 <xStreamBufferGenericCreate+0x76>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d101      	bne.n	8004800 <xStreamBufferGenericCreate+0x84>
		{
			xTriggerLevelBytes = ( size_t ) 1;
 80047fc:	2301      	movs	r3, #1
 80047fe:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	3301      	adds	r3, #1
 8004804:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	3324      	adds	r3, #36	@ 0x24
 800480a:	4618      	mov	r0, r3
 800480c:	f002 f9f6 	bl	8006bfc <pvPortMalloc>
 8004810:	6238      	str	r0, [r7, #32]

		if( pucAllocatedMemory != NULL )
 8004812:	6a3b      	ldr	r3, [r7, #32]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d00a      	beq.n	800482e <xStreamBufferGenericCreate+0xb2>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 8004818:	6a3b      	ldr	r3, [r7, #32]
 800481a:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800481e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004822:	9300      	str	r3, [sp, #0]
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	6a38      	ldr	r0, [r7, #32]
 800482a:	f000 fac5 	bl	8004db8 <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 800482e:	6a3b      	ldr	r3, [r7, #32]
	}
 8004830:	4618      	mov	r0, r3
 8004832:	3728      	adds	r7, #40	@ 0x28
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 8004838:	b480      	push	{r7}
 800483a:	b087      	sub	sp, #28
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10b      	bne.n	8004862 <xStreamBufferSpacesAvailable+0x2a>
	__asm volatile
 800484a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800484e:	f383 8811 	msr	BASEPRI, r3
 8004852:	f3bf 8f6f 	isb	sy
 8004856:	f3bf 8f4f 	dsb	sy
 800485a:	60fb      	str	r3, [r7, #12]
}
 800485c:	bf00      	nop
 800485e:	bf00      	nop
 8004860:	e7fd      	b.n	800485e <xStreamBufferSpacesAvailable+0x26>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	689a      	ldr	r2, [r3, #8]
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4413      	add	r3, r2
 800486c:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	3b01      	subs	r3, #1
 800487c:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	697a      	ldr	r2, [r7, #20]
 8004884:	429a      	cmp	r2, r3
 8004886:	d304      	bcc.n	8004892 <xStreamBufferSpacesAvailable+0x5a>
	{
		xSpace -= pxStreamBuffer->xLength;
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	697a      	ldr	r2, [r7, #20]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 8004892:	697b      	ldr	r3, [r7, #20]
}
 8004894:	4618      	mov	r0, r3
 8004896:	371c      	adds	r7, #28
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <xStreamBufferSendFromISR>:

size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
								 const void *pvTxData,
								 size_t xDataLengthBytes,
								 BaseType_t * const pxHigherPriorityTaskWoken )
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b090      	sub	sp, #64	@ 0x40
 80048a4:	af02      	add	r7, sp, #8
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
 80048ac:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	633b      	str	r3, [r7, #48]	@ 0x30
size_t xReturn, xSpace;
size_t xRequiredSpace = xDataLengthBytes;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	637b      	str	r3, [r7, #52]	@ 0x34

	configASSERT( pvTxData );
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d10b      	bne.n	80048d4 <xStreamBufferSendFromISR+0x34>
	__asm volatile
 80048bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048c0:	f383 8811 	msr	BASEPRI, r3
 80048c4:	f3bf 8f6f 	isb	sy
 80048c8:	f3bf 8f4f 	dsb	sy
 80048cc:	623b      	str	r3, [r7, #32]
}
 80048ce:	bf00      	nop
 80048d0:	bf00      	nop
 80048d2:	e7fd      	b.n	80048d0 <xStreamBufferSendFromISR+0x30>
	configASSERT( pxStreamBuffer );
 80048d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d10b      	bne.n	80048f2 <xStreamBufferSendFromISR+0x52>
	__asm volatile
 80048da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048de:	f383 8811 	msr	BASEPRI, r3
 80048e2:	f3bf 8f6f 	isb	sy
 80048e6:	f3bf 8f4f 	dsb	sy
 80048ea:	61fb      	str	r3, [r7, #28]
}
 80048ec:	bf00      	nop
 80048ee:	bf00      	nop
 80048f0:	e7fd      	b.n	80048ee <xStreamBufferSendFromISR+0x4e>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 80048f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048f4:	7f1b      	ldrb	r3, [r3, #28]
 80048f6:	f003 0301 	and.w	r3, r3, #1
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d002      	beq.n	8004904 <xStreamBufferSendFromISR+0x64>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 80048fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004900:	3304      	adds	r3, #4
 8004902:	637b      	str	r3, [r7, #52]	@ 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8004904:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004906:	f7ff ff97 	bl	8004838 <xStreamBufferSpacesAvailable>
 800490a:	62f8      	str	r0, [r7, #44]	@ 0x2c
	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 800490c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800490e:	9300      	str	r3, [sp, #0]
 8004910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	68b9      	ldr	r1, [r7, #8]
 8004916:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004918:	f000 f835 	bl	8004986 <prvWriteMessageToBuffer>
 800491c:	62b8      	str	r0, [r7, #40]	@ 0x28

	if( xReturn > ( size_t ) 0 )
 800491e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004920:	2b00      	cmp	r3, #0
 8004922:	d02b      	beq.n	800497c <xStreamBufferSendFromISR+0xdc>
	{
		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 8004924:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004926:	f000 fa27 	bl	8004d78 <prvBytesInBuffer>
 800492a:	4602      	mov	r2, r0
 800492c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	429a      	cmp	r2, r3
 8004932:	d323      	bcc.n	800497c <xStreamBufferSendFromISR+0xdc>
	__asm volatile
 8004934:	f3ef 8211 	mrs	r2, BASEPRI
 8004938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800493c:	f383 8811 	msr	BASEPRI, r3
 8004940:	f3bf 8f6f 	isb	sy
 8004944:	f3bf 8f4f 	dsb	sy
 8004948:	61ba      	str	r2, [r7, #24]
 800494a:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800494c:	69bb      	ldr	r3, [r7, #24]
		{
			sbSEND_COMPLETE_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
 800494e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d00b      	beq.n	8004970 <xStreamBufferSendFromISR+0xd0>
 8004958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800495a:	6918      	ldr	r0, [r3, #16]
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	9300      	str	r3, [sp, #0]
 8004960:	2300      	movs	r3, #0
 8004962:	2200      	movs	r2, #0
 8004964:	2100      	movs	r1, #0
 8004966:	f001 fa3d 	bl	8005de4 <xTaskGenericNotifyFromISR>
 800496a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800496c:	2200      	movs	r2, #0
 800496e:	611a      	str	r2, [r3, #16]
 8004970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004972:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	f383 8811 	msr	BASEPRI, r3
}
 800497a:	bf00      	nop
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_SEND_FROM_ISR( xStreamBuffer, xReturn );

	return xReturn;
 800497c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800497e:	4618      	mov	r0, r3
 8004980:	3738      	adds	r7, #56	@ 0x38
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}

08004986 <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 8004986:	b580      	push	{r7, lr}
 8004988:	b086      	sub	sp, #24
 800498a:	af00      	add	r7, sp, #0
 800498c:	60f8      	str	r0, [r7, #12]
 800498e:	60b9      	str	r1, [r7, #8]
 8004990:	607a      	str	r2, [r7, #4]
 8004992:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d102      	bne.n	80049a0 <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 800499a:	2300      	movs	r3, #0
 800499c:	617b      	str	r3, [r7, #20]
 800499e:	e01d      	b.n	80049dc <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	7f1b      	ldrb	r3, [r3, #28]
 80049a4:	f003 0301 	and.w	r3, r3, #1
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d108      	bne.n	80049be <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 80049ac:	2301      	movs	r3, #1
 80049ae:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	4293      	cmp	r3, r2
 80049b6:	bf28      	it	cs
 80049b8:	4613      	movcs	r3, r2
 80049ba:	607b      	str	r3, [r7, #4]
 80049bc:	e00e      	b.n	80049dc <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 80049be:	683a      	ldr	r2, [r7, #0]
 80049c0:	6a3b      	ldr	r3, [r7, #32]
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d308      	bcc.n	80049d8 <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 80049c6:	2301      	movs	r3, #1
 80049c8:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 80049ca:	1d3b      	adds	r3, r7, #4
 80049cc:	2204      	movs	r2, #4
 80049ce:	4619      	mov	r1, r3
 80049d0:	68f8      	ldr	r0, [r7, #12]
 80049d2:	f000 f8df 	bl	8004b94 <prvWriteBytesToBuffer>
 80049d6:	e001      	b.n	80049dc <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 80049d8:	2300      	movs	r3, #0
 80049da:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d007      	beq.n	80049f2 <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	461a      	mov	r2, r3
 80049e6:	68b9      	ldr	r1, [r7, #8]
 80049e8:	68f8      	ldr	r0, [r7, #12]
 80049ea:	f000 f8d3 	bl	8004b94 <prvWriteBytesToBuffer>
 80049ee:	6138      	str	r0, [r7, #16]
 80049f0:	e001      	b.n	80049f6 <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 80049f2:	2300      	movs	r3, #0
 80049f4:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 80049f6:	693b      	ldr	r3, [r7, #16]
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3718      	adds	r7, #24
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b08e      	sub	sp, #56	@ 0x38
 8004a04:	af02      	add	r7, sp, #8
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	607a      	str	r2, [r7, #4]
 8004a0c:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 8004a12:	2300      	movs	r3, #0
 8004a14:	62fb      	str	r3, [r7, #44]	@ 0x2c

	configASSERT( pvRxData );
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d10b      	bne.n	8004a34 <xStreamBufferReceive+0x34>
	__asm volatile
 8004a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a20:	f383 8811 	msr	BASEPRI, r3
 8004a24:	f3bf 8f6f 	isb	sy
 8004a28:	f3bf 8f4f 	dsb	sy
 8004a2c:	61fb      	str	r3, [r7, #28]
}
 8004a2e:	bf00      	nop
 8004a30:	bf00      	nop
 8004a32:	e7fd      	b.n	8004a30 <xStreamBufferReceive+0x30>
	configASSERT( pxStreamBuffer );
 8004a34:	6a3b      	ldr	r3, [r7, #32]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d10b      	bne.n	8004a52 <xStreamBufferReceive+0x52>
	__asm volatile
 8004a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a3e:	f383 8811 	msr	BASEPRI, r3
 8004a42:	f3bf 8f6f 	isb	sy
 8004a46:	f3bf 8f4f 	dsb	sy
 8004a4a:	61bb      	str	r3, [r7, #24]
}
 8004a4c:	bf00      	nop
 8004a4e:	bf00      	nop
 8004a50:	e7fd      	b.n	8004a4e <xStreamBufferReceive+0x4e>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8004a52:	6a3b      	ldr	r3, [r7, #32]
 8004a54:	7f1b      	ldrb	r3, [r3, #28]
 8004a56:	f003 0301 	and.w	r3, r3, #1
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d002      	beq.n	8004a64 <xStreamBufferReceive+0x64>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8004a5e:	2304      	movs	r3, #4
 8004a60:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a62:	e001      	b.n	8004a68 <xStreamBufferReceive+0x68>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 8004a64:	2300      	movs	r3, #0
 8004a66:	627b      	str	r3, [r7, #36]	@ 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d035      	beq.n	8004ada <xStreamBufferReceive+0xda>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 8004a6e:	f001 ffa3 	bl	80069b8 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8004a72:	6a38      	ldr	r0, [r7, #32]
 8004a74:	f000 f980 	bl	8004d78 <prvBytesInBuffer>
 8004a78:	62b8      	str	r0, [r7, #40]	@ 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 8004a7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d817      	bhi.n	8004ab2 <xStreamBufferReceive+0xb2>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 8004a82:	2000      	movs	r0, #0
 8004a84:	f001 fa94 	bl	8005fb0 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 8004a88:	6a3b      	ldr	r3, [r7, #32]
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d00b      	beq.n	8004aa8 <xStreamBufferReceive+0xa8>
	__asm volatile
 8004a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a94:	f383 8811 	msr	BASEPRI, r3
 8004a98:	f3bf 8f6f 	isb	sy
 8004a9c:	f3bf 8f4f 	dsb	sy
 8004aa0:	617b      	str	r3, [r7, #20]
}
 8004aa2:	bf00      	nop
 8004aa4:	bf00      	nop
 8004aa6:	e7fd      	b.n	8004aa4 <xStreamBufferReceive+0xa4>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 8004aa8:	f000 ffdc 	bl	8005a64 <xTaskGetCurrentTaskHandle>
 8004aac:	4602      	mov	r2, r0
 8004aae:	6a3b      	ldr	r3, [r7, #32]
 8004ab0:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8004ab2:	f001 ffb3 	bl	8006a1c <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 8004ab6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d811      	bhi.n	8004ae2 <xStreamBufferReceive+0xe2>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	2100      	movs	r1, #0
 8004ac4:	2000      	movs	r0, #0
 8004ac6:	f001 f86b 	bl	8005ba0 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 8004aca:	6a3b      	ldr	r3, [r7, #32]
 8004acc:	2200      	movs	r2, #0
 8004ace:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8004ad0:	6a38      	ldr	r0, [r7, #32]
 8004ad2:	f000 f951 	bl	8004d78 <prvBytesInBuffer>
 8004ad6:	62b8      	str	r0, [r7, #40]	@ 0x28
 8004ad8:	e003      	b.n	8004ae2 <xStreamBufferReceive+0xe2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8004ada:	6a38      	ldr	r0, [r7, #32]
 8004adc:	f000 f94c 	bl	8004d78 <prvBytesInBuffer>
 8004ae0:	62b8      	str	r0, [r7, #40]	@ 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 8004ae2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d91d      	bls.n	8004b26 <xStreamBufferReceive+0x126>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 8004aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aec:	9300      	str	r3, [sp, #0]
 8004aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	68b9      	ldr	r1, [r7, #8]
 8004af4:	6a38      	ldr	r0, [r7, #32]
 8004af6:	f000 f81b 	bl	8004b30 <prvReadMessageFromBuffer>
 8004afa:	62f8      	str	r0, [r7, #44]	@ 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 8004afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d011      	beq.n	8004b26 <xStreamBufferReceive+0x126>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 8004b02:	f000 fbbb 	bl	800527c <vTaskSuspendAll>
 8004b06:	6a3b      	ldr	r3, [r7, #32]
 8004b08:	695b      	ldr	r3, [r3, #20]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d009      	beq.n	8004b22 <xStreamBufferReceive+0x122>
 8004b0e:	6a3b      	ldr	r3, [r7, #32]
 8004b10:	6958      	ldr	r0, [r3, #20]
 8004b12:	2300      	movs	r3, #0
 8004b14:	2200      	movs	r2, #0
 8004b16:	2100      	movs	r1, #0
 8004b18:	f001 f8a2 	bl	8005c60 <xTaskGenericNotify>
 8004b1c:	6a3b      	ldr	r3, [r7, #32]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	615a      	str	r2, [r3, #20]
 8004b22:	f000 fbb9 	bl	8005298 <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 8004b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3730      	adds	r7, #48	@ 0x30
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b088      	sub	sp, #32
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	607a      	str	r2, [r7, #4]
 8004b3c:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;
configMESSAGE_BUFFER_LENGTH_TYPE xTempNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 8004b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d019      	beq.n	8004b78 <prvReadMessageFromBuffer+0x48>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	61bb      	str	r3, [r7, #24]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 8004b4a:	f107 0110 	add.w	r1, r7, #16
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b52:	68f8      	ldr	r0, [r7, #12]
 8004b54:	f000 f893 	bl	8004c7e <prvReadBytesFromBuffer>
		xNextMessageLength = ( size_t ) xTempNextMessageLength;
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	61fb      	str	r3, [r7, #28]

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 8004b5c:	683a      	ldr	r2, [r7, #0]
 8004b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 8004b64:	69fa      	ldr	r2, [r7, #28]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d907      	bls.n	8004b7c <prvReadMessageFromBuffer+0x4c>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	69ba      	ldr	r2, [r7, #24]
 8004b70:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 8004b72:	2300      	movs	r3, #0
 8004b74:	61fb      	str	r3, [r7, #28]
 8004b76:	e001      	b.n	8004b7c <prvReadMessageFromBuffer+0x4c>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	61fb      	str	r3, [r7, #28]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	69fa      	ldr	r2, [r7, #28]
 8004b80:	68b9      	ldr	r1, [r7, #8]
 8004b82:	68f8      	ldr	r0, [r7, #12]
 8004b84:	f000 f87b 	bl	8004c7e <prvReadBytesFromBuffer>
 8004b88:	6178      	str	r0, [r7, #20]

	return xReceivedLength;
 8004b8a:	697b      	ldr	r3, [r7, #20]
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	3720      	adds	r7, #32
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}

08004b94 <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b08a      	sub	sp, #40	@ 0x28
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	60f8      	str	r0, [r7, #12]
 8004b9c:	60b9      	str	r1, [r7, #8]
 8004b9e:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d10b      	bne.n	8004bbe <prvWriteBytesToBuffer+0x2a>
	__asm volatile
 8004ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004baa:	f383 8811 	msr	BASEPRI, r3
 8004bae:	f3bf 8f6f 	isb	sy
 8004bb2:	f3bf 8f4f 	dsb	sy
 8004bb6:	61fb      	str	r3, [r7, #28]
}
 8004bb8:	bf00      	nop
 8004bba:	bf00      	nop
 8004bbc:	e7fd      	b.n	8004bba <prvWriteBytesToBuffer+0x26>

	xNextHead = pxStreamBuffer->xHead;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	689a      	ldr	r2, [r3, #8]
 8004bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	bf28      	it	cs
 8004bd2:	4613      	movcs	r3, r2
 8004bd4:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 8004bd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bd8:	6a3b      	ldr	r3, [r7, #32]
 8004bda:	441a      	add	r2, r3
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d90b      	bls.n	8004bfc <prvWriteBytesToBuffer+0x68>
	__asm volatile
 8004be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004be8:	f383 8811 	msr	BASEPRI, r3
 8004bec:	f3bf 8f6f 	isb	sy
 8004bf0:	f3bf 8f4f 	dsb	sy
 8004bf4:	61bb      	str	r3, [r7, #24]
}
 8004bf6:	bf00      	nop
 8004bf8:	bf00      	nop
 8004bfa:	e7fd      	b.n	8004bf8 <prvWriteBytesToBuffer+0x64>
	( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	699a      	ldr	r2, [r3, #24]
 8004c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c02:	4413      	add	r3, r2
 8004c04:	6a3a      	ldr	r2, [r7, #32]
 8004c06:	68b9      	ldr	r1, [r7, #8]
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f002 fbd6 	bl	80073ba <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	6a3b      	ldr	r3, [r7, #32]
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d91d      	bls.n	8004c52 <prvWriteBytesToBuffer+0xbe>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 8004c16:	687a      	ldr	r2, [r7, #4]
 8004c18:	6a3b      	ldr	r3, [r7, #32]
 8004c1a:	1ad2      	subs	r2, r2, r3
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d90b      	bls.n	8004c3c <prvWriteBytesToBuffer+0xa8>
	__asm volatile
 8004c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c28:	f383 8811 	msr	BASEPRI, r3
 8004c2c:	f3bf 8f6f 	isb	sy
 8004c30:	f3bf 8f4f 	dsb	sy
 8004c34:	617b      	str	r3, [r7, #20]
}
 8004c36:	bf00      	nop
 8004c38:	bf00      	nop
 8004c3a:	e7fd      	b.n	8004c38 <prvWriteBytesToBuffer+0xa4>
		( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6998      	ldr	r0, [r3, #24]
 8004c40:	68ba      	ldr	r2, [r7, #8]
 8004c42:	6a3b      	ldr	r3, [r7, #32]
 8004c44:	18d1      	adds	r1, r2, r3
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	6a3b      	ldr	r3, [r7, #32]
 8004c4a:	1ad3      	subs	r3, r2, r3
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	f002 fbb4 	bl	80073ba <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 8004c52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4413      	add	r3, r2
 8004c58:	627b      	str	r3, [r7, #36]	@ 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d304      	bcc.n	8004c6e <prvWriteBytesToBuffer+0xda>
	{
		xNextHead -= pxStreamBuffer->xLength;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c72:	605a      	str	r2, [r3, #4]

	return xCount;
 8004c74:	687b      	ldr	r3, [r7, #4]
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3728      	adds	r7, #40	@ 0x28
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	b08a      	sub	sp, #40	@ 0x28
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	60f8      	str	r0, [r7, #12]
 8004c86:	60b9      	str	r1, [r7, #8]
 8004c88:	607a      	str	r2, [r7, #4]
 8004c8a:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 8004c8c:	687a      	ldr	r2, [r7, #4]
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	4293      	cmp	r3, r2
 8004c92:	bf28      	it	cs
 8004c94:	4613      	movcs	r3, r2
 8004c96:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 8004c98:	6a3b      	ldr	r3, [r7, #32]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d067      	beq.n	8004d6e <prvReadBytesFromBuffer+0xf0>
	{
		xNextTail = pxStreamBuffer->xTail;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	689a      	ldr	r2, [r3, #8]
 8004ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	6a3a      	ldr	r2, [r7, #32]
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	bf28      	it	cs
 8004cb2:	4613      	movcs	r3, r2
 8004cb4:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 8004cb6:	69fa      	ldr	r2, [r7, #28]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d90b      	bls.n	8004cd6 <prvReadBytesFromBuffer+0x58>
	__asm volatile
 8004cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cc2:	f383 8811 	msr	BASEPRI, r3
 8004cc6:	f3bf 8f6f 	isb	sy
 8004cca:	f3bf 8f4f 	dsb	sy
 8004cce:	61bb      	str	r3, [r7, #24]
}
 8004cd0:	bf00      	nop
 8004cd2:	bf00      	nop
 8004cd4:	e7fd      	b.n	8004cd2 <prvReadBytesFromBuffer+0x54>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 8004cd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	441a      	add	r2, r3
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d90b      	bls.n	8004cfc <prvReadBytesFromBuffer+0x7e>
	__asm volatile
 8004ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce8:	f383 8811 	msr	BASEPRI, r3
 8004cec:	f3bf 8f6f 	isb	sy
 8004cf0:	f3bf 8f4f 	dsb	sy
 8004cf4:	617b      	str	r3, [r7, #20]
}
 8004cf6:	bf00      	nop
 8004cf8:	bf00      	nop
 8004cfa:	e7fd      	b.n	8004cf8 <prvReadBytesFromBuffer+0x7a>
		( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	699a      	ldr	r2, [r3, #24]
 8004d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d02:	4413      	add	r3, r2
 8004d04:	69fa      	ldr	r2, [r7, #28]
 8004d06:	4619      	mov	r1, r3
 8004d08:	68b8      	ldr	r0, [r7, #8]
 8004d0a:	f002 fb56 	bl	80073ba <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 8004d0e:	6a3a      	ldr	r2, [r7, #32]
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d91a      	bls.n	8004d4c <prvReadBytesFromBuffer+0xce>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 8004d16:	6a3a      	ldr	r2, [r7, #32]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d90b      	bls.n	8004d36 <prvReadBytesFromBuffer+0xb8>
	__asm volatile
 8004d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d22:	f383 8811 	msr	BASEPRI, r3
 8004d26:	f3bf 8f6f 	isb	sy
 8004d2a:	f3bf 8f4f 	dsb	sy
 8004d2e:	613b      	str	r3, [r7, #16]
}
 8004d30:	bf00      	nop
 8004d32:	bf00      	nop
 8004d34:	e7fd      	b.n	8004d32 <prvReadBytesFromBuffer+0xb4>
			( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8004d36:	68ba      	ldr	r2, [r7, #8]
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	18d0      	adds	r0, r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6999      	ldr	r1, [r3, #24]
 8004d40:	6a3a      	ldr	r2, [r7, #32]
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	461a      	mov	r2, r3
 8004d48:	f002 fb37 	bl	80073ba <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 8004d4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d4e:	6a3b      	ldr	r3, [r7, #32]
 8004d50:	4413      	add	r3, r2
 8004d52:	627b      	str	r3, [r7, #36]	@ 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d304      	bcc.n	8004d68 <prvReadBytesFromBuffer+0xea>
		{
			xNextTail -= pxStreamBuffer->xLength;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	627b      	str	r3, [r7, #36]	@ 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d6c:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 8004d6e:	6a3b      	ldr	r3, [r7, #32]
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3728      	adds	r7, #40	@ 0x28
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b085      	sub	sp, #20
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	689a      	ldr	r2, [r3, #8]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	4413      	add	r3, r2
 8004d8a:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68fa      	ldr	r2, [r7, #12]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	68fa      	ldr	r2, [r7, #12]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d304      	bcc.n	8004daa <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	1ad3      	subs	r3, r2, r3
 8004da8:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 8004daa:	68fb      	ldr	r3, [r7, #12]
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	3714      	adds	r7, #20
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  uint8_t ucFlags )
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b086      	sub	sp, #24
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	60b9      	str	r1, [r7, #8]
 8004dc2:	607a      	str	r2, [r7, #4]
 8004dc4:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 8004dc6:	2355      	movs	r3, #85	@ 0x55
 8004dc8:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	6979      	ldr	r1, [r7, #20]
 8004dce:	68b8      	ldr	r0, [r7, #8]
 8004dd0:	f002 fa19 	bl	8007206 <memset>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d00b      	beq.n	8004df4 <prvInitialiseNewStreamBuffer+0x3c>
	__asm volatile
 8004ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004de0:	f383 8811 	msr	BASEPRI, r3
 8004de4:	f3bf 8f6f 	isb	sy
 8004de8:	f3bf 8f4f 	dsb	sy
 8004dec:	613b      	str	r3, [r7, #16]
}
 8004dee:	bf00      	nop
 8004df0:	bf00      	nop
 8004df2:	e7fd      	b.n	8004df0 <prvInitialiseNewStreamBuffer+0x38>
	} /*lint !e529 !e438 xWriteValue is only used if configASSERT() is defined. */
	#endif

	( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 8004df4:	2224      	movs	r2, #36	@ 0x24
 8004df6:	2100      	movs	r1, #0
 8004df8:	68f8      	ldr	r0, [r7, #12]
 8004dfa:	f002 fa04 	bl	8007206 <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	68ba      	ldr	r2, [r7, #8]
 8004e02:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	683a      	ldr	r2, [r7, #0]
 8004e0e:	60da      	str	r2, [r3, #12]
	pxStreamBuffer->ucFlags = ucFlags;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004e16:	771a      	strb	r2, [r3, #28]
}
 8004e18:	bf00      	nop
 8004e1a:	3718      	adds	r7, #24
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}

08004e20 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b08e      	sub	sp, #56	@ 0x38
 8004e24:	af04      	add	r7, sp, #16
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	607a      	str	r2, [r7, #4]
 8004e2c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004e2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d10b      	bne.n	8004e4c <xTaskCreateStatic+0x2c>
	__asm volatile
 8004e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e38:	f383 8811 	msr	BASEPRI, r3
 8004e3c:	f3bf 8f6f 	isb	sy
 8004e40:	f3bf 8f4f 	dsb	sy
 8004e44:	623b      	str	r3, [r7, #32]
}
 8004e46:	bf00      	nop
 8004e48:	bf00      	nop
 8004e4a:	e7fd      	b.n	8004e48 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004e4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d10b      	bne.n	8004e6a <xTaskCreateStatic+0x4a>
	__asm volatile
 8004e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e56:	f383 8811 	msr	BASEPRI, r3
 8004e5a:	f3bf 8f6f 	isb	sy
 8004e5e:	f3bf 8f4f 	dsb	sy
 8004e62:	61fb      	str	r3, [r7, #28]
}
 8004e64:	bf00      	nop
 8004e66:	bf00      	nop
 8004e68:	e7fd      	b.n	8004e66 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004e6a:	23a8      	movs	r3, #168	@ 0xa8
 8004e6c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	2ba8      	cmp	r3, #168	@ 0xa8
 8004e72:	d00b      	beq.n	8004e8c <xTaskCreateStatic+0x6c>
	__asm volatile
 8004e74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e78:	f383 8811 	msr	BASEPRI, r3
 8004e7c:	f3bf 8f6f 	isb	sy
 8004e80:	f3bf 8f4f 	dsb	sy
 8004e84:	61bb      	str	r3, [r7, #24]
}
 8004e86:	bf00      	nop
 8004e88:	bf00      	nop
 8004e8a:	e7fd      	b.n	8004e88 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004e8c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d01e      	beq.n	8004ed2 <xTaskCreateStatic+0xb2>
 8004e94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d01b      	beq.n	8004ed2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e9c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ea2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea6:	2202      	movs	r2, #2
 8004ea8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004eac:	2300      	movs	r3, #0
 8004eae:	9303      	str	r3, [sp, #12]
 8004eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb2:	9302      	str	r3, [sp, #8]
 8004eb4:	f107 0314 	add.w	r3, r7, #20
 8004eb8:	9301      	str	r3, [sp, #4]
 8004eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ebc:	9300      	str	r3, [sp, #0]
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	68b9      	ldr	r1, [r7, #8]
 8004ec4:	68f8      	ldr	r0, [r7, #12]
 8004ec6:	f000 f851 	bl	8004f6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004eca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004ecc:	f000 f8f6 	bl	80050bc <prvAddNewTaskToReadyList>
 8004ed0:	e001      	b.n	8004ed6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004ed6:	697b      	ldr	r3, [r7, #20]
	}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3728      	adds	r7, #40	@ 0x28
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}

08004ee0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b08c      	sub	sp, #48	@ 0x30
 8004ee4:	af04      	add	r7, sp, #16
 8004ee6:	60f8      	str	r0, [r7, #12]
 8004ee8:	60b9      	str	r1, [r7, #8]
 8004eea:	603b      	str	r3, [r7, #0]
 8004eec:	4613      	mov	r3, r2
 8004eee:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004ef0:	88fb      	ldrh	r3, [r7, #6]
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f001 fe81 	bl	8006bfc <pvPortMalloc>
 8004efa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d00e      	beq.n	8004f20 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004f02:	20a8      	movs	r0, #168	@ 0xa8
 8004f04:	f001 fe7a 	bl	8006bfc <pvPortMalloc>
 8004f08:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d003      	beq.n	8004f18 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004f10:	69fb      	ldr	r3, [r7, #28]
 8004f12:	697a      	ldr	r2, [r7, #20]
 8004f14:	631a      	str	r2, [r3, #48]	@ 0x30
 8004f16:	e005      	b.n	8004f24 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004f18:	6978      	ldr	r0, [r7, #20]
 8004f1a:	f001 ff3d 	bl	8006d98 <vPortFree>
 8004f1e:	e001      	b.n	8004f24 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004f20:	2300      	movs	r3, #0
 8004f22:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d017      	beq.n	8004f5a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004f2a:	69fb      	ldr	r3, [r7, #28]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004f32:	88fa      	ldrh	r2, [r7, #6]
 8004f34:	2300      	movs	r3, #0
 8004f36:	9303      	str	r3, [sp, #12]
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	9302      	str	r3, [sp, #8]
 8004f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f3e:	9301      	str	r3, [sp, #4]
 8004f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f42:	9300      	str	r3, [sp, #0]
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	68b9      	ldr	r1, [r7, #8]
 8004f48:	68f8      	ldr	r0, [r7, #12]
 8004f4a:	f000 f80f 	bl	8004f6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f4e:	69f8      	ldr	r0, [r7, #28]
 8004f50:	f000 f8b4 	bl	80050bc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004f54:	2301      	movs	r3, #1
 8004f56:	61bb      	str	r3, [r7, #24]
 8004f58:	e002      	b.n	8004f60 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8004f5e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004f60:	69bb      	ldr	r3, [r7, #24]
	}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3720      	adds	r7, #32
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
	...

08004f6c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b088      	sub	sp, #32
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	607a      	str	r2, [r7, #4]
 8004f78:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f7c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	461a      	mov	r2, r3
 8004f84:	21a5      	movs	r1, #165	@ 0xa5
 8004f86:	f002 f93e 	bl	8007206 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004f94:	3b01      	subs	r3, #1
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	4413      	add	r3, r2
 8004f9a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	f023 0307 	bic.w	r3, r3, #7
 8004fa2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	f003 0307 	and.w	r3, r3, #7
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d00b      	beq.n	8004fc6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fb2:	f383 8811 	msr	BASEPRI, r3
 8004fb6:	f3bf 8f6f 	isb	sy
 8004fba:	f3bf 8f4f 	dsb	sy
 8004fbe:	617b      	str	r3, [r7, #20]
}
 8004fc0:	bf00      	nop
 8004fc2:	bf00      	nop
 8004fc4:	e7fd      	b.n	8004fc2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d01f      	beq.n	800500c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004fcc:	2300      	movs	r3, #0
 8004fce:	61fb      	str	r3, [r7, #28]
 8004fd0:	e012      	b.n	8004ff8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004fd2:	68ba      	ldr	r2, [r7, #8]
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	4413      	add	r3, r2
 8004fd8:	7819      	ldrb	r1, [r3, #0]
 8004fda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fdc:	69fb      	ldr	r3, [r7, #28]
 8004fde:	4413      	add	r3, r2
 8004fe0:	3334      	adds	r3, #52	@ 0x34
 8004fe2:	460a      	mov	r2, r1
 8004fe4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004fe6:	68ba      	ldr	r2, [r7, #8]
 8004fe8:	69fb      	ldr	r3, [r7, #28]
 8004fea:	4413      	add	r3, r2
 8004fec:	781b      	ldrb	r3, [r3, #0]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d006      	beq.n	8005000 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	3301      	adds	r3, #1
 8004ff6:	61fb      	str	r3, [r7, #28]
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	2b0f      	cmp	r3, #15
 8004ffc:	d9e9      	bls.n	8004fd2 <prvInitialiseNewTask+0x66>
 8004ffe:	e000      	b.n	8005002 <prvInitialiseNewTask+0x96>
			{
				break;
 8005000:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005004:	2200      	movs	r2, #0
 8005006:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800500a:	e003      	b.n	8005014 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800500c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800500e:	2200      	movs	r2, #0
 8005010:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005016:	2b37      	cmp	r3, #55	@ 0x37
 8005018:	d901      	bls.n	800501e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800501a:	2337      	movs	r3, #55	@ 0x37
 800501c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800501e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005020:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005022:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005026:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005028:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800502a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800502c:	2200      	movs	r2, #0
 800502e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005032:	3304      	adds	r3, #4
 8005034:	4618      	mov	r0, r3
 8005036:	f7fe fe13 	bl	8003c60 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800503a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503c:	3318      	adds	r3, #24
 800503e:	4618      	mov	r0, r3
 8005040:	f7fe fe0e 	bl	8003c60 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005046:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005048:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800504a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800504c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005052:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005056:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005058:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800505a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800505c:	2200      	movs	r2, #0
 800505e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005064:	2200      	movs	r2, #0
 8005066:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800506a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800506c:	3354      	adds	r3, #84	@ 0x54
 800506e:	224c      	movs	r2, #76	@ 0x4c
 8005070:	2100      	movs	r1, #0
 8005072:	4618      	mov	r0, r3
 8005074:	f002 f8c7 	bl	8007206 <memset>
 8005078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800507a:	4a0d      	ldr	r2, [pc, #52]	@ (80050b0 <prvInitialiseNewTask+0x144>)
 800507c:	659a      	str	r2, [r3, #88]	@ 0x58
 800507e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005080:	4a0c      	ldr	r2, [pc, #48]	@ (80050b4 <prvInitialiseNewTask+0x148>)
 8005082:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005086:	4a0c      	ldr	r2, [pc, #48]	@ (80050b8 <prvInitialiseNewTask+0x14c>)
 8005088:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800508a:	683a      	ldr	r2, [r7, #0]
 800508c:	68f9      	ldr	r1, [r7, #12]
 800508e:	69b8      	ldr	r0, [r7, #24]
 8005090:	f001 fb62 	bl	8006758 <pxPortInitialiseStack>
 8005094:	4602      	mov	r2, r0
 8005096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005098:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800509a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800509c:	2b00      	cmp	r3, #0
 800509e:	d002      	beq.n	80050a6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80050a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050a6:	bf00      	nop
 80050a8:	3720      	adds	r7, #32
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	20004ba0 	.word	0x20004ba0
 80050b4:	20004c08 	.word	0x20004c08
 80050b8:	20004c70 	.word	0x20004c70

080050bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b082      	sub	sp, #8
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80050c4:	f001 fc78 	bl	80069b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80050c8:	4b2d      	ldr	r3, [pc, #180]	@ (8005180 <prvAddNewTaskToReadyList+0xc4>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	3301      	adds	r3, #1
 80050ce:	4a2c      	ldr	r2, [pc, #176]	@ (8005180 <prvAddNewTaskToReadyList+0xc4>)
 80050d0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80050d2:	4b2c      	ldr	r3, [pc, #176]	@ (8005184 <prvAddNewTaskToReadyList+0xc8>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d109      	bne.n	80050ee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80050da:	4a2a      	ldr	r2, [pc, #168]	@ (8005184 <prvAddNewTaskToReadyList+0xc8>)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80050e0:	4b27      	ldr	r3, [pc, #156]	@ (8005180 <prvAddNewTaskToReadyList+0xc4>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d110      	bne.n	800510a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80050e8:	f000 fbf8 	bl	80058dc <prvInitialiseTaskLists>
 80050ec:	e00d      	b.n	800510a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80050ee:	4b26      	ldr	r3, [pc, #152]	@ (8005188 <prvAddNewTaskToReadyList+0xcc>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d109      	bne.n	800510a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80050f6:	4b23      	ldr	r3, [pc, #140]	@ (8005184 <prvAddNewTaskToReadyList+0xc8>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005100:	429a      	cmp	r2, r3
 8005102:	d802      	bhi.n	800510a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005104:	4a1f      	ldr	r2, [pc, #124]	@ (8005184 <prvAddNewTaskToReadyList+0xc8>)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800510a:	4b20      	ldr	r3, [pc, #128]	@ (800518c <prvAddNewTaskToReadyList+0xd0>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	3301      	adds	r3, #1
 8005110:	4a1e      	ldr	r2, [pc, #120]	@ (800518c <prvAddNewTaskToReadyList+0xd0>)
 8005112:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005114:	4b1d      	ldr	r3, [pc, #116]	@ (800518c <prvAddNewTaskToReadyList+0xd0>)
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005120:	4b1b      	ldr	r3, [pc, #108]	@ (8005190 <prvAddNewTaskToReadyList+0xd4>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	429a      	cmp	r2, r3
 8005126:	d903      	bls.n	8005130 <prvAddNewTaskToReadyList+0x74>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800512c:	4a18      	ldr	r2, [pc, #96]	@ (8005190 <prvAddNewTaskToReadyList+0xd4>)
 800512e:	6013      	str	r3, [r2, #0]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005134:	4613      	mov	r3, r2
 8005136:	009b      	lsls	r3, r3, #2
 8005138:	4413      	add	r3, r2
 800513a:	009b      	lsls	r3, r3, #2
 800513c:	4a15      	ldr	r2, [pc, #84]	@ (8005194 <prvAddNewTaskToReadyList+0xd8>)
 800513e:	441a      	add	r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	3304      	adds	r3, #4
 8005144:	4619      	mov	r1, r3
 8005146:	4610      	mov	r0, r2
 8005148:	f7fe fd97 	bl	8003c7a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800514c:	f001 fc66 	bl	8006a1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005150:	4b0d      	ldr	r3, [pc, #52]	@ (8005188 <prvAddNewTaskToReadyList+0xcc>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d00e      	beq.n	8005176 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005158:	4b0a      	ldr	r3, [pc, #40]	@ (8005184 <prvAddNewTaskToReadyList+0xc8>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005162:	429a      	cmp	r2, r3
 8005164:	d207      	bcs.n	8005176 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005166:	4b0c      	ldr	r3, [pc, #48]	@ (8005198 <prvAddNewTaskToReadyList+0xdc>)
 8005168:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800516c:	601a      	str	r2, [r3, #0]
 800516e:	f3bf 8f4f 	dsb	sy
 8005172:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005176:	bf00      	nop
 8005178:	3708      	adds	r7, #8
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	20000e20 	.word	0x20000e20
 8005184:	2000094c 	.word	0x2000094c
 8005188:	20000e2c 	.word	0x20000e2c
 800518c:	20000e3c 	.word	0x20000e3c
 8005190:	20000e28 	.word	0x20000e28
 8005194:	20000950 	.word	0x20000950
 8005198:	e000ed04 	.word	0xe000ed04

0800519c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b08a      	sub	sp, #40	@ 0x28
 80051a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80051a2:	2300      	movs	r3, #0
 80051a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80051a6:	2300      	movs	r3, #0
 80051a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80051aa:	463a      	mov	r2, r7
 80051ac:	1d39      	adds	r1, r7, #4
 80051ae:	f107 0308 	add.w	r3, r7, #8
 80051b2:	4618      	mov	r0, r3
 80051b4:	f7fe fd00 	bl	8003bb8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80051b8:	6839      	ldr	r1, [r7, #0]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	68ba      	ldr	r2, [r7, #8]
 80051be:	9202      	str	r2, [sp, #8]
 80051c0:	9301      	str	r3, [sp, #4]
 80051c2:	2300      	movs	r3, #0
 80051c4:	9300      	str	r3, [sp, #0]
 80051c6:	2300      	movs	r3, #0
 80051c8:	460a      	mov	r2, r1
 80051ca:	4924      	ldr	r1, [pc, #144]	@ (800525c <vTaskStartScheduler+0xc0>)
 80051cc:	4824      	ldr	r0, [pc, #144]	@ (8005260 <vTaskStartScheduler+0xc4>)
 80051ce:	f7ff fe27 	bl	8004e20 <xTaskCreateStatic>
 80051d2:	4603      	mov	r3, r0
 80051d4:	4a23      	ldr	r2, [pc, #140]	@ (8005264 <vTaskStartScheduler+0xc8>)
 80051d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80051d8:	4b22      	ldr	r3, [pc, #136]	@ (8005264 <vTaskStartScheduler+0xc8>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d002      	beq.n	80051e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80051e0:	2301      	movs	r3, #1
 80051e2:	617b      	str	r3, [r7, #20]
 80051e4:	e001      	b.n	80051ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80051e6:	2300      	movs	r3, #0
 80051e8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d102      	bne.n	80051f6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80051f0:	f000 ff58 	bl	80060a4 <xTimerCreateTimerTask>
 80051f4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d11b      	bne.n	8005234 <vTaskStartScheduler+0x98>
	__asm volatile
 80051fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005200:	f383 8811 	msr	BASEPRI, r3
 8005204:	f3bf 8f6f 	isb	sy
 8005208:	f3bf 8f4f 	dsb	sy
 800520c:	613b      	str	r3, [r7, #16]
}
 800520e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005210:	4b15      	ldr	r3, [pc, #84]	@ (8005268 <vTaskStartScheduler+0xcc>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	3354      	adds	r3, #84	@ 0x54
 8005216:	4a15      	ldr	r2, [pc, #84]	@ (800526c <vTaskStartScheduler+0xd0>)
 8005218:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800521a:	4b15      	ldr	r3, [pc, #84]	@ (8005270 <vTaskStartScheduler+0xd4>)
 800521c:	f04f 32ff 	mov.w	r2, #4294967295
 8005220:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005222:	4b14      	ldr	r3, [pc, #80]	@ (8005274 <vTaskStartScheduler+0xd8>)
 8005224:	2201      	movs	r2, #1
 8005226:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005228:	4b13      	ldr	r3, [pc, #76]	@ (8005278 <vTaskStartScheduler+0xdc>)
 800522a:	2200      	movs	r2, #0
 800522c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800522e:	f001 fb1f 	bl	8006870 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005232:	e00f      	b.n	8005254 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800523a:	d10b      	bne.n	8005254 <vTaskStartScheduler+0xb8>
	__asm volatile
 800523c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005240:	f383 8811 	msr	BASEPRI, r3
 8005244:	f3bf 8f6f 	isb	sy
 8005248:	f3bf 8f4f 	dsb	sy
 800524c:	60fb      	str	r3, [r7, #12]
}
 800524e:	bf00      	nop
 8005250:	bf00      	nop
 8005252:	e7fd      	b.n	8005250 <vTaskStartScheduler+0xb4>
}
 8005254:	bf00      	nop
 8005256:	3718      	adds	r7, #24
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}
 800525c:	08007fd0 	.word	0x08007fd0
 8005260:	080058ad 	.word	0x080058ad
 8005264:	20000e44 	.word	0x20000e44
 8005268:	2000094c 	.word	0x2000094c
 800526c:	2000001c 	.word	0x2000001c
 8005270:	20000e40 	.word	0x20000e40
 8005274:	20000e2c 	.word	0x20000e2c
 8005278:	20000e24 	.word	0x20000e24

0800527c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800527c:	b480      	push	{r7}
 800527e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005280:	4b04      	ldr	r3, [pc, #16]	@ (8005294 <vTaskSuspendAll+0x18>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	3301      	adds	r3, #1
 8005286:	4a03      	ldr	r2, [pc, #12]	@ (8005294 <vTaskSuspendAll+0x18>)
 8005288:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800528a:	bf00      	nop
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr
 8005294:	20000e48 	.word	0x20000e48

08005298 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b084      	sub	sp, #16
 800529c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800529e:	2300      	movs	r3, #0
 80052a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80052a2:	2300      	movs	r3, #0
 80052a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80052a6:	4b42      	ldr	r3, [pc, #264]	@ (80053b0 <xTaskResumeAll+0x118>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d10b      	bne.n	80052c6 <xTaskResumeAll+0x2e>
	__asm volatile
 80052ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052b2:	f383 8811 	msr	BASEPRI, r3
 80052b6:	f3bf 8f6f 	isb	sy
 80052ba:	f3bf 8f4f 	dsb	sy
 80052be:	603b      	str	r3, [r7, #0]
}
 80052c0:	bf00      	nop
 80052c2:	bf00      	nop
 80052c4:	e7fd      	b.n	80052c2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80052c6:	f001 fb77 	bl	80069b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80052ca:	4b39      	ldr	r3, [pc, #228]	@ (80053b0 <xTaskResumeAll+0x118>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	3b01      	subs	r3, #1
 80052d0:	4a37      	ldr	r2, [pc, #220]	@ (80053b0 <xTaskResumeAll+0x118>)
 80052d2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052d4:	4b36      	ldr	r3, [pc, #216]	@ (80053b0 <xTaskResumeAll+0x118>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d162      	bne.n	80053a2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80052dc:	4b35      	ldr	r3, [pc, #212]	@ (80053b4 <xTaskResumeAll+0x11c>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d05e      	beq.n	80053a2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80052e4:	e02f      	b.n	8005346 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052e6:	4b34      	ldr	r3, [pc, #208]	@ (80053b8 <xTaskResumeAll+0x120>)
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	68db      	ldr	r3, [r3, #12]
 80052ec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	3318      	adds	r3, #24
 80052f2:	4618      	mov	r0, r3
 80052f4:	f7fe fd1e 	bl	8003d34 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	3304      	adds	r3, #4
 80052fc:	4618      	mov	r0, r3
 80052fe:	f7fe fd19 	bl	8003d34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005306:	4b2d      	ldr	r3, [pc, #180]	@ (80053bc <xTaskResumeAll+0x124>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	429a      	cmp	r2, r3
 800530c:	d903      	bls.n	8005316 <xTaskResumeAll+0x7e>
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005312:	4a2a      	ldr	r2, [pc, #168]	@ (80053bc <xTaskResumeAll+0x124>)
 8005314:	6013      	str	r3, [r2, #0]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800531a:	4613      	mov	r3, r2
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	4413      	add	r3, r2
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	4a27      	ldr	r2, [pc, #156]	@ (80053c0 <xTaskResumeAll+0x128>)
 8005324:	441a      	add	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	3304      	adds	r3, #4
 800532a:	4619      	mov	r1, r3
 800532c:	4610      	mov	r0, r2
 800532e:	f7fe fca4 	bl	8003c7a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005336:	4b23      	ldr	r3, [pc, #140]	@ (80053c4 <xTaskResumeAll+0x12c>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800533c:	429a      	cmp	r2, r3
 800533e:	d302      	bcc.n	8005346 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005340:	4b21      	ldr	r3, [pc, #132]	@ (80053c8 <xTaskResumeAll+0x130>)
 8005342:	2201      	movs	r2, #1
 8005344:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005346:	4b1c      	ldr	r3, [pc, #112]	@ (80053b8 <xTaskResumeAll+0x120>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d1cb      	bne.n	80052e6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d001      	beq.n	8005358 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005354:	f000 fb66 	bl	8005a24 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005358:	4b1c      	ldr	r3, [pc, #112]	@ (80053cc <xTaskResumeAll+0x134>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d010      	beq.n	8005386 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005364:	f000 f846 	bl	80053f4 <xTaskIncrementTick>
 8005368:	4603      	mov	r3, r0
 800536a:	2b00      	cmp	r3, #0
 800536c:	d002      	beq.n	8005374 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800536e:	4b16      	ldr	r3, [pc, #88]	@ (80053c8 <xTaskResumeAll+0x130>)
 8005370:	2201      	movs	r2, #1
 8005372:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	3b01      	subs	r3, #1
 8005378:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d1f1      	bne.n	8005364 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005380:	4b12      	ldr	r3, [pc, #72]	@ (80053cc <xTaskResumeAll+0x134>)
 8005382:	2200      	movs	r2, #0
 8005384:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005386:	4b10      	ldr	r3, [pc, #64]	@ (80053c8 <xTaskResumeAll+0x130>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d009      	beq.n	80053a2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800538e:	2301      	movs	r3, #1
 8005390:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005392:	4b0f      	ldr	r3, [pc, #60]	@ (80053d0 <xTaskResumeAll+0x138>)
 8005394:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005398:	601a      	str	r2, [r3, #0]
 800539a:	f3bf 8f4f 	dsb	sy
 800539e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80053a2:	f001 fb3b 	bl	8006a1c <vPortExitCritical>

	return xAlreadyYielded;
 80053a6:	68bb      	ldr	r3, [r7, #8]
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3710      	adds	r7, #16
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	20000e48 	.word	0x20000e48
 80053b4:	20000e20 	.word	0x20000e20
 80053b8:	20000de0 	.word	0x20000de0
 80053bc:	20000e28 	.word	0x20000e28
 80053c0:	20000950 	.word	0x20000950
 80053c4:	2000094c 	.word	0x2000094c
 80053c8:	20000e34 	.word	0x20000e34
 80053cc:	20000e30 	.word	0x20000e30
 80053d0:	e000ed04 	.word	0xe000ed04

080053d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80053da:	4b05      	ldr	r3, [pc, #20]	@ (80053f0 <xTaskGetTickCount+0x1c>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80053e0:	687b      	ldr	r3, [r7, #4]
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	370c      	adds	r7, #12
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr
 80053ee:	bf00      	nop
 80053f0:	20000e24 	.word	0x20000e24

080053f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b086      	sub	sp, #24
 80053f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80053fa:	2300      	movs	r3, #0
 80053fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053fe:	4b4f      	ldr	r3, [pc, #316]	@ (800553c <xTaskIncrementTick+0x148>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2b00      	cmp	r3, #0
 8005404:	f040 8090 	bne.w	8005528 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005408:	4b4d      	ldr	r3, [pc, #308]	@ (8005540 <xTaskIncrementTick+0x14c>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	3301      	adds	r3, #1
 800540e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005410:	4a4b      	ldr	r2, [pc, #300]	@ (8005540 <xTaskIncrementTick+0x14c>)
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d121      	bne.n	8005460 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800541c:	4b49      	ldr	r3, [pc, #292]	@ (8005544 <xTaskIncrementTick+0x150>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00b      	beq.n	800543e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800542a:	f383 8811 	msr	BASEPRI, r3
 800542e:	f3bf 8f6f 	isb	sy
 8005432:	f3bf 8f4f 	dsb	sy
 8005436:	603b      	str	r3, [r7, #0]
}
 8005438:	bf00      	nop
 800543a:	bf00      	nop
 800543c:	e7fd      	b.n	800543a <xTaskIncrementTick+0x46>
 800543e:	4b41      	ldr	r3, [pc, #260]	@ (8005544 <xTaskIncrementTick+0x150>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	60fb      	str	r3, [r7, #12]
 8005444:	4b40      	ldr	r3, [pc, #256]	@ (8005548 <xTaskIncrementTick+0x154>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a3e      	ldr	r2, [pc, #248]	@ (8005544 <xTaskIncrementTick+0x150>)
 800544a:	6013      	str	r3, [r2, #0]
 800544c:	4a3e      	ldr	r2, [pc, #248]	@ (8005548 <xTaskIncrementTick+0x154>)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6013      	str	r3, [r2, #0]
 8005452:	4b3e      	ldr	r3, [pc, #248]	@ (800554c <xTaskIncrementTick+0x158>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	3301      	adds	r3, #1
 8005458:	4a3c      	ldr	r2, [pc, #240]	@ (800554c <xTaskIncrementTick+0x158>)
 800545a:	6013      	str	r3, [r2, #0]
 800545c:	f000 fae2 	bl	8005a24 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005460:	4b3b      	ldr	r3, [pc, #236]	@ (8005550 <xTaskIncrementTick+0x15c>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	693a      	ldr	r2, [r7, #16]
 8005466:	429a      	cmp	r2, r3
 8005468:	d349      	bcc.n	80054fe <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800546a:	4b36      	ldr	r3, [pc, #216]	@ (8005544 <xTaskIncrementTick+0x150>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d104      	bne.n	800547e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005474:	4b36      	ldr	r3, [pc, #216]	@ (8005550 <xTaskIncrementTick+0x15c>)
 8005476:	f04f 32ff 	mov.w	r2, #4294967295
 800547a:	601a      	str	r2, [r3, #0]
					break;
 800547c:	e03f      	b.n	80054fe <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800547e:	4b31      	ldr	r3, [pc, #196]	@ (8005544 <xTaskIncrementTick+0x150>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800548e:	693a      	ldr	r2, [r7, #16]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	429a      	cmp	r2, r3
 8005494:	d203      	bcs.n	800549e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005496:	4a2e      	ldr	r2, [pc, #184]	@ (8005550 <xTaskIncrementTick+0x15c>)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800549c:	e02f      	b.n	80054fe <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	3304      	adds	r3, #4
 80054a2:	4618      	mov	r0, r3
 80054a4:	f7fe fc46 	bl	8003d34 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d004      	beq.n	80054ba <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	3318      	adds	r3, #24
 80054b4:	4618      	mov	r0, r3
 80054b6:	f7fe fc3d 	bl	8003d34 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054be:	4b25      	ldr	r3, [pc, #148]	@ (8005554 <xTaskIncrementTick+0x160>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	429a      	cmp	r2, r3
 80054c4:	d903      	bls.n	80054ce <xTaskIncrementTick+0xda>
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ca:	4a22      	ldr	r2, [pc, #136]	@ (8005554 <xTaskIncrementTick+0x160>)
 80054cc:	6013      	str	r3, [r2, #0]
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054d2:	4613      	mov	r3, r2
 80054d4:	009b      	lsls	r3, r3, #2
 80054d6:	4413      	add	r3, r2
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	4a1f      	ldr	r2, [pc, #124]	@ (8005558 <xTaskIncrementTick+0x164>)
 80054dc:	441a      	add	r2, r3
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	3304      	adds	r3, #4
 80054e2:	4619      	mov	r1, r3
 80054e4:	4610      	mov	r0, r2
 80054e6:	f7fe fbc8 	bl	8003c7a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054ee:	4b1b      	ldr	r3, [pc, #108]	@ (800555c <xTaskIncrementTick+0x168>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d3b8      	bcc.n	800546a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80054f8:	2301      	movs	r3, #1
 80054fa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80054fc:	e7b5      	b.n	800546a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80054fe:	4b17      	ldr	r3, [pc, #92]	@ (800555c <xTaskIncrementTick+0x168>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005504:	4914      	ldr	r1, [pc, #80]	@ (8005558 <xTaskIncrementTick+0x164>)
 8005506:	4613      	mov	r3, r2
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	4413      	add	r3, r2
 800550c:	009b      	lsls	r3, r3, #2
 800550e:	440b      	add	r3, r1
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	2b01      	cmp	r3, #1
 8005514:	d901      	bls.n	800551a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005516:	2301      	movs	r3, #1
 8005518:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800551a:	4b11      	ldr	r3, [pc, #68]	@ (8005560 <xTaskIncrementTick+0x16c>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d007      	beq.n	8005532 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005522:	2301      	movs	r3, #1
 8005524:	617b      	str	r3, [r7, #20]
 8005526:	e004      	b.n	8005532 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005528:	4b0e      	ldr	r3, [pc, #56]	@ (8005564 <xTaskIncrementTick+0x170>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	3301      	adds	r3, #1
 800552e:	4a0d      	ldr	r2, [pc, #52]	@ (8005564 <xTaskIncrementTick+0x170>)
 8005530:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005532:	697b      	ldr	r3, [r7, #20]
}
 8005534:	4618      	mov	r0, r3
 8005536:	3718      	adds	r7, #24
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}
 800553c:	20000e48 	.word	0x20000e48
 8005540:	20000e24 	.word	0x20000e24
 8005544:	20000dd8 	.word	0x20000dd8
 8005548:	20000ddc 	.word	0x20000ddc
 800554c:	20000e38 	.word	0x20000e38
 8005550:	20000e40 	.word	0x20000e40
 8005554:	20000e28 	.word	0x20000e28
 8005558:	20000950 	.word	0x20000950
 800555c:	2000094c 	.word	0x2000094c
 8005560:	20000e34 	.word	0x20000e34
 8005564:	20000e30 	.word	0x20000e30

08005568 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005568:	b480      	push	{r7}
 800556a:	b085      	sub	sp, #20
 800556c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800556e:	4b2b      	ldr	r3, [pc, #172]	@ (800561c <vTaskSwitchContext+0xb4>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d003      	beq.n	800557e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005576:	4b2a      	ldr	r3, [pc, #168]	@ (8005620 <vTaskSwitchContext+0xb8>)
 8005578:	2201      	movs	r2, #1
 800557a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800557c:	e047      	b.n	800560e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800557e:	4b28      	ldr	r3, [pc, #160]	@ (8005620 <vTaskSwitchContext+0xb8>)
 8005580:	2200      	movs	r2, #0
 8005582:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005584:	4b27      	ldr	r3, [pc, #156]	@ (8005624 <vTaskSwitchContext+0xbc>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	60fb      	str	r3, [r7, #12]
 800558a:	e011      	b.n	80055b0 <vTaskSwitchContext+0x48>
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d10b      	bne.n	80055aa <vTaskSwitchContext+0x42>
	__asm volatile
 8005592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005596:	f383 8811 	msr	BASEPRI, r3
 800559a:	f3bf 8f6f 	isb	sy
 800559e:	f3bf 8f4f 	dsb	sy
 80055a2:	607b      	str	r3, [r7, #4]
}
 80055a4:	bf00      	nop
 80055a6:	bf00      	nop
 80055a8:	e7fd      	b.n	80055a6 <vTaskSwitchContext+0x3e>
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	3b01      	subs	r3, #1
 80055ae:	60fb      	str	r3, [r7, #12]
 80055b0:	491d      	ldr	r1, [pc, #116]	@ (8005628 <vTaskSwitchContext+0xc0>)
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4613      	mov	r3, r2
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	4413      	add	r3, r2
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	440b      	add	r3, r1
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d0e3      	beq.n	800558c <vTaskSwitchContext+0x24>
 80055c4:	68fa      	ldr	r2, [r7, #12]
 80055c6:	4613      	mov	r3, r2
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	4413      	add	r3, r2
 80055cc:	009b      	lsls	r3, r3, #2
 80055ce:	4a16      	ldr	r2, [pc, #88]	@ (8005628 <vTaskSwitchContext+0xc0>)
 80055d0:	4413      	add	r3, r2
 80055d2:	60bb      	str	r3, [r7, #8]
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	685a      	ldr	r2, [r3, #4]
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	605a      	str	r2, [r3, #4]
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	685a      	ldr	r2, [r3, #4]
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	3308      	adds	r3, #8
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d104      	bne.n	80055f4 <vTaskSwitchContext+0x8c>
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	685a      	ldr	r2, [r3, #4]
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	605a      	str	r2, [r3, #4]
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	4a0c      	ldr	r2, [pc, #48]	@ (800562c <vTaskSwitchContext+0xc4>)
 80055fc:	6013      	str	r3, [r2, #0]
 80055fe:	4a09      	ldr	r2, [pc, #36]	@ (8005624 <vTaskSwitchContext+0xbc>)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005604:	4b09      	ldr	r3, [pc, #36]	@ (800562c <vTaskSwitchContext+0xc4>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	3354      	adds	r3, #84	@ 0x54
 800560a:	4a09      	ldr	r2, [pc, #36]	@ (8005630 <vTaskSwitchContext+0xc8>)
 800560c:	6013      	str	r3, [r2, #0]
}
 800560e:	bf00      	nop
 8005610:	3714      	adds	r7, #20
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr
 800561a:	bf00      	nop
 800561c:	20000e48 	.word	0x20000e48
 8005620:	20000e34 	.word	0x20000e34
 8005624:	20000e28 	.word	0x20000e28
 8005628:	20000950 	.word	0x20000950
 800562c:	2000094c 	.word	0x2000094c
 8005630:	2000001c 	.word	0x2000001c

08005634 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d10b      	bne.n	800565c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005648:	f383 8811 	msr	BASEPRI, r3
 800564c:	f3bf 8f6f 	isb	sy
 8005650:	f3bf 8f4f 	dsb	sy
 8005654:	60fb      	str	r3, [r7, #12]
}
 8005656:	bf00      	nop
 8005658:	bf00      	nop
 800565a:	e7fd      	b.n	8005658 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800565c:	4b07      	ldr	r3, [pc, #28]	@ (800567c <vTaskPlaceOnEventList+0x48>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	3318      	adds	r3, #24
 8005662:	4619      	mov	r1, r3
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f7fe fb2c 	bl	8003cc2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800566a:	2101      	movs	r1, #1
 800566c:	6838      	ldr	r0, [r7, #0]
 800566e:	f000 fcc5 	bl	8005ffc <prvAddCurrentTaskToDelayedList>
}
 8005672:	bf00      	nop
 8005674:	3710      	adds	r7, #16
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	2000094c 	.word	0x2000094c

08005680 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005680:	b580      	push	{r7, lr}
 8005682:	b086      	sub	sp, #24
 8005684:	af00      	add	r7, sp, #0
 8005686:	60f8      	str	r0, [r7, #12]
 8005688:	60b9      	str	r1, [r7, #8]
 800568a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d10b      	bne.n	80056aa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005696:	f383 8811 	msr	BASEPRI, r3
 800569a:	f3bf 8f6f 	isb	sy
 800569e:	f3bf 8f4f 	dsb	sy
 80056a2:	617b      	str	r3, [r7, #20]
}
 80056a4:	bf00      	nop
 80056a6:	bf00      	nop
 80056a8:	e7fd      	b.n	80056a6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80056aa:	4b0a      	ldr	r3, [pc, #40]	@ (80056d4 <vTaskPlaceOnEventListRestricted+0x54>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	3318      	adds	r3, #24
 80056b0:	4619      	mov	r1, r3
 80056b2:	68f8      	ldr	r0, [r7, #12]
 80056b4:	f7fe fae1 	bl	8003c7a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d002      	beq.n	80056c4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80056be:	f04f 33ff 	mov.w	r3, #4294967295
 80056c2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80056c4:	6879      	ldr	r1, [r7, #4]
 80056c6:	68b8      	ldr	r0, [r7, #8]
 80056c8:	f000 fc98 	bl	8005ffc <prvAddCurrentTaskToDelayedList>
	}
 80056cc:	bf00      	nop
 80056ce:	3718      	adds	r7, #24
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	2000094c 	.word	0x2000094c

080056d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b086      	sub	sp, #24
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d10b      	bne.n	8005706 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80056ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f2:	f383 8811 	msr	BASEPRI, r3
 80056f6:	f3bf 8f6f 	isb	sy
 80056fa:	f3bf 8f4f 	dsb	sy
 80056fe:	60fb      	str	r3, [r7, #12]
}
 8005700:	bf00      	nop
 8005702:	bf00      	nop
 8005704:	e7fd      	b.n	8005702 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	3318      	adds	r3, #24
 800570a:	4618      	mov	r0, r3
 800570c:	f7fe fb12 	bl	8003d34 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005710:	4b1d      	ldr	r3, [pc, #116]	@ (8005788 <xTaskRemoveFromEventList+0xb0>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d11d      	bne.n	8005754 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	3304      	adds	r3, #4
 800571c:	4618      	mov	r0, r3
 800571e:	f7fe fb09 	bl	8003d34 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005726:	4b19      	ldr	r3, [pc, #100]	@ (800578c <xTaskRemoveFromEventList+0xb4>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	429a      	cmp	r2, r3
 800572c:	d903      	bls.n	8005736 <xTaskRemoveFromEventList+0x5e>
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005732:	4a16      	ldr	r2, [pc, #88]	@ (800578c <xTaskRemoveFromEventList+0xb4>)
 8005734:	6013      	str	r3, [r2, #0]
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800573a:	4613      	mov	r3, r2
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	4413      	add	r3, r2
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	4a13      	ldr	r2, [pc, #76]	@ (8005790 <xTaskRemoveFromEventList+0xb8>)
 8005744:	441a      	add	r2, r3
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	3304      	adds	r3, #4
 800574a:	4619      	mov	r1, r3
 800574c:	4610      	mov	r0, r2
 800574e:	f7fe fa94 	bl	8003c7a <vListInsertEnd>
 8005752:	e005      	b.n	8005760 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	3318      	adds	r3, #24
 8005758:	4619      	mov	r1, r3
 800575a:	480e      	ldr	r0, [pc, #56]	@ (8005794 <xTaskRemoveFromEventList+0xbc>)
 800575c:	f7fe fa8d 	bl	8003c7a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005764:	4b0c      	ldr	r3, [pc, #48]	@ (8005798 <xTaskRemoveFromEventList+0xc0>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800576a:	429a      	cmp	r2, r3
 800576c:	d905      	bls.n	800577a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800576e:	2301      	movs	r3, #1
 8005770:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005772:	4b0a      	ldr	r3, [pc, #40]	@ (800579c <xTaskRemoveFromEventList+0xc4>)
 8005774:	2201      	movs	r2, #1
 8005776:	601a      	str	r2, [r3, #0]
 8005778:	e001      	b.n	800577e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800577a:	2300      	movs	r3, #0
 800577c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800577e:	697b      	ldr	r3, [r7, #20]
}
 8005780:	4618      	mov	r0, r3
 8005782:	3718      	adds	r7, #24
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}
 8005788:	20000e48 	.word	0x20000e48
 800578c:	20000e28 	.word	0x20000e28
 8005790:	20000950 	.word	0x20000950
 8005794:	20000de0 	.word	0x20000de0
 8005798:	2000094c 	.word	0x2000094c
 800579c:	20000e34 	.word	0x20000e34

080057a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80057a8:	4b06      	ldr	r3, [pc, #24]	@ (80057c4 <vTaskInternalSetTimeOutState+0x24>)
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80057b0:	4b05      	ldr	r3, [pc, #20]	@ (80057c8 <vTaskInternalSetTimeOutState+0x28>)
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	605a      	str	r2, [r3, #4]
}
 80057b8:	bf00      	nop
 80057ba:	370c      	adds	r7, #12
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr
 80057c4:	20000e38 	.word	0x20000e38
 80057c8:	20000e24 	.word	0x20000e24

080057cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b088      	sub	sp, #32
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d10b      	bne.n	80057f4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80057dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057e0:	f383 8811 	msr	BASEPRI, r3
 80057e4:	f3bf 8f6f 	isb	sy
 80057e8:	f3bf 8f4f 	dsb	sy
 80057ec:	613b      	str	r3, [r7, #16]
}
 80057ee:	bf00      	nop
 80057f0:	bf00      	nop
 80057f2:	e7fd      	b.n	80057f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d10b      	bne.n	8005812 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80057fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057fe:	f383 8811 	msr	BASEPRI, r3
 8005802:	f3bf 8f6f 	isb	sy
 8005806:	f3bf 8f4f 	dsb	sy
 800580a:	60fb      	str	r3, [r7, #12]
}
 800580c:	bf00      	nop
 800580e:	bf00      	nop
 8005810:	e7fd      	b.n	800580e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005812:	f001 f8d1 	bl	80069b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005816:	4b1d      	ldr	r3, [pc, #116]	@ (800588c <xTaskCheckForTimeOut+0xc0>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	69ba      	ldr	r2, [r7, #24]
 8005822:	1ad3      	subs	r3, r2, r3
 8005824:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800582e:	d102      	bne.n	8005836 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005830:	2300      	movs	r3, #0
 8005832:	61fb      	str	r3, [r7, #28]
 8005834:	e023      	b.n	800587e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	4b15      	ldr	r3, [pc, #84]	@ (8005890 <xTaskCheckForTimeOut+0xc4>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	429a      	cmp	r2, r3
 8005840:	d007      	beq.n	8005852 <xTaskCheckForTimeOut+0x86>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	69ba      	ldr	r2, [r7, #24]
 8005848:	429a      	cmp	r2, r3
 800584a:	d302      	bcc.n	8005852 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800584c:	2301      	movs	r3, #1
 800584e:	61fb      	str	r3, [r7, #28]
 8005850:	e015      	b.n	800587e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	697a      	ldr	r2, [r7, #20]
 8005858:	429a      	cmp	r2, r3
 800585a:	d20b      	bcs.n	8005874 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	1ad2      	subs	r2, r2, r3
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f7ff ff99 	bl	80057a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800586e:	2300      	movs	r3, #0
 8005870:	61fb      	str	r3, [r7, #28]
 8005872:	e004      	b.n	800587e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	2200      	movs	r2, #0
 8005878:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800587a:	2301      	movs	r3, #1
 800587c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800587e:	f001 f8cd 	bl	8006a1c <vPortExitCritical>

	return xReturn;
 8005882:	69fb      	ldr	r3, [r7, #28]
}
 8005884:	4618      	mov	r0, r3
 8005886:	3720      	adds	r7, #32
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}
 800588c:	20000e24 	.word	0x20000e24
 8005890:	20000e38 	.word	0x20000e38

08005894 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005894:	b480      	push	{r7}
 8005896:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005898:	4b03      	ldr	r3, [pc, #12]	@ (80058a8 <vTaskMissedYield+0x14>)
 800589a:	2201      	movs	r2, #1
 800589c:	601a      	str	r2, [r3, #0]
}
 800589e:	bf00      	nop
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr
 80058a8:	20000e34 	.word	0x20000e34

080058ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80058b4:	f000 f852 	bl	800595c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80058b8:	4b06      	ldr	r3, [pc, #24]	@ (80058d4 <prvIdleTask+0x28>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d9f9      	bls.n	80058b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80058c0:	4b05      	ldr	r3, [pc, #20]	@ (80058d8 <prvIdleTask+0x2c>)
 80058c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058c6:	601a      	str	r2, [r3, #0]
 80058c8:	f3bf 8f4f 	dsb	sy
 80058cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80058d0:	e7f0      	b.n	80058b4 <prvIdleTask+0x8>
 80058d2:	bf00      	nop
 80058d4:	20000950 	.word	0x20000950
 80058d8:	e000ed04 	.word	0xe000ed04

080058dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80058e2:	2300      	movs	r3, #0
 80058e4:	607b      	str	r3, [r7, #4]
 80058e6:	e00c      	b.n	8005902 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	4613      	mov	r3, r2
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	4413      	add	r3, r2
 80058f0:	009b      	lsls	r3, r3, #2
 80058f2:	4a12      	ldr	r2, [pc, #72]	@ (800593c <prvInitialiseTaskLists+0x60>)
 80058f4:	4413      	add	r3, r2
 80058f6:	4618      	mov	r0, r3
 80058f8:	f7fe f992 	bl	8003c20 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	3301      	adds	r3, #1
 8005900:	607b      	str	r3, [r7, #4]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2b37      	cmp	r3, #55	@ 0x37
 8005906:	d9ef      	bls.n	80058e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005908:	480d      	ldr	r0, [pc, #52]	@ (8005940 <prvInitialiseTaskLists+0x64>)
 800590a:	f7fe f989 	bl	8003c20 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800590e:	480d      	ldr	r0, [pc, #52]	@ (8005944 <prvInitialiseTaskLists+0x68>)
 8005910:	f7fe f986 	bl	8003c20 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005914:	480c      	ldr	r0, [pc, #48]	@ (8005948 <prvInitialiseTaskLists+0x6c>)
 8005916:	f7fe f983 	bl	8003c20 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800591a:	480c      	ldr	r0, [pc, #48]	@ (800594c <prvInitialiseTaskLists+0x70>)
 800591c:	f7fe f980 	bl	8003c20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005920:	480b      	ldr	r0, [pc, #44]	@ (8005950 <prvInitialiseTaskLists+0x74>)
 8005922:	f7fe f97d 	bl	8003c20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005926:	4b0b      	ldr	r3, [pc, #44]	@ (8005954 <prvInitialiseTaskLists+0x78>)
 8005928:	4a05      	ldr	r2, [pc, #20]	@ (8005940 <prvInitialiseTaskLists+0x64>)
 800592a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800592c:	4b0a      	ldr	r3, [pc, #40]	@ (8005958 <prvInitialiseTaskLists+0x7c>)
 800592e:	4a05      	ldr	r2, [pc, #20]	@ (8005944 <prvInitialiseTaskLists+0x68>)
 8005930:	601a      	str	r2, [r3, #0]
}
 8005932:	bf00      	nop
 8005934:	3708      	adds	r7, #8
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	20000950 	.word	0x20000950
 8005940:	20000db0 	.word	0x20000db0
 8005944:	20000dc4 	.word	0x20000dc4
 8005948:	20000de0 	.word	0x20000de0
 800594c:	20000df4 	.word	0x20000df4
 8005950:	20000e0c 	.word	0x20000e0c
 8005954:	20000dd8 	.word	0x20000dd8
 8005958:	20000ddc 	.word	0x20000ddc

0800595c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b082      	sub	sp, #8
 8005960:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005962:	e019      	b.n	8005998 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005964:	f001 f828 	bl	80069b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005968:	4b10      	ldr	r3, [pc, #64]	@ (80059ac <prvCheckTasksWaitingTermination+0x50>)
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	3304      	adds	r3, #4
 8005974:	4618      	mov	r0, r3
 8005976:	f7fe f9dd 	bl	8003d34 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800597a:	4b0d      	ldr	r3, [pc, #52]	@ (80059b0 <prvCheckTasksWaitingTermination+0x54>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	3b01      	subs	r3, #1
 8005980:	4a0b      	ldr	r2, [pc, #44]	@ (80059b0 <prvCheckTasksWaitingTermination+0x54>)
 8005982:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005984:	4b0b      	ldr	r3, [pc, #44]	@ (80059b4 <prvCheckTasksWaitingTermination+0x58>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	3b01      	subs	r3, #1
 800598a:	4a0a      	ldr	r2, [pc, #40]	@ (80059b4 <prvCheckTasksWaitingTermination+0x58>)
 800598c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800598e:	f001 f845 	bl	8006a1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 f810 	bl	80059b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005998:	4b06      	ldr	r3, [pc, #24]	@ (80059b4 <prvCheckTasksWaitingTermination+0x58>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d1e1      	bne.n	8005964 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80059a0:	bf00      	nop
 80059a2:	bf00      	nop
 80059a4:	3708      	adds	r7, #8
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}
 80059aa:	bf00      	nop
 80059ac:	20000df4 	.word	0x20000df4
 80059b0:	20000e20 	.word	0x20000e20
 80059b4:	20000e08 	.word	0x20000e08

080059b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b084      	sub	sp, #16
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	3354      	adds	r3, #84	@ 0x54
 80059c4:	4618      	mov	r0, r3
 80059c6:	f001 fc37 	bl	8007238 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d108      	bne.n	80059e6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059d8:	4618      	mov	r0, r3
 80059da:	f001 f9dd 	bl	8006d98 <vPortFree>
				vPortFree( pxTCB );
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f001 f9da 	bl	8006d98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80059e4:	e019      	b.n	8005a1a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d103      	bne.n	80059f8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f001 f9d1 	bl	8006d98 <vPortFree>
	}
 80059f6:	e010      	b.n	8005a1a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d00b      	beq.n	8005a1a <prvDeleteTCB+0x62>
	__asm volatile
 8005a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a06:	f383 8811 	msr	BASEPRI, r3
 8005a0a:	f3bf 8f6f 	isb	sy
 8005a0e:	f3bf 8f4f 	dsb	sy
 8005a12:	60fb      	str	r3, [r7, #12]
}
 8005a14:	bf00      	nop
 8005a16:	bf00      	nop
 8005a18:	e7fd      	b.n	8005a16 <prvDeleteTCB+0x5e>
	}
 8005a1a:	bf00      	nop
 8005a1c:	3710      	adds	r7, #16
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}
	...

08005a24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005a24:	b480      	push	{r7}
 8005a26:	b083      	sub	sp, #12
 8005a28:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a2a:	4b0c      	ldr	r3, [pc, #48]	@ (8005a5c <prvResetNextTaskUnblockTime+0x38>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d104      	bne.n	8005a3e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005a34:	4b0a      	ldr	r3, [pc, #40]	@ (8005a60 <prvResetNextTaskUnblockTime+0x3c>)
 8005a36:	f04f 32ff 	mov.w	r2, #4294967295
 8005a3a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005a3c:	e008      	b.n	8005a50 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a3e:	4b07      	ldr	r3, [pc, #28]	@ (8005a5c <prvResetNextTaskUnblockTime+0x38>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	68db      	ldr	r3, [r3, #12]
 8005a46:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	4a04      	ldr	r2, [pc, #16]	@ (8005a60 <prvResetNextTaskUnblockTime+0x3c>)
 8005a4e:	6013      	str	r3, [r2, #0]
}
 8005a50:	bf00      	nop
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr
 8005a5c:	20000dd8 	.word	0x20000dd8
 8005a60:	20000e40 	.word	0x20000e40

08005a64 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8005a6a:	4b05      	ldr	r3, [pc, #20]	@ (8005a80 <xTaskGetCurrentTaskHandle+0x1c>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8005a70:	687b      	ldr	r3, [r7, #4]
	}
 8005a72:	4618      	mov	r0, r3
 8005a74:	370c      	adds	r7, #12
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr
 8005a7e:	bf00      	nop
 8005a80:	2000094c 	.word	0x2000094c

08005a84 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8005ab8 <xTaskGetSchedulerState+0x34>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d102      	bne.n	8005a98 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005a92:	2301      	movs	r3, #1
 8005a94:	607b      	str	r3, [r7, #4]
 8005a96:	e008      	b.n	8005aaa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a98:	4b08      	ldr	r3, [pc, #32]	@ (8005abc <xTaskGetSchedulerState+0x38>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d102      	bne.n	8005aa6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005aa0:	2302      	movs	r3, #2
 8005aa2:	607b      	str	r3, [r7, #4]
 8005aa4:	e001      	b.n	8005aaa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005aaa:	687b      	ldr	r3, [r7, #4]
	}
 8005aac:	4618      	mov	r0, r3
 8005aae:	370c      	adds	r7, #12
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr
 8005ab8:	20000e2c 	.word	0x20000e2c
 8005abc:	20000e48 	.word	0x20000e48

08005ac0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b086      	sub	sp, #24
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005acc:	2300      	movs	r3, #0
 8005ace:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d058      	beq.n	8005b88 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005ad6:	4b2f      	ldr	r3, [pc, #188]	@ (8005b94 <xTaskPriorityDisinherit+0xd4>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	693a      	ldr	r2, [r7, #16]
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d00b      	beq.n	8005af8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ae4:	f383 8811 	msr	BASEPRI, r3
 8005ae8:	f3bf 8f6f 	isb	sy
 8005aec:	f3bf 8f4f 	dsb	sy
 8005af0:	60fb      	str	r3, [r7, #12]
}
 8005af2:	bf00      	nop
 8005af4:	bf00      	nop
 8005af6:	e7fd      	b.n	8005af4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d10b      	bne.n	8005b18 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b04:	f383 8811 	msr	BASEPRI, r3
 8005b08:	f3bf 8f6f 	isb	sy
 8005b0c:	f3bf 8f4f 	dsb	sy
 8005b10:	60bb      	str	r3, [r7, #8]
}
 8005b12:	bf00      	nop
 8005b14:	bf00      	nop
 8005b16:	e7fd      	b.n	8005b14 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b1c:	1e5a      	subs	r2, r3, #1
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d02c      	beq.n	8005b88 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d128      	bne.n	8005b88 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	3304      	adds	r3, #4
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f7fe f8fa 	bl	8003d34 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b4c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b58:	4b0f      	ldr	r3, [pc, #60]	@ (8005b98 <xTaskPriorityDisinherit+0xd8>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d903      	bls.n	8005b68 <xTaskPriorityDisinherit+0xa8>
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b64:	4a0c      	ldr	r2, [pc, #48]	@ (8005b98 <xTaskPriorityDisinherit+0xd8>)
 8005b66:	6013      	str	r3, [r2, #0]
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	009b      	lsls	r3, r3, #2
 8005b70:	4413      	add	r3, r2
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	4a09      	ldr	r2, [pc, #36]	@ (8005b9c <xTaskPriorityDisinherit+0xdc>)
 8005b76:	441a      	add	r2, r3
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	3304      	adds	r3, #4
 8005b7c:	4619      	mov	r1, r3
 8005b7e:	4610      	mov	r0, r2
 8005b80:	f7fe f87b 	bl	8003c7a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005b84:	2301      	movs	r3, #1
 8005b86:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005b88:	697b      	ldr	r3, [r7, #20]
	}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3718      	adds	r7, #24
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}
 8005b92:	bf00      	nop
 8005b94:	2000094c 	.word	0x2000094c
 8005b98:	20000e28 	.word	0x20000e28
 8005b9c:	20000950 	.word	0x20000950

08005ba0 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b086      	sub	sp, #24
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	60b9      	str	r1, [r7, #8]
 8005baa:	607a      	str	r2, [r7, #4]
 8005bac:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8005bae:	f000 ff03 	bl	80069b8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005bb2:	4b29      	ldr	r3, [pc, #164]	@ (8005c58 <xTaskNotifyWait+0xb8>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d01c      	beq.n	8005bfa <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8005bc0:	4b25      	ldr	r3, [pc, #148]	@ (8005c58 <xTaskNotifyWait+0xb8>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8005bc8:	68fa      	ldr	r2, [r7, #12]
 8005bca:	43d2      	mvns	r2, r2
 8005bcc:	400a      	ands	r2, r1
 8005bce:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8005bd2:	4b21      	ldr	r3, [pc, #132]	@ (8005c58 <xTaskNotifyWait+0xb8>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d00b      	beq.n	8005bfa <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005be2:	2101      	movs	r1, #1
 8005be4:	6838      	ldr	r0, [r7, #0]
 8005be6:	f000 fa09 	bl	8005ffc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8005bea:	4b1c      	ldr	r3, [pc, #112]	@ (8005c5c <xTaskNotifyWait+0xbc>)
 8005bec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bf0:	601a      	str	r2, [r3, #0]
 8005bf2:	f3bf 8f4f 	dsb	sy
 8005bf6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8005bfa:	f000 ff0f 	bl	8006a1c <vPortExitCritical>

		taskENTER_CRITICAL();
 8005bfe:	f000 fedb 	bl	80069b8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d005      	beq.n	8005c14 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8005c08:	4b13      	ldr	r3, [pc, #76]	@ (8005c58 <xTaskNotifyWait+0xb8>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005c14:	4b10      	ldr	r3, [pc, #64]	@ (8005c58 <xTaskNotifyWait+0xb8>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	2b02      	cmp	r3, #2
 8005c20:	d002      	beq.n	8005c28 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8005c22:	2300      	movs	r3, #0
 8005c24:	617b      	str	r3, [r7, #20]
 8005c26:	e00a      	b.n	8005c3e <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8005c28:	4b0b      	ldr	r3, [pc, #44]	@ (8005c58 <xTaskNotifyWait+0xb8>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8005c30:	68ba      	ldr	r2, [r7, #8]
 8005c32:	43d2      	mvns	r2, r2
 8005c34:	400a      	ands	r2, r1
 8005c36:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005c3e:	4b06      	ldr	r3, [pc, #24]	@ (8005c58 <xTaskNotifyWait+0xb8>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	2200      	movs	r2, #0
 8005c44:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8005c48:	f000 fee8 	bl	8006a1c <vPortExitCritical>

		return xReturn;
 8005c4c:	697b      	ldr	r3, [r7, #20]
	}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3718      	adds	r7, #24
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	2000094c 	.word	0x2000094c
 8005c5c:	e000ed04 	.word	0xe000ed04

08005c60 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b08a      	sub	sp, #40	@ 0x28
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	603b      	str	r3, [r7, #0]
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8005c70:	2301      	movs	r3, #1
 8005c72:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d10b      	bne.n	8005c92 <xTaskGenericNotify+0x32>
	__asm volatile
 8005c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c7e:	f383 8811 	msr	BASEPRI, r3
 8005c82:	f3bf 8f6f 	isb	sy
 8005c86:	f3bf 8f4f 	dsb	sy
 8005c8a:	61bb      	str	r3, [r7, #24]
}
 8005c8c:	bf00      	nop
 8005c8e:	bf00      	nop
 8005c90:	e7fd      	b.n	8005c8e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8005c96:	f000 fe8f 	bl	80069b8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d004      	beq.n	8005caa <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8005ca0:	6a3b      	ldr	r3, [r7, #32]
 8005ca2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005caa:	6a3b      	ldr	r3, [r7, #32]
 8005cac:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005cb0:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005cb2:	6a3b      	ldr	r3, [r7, #32]
 8005cb4:	2202      	movs	r2, #2
 8005cb6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8005cba:	79fb      	ldrb	r3, [r7, #7]
 8005cbc:	2b04      	cmp	r3, #4
 8005cbe:	d82e      	bhi.n	8005d1e <xTaskGenericNotify+0xbe>
 8005cc0:	a201      	add	r2, pc, #4	@ (adr r2, 8005cc8 <xTaskGenericNotify+0x68>)
 8005cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cc6:	bf00      	nop
 8005cc8:	08005d43 	.word	0x08005d43
 8005ccc:	08005cdd 	.word	0x08005cdd
 8005cd0:	08005cef 	.word	0x08005cef
 8005cd4:	08005cff 	.word	0x08005cff
 8005cd8:	08005d09 	.word	0x08005d09
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8005cdc:	6a3b      	ldr	r3, [r7, #32]
 8005cde:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	431a      	orrs	r2, r3
 8005ce6:	6a3b      	ldr	r3, [r7, #32]
 8005ce8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005cec:	e02c      	b.n	8005d48 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8005cee:	6a3b      	ldr	r3, [r7, #32]
 8005cf0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005cf4:	1c5a      	adds	r2, r3, #1
 8005cf6:	6a3b      	ldr	r3, [r7, #32]
 8005cf8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005cfc:	e024      	b.n	8005d48 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8005cfe:	6a3b      	ldr	r3, [r7, #32]
 8005d00:	68ba      	ldr	r2, [r7, #8]
 8005d02:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005d06:	e01f      	b.n	8005d48 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005d08:	7ffb      	ldrb	r3, [r7, #31]
 8005d0a:	2b02      	cmp	r3, #2
 8005d0c:	d004      	beq.n	8005d18 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8005d0e:	6a3b      	ldr	r3, [r7, #32]
 8005d10:	68ba      	ldr	r2, [r7, #8]
 8005d12:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8005d16:	e017      	b.n	8005d48 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8005d1c:	e014      	b.n	8005d48 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8005d1e:	6a3b      	ldr	r3, [r7, #32]
 8005d20:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d28:	d00d      	beq.n	8005d46 <xTaskGenericNotify+0xe6>
	__asm volatile
 8005d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d2e:	f383 8811 	msr	BASEPRI, r3
 8005d32:	f3bf 8f6f 	isb	sy
 8005d36:	f3bf 8f4f 	dsb	sy
 8005d3a:	617b      	str	r3, [r7, #20]
}
 8005d3c:	bf00      	nop
 8005d3e:	bf00      	nop
 8005d40:	e7fd      	b.n	8005d3e <xTaskGenericNotify+0xde>
					break;
 8005d42:	bf00      	nop
 8005d44:	e000      	b.n	8005d48 <xTaskGenericNotify+0xe8>

					break;
 8005d46:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005d48:	7ffb      	ldrb	r3, [r7, #31]
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d13b      	bne.n	8005dc6 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d4e:	6a3b      	ldr	r3, [r7, #32]
 8005d50:	3304      	adds	r3, #4
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7fd ffee 	bl	8003d34 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8005d58:	6a3b      	ldr	r3, [r7, #32]
 8005d5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d5c:	4b1d      	ldr	r3, [pc, #116]	@ (8005dd4 <xTaskGenericNotify+0x174>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	429a      	cmp	r2, r3
 8005d62:	d903      	bls.n	8005d6c <xTaskGenericNotify+0x10c>
 8005d64:	6a3b      	ldr	r3, [r7, #32]
 8005d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d68:	4a1a      	ldr	r2, [pc, #104]	@ (8005dd4 <xTaskGenericNotify+0x174>)
 8005d6a:	6013      	str	r3, [r2, #0]
 8005d6c:	6a3b      	ldr	r3, [r7, #32]
 8005d6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d70:	4613      	mov	r3, r2
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	4413      	add	r3, r2
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	4a17      	ldr	r2, [pc, #92]	@ (8005dd8 <xTaskGenericNotify+0x178>)
 8005d7a:	441a      	add	r2, r3
 8005d7c:	6a3b      	ldr	r3, [r7, #32]
 8005d7e:	3304      	adds	r3, #4
 8005d80:	4619      	mov	r1, r3
 8005d82:	4610      	mov	r0, r2
 8005d84:	f7fd ff79 	bl	8003c7a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005d88:	6a3b      	ldr	r3, [r7, #32]
 8005d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d00b      	beq.n	8005da8 <xTaskGenericNotify+0x148>
	__asm volatile
 8005d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d94:	f383 8811 	msr	BASEPRI, r3
 8005d98:	f3bf 8f6f 	isb	sy
 8005d9c:	f3bf 8f4f 	dsb	sy
 8005da0:	613b      	str	r3, [r7, #16]
}
 8005da2:	bf00      	nop
 8005da4:	bf00      	nop
 8005da6:	e7fd      	b.n	8005da4 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005da8:	6a3b      	ldr	r3, [r7, #32]
 8005daa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dac:	4b0b      	ldr	r3, [pc, #44]	@ (8005ddc <xTaskGenericNotify+0x17c>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d907      	bls.n	8005dc6 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8005db6:	4b0a      	ldr	r3, [pc, #40]	@ (8005de0 <xTaskGenericNotify+0x180>)
 8005db8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dbc:	601a      	str	r2, [r3, #0]
 8005dbe:	f3bf 8f4f 	dsb	sy
 8005dc2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8005dc6:	f000 fe29 	bl	8006a1c <vPortExitCritical>

		return xReturn;
 8005dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3728      	adds	r7, #40	@ 0x28
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}
 8005dd4:	20000e28 	.word	0x20000e28
 8005dd8:	20000950 	.word	0x20000950
 8005ddc:	2000094c 	.word	0x2000094c
 8005de0:	e000ed04 	.word	0xe000ed04

08005de4 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b08e      	sub	sp, #56	@ 0x38
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	603b      	str	r3, [r7, #0]
 8005df0:	4613      	mov	r3, r2
 8005df2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8005df4:	2301      	movs	r3, #1
 8005df6:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d10b      	bne.n	8005e16 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8005dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e02:	f383 8811 	msr	BASEPRI, r3
 8005e06:	f3bf 8f6f 	isb	sy
 8005e0a:	f3bf 8f4f 	dsb	sy
 8005e0e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005e10:	bf00      	nop
 8005e12:	bf00      	nop
 8005e14:	e7fd      	b.n	8005e12 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005e16:	f000 feaf 	bl	8006b78 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8005e1e:	f3ef 8211 	mrs	r2, BASEPRI
 8005e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e26:	f383 8811 	msr	BASEPRI, r3
 8005e2a:	f3bf 8f6f 	isb	sy
 8005e2e:	f3bf 8f4f 	dsb	sy
 8005e32:	623a      	str	r2, [r7, #32]
 8005e34:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8005e36:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d004      	beq.n	8005e4a <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8005e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e42:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e4c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005e50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e56:	2202      	movs	r2, #2
 8005e58:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8005e5c:	79fb      	ldrb	r3, [r7, #7]
 8005e5e:	2b04      	cmp	r3, #4
 8005e60:	d82e      	bhi.n	8005ec0 <xTaskGenericNotifyFromISR+0xdc>
 8005e62:	a201      	add	r2, pc, #4	@ (adr r2, 8005e68 <xTaskGenericNotifyFromISR+0x84>)
 8005e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e68:	08005ee5 	.word	0x08005ee5
 8005e6c:	08005e7d 	.word	0x08005e7d
 8005e70:	08005e8f 	.word	0x08005e8f
 8005e74:	08005e9f 	.word	0x08005e9f
 8005e78:	08005ea9 	.word	0x08005ea9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8005e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e7e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	431a      	orrs	r2, r3
 8005e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e88:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005e8c:	e02d      	b.n	8005eea <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8005e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e90:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005e94:	1c5a      	adds	r2, r3, #1
 8005e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e98:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005e9c:	e025      	b.n	8005eea <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8005e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea0:	68ba      	ldr	r2, [r7, #8]
 8005ea2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005ea6:	e020      	b.n	8005eea <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005ea8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005eac:	2b02      	cmp	r3, #2
 8005eae:	d004      	beq.n	8005eba <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8005eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eb2:	68ba      	ldr	r2, [r7, #8]
 8005eb4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8005eb8:	e017      	b.n	8005eea <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8005ebe:	e014      	b.n	8005eea <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8005ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eca:	d00d      	beq.n	8005ee8 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8005ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ed0:	f383 8811 	msr	BASEPRI, r3
 8005ed4:	f3bf 8f6f 	isb	sy
 8005ed8:	f3bf 8f4f 	dsb	sy
 8005edc:	61bb      	str	r3, [r7, #24]
}
 8005ede:	bf00      	nop
 8005ee0:	bf00      	nop
 8005ee2:	e7fd      	b.n	8005ee0 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8005ee4:	bf00      	nop
 8005ee6:	e000      	b.n	8005eea <xTaskGenericNotifyFromISR+0x106>
					break;
 8005ee8:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005eea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d147      	bne.n	8005f82 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d00b      	beq.n	8005f12 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8005efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005efe:	f383 8811 	msr	BASEPRI, r3
 8005f02:	f3bf 8f6f 	isb	sy
 8005f06:	f3bf 8f4f 	dsb	sy
 8005f0a:	617b      	str	r3, [r7, #20]
}
 8005f0c:	bf00      	nop
 8005f0e:	bf00      	nop
 8005f10:	e7fd      	b.n	8005f0e <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f12:	4b21      	ldr	r3, [pc, #132]	@ (8005f98 <xTaskGenericNotifyFromISR+0x1b4>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d11d      	bne.n	8005f56 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f1c:	3304      	adds	r3, #4
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f7fd ff08 	bl	8003d34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f28:	4b1c      	ldr	r3, [pc, #112]	@ (8005f9c <xTaskGenericNotifyFromISR+0x1b8>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d903      	bls.n	8005f38 <xTaskGenericNotifyFromISR+0x154>
 8005f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f34:	4a19      	ldr	r2, [pc, #100]	@ (8005f9c <xTaskGenericNotifyFromISR+0x1b8>)
 8005f36:	6013      	str	r3, [r2, #0]
 8005f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f3c:	4613      	mov	r3, r2
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	4413      	add	r3, r2
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	4a16      	ldr	r2, [pc, #88]	@ (8005fa0 <xTaskGenericNotifyFromISR+0x1bc>)
 8005f46:	441a      	add	r2, r3
 8005f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f4a:	3304      	adds	r3, #4
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	4610      	mov	r0, r2
 8005f50:	f7fd fe93 	bl	8003c7a <vListInsertEnd>
 8005f54:	e005      	b.n	8005f62 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f58:	3318      	adds	r3, #24
 8005f5a:	4619      	mov	r1, r3
 8005f5c:	4811      	ldr	r0, [pc, #68]	@ (8005fa4 <xTaskGenericNotifyFromISR+0x1c0>)
 8005f5e:	f7fd fe8c 	bl	8003c7a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f66:	4b10      	ldr	r3, [pc, #64]	@ (8005fa8 <xTaskGenericNotifyFromISR+0x1c4>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d908      	bls.n	8005f82 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8005f70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d002      	beq.n	8005f7c <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8005f76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f78:	2201      	movs	r2, #1
 8005f7a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8005f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8005fac <xTaskGenericNotifyFromISR+0x1c8>)
 8005f7e:	2201      	movs	r2, #1
 8005f80:	601a      	str	r2, [r3, #0]
 8005f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f84:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	f383 8811 	msr	BASEPRI, r3
}
 8005f8c:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8005f8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3738      	adds	r7, #56	@ 0x38
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	20000e48 	.word	0x20000e48
 8005f9c:	20000e28 	.word	0x20000e28
 8005fa0:	20000950 	.word	0x20000950
 8005fa4:	20000de0 	.word	0x20000de0
 8005fa8:	2000094c 	.word	0x2000094c
 8005fac:	20000e34 	.word	0x20000e34

08005fb0 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b084      	sub	sp, #16
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d102      	bne.n	8005fc4 <xTaskNotifyStateClear+0x14>
 8005fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8005ff8 <xTaskNotifyStateClear+0x48>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	e000      	b.n	8005fc6 <xTaskNotifyStateClear+0x16>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 8005fc8:	f000 fcf6 	bl	80069b8 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	2b02      	cmp	r3, #2
 8005fd6:	d106      	bne.n	8005fe6 <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				xReturn = pdPASS;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	60fb      	str	r3, [r7, #12]
 8005fe4:	e001      	b.n	8005fea <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 8005fea:	f000 fd17 	bl	8006a1c <vPortExitCritical>

		return xReturn;
 8005fee:	68fb      	ldr	r3, [r7, #12]
	}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3710      	adds	r7, #16
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}
 8005ff8:	2000094c 	.word	0x2000094c

08005ffc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b084      	sub	sp, #16
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
 8006004:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006006:	4b21      	ldr	r3, [pc, #132]	@ (800608c <prvAddCurrentTaskToDelayedList+0x90>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800600c:	4b20      	ldr	r3, [pc, #128]	@ (8006090 <prvAddCurrentTaskToDelayedList+0x94>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	3304      	adds	r3, #4
 8006012:	4618      	mov	r0, r3
 8006014:	f7fd fe8e 	bl	8003d34 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800601e:	d10a      	bne.n	8006036 <prvAddCurrentTaskToDelayedList+0x3a>
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d007      	beq.n	8006036 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006026:	4b1a      	ldr	r3, [pc, #104]	@ (8006090 <prvAddCurrentTaskToDelayedList+0x94>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	3304      	adds	r3, #4
 800602c:	4619      	mov	r1, r3
 800602e:	4819      	ldr	r0, [pc, #100]	@ (8006094 <prvAddCurrentTaskToDelayedList+0x98>)
 8006030:	f7fd fe23 	bl	8003c7a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006034:	e026      	b.n	8006084 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006036:	68fa      	ldr	r2, [r7, #12]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4413      	add	r3, r2
 800603c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800603e:	4b14      	ldr	r3, [pc, #80]	@ (8006090 <prvAddCurrentTaskToDelayedList+0x94>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	68ba      	ldr	r2, [r7, #8]
 8006044:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006046:	68ba      	ldr	r2, [r7, #8]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	429a      	cmp	r2, r3
 800604c:	d209      	bcs.n	8006062 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800604e:	4b12      	ldr	r3, [pc, #72]	@ (8006098 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	4b0f      	ldr	r3, [pc, #60]	@ (8006090 <prvAddCurrentTaskToDelayedList+0x94>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	3304      	adds	r3, #4
 8006058:	4619      	mov	r1, r3
 800605a:	4610      	mov	r0, r2
 800605c:	f7fd fe31 	bl	8003cc2 <vListInsert>
}
 8006060:	e010      	b.n	8006084 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006062:	4b0e      	ldr	r3, [pc, #56]	@ (800609c <prvAddCurrentTaskToDelayedList+0xa0>)
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	4b0a      	ldr	r3, [pc, #40]	@ (8006090 <prvAddCurrentTaskToDelayedList+0x94>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	3304      	adds	r3, #4
 800606c:	4619      	mov	r1, r3
 800606e:	4610      	mov	r0, r2
 8006070:	f7fd fe27 	bl	8003cc2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006074:	4b0a      	ldr	r3, [pc, #40]	@ (80060a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	68ba      	ldr	r2, [r7, #8]
 800607a:	429a      	cmp	r2, r3
 800607c:	d202      	bcs.n	8006084 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800607e:	4a08      	ldr	r2, [pc, #32]	@ (80060a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	6013      	str	r3, [r2, #0]
}
 8006084:	bf00      	nop
 8006086:	3710      	adds	r7, #16
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}
 800608c:	20000e24 	.word	0x20000e24
 8006090:	2000094c 	.word	0x2000094c
 8006094:	20000e0c 	.word	0x20000e0c
 8006098:	20000ddc 	.word	0x20000ddc
 800609c:	20000dd8 	.word	0x20000dd8
 80060a0:	20000e40 	.word	0x20000e40

080060a4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b08a      	sub	sp, #40	@ 0x28
 80060a8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80060aa:	2300      	movs	r3, #0
 80060ac:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80060ae:	f000 fb13 	bl	80066d8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80060b2:	4b1d      	ldr	r3, [pc, #116]	@ (8006128 <xTimerCreateTimerTask+0x84>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d021      	beq.n	80060fe <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80060ba:	2300      	movs	r3, #0
 80060bc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80060be:	2300      	movs	r3, #0
 80060c0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80060c2:	1d3a      	adds	r2, r7, #4
 80060c4:	f107 0108 	add.w	r1, r7, #8
 80060c8:	f107 030c 	add.w	r3, r7, #12
 80060cc:	4618      	mov	r0, r3
 80060ce:	f7fd fd8d 	bl	8003bec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80060d2:	6879      	ldr	r1, [r7, #4]
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	9202      	str	r2, [sp, #8]
 80060da:	9301      	str	r3, [sp, #4]
 80060dc:	2302      	movs	r3, #2
 80060de:	9300      	str	r3, [sp, #0]
 80060e0:	2300      	movs	r3, #0
 80060e2:	460a      	mov	r2, r1
 80060e4:	4911      	ldr	r1, [pc, #68]	@ (800612c <xTimerCreateTimerTask+0x88>)
 80060e6:	4812      	ldr	r0, [pc, #72]	@ (8006130 <xTimerCreateTimerTask+0x8c>)
 80060e8:	f7fe fe9a 	bl	8004e20 <xTaskCreateStatic>
 80060ec:	4603      	mov	r3, r0
 80060ee:	4a11      	ldr	r2, [pc, #68]	@ (8006134 <xTimerCreateTimerTask+0x90>)
 80060f0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80060f2:	4b10      	ldr	r3, [pc, #64]	@ (8006134 <xTimerCreateTimerTask+0x90>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d001      	beq.n	80060fe <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80060fa:	2301      	movs	r3, #1
 80060fc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d10b      	bne.n	800611c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006108:	f383 8811 	msr	BASEPRI, r3
 800610c:	f3bf 8f6f 	isb	sy
 8006110:	f3bf 8f4f 	dsb	sy
 8006114:	613b      	str	r3, [r7, #16]
}
 8006116:	bf00      	nop
 8006118:	bf00      	nop
 800611a:	e7fd      	b.n	8006118 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800611c:	697b      	ldr	r3, [r7, #20]
}
 800611e:	4618      	mov	r0, r3
 8006120:	3718      	adds	r7, #24
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}
 8006126:	bf00      	nop
 8006128:	20000e7c 	.word	0x20000e7c
 800612c:	08007fd8 	.word	0x08007fd8
 8006130:	08006271 	.word	0x08006271
 8006134:	20000e80 	.word	0x20000e80

08006138 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b08a      	sub	sp, #40	@ 0x28
 800613c:	af00      	add	r7, sp, #0
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	60b9      	str	r1, [r7, #8]
 8006142:	607a      	str	r2, [r7, #4]
 8006144:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006146:	2300      	movs	r3, #0
 8006148:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d10b      	bne.n	8006168 <xTimerGenericCommand+0x30>
	__asm volatile
 8006150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006154:	f383 8811 	msr	BASEPRI, r3
 8006158:	f3bf 8f6f 	isb	sy
 800615c:	f3bf 8f4f 	dsb	sy
 8006160:	623b      	str	r3, [r7, #32]
}
 8006162:	bf00      	nop
 8006164:	bf00      	nop
 8006166:	e7fd      	b.n	8006164 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006168:	4b19      	ldr	r3, [pc, #100]	@ (80061d0 <xTimerGenericCommand+0x98>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d02a      	beq.n	80061c6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	2b05      	cmp	r3, #5
 8006180:	dc18      	bgt.n	80061b4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006182:	f7ff fc7f 	bl	8005a84 <xTaskGetSchedulerState>
 8006186:	4603      	mov	r3, r0
 8006188:	2b02      	cmp	r3, #2
 800618a:	d109      	bne.n	80061a0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800618c:	4b10      	ldr	r3, [pc, #64]	@ (80061d0 <xTimerGenericCommand+0x98>)
 800618e:	6818      	ldr	r0, [r3, #0]
 8006190:	f107 0110 	add.w	r1, r7, #16
 8006194:	2300      	movs	r3, #0
 8006196:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006198:	f7fd ff00 	bl	8003f9c <xQueueGenericSend>
 800619c:	6278      	str	r0, [r7, #36]	@ 0x24
 800619e:	e012      	b.n	80061c6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80061a0:	4b0b      	ldr	r3, [pc, #44]	@ (80061d0 <xTimerGenericCommand+0x98>)
 80061a2:	6818      	ldr	r0, [r3, #0]
 80061a4:	f107 0110 	add.w	r1, r7, #16
 80061a8:	2300      	movs	r3, #0
 80061aa:	2200      	movs	r2, #0
 80061ac:	f7fd fef6 	bl	8003f9c <xQueueGenericSend>
 80061b0:	6278      	str	r0, [r7, #36]	@ 0x24
 80061b2:	e008      	b.n	80061c6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80061b4:	4b06      	ldr	r3, [pc, #24]	@ (80061d0 <xTimerGenericCommand+0x98>)
 80061b6:	6818      	ldr	r0, [r3, #0]
 80061b8:	f107 0110 	add.w	r1, r7, #16
 80061bc:	2300      	movs	r3, #0
 80061be:	683a      	ldr	r2, [r7, #0]
 80061c0:	f7fd ffee 	bl	80041a0 <xQueueGenericSendFromISR>
 80061c4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80061c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3728      	adds	r7, #40	@ 0x28
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}
 80061d0:	20000e7c 	.word	0x20000e7c

080061d4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b088      	sub	sp, #32
 80061d8:	af02      	add	r7, sp, #8
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061de:	4b23      	ldr	r3, [pc, #140]	@ (800626c <prvProcessExpiredTimer+0x98>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	68db      	ldr	r3, [r3, #12]
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	3304      	adds	r3, #4
 80061ec:	4618      	mov	r0, r3
 80061ee:	f7fd fda1 	bl	8003d34 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061f8:	f003 0304 	and.w	r3, r3, #4
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d023      	beq.n	8006248 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	699a      	ldr	r2, [r3, #24]
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	18d1      	adds	r1, r2, r3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	683a      	ldr	r2, [r7, #0]
 800620c:	6978      	ldr	r0, [r7, #20]
 800620e:	f000 f8d5 	bl	80063bc <prvInsertTimerInActiveList>
 8006212:	4603      	mov	r3, r0
 8006214:	2b00      	cmp	r3, #0
 8006216:	d020      	beq.n	800625a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006218:	2300      	movs	r3, #0
 800621a:	9300      	str	r3, [sp, #0]
 800621c:	2300      	movs	r3, #0
 800621e:	687a      	ldr	r2, [r7, #4]
 8006220:	2100      	movs	r1, #0
 8006222:	6978      	ldr	r0, [r7, #20]
 8006224:	f7ff ff88 	bl	8006138 <xTimerGenericCommand>
 8006228:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d114      	bne.n	800625a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006234:	f383 8811 	msr	BASEPRI, r3
 8006238:	f3bf 8f6f 	isb	sy
 800623c:	f3bf 8f4f 	dsb	sy
 8006240:	60fb      	str	r3, [r7, #12]
}
 8006242:	bf00      	nop
 8006244:	bf00      	nop
 8006246:	e7fd      	b.n	8006244 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800624e:	f023 0301 	bic.w	r3, r3, #1
 8006252:	b2da      	uxtb	r2, r3
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	6a1b      	ldr	r3, [r3, #32]
 800625e:	6978      	ldr	r0, [r7, #20]
 8006260:	4798      	blx	r3
}
 8006262:	bf00      	nop
 8006264:	3718      	adds	r7, #24
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}
 800626a:	bf00      	nop
 800626c:	20000e74 	.word	0x20000e74

08006270 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b084      	sub	sp, #16
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006278:	f107 0308 	add.w	r3, r7, #8
 800627c:	4618      	mov	r0, r3
 800627e:	f000 f859 	bl	8006334 <prvGetNextExpireTime>
 8006282:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	4619      	mov	r1, r3
 8006288:	68f8      	ldr	r0, [r7, #12]
 800628a:	f000 f805 	bl	8006298 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800628e:	f000 f8d7 	bl	8006440 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006292:	bf00      	nop
 8006294:	e7f0      	b.n	8006278 <prvTimerTask+0x8>
	...

08006298 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80062a2:	f7fe ffeb 	bl	800527c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80062a6:	f107 0308 	add.w	r3, r7, #8
 80062aa:	4618      	mov	r0, r3
 80062ac:	f000 f866 	bl	800637c <prvSampleTimeNow>
 80062b0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d130      	bne.n	800631a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d10a      	bne.n	80062d4 <prvProcessTimerOrBlockTask+0x3c>
 80062be:	687a      	ldr	r2, [r7, #4]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d806      	bhi.n	80062d4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80062c6:	f7fe ffe7 	bl	8005298 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80062ca:	68f9      	ldr	r1, [r7, #12]
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f7ff ff81 	bl	80061d4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80062d2:	e024      	b.n	800631e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d008      	beq.n	80062ec <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80062da:	4b13      	ldr	r3, [pc, #76]	@ (8006328 <prvProcessTimerOrBlockTask+0x90>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d101      	bne.n	80062e8 <prvProcessTimerOrBlockTask+0x50>
 80062e4:	2301      	movs	r3, #1
 80062e6:	e000      	b.n	80062ea <prvProcessTimerOrBlockTask+0x52>
 80062e8:	2300      	movs	r3, #0
 80062ea:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80062ec:	4b0f      	ldr	r3, [pc, #60]	@ (800632c <prvProcessTimerOrBlockTask+0x94>)
 80062ee:	6818      	ldr	r0, [r3, #0]
 80062f0:	687a      	ldr	r2, [r7, #4]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	1ad3      	subs	r3, r2, r3
 80062f6:	683a      	ldr	r2, [r7, #0]
 80062f8:	4619      	mov	r1, r3
 80062fa:	f7fe fa0b 	bl	8004714 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80062fe:	f7fe ffcb 	bl	8005298 <xTaskResumeAll>
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d10a      	bne.n	800631e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006308:	4b09      	ldr	r3, [pc, #36]	@ (8006330 <prvProcessTimerOrBlockTask+0x98>)
 800630a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800630e:	601a      	str	r2, [r3, #0]
 8006310:	f3bf 8f4f 	dsb	sy
 8006314:	f3bf 8f6f 	isb	sy
}
 8006318:	e001      	b.n	800631e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800631a:	f7fe ffbd 	bl	8005298 <xTaskResumeAll>
}
 800631e:	bf00      	nop
 8006320:	3710      	adds	r7, #16
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}
 8006326:	bf00      	nop
 8006328:	20000e78 	.word	0x20000e78
 800632c:	20000e7c 	.word	0x20000e7c
 8006330:	e000ed04 	.word	0xe000ed04

08006334 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006334:	b480      	push	{r7}
 8006336:	b085      	sub	sp, #20
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800633c:	4b0e      	ldr	r3, [pc, #56]	@ (8006378 <prvGetNextExpireTime+0x44>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d101      	bne.n	800634a <prvGetNextExpireTime+0x16>
 8006346:	2201      	movs	r2, #1
 8006348:	e000      	b.n	800634c <prvGetNextExpireTime+0x18>
 800634a:	2200      	movs	r2, #0
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d105      	bne.n	8006364 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006358:	4b07      	ldr	r3, [pc, #28]	@ (8006378 <prvGetNextExpireTime+0x44>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	60fb      	str	r3, [r7, #12]
 8006362:	e001      	b.n	8006368 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006364:	2300      	movs	r3, #0
 8006366:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006368:	68fb      	ldr	r3, [r7, #12]
}
 800636a:	4618      	mov	r0, r3
 800636c:	3714      	adds	r7, #20
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	20000e74 	.word	0x20000e74

0800637c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b084      	sub	sp, #16
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006384:	f7ff f826 	bl	80053d4 <xTaskGetTickCount>
 8006388:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800638a:	4b0b      	ldr	r3, [pc, #44]	@ (80063b8 <prvSampleTimeNow+0x3c>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	68fa      	ldr	r2, [r7, #12]
 8006390:	429a      	cmp	r2, r3
 8006392:	d205      	bcs.n	80063a0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006394:	f000 f93a 	bl	800660c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2201      	movs	r2, #1
 800639c:	601a      	str	r2, [r3, #0]
 800639e:	e002      	b.n	80063a6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2200      	movs	r2, #0
 80063a4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80063a6:	4a04      	ldr	r2, [pc, #16]	@ (80063b8 <prvSampleTimeNow+0x3c>)
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80063ac:	68fb      	ldr	r3, [r7, #12]
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3710      	adds	r7, #16
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}
 80063b6:	bf00      	nop
 80063b8:	20000e84 	.word	0x20000e84

080063bc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b086      	sub	sp, #24
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	60f8      	str	r0, [r7, #12]
 80063c4:	60b9      	str	r1, [r7, #8]
 80063c6:	607a      	str	r2, [r7, #4]
 80063c8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80063ca:	2300      	movs	r3, #0
 80063cc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	68ba      	ldr	r2, [r7, #8]
 80063d2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	68fa      	ldr	r2, [r7, #12]
 80063d8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80063da:	68ba      	ldr	r2, [r7, #8]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	429a      	cmp	r2, r3
 80063e0:	d812      	bhi.n	8006408 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063e2:	687a      	ldr	r2, [r7, #4]
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	1ad2      	subs	r2, r2, r3
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	699b      	ldr	r3, [r3, #24]
 80063ec:	429a      	cmp	r2, r3
 80063ee:	d302      	bcc.n	80063f6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80063f0:	2301      	movs	r3, #1
 80063f2:	617b      	str	r3, [r7, #20]
 80063f4:	e01b      	b.n	800642e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80063f6:	4b10      	ldr	r3, [pc, #64]	@ (8006438 <prvInsertTimerInActiveList+0x7c>)
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	3304      	adds	r3, #4
 80063fe:	4619      	mov	r1, r3
 8006400:	4610      	mov	r0, r2
 8006402:	f7fd fc5e 	bl	8003cc2 <vListInsert>
 8006406:	e012      	b.n	800642e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	429a      	cmp	r2, r3
 800640e:	d206      	bcs.n	800641e <prvInsertTimerInActiveList+0x62>
 8006410:	68ba      	ldr	r2, [r7, #8]
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	429a      	cmp	r2, r3
 8006416:	d302      	bcc.n	800641e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006418:	2301      	movs	r3, #1
 800641a:	617b      	str	r3, [r7, #20]
 800641c:	e007      	b.n	800642e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800641e:	4b07      	ldr	r3, [pc, #28]	@ (800643c <prvInsertTimerInActiveList+0x80>)
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	3304      	adds	r3, #4
 8006426:	4619      	mov	r1, r3
 8006428:	4610      	mov	r0, r2
 800642a:	f7fd fc4a 	bl	8003cc2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800642e:	697b      	ldr	r3, [r7, #20]
}
 8006430:	4618      	mov	r0, r3
 8006432:	3718      	adds	r7, #24
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}
 8006438:	20000e78 	.word	0x20000e78
 800643c:	20000e74 	.word	0x20000e74

08006440 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b08e      	sub	sp, #56	@ 0x38
 8006444:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006446:	e0ce      	b.n	80065e6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2b00      	cmp	r3, #0
 800644c:	da19      	bge.n	8006482 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800644e:	1d3b      	adds	r3, r7, #4
 8006450:	3304      	adds	r3, #4
 8006452:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006454:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006456:	2b00      	cmp	r3, #0
 8006458:	d10b      	bne.n	8006472 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800645a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800645e:	f383 8811 	msr	BASEPRI, r3
 8006462:	f3bf 8f6f 	isb	sy
 8006466:	f3bf 8f4f 	dsb	sy
 800646a:	61fb      	str	r3, [r7, #28]
}
 800646c:	bf00      	nop
 800646e:	bf00      	nop
 8006470:	e7fd      	b.n	800646e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006478:	6850      	ldr	r0, [r2, #4]
 800647a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800647c:	6892      	ldr	r2, [r2, #8]
 800647e:	4611      	mov	r1, r2
 8006480:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2b00      	cmp	r3, #0
 8006486:	f2c0 80ae 	blt.w	80065e6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800648e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006490:	695b      	ldr	r3, [r3, #20]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d004      	beq.n	80064a0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006498:	3304      	adds	r3, #4
 800649a:	4618      	mov	r0, r3
 800649c:	f7fd fc4a 	bl	8003d34 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80064a0:	463b      	mov	r3, r7
 80064a2:	4618      	mov	r0, r3
 80064a4:	f7ff ff6a 	bl	800637c <prvSampleTimeNow>
 80064a8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2b09      	cmp	r3, #9
 80064ae:	f200 8097 	bhi.w	80065e0 <prvProcessReceivedCommands+0x1a0>
 80064b2:	a201      	add	r2, pc, #4	@ (adr r2, 80064b8 <prvProcessReceivedCommands+0x78>)
 80064b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b8:	080064e1 	.word	0x080064e1
 80064bc:	080064e1 	.word	0x080064e1
 80064c0:	080064e1 	.word	0x080064e1
 80064c4:	08006557 	.word	0x08006557
 80064c8:	0800656b 	.word	0x0800656b
 80064cc:	080065b7 	.word	0x080065b7
 80064d0:	080064e1 	.word	0x080064e1
 80064d4:	080064e1 	.word	0x080064e1
 80064d8:	08006557 	.word	0x08006557
 80064dc:	0800656b 	.word	0x0800656b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80064e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064e6:	f043 0301 	orr.w	r3, r3, #1
 80064ea:	b2da      	uxtb	r2, r3
 80064ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80064f2:	68ba      	ldr	r2, [r7, #8]
 80064f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064f6:	699b      	ldr	r3, [r3, #24]
 80064f8:	18d1      	adds	r1, r2, r3
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006500:	f7ff ff5c 	bl	80063bc <prvInsertTimerInActiveList>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d06c      	beq.n	80065e4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800650a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800650c:	6a1b      	ldr	r3, [r3, #32]
 800650e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006510:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006514:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006518:	f003 0304 	and.w	r3, r3, #4
 800651c:	2b00      	cmp	r3, #0
 800651e:	d061      	beq.n	80065e4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006520:	68ba      	ldr	r2, [r7, #8]
 8006522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006524:	699b      	ldr	r3, [r3, #24]
 8006526:	441a      	add	r2, r3
 8006528:	2300      	movs	r3, #0
 800652a:	9300      	str	r3, [sp, #0]
 800652c:	2300      	movs	r3, #0
 800652e:	2100      	movs	r1, #0
 8006530:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006532:	f7ff fe01 	bl	8006138 <xTimerGenericCommand>
 8006536:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006538:	6a3b      	ldr	r3, [r7, #32]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d152      	bne.n	80065e4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800653e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006542:	f383 8811 	msr	BASEPRI, r3
 8006546:	f3bf 8f6f 	isb	sy
 800654a:	f3bf 8f4f 	dsb	sy
 800654e:	61bb      	str	r3, [r7, #24]
}
 8006550:	bf00      	nop
 8006552:	bf00      	nop
 8006554:	e7fd      	b.n	8006552 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006558:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800655c:	f023 0301 	bic.w	r3, r3, #1
 8006560:	b2da      	uxtb	r2, r3
 8006562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006564:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006568:	e03d      	b.n	80065e6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800656a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800656c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006570:	f043 0301 	orr.w	r3, r3, #1
 8006574:	b2da      	uxtb	r2, r3
 8006576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006578:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006580:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006584:	699b      	ldr	r3, [r3, #24]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d10b      	bne.n	80065a2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800658a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800658e:	f383 8811 	msr	BASEPRI, r3
 8006592:	f3bf 8f6f 	isb	sy
 8006596:	f3bf 8f4f 	dsb	sy
 800659a:	617b      	str	r3, [r7, #20]
}
 800659c:	bf00      	nop
 800659e:	bf00      	nop
 80065a0:	e7fd      	b.n	800659e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80065a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065a4:	699a      	ldr	r2, [r3, #24]
 80065a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a8:	18d1      	adds	r1, r2, r3
 80065aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065b0:	f7ff ff04 	bl	80063bc <prvInsertTimerInActiveList>
					break;
 80065b4:	e017      	b.n	80065e6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80065b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065bc:	f003 0302 	and.w	r3, r3, #2
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d103      	bne.n	80065cc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80065c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065c6:	f000 fbe7 	bl	8006d98 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80065ca:	e00c      	b.n	80065e6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80065cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065d2:	f023 0301 	bic.w	r3, r3, #1
 80065d6:	b2da      	uxtb	r2, r3
 80065d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80065de:	e002      	b.n	80065e6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80065e0:	bf00      	nop
 80065e2:	e000      	b.n	80065e6 <prvProcessReceivedCommands+0x1a6>
					break;
 80065e4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80065e6:	4b08      	ldr	r3, [pc, #32]	@ (8006608 <prvProcessReceivedCommands+0x1c8>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	1d39      	adds	r1, r7, #4
 80065ec:	2200      	movs	r2, #0
 80065ee:	4618      	mov	r0, r3
 80065f0:	f7fd fe74 	bl	80042dc <xQueueReceive>
 80065f4:	4603      	mov	r3, r0
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	f47f af26 	bne.w	8006448 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80065fc:	bf00      	nop
 80065fe:	bf00      	nop
 8006600:	3730      	adds	r7, #48	@ 0x30
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}
 8006606:	bf00      	nop
 8006608:	20000e7c 	.word	0x20000e7c

0800660c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b088      	sub	sp, #32
 8006610:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006612:	e049      	b.n	80066a8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006614:	4b2e      	ldr	r3, [pc, #184]	@ (80066d0 <prvSwitchTimerLists+0xc4>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800661e:	4b2c      	ldr	r3, [pc, #176]	@ (80066d0 <prvSwitchTimerLists+0xc4>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68db      	ldr	r3, [r3, #12]
 8006624:	68db      	ldr	r3, [r3, #12]
 8006626:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	3304      	adds	r3, #4
 800662c:	4618      	mov	r0, r3
 800662e:	f7fd fb81 	bl	8003d34 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	6a1b      	ldr	r3, [r3, #32]
 8006636:	68f8      	ldr	r0, [r7, #12]
 8006638:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006640:	f003 0304 	and.w	r3, r3, #4
 8006644:	2b00      	cmp	r3, #0
 8006646:	d02f      	beq.n	80066a8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	693a      	ldr	r2, [r7, #16]
 800664e:	4413      	add	r3, r2
 8006650:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006652:	68ba      	ldr	r2, [r7, #8]
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	429a      	cmp	r2, r3
 8006658:	d90e      	bls.n	8006678 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	68ba      	ldr	r2, [r7, #8]
 800665e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	68fa      	ldr	r2, [r7, #12]
 8006664:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006666:	4b1a      	ldr	r3, [pc, #104]	@ (80066d0 <prvSwitchTimerLists+0xc4>)
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	3304      	adds	r3, #4
 800666e:	4619      	mov	r1, r3
 8006670:	4610      	mov	r0, r2
 8006672:	f7fd fb26 	bl	8003cc2 <vListInsert>
 8006676:	e017      	b.n	80066a8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006678:	2300      	movs	r3, #0
 800667a:	9300      	str	r3, [sp, #0]
 800667c:	2300      	movs	r3, #0
 800667e:	693a      	ldr	r2, [r7, #16]
 8006680:	2100      	movs	r1, #0
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f7ff fd58 	bl	8006138 <xTimerGenericCommand>
 8006688:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d10b      	bne.n	80066a8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006694:	f383 8811 	msr	BASEPRI, r3
 8006698:	f3bf 8f6f 	isb	sy
 800669c:	f3bf 8f4f 	dsb	sy
 80066a0:	603b      	str	r3, [r7, #0]
}
 80066a2:	bf00      	nop
 80066a4:	bf00      	nop
 80066a6:	e7fd      	b.n	80066a4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80066a8:	4b09      	ldr	r3, [pc, #36]	@ (80066d0 <prvSwitchTimerLists+0xc4>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d1b0      	bne.n	8006614 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80066b2:	4b07      	ldr	r3, [pc, #28]	@ (80066d0 <prvSwitchTimerLists+0xc4>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80066b8:	4b06      	ldr	r3, [pc, #24]	@ (80066d4 <prvSwitchTimerLists+0xc8>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a04      	ldr	r2, [pc, #16]	@ (80066d0 <prvSwitchTimerLists+0xc4>)
 80066be:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80066c0:	4a04      	ldr	r2, [pc, #16]	@ (80066d4 <prvSwitchTimerLists+0xc8>)
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	6013      	str	r3, [r2, #0]
}
 80066c6:	bf00      	nop
 80066c8:	3718      	adds	r7, #24
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	bf00      	nop
 80066d0:	20000e74 	.word	0x20000e74
 80066d4:	20000e78 	.word	0x20000e78

080066d8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b082      	sub	sp, #8
 80066dc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80066de:	f000 f96b 	bl	80069b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80066e2:	4b15      	ldr	r3, [pc, #84]	@ (8006738 <prvCheckForValidListAndQueue+0x60>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d120      	bne.n	800672c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80066ea:	4814      	ldr	r0, [pc, #80]	@ (800673c <prvCheckForValidListAndQueue+0x64>)
 80066ec:	f7fd fa98 	bl	8003c20 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80066f0:	4813      	ldr	r0, [pc, #76]	@ (8006740 <prvCheckForValidListAndQueue+0x68>)
 80066f2:	f7fd fa95 	bl	8003c20 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80066f6:	4b13      	ldr	r3, [pc, #76]	@ (8006744 <prvCheckForValidListAndQueue+0x6c>)
 80066f8:	4a10      	ldr	r2, [pc, #64]	@ (800673c <prvCheckForValidListAndQueue+0x64>)
 80066fa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80066fc:	4b12      	ldr	r3, [pc, #72]	@ (8006748 <prvCheckForValidListAndQueue+0x70>)
 80066fe:	4a10      	ldr	r2, [pc, #64]	@ (8006740 <prvCheckForValidListAndQueue+0x68>)
 8006700:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006702:	2300      	movs	r3, #0
 8006704:	9300      	str	r3, [sp, #0]
 8006706:	4b11      	ldr	r3, [pc, #68]	@ (800674c <prvCheckForValidListAndQueue+0x74>)
 8006708:	4a11      	ldr	r2, [pc, #68]	@ (8006750 <prvCheckForValidListAndQueue+0x78>)
 800670a:	2110      	movs	r1, #16
 800670c:	200a      	movs	r0, #10
 800670e:	f7fd fba5 	bl	8003e5c <xQueueGenericCreateStatic>
 8006712:	4603      	mov	r3, r0
 8006714:	4a08      	ldr	r2, [pc, #32]	@ (8006738 <prvCheckForValidListAndQueue+0x60>)
 8006716:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006718:	4b07      	ldr	r3, [pc, #28]	@ (8006738 <prvCheckForValidListAndQueue+0x60>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d005      	beq.n	800672c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006720:	4b05      	ldr	r3, [pc, #20]	@ (8006738 <prvCheckForValidListAndQueue+0x60>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	490b      	ldr	r1, [pc, #44]	@ (8006754 <prvCheckForValidListAndQueue+0x7c>)
 8006726:	4618      	mov	r0, r3
 8006728:	f7fd ffca 	bl	80046c0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800672c:	f000 f976 	bl	8006a1c <vPortExitCritical>
}
 8006730:	bf00      	nop
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
 8006736:	bf00      	nop
 8006738:	20000e7c 	.word	0x20000e7c
 800673c:	20000e4c 	.word	0x20000e4c
 8006740:	20000e60 	.word	0x20000e60
 8006744:	20000e74 	.word	0x20000e74
 8006748:	20000e78 	.word	0x20000e78
 800674c:	20000f28 	.word	0x20000f28
 8006750:	20000e88 	.word	0x20000e88
 8006754:	08007fe0 	.word	0x08007fe0

08006758 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006758:	b480      	push	{r7}
 800675a:	b085      	sub	sp, #20
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	3b04      	subs	r3, #4
 8006768:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006770:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	3b04      	subs	r3, #4
 8006776:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	f023 0201 	bic.w	r2, r3, #1
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	3b04      	subs	r3, #4
 8006786:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006788:	4a0c      	ldr	r2, [pc, #48]	@ (80067bc <pxPortInitialiseStack+0x64>)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	3b14      	subs	r3, #20
 8006792:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006794:	687a      	ldr	r2, [r7, #4]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	3b04      	subs	r3, #4
 800679e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f06f 0202 	mvn.w	r2, #2
 80067a6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	3b20      	subs	r3, #32
 80067ac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80067ae:	68fb      	ldr	r3, [r7, #12]
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3714      	adds	r7, #20
 80067b4:	46bd      	mov	sp, r7
 80067b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ba:	4770      	bx	lr
 80067bc:	080067c1 	.word	0x080067c1

080067c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80067c0:	b480      	push	{r7}
 80067c2:	b085      	sub	sp, #20
 80067c4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80067c6:	2300      	movs	r3, #0
 80067c8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80067ca:	4b13      	ldr	r3, [pc, #76]	@ (8006818 <prvTaskExitError+0x58>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d2:	d00b      	beq.n	80067ec <prvTaskExitError+0x2c>
	__asm volatile
 80067d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d8:	f383 8811 	msr	BASEPRI, r3
 80067dc:	f3bf 8f6f 	isb	sy
 80067e0:	f3bf 8f4f 	dsb	sy
 80067e4:	60fb      	str	r3, [r7, #12]
}
 80067e6:	bf00      	nop
 80067e8:	bf00      	nop
 80067ea:	e7fd      	b.n	80067e8 <prvTaskExitError+0x28>
	__asm volatile
 80067ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f0:	f383 8811 	msr	BASEPRI, r3
 80067f4:	f3bf 8f6f 	isb	sy
 80067f8:	f3bf 8f4f 	dsb	sy
 80067fc:	60bb      	str	r3, [r7, #8]
}
 80067fe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006800:	bf00      	nop
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d0fc      	beq.n	8006802 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006808:	bf00      	nop
 800680a:	bf00      	nop
 800680c:	3714      	adds	r7, #20
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	2000000c 	.word	0x2000000c
 800681c:	00000000 	.word	0x00000000

08006820 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006820:	4b07      	ldr	r3, [pc, #28]	@ (8006840 <pxCurrentTCBConst2>)
 8006822:	6819      	ldr	r1, [r3, #0]
 8006824:	6808      	ldr	r0, [r1, #0]
 8006826:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800682a:	f380 8809 	msr	PSP, r0
 800682e:	f3bf 8f6f 	isb	sy
 8006832:	f04f 0000 	mov.w	r0, #0
 8006836:	f380 8811 	msr	BASEPRI, r0
 800683a:	4770      	bx	lr
 800683c:	f3af 8000 	nop.w

08006840 <pxCurrentTCBConst2>:
 8006840:	2000094c 	.word	0x2000094c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006844:	bf00      	nop
 8006846:	bf00      	nop

08006848 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006848:	4808      	ldr	r0, [pc, #32]	@ (800686c <prvPortStartFirstTask+0x24>)
 800684a:	6800      	ldr	r0, [r0, #0]
 800684c:	6800      	ldr	r0, [r0, #0]
 800684e:	f380 8808 	msr	MSP, r0
 8006852:	f04f 0000 	mov.w	r0, #0
 8006856:	f380 8814 	msr	CONTROL, r0
 800685a:	b662      	cpsie	i
 800685c:	b661      	cpsie	f
 800685e:	f3bf 8f4f 	dsb	sy
 8006862:	f3bf 8f6f 	isb	sy
 8006866:	df00      	svc	0
 8006868:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800686a:	bf00      	nop
 800686c:	e000ed08 	.word	0xe000ed08

08006870 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b086      	sub	sp, #24
 8006874:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006876:	4b47      	ldr	r3, [pc, #284]	@ (8006994 <xPortStartScheduler+0x124>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a47      	ldr	r2, [pc, #284]	@ (8006998 <xPortStartScheduler+0x128>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d10b      	bne.n	8006898 <xPortStartScheduler+0x28>
	__asm volatile
 8006880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006884:	f383 8811 	msr	BASEPRI, r3
 8006888:	f3bf 8f6f 	isb	sy
 800688c:	f3bf 8f4f 	dsb	sy
 8006890:	60fb      	str	r3, [r7, #12]
}
 8006892:	bf00      	nop
 8006894:	bf00      	nop
 8006896:	e7fd      	b.n	8006894 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006898:	4b3e      	ldr	r3, [pc, #248]	@ (8006994 <xPortStartScheduler+0x124>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a3f      	ldr	r2, [pc, #252]	@ (800699c <xPortStartScheduler+0x12c>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d10b      	bne.n	80068ba <xPortStartScheduler+0x4a>
	__asm volatile
 80068a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a6:	f383 8811 	msr	BASEPRI, r3
 80068aa:	f3bf 8f6f 	isb	sy
 80068ae:	f3bf 8f4f 	dsb	sy
 80068b2:	613b      	str	r3, [r7, #16]
}
 80068b4:	bf00      	nop
 80068b6:	bf00      	nop
 80068b8:	e7fd      	b.n	80068b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80068ba:	4b39      	ldr	r3, [pc, #228]	@ (80069a0 <xPortStartScheduler+0x130>)
 80068bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	781b      	ldrb	r3, [r3, #0]
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	22ff      	movs	r2, #255	@ 0xff
 80068ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	781b      	ldrb	r3, [r3, #0]
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80068d4:	78fb      	ldrb	r3, [r7, #3]
 80068d6:	b2db      	uxtb	r3, r3
 80068d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80068dc:	b2da      	uxtb	r2, r3
 80068de:	4b31      	ldr	r3, [pc, #196]	@ (80069a4 <xPortStartScheduler+0x134>)
 80068e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80068e2:	4b31      	ldr	r3, [pc, #196]	@ (80069a8 <xPortStartScheduler+0x138>)
 80068e4:	2207      	movs	r2, #7
 80068e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80068e8:	e009      	b.n	80068fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80068ea:	4b2f      	ldr	r3, [pc, #188]	@ (80069a8 <xPortStartScheduler+0x138>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	3b01      	subs	r3, #1
 80068f0:	4a2d      	ldr	r2, [pc, #180]	@ (80069a8 <xPortStartScheduler+0x138>)
 80068f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80068f4:	78fb      	ldrb	r3, [r7, #3]
 80068f6:	b2db      	uxtb	r3, r3
 80068f8:	005b      	lsls	r3, r3, #1
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80068fe:	78fb      	ldrb	r3, [r7, #3]
 8006900:	b2db      	uxtb	r3, r3
 8006902:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006906:	2b80      	cmp	r3, #128	@ 0x80
 8006908:	d0ef      	beq.n	80068ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800690a:	4b27      	ldr	r3, [pc, #156]	@ (80069a8 <xPortStartScheduler+0x138>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f1c3 0307 	rsb	r3, r3, #7
 8006912:	2b04      	cmp	r3, #4
 8006914:	d00b      	beq.n	800692e <xPortStartScheduler+0xbe>
	__asm volatile
 8006916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800691a:	f383 8811 	msr	BASEPRI, r3
 800691e:	f3bf 8f6f 	isb	sy
 8006922:	f3bf 8f4f 	dsb	sy
 8006926:	60bb      	str	r3, [r7, #8]
}
 8006928:	bf00      	nop
 800692a:	bf00      	nop
 800692c:	e7fd      	b.n	800692a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800692e:	4b1e      	ldr	r3, [pc, #120]	@ (80069a8 <xPortStartScheduler+0x138>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	021b      	lsls	r3, r3, #8
 8006934:	4a1c      	ldr	r2, [pc, #112]	@ (80069a8 <xPortStartScheduler+0x138>)
 8006936:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006938:	4b1b      	ldr	r3, [pc, #108]	@ (80069a8 <xPortStartScheduler+0x138>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006940:	4a19      	ldr	r2, [pc, #100]	@ (80069a8 <xPortStartScheduler+0x138>)
 8006942:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	b2da      	uxtb	r2, r3
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800694c:	4b17      	ldr	r3, [pc, #92]	@ (80069ac <xPortStartScheduler+0x13c>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a16      	ldr	r2, [pc, #88]	@ (80069ac <xPortStartScheduler+0x13c>)
 8006952:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006956:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006958:	4b14      	ldr	r3, [pc, #80]	@ (80069ac <xPortStartScheduler+0x13c>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a13      	ldr	r2, [pc, #76]	@ (80069ac <xPortStartScheduler+0x13c>)
 800695e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006962:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006964:	f000 f8da 	bl	8006b1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006968:	4b11      	ldr	r3, [pc, #68]	@ (80069b0 <xPortStartScheduler+0x140>)
 800696a:	2200      	movs	r2, #0
 800696c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800696e:	f000 f8f9 	bl	8006b64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006972:	4b10      	ldr	r3, [pc, #64]	@ (80069b4 <xPortStartScheduler+0x144>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a0f      	ldr	r2, [pc, #60]	@ (80069b4 <xPortStartScheduler+0x144>)
 8006978:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800697c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800697e:	f7ff ff63 	bl	8006848 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006982:	f7fe fdf1 	bl	8005568 <vTaskSwitchContext>
	prvTaskExitError();
 8006986:	f7ff ff1b 	bl	80067c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800698a:	2300      	movs	r3, #0
}
 800698c:	4618      	mov	r0, r3
 800698e:	3718      	adds	r7, #24
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}
 8006994:	e000ed00 	.word	0xe000ed00
 8006998:	410fc271 	.word	0x410fc271
 800699c:	410fc270 	.word	0x410fc270
 80069a0:	e000e400 	.word	0xe000e400
 80069a4:	20000f78 	.word	0x20000f78
 80069a8:	20000f7c 	.word	0x20000f7c
 80069ac:	e000ed20 	.word	0xe000ed20
 80069b0:	2000000c 	.word	0x2000000c
 80069b4:	e000ef34 	.word	0xe000ef34

080069b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
	__asm volatile
 80069be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c2:	f383 8811 	msr	BASEPRI, r3
 80069c6:	f3bf 8f6f 	isb	sy
 80069ca:	f3bf 8f4f 	dsb	sy
 80069ce:	607b      	str	r3, [r7, #4]
}
 80069d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80069d2:	4b10      	ldr	r3, [pc, #64]	@ (8006a14 <vPortEnterCritical+0x5c>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	3301      	adds	r3, #1
 80069d8:	4a0e      	ldr	r2, [pc, #56]	@ (8006a14 <vPortEnterCritical+0x5c>)
 80069da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80069dc:	4b0d      	ldr	r3, [pc, #52]	@ (8006a14 <vPortEnterCritical+0x5c>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d110      	bne.n	8006a06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80069e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006a18 <vPortEnterCritical+0x60>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	b2db      	uxtb	r3, r3
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d00b      	beq.n	8006a06 <vPortEnterCritical+0x4e>
	__asm volatile
 80069ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f2:	f383 8811 	msr	BASEPRI, r3
 80069f6:	f3bf 8f6f 	isb	sy
 80069fa:	f3bf 8f4f 	dsb	sy
 80069fe:	603b      	str	r3, [r7, #0]
}
 8006a00:	bf00      	nop
 8006a02:	bf00      	nop
 8006a04:	e7fd      	b.n	8006a02 <vPortEnterCritical+0x4a>
	}
}
 8006a06:	bf00      	nop
 8006a08:	370c      	adds	r7, #12
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop
 8006a14:	2000000c 	.word	0x2000000c
 8006a18:	e000ed04 	.word	0xe000ed04

08006a1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006a22:	4b12      	ldr	r3, [pc, #72]	@ (8006a6c <vPortExitCritical+0x50>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d10b      	bne.n	8006a42 <vPortExitCritical+0x26>
	__asm volatile
 8006a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2e:	f383 8811 	msr	BASEPRI, r3
 8006a32:	f3bf 8f6f 	isb	sy
 8006a36:	f3bf 8f4f 	dsb	sy
 8006a3a:	607b      	str	r3, [r7, #4]
}
 8006a3c:	bf00      	nop
 8006a3e:	bf00      	nop
 8006a40:	e7fd      	b.n	8006a3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006a42:	4b0a      	ldr	r3, [pc, #40]	@ (8006a6c <vPortExitCritical+0x50>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	3b01      	subs	r3, #1
 8006a48:	4a08      	ldr	r2, [pc, #32]	@ (8006a6c <vPortExitCritical+0x50>)
 8006a4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006a4c:	4b07      	ldr	r3, [pc, #28]	@ (8006a6c <vPortExitCritical+0x50>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d105      	bne.n	8006a60 <vPortExitCritical+0x44>
 8006a54:	2300      	movs	r3, #0
 8006a56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	f383 8811 	msr	BASEPRI, r3
}
 8006a5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006a60:	bf00      	nop
 8006a62:	370c      	adds	r7, #12
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr
 8006a6c:	2000000c 	.word	0x2000000c

08006a70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006a70:	f3ef 8009 	mrs	r0, PSP
 8006a74:	f3bf 8f6f 	isb	sy
 8006a78:	4b15      	ldr	r3, [pc, #84]	@ (8006ad0 <pxCurrentTCBConst>)
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	f01e 0f10 	tst.w	lr, #16
 8006a80:	bf08      	it	eq
 8006a82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006a86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a8a:	6010      	str	r0, [r2, #0]
 8006a8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006a90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006a94:	f380 8811 	msr	BASEPRI, r0
 8006a98:	f3bf 8f4f 	dsb	sy
 8006a9c:	f3bf 8f6f 	isb	sy
 8006aa0:	f7fe fd62 	bl	8005568 <vTaskSwitchContext>
 8006aa4:	f04f 0000 	mov.w	r0, #0
 8006aa8:	f380 8811 	msr	BASEPRI, r0
 8006aac:	bc09      	pop	{r0, r3}
 8006aae:	6819      	ldr	r1, [r3, #0]
 8006ab0:	6808      	ldr	r0, [r1, #0]
 8006ab2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab6:	f01e 0f10 	tst.w	lr, #16
 8006aba:	bf08      	it	eq
 8006abc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006ac0:	f380 8809 	msr	PSP, r0
 8006ac4:	f3bf 8f6f 	isb	sy
 8006ac8:	4770      	bx	lr
 8006aca:	bf00      	nop
 8006acc:	f3af 8000 	nop.w

08006ad0 <pxCurrentTCBConst>:
 8006ad0:	2000094c 	.word	0x2000094c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006ad4:	bf00      	nop
 8006ad6:	bf00      	nop

08006ad8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b082      	sub	sp, #8
 8006adc:	af00      	add	r7, sp, #0
	__asm volatile
 8006ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ae2:	f383 8811 	msr	BASEPRI, r3
 8006ae6:	f3bf 8f6f 	isb	sy
 8006aea:	f3bf 8f4f 	dsb	sy
 8006aee:	607b      	str	r3, [r7, #4]
}
 8006af0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006af2:	f7fe fc7f 	bl	80053f4 <xTaskIncrementTick>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d003      	beq.n	8006b04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006afc:	4b06      	ldr	r3, [pc, #24]	@ (8006b18 <xPortSysTickHandler+0x40>)
 8006afe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b02:	601a      	str	r2, [r3, #0]
 8006b04:	2300      	movs	r3, #0
 8006b06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	f383 8811 	msr	BASEPRI, r3
}
 8006b0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006b10:	bf00      	nop
 8006b12:	3708      	adds	r7, #8
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}
 8006b18:	e000ed04 	.word	0xe000ed04

08006b1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006b20:	4b0b      	ldr	r3, [pc, #44]	@ (8006b50 <vPortSetupTimerInterrupt+0x34>)
 8006b22:	2200      	movs	r2, #0
 8006b24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006b26:	4b0b      	ldr	r3, [pc, #44]	@ (8006b54 <vPortSetupTimerInterrupt+0x38>)
 8006b28:	2200      	movs	r2, #0
 8006b2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b58 <vPortSetupTimerInterrupt+0x3c>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a0a      	ldr	r2, [pc, #40]	@ (8006b5c <vPortSetupTimerInterrupt+0x40>)
 8006b32:	fba2 2303 	umull	r2, r3, r2, r3
 8006b36:	099b      	lsrs	r3, r3, #6
 8006b38:	4a09      	ldr	r2, [pc, #36]	@ (8006b60 <vPortSetupTimerInterrupt+0x44>)
 8006b3a:	3b01      	subs	r3, #1
 8006b3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006b3e:	4b04      	ldr	r3, [pc, #16]	@ (8006b50 <vPortSetupTimerInterrupt+0x34>)
 8006b40:	2207      	movs	r2, #7
 8006b42:	601a      	str	r2, [r3, #0]
}
 8006b44:	bf00      	nop
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr
 8006b4e:	bf00      	nop
 8006b50:	e000e010 	.word	0xe000e010
 8006b54:	e000e018 	.word	0xe000e018
 8006b58:	20000000 	.word	0x20000000
 8006b5c:	10624dd3 	.word	0x10624dd3
 8006b60:	e000e014 	.word	0xe000e014

08006b64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006b64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006b74 <vPortEnableVFP+0x10>
 8006b68:	6801      	ldr	r1, [r0, #0]
 8006b6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006b6e:	6001      	str	r1, [r0, #0]
 8006b70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006b72:	bf00      	nop
 8006b74:	e000ed88 	.word	0xe000ed88

08006b78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006b78:	b480      	push	{r7}
 8006b7a:	b085      	sub	sp, #20
 8006b7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006b7e:	f3ef 8305 	mrs	r3, IPSR
 8006b82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2b0f      	cmp	r3, #15
 8006b88:	d915      	bls.n	8006bb6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006b8a:	4a18      	ldr	r2, [pc, #96]	@ (8006bec <vPortValidateInterruptPriority+0x74>)
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	4413      	add	r3, r2
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006b94:	4b16      	ldr	r3, [pc, #88]	@ (8006bf0 <vPortValidateInterruptPriority+0x78>)
 8006b96:	781b      	ldrb	r3, [r3, #0]
 8006b98:	7afa      	ldrb	r2, [r7, #11]
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d20b      	bcs.n	8006bb6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ba2:	f383 8811 	msr	BASEPRI, r3
 8006ba6:	f3bf 8f6f 	isb	sy
 8006baa:	f3bf 8f4f 	dsb	sy
 8006bae:	607b      	str	r3, [r7, #4]
}
 8006bb0:	bf00      	nop
 8006bb2:	bf00      	nop
 8006bb4:	e7fd      	b.n	8006bb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006bb6:	4b0f      	ldr	r3, [pc, #60]	@ (8006bf4 <vPortValidateInterruptPriority+0x7c>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006bbe:	4b0e      	ldr	r3, [pc, #56]	@ (8006bf8 <vPortValidateInterruptPriority+0x80>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	429a      	cmp	r2, r3
 8006bc4:	d90b      	bls.n	8006bde <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bca:	f383 8811 	msr	BASEPRI, r3
 8006bce:	f3bf 8f6f 	isb	sy
 8006bd2:	f3bf 8f4f 	dsb	sy
 8006bd6:	603b      	str	r3, [r7, #0]
}
 8006bd8:	bf00      	nop
 8006bda:	bf00      	nop
 8006bdc:	e7fd      	b.n	8006bda <vPortValidateInterruptPriority+0x62>
	}
 8006bde:	bf00      	nop
 8006be0:	3714      	adds	r7, #20
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr
 8006bea:	bf00      	nop
 8006bec:	e000e3f0 	.word	0xe000e3f0
 8006bf0:	20000f78 	.word	0x20000f78
 8006bf4:	e000ed0c 	.word	0xe000ed0c
 8006bf8:	20000f7c 	.word	0x20000f7c

08006bfc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b08a      	sub	sp, #40	@ 0x28
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006c04:	2300      	movs	r3, #0
 8006c06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006c08:	f7fe fb38 	bl	800527c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006c0c:	4b5c      	ldr	r3, [pc, #368]	@ (8006d80 <pvPortMalloc+0x184>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d101      	bne.n	8006c18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006c14:	f000 f924 	bl	8006e60 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006c18:	4b5a      	ldr	r3, [pc, #360]	@ (8006d84 <pvPortMalloc+0x188>)
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4013      	ands	r3, r2
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f040 8095 	bne.w	8006d50 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d01e      	beq.n	8006c6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006c2c:	2208      	movs	r2, #8
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	4413      	add	r3, r2
 8006c32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	f003 0307 	and.w	r3, r3, #7
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d015      	beq.n	8006c6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f023 0307 	bic.w	r3, r3, #7
 8006c44:	3308      	adds	r3, #8
 8006c46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f003 0307 	and.w	r3, r3, #7
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00b      	beq.n	8006c6a <pvPortMalloc+0x6e>
	__asm volatile
 8006c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c56:	f383 8811 	msr	BASEPRI, r3
 8006c5a:	f3bf 8f6f 	isb	sy
 8006c5e:	f3bf 8f4f 	dsb	sy
 8006c62:	617b      	str	r3, [r7, #20]
}
 8006c64:	bf00      	nop
 8006c66:	bf00      	nop
 8006c68:	e7fd      	b.n	8006c66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d06f      	beq.n	8006d50 <pvPortMalloc+0x154>
 8006c70:	4b45      	ldr	r3, [pc, #276]	@ (8006d88 <pvPortMalloc+0x18c>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	429a      	cmp	r2, r3
 8006c78:	d86a      	bhi.n	8006d50 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006c7a:	4b44      	ldr	r3, [pc, #272]	@ (8006d8c <pvPortMalloc+0x190>)
 8006c7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006c7e:	4b43      	ldr	r3, [pc, #268]	@ (8006d8c <pvPortMalloc+0x190>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c84:	e004      	b.n	8006c90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d903      	bls.n	8006ca2 <pvPortMalloc+0xa6>
 8006c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d1f1      	bne.n	8006c86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006ca2:	4b37      	ldr	r3, [pc, #220]	@ (8006d80 <pvPortMalloc+0x184>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d051      	beq.n	8006d50 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006cac:	6a3b      	ldr	r3, [r7, #32]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	2208      	movs	r2, #8
 8006cb2:	4413      	add	r3, r2
 8006cb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb8:	681a      	ldr	r2, [r3, #0]
 8006cba:	6a3b      	ldr	r3, [r7, #32]
 8006cbc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc0:	685a      	ldr	r2, [r3, #4]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	1ad2      	subs	r2, r2, r3
 8006cc6:	2308      	movs	r3, #8
 8006cc8:	005b      	lsls	r3, r3, #1
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d920      	bls.n	8006d10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006cce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006cd6:	69bb      	ldr	r3, [r7, #24]
 8006cd8:	f003 0307 	and.w	r3, r3, #7
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d00b      	beq.n	8006cf8 <pvPortMalloc+0xfc>
	__asm volatile
 8006ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce4:	f383 8811 	msr	BASEPRI, r3
 8006ce8:	f3bf 8f6f 	isb	sy
 8006cec:	f3bf 8f4f 	dsb	sy
 8006cf0:	613b      	str	r3, [r7, #16]
}
 8006cf2:	bf00      	nop
 8006cf4:	bf00      	nop
 8006cf6:	e7fd      	b.n	8006cf4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cfa:	685a      	ldr	r2, [r3, #4]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	1ad2      	subs	r2, r2, r3
 8006d00:	69bb      	ldr	r3, [r7, #24]
 8006d02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d06:	687a      	ldr	r2, [r7, #4]
 8006d08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006d0a:	69b8      	ldr	r0, [r7, #24]
 8006d0c:	f000 f90a 	bl	8006f24 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006d10:	4b1d      	ldr	r3, [pc, #116]	@ (8006d88 <pvPortMalloc+0x18c>)
 8006d12:	681a      	ldr	r2, [r3, #0]
 8006d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	1ad3      	subs	r3, r2, r3
 8006d1a:	4a1b      	ldr	r2, [pc, #108]	@ (8006d88 <pvPortMalloc+0x18c>)
 8006d1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8006d88 <pvPortMalloc+0x18c>)
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	4b1b      	ldr	r3, [pc, #108]	@ (8006d90 <pvPortMalloc+0x194>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	429a      	cmp	r2, r3
 8006d28:	d203      	bcs.n	8006d32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006d2a:	4b17      	ldr	r3, [pc, #92]	@ (8006d88 <pvPortMalloc+0x18c>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a18      	ldr	r2, [pc, #96]	@ (8006d90 <pvPortMalloc+0x194>)
 8006d30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d34:	685a      	ldr	r2, [r3, #4]
 8006d36:	4b13      	ldr	r3, [pc, #76]	@ (8006d84 <pvPortMalloc+0x188>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	431a      	orrs	r2, r3
 8006d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d42:	2200      	movs	r2, #0
 8006d44:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006d46:	4b13      	ldr	r3, [pc, #76]	@ (8006d94 <pvPortMalloc+0x198>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	3301      	adds	r3, #1
 8006d4c:	4a11      	ldr	r2, [pc, #68]	@ (8006d94 <pvPortMalloc+0x198>)
 8006d4e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006d50:	f7fe faa2 	bl	8005298 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	f003 0307 	and.w	r3, r3, #7
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00b      	beq.n	8006d76 <pvPortMalloc+0x17a>
	__asm volatile
 8006d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d62:	f383 8811 	msr	BASEPRI, r3
 8006d66:	f3bf 8f6f 	isb	sy
 8006d6a:	f3bf 8f4f 	dsb	sy
 8006d6e:	60fb      	str	r3, [r7, #12]
}
 8006d70:	bf00      	nop
 8006d72:	bf00      	nop
 8006d74:	e7fd      	b.n	8006d72 <pvPortMalloc+0x176>
	return pvReturn;
 8006d76:	69fb      	ldr	r3, [r7, #28]
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3728      	adds	r7, #40	@ 0x28
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd80      	pop	{r7, pc}
 8006d80:	20004b88 	.word	0x20004b88
 8006d84:	20004b9c 	.word	0x20004b9c
 8006d88:	20004b8c 	.word	0x20004b8c
 8006d8c:	20004b80 	.word	0x20004b80
 8006d90:	20004b90 	.word	0x20004b90
 8006d94:	20004b94 	.word	0x20004b94

08006d98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b086      	sub	sp, #24
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d04f      	beq.n	8006e4a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006daa:	2308      	movs	r3, #8
 8006dac:	425b      	negs	r3, r3
 8006dae:	697a      	ldr	r2, [r7, #20]
 8006db0:	4413      	add	r3, r2
 8006db2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	685a      	ldr	r2, [r3, #4]
 8006dbc:	4b25      	ldr	r3, [pc, #148]	@ (8006e54 <vPortFree+0xbc>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4013      	ands	r3, r2
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d10b      	bne.n	8006dde <vPortFree+0x46>
	__asm volatile
 8006dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dca:	f383 8811 	msr	BASEPRI, r3
 8006dce:	f3bf 8f6f 	isb	sy
 8006dd2:	f3bf 8f4f 	dsb	sy
 8006dd6:	60fb      	str	r3, [r7, #12]
}
 8006dd8:	bf00      	nop
 8006dda:	bf00      	nop
 8006ddc:	e7fd      	b.n	8006dda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d00b      	beq.n	8006dfe <vPortFree+0x66>
	__asm volatile
 8006de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dea:	f383 8811 	msr	BASEPRI, r3
 8006dee:	f3bf 8f6f 	isb	sy
 8006df2:	f3bf 8f4f 	dsb	sy
 8006df6:	60bb      	str	r3, [r7, #8]
}
 8006df8:	bf00      	nop
 8006dfa:	bf00      	nop
 8006dfc:	e7fd      	b.n	8006dfa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	685a      	ldr	r2, [r3, #4]
 8006e02:	4b14      	ldr	r3, [pc, #80]	@ (8006e54 <vPortFree+0xbc>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4013      	ands	r3, r2
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d01e      	beq.n	8006e4a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d11a      	bne.n	8006e4a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	685a      	ldr	r2, [r3, #4]
 8006e18:	4b0e      	ldr	r3, [pc, #56]	@ (8006e54 <vPortFree+0xbc>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	43db      	mvns	r3, r3
 8006e1e:	401a      	ands	r2, r3
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006e24:	f7fe fa2a 	bl	800527c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	685a      	ldr	r2, [r3, #4]
 8006e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006e58 <vPortFree+0xc0>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4413      	add	r3, r2
 8006e32:	4a09      	ldr	r2, [pc, #36]	@ (8006e58 <vPortFree+0xc0>)
 8006e34:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006e36:	6938      	ldr	r0, [r7, #16]
 8006e38:	f000 f874 	bl	8006f24 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006e3c:	4b07      	ldr	r3, [pc, #28]	@ (8006e5c <vPortFree+0xc4>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	3301      	adds	r3, #1
 8006e42:	4a06      	ldr	r2, [pc, #24]	@ (8006e5c <vPortFree+0xc4>)
 8006e44:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006e46:	f7fe fa27 	bl	8005298 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006e4a:	bf00      	nop
 8006e4c:	3718      	adds	r7, #24
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
 8006e52:	bf00      	nop
 8006e54:	20004b9c 	.word	0x20004b9c
 8006e58:	20004b8c 	.word	0x20004b8c
 8006e5c:	20004b98 	.word	0x20004b98

08006e60 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006e60:	b480      	push	{r7}
 8006e62:	b085      	sub	sp, #20
 8006e64:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006e66:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006e6a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006e6c:	4b27      	ldr	r3, [pc, #156]	@ (8006f0c <prvHeapInit+0xac>)
 8006e6e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f003 0307 	and.w	r3, r3, #7
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d00c      	beq.n	8006e94 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	3307      	adds	r3, #7
 8006e7e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f023 0307 	bic.w	r3, r3, #7
 8006e86:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006e88:	68ba      	ldr	r2, [r7, #8]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	1ad3      	subs	r3, r2, r3
 8006e8e:	4a1f      	ldr	r2, [pc, #124]	@ (8006f0c <prvHeapInit+0xac>)
 8006e90:	4413      	add	r3, r2
 8006e92:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006e98:	4a1d      	ldr	r2, [pc, #116]	@ (8006f10 <prvHeapInit+0xb0>)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006e9e:	4b1c      	ldr	r3, [pc, #112]	@ (8006f10 <prvHeapInit+0xb0>)
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	68ba      	ldr	r2, [r7, #8]
 8006ea8:	4413      	add	r3, r2
 8006eaa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006eac:	2208      	movs	r2, #8
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	1a9b      	subs	r3, r3, r2
 8006eb2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f023 0307 	bic.w	r3, r3, #7
 8006eba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	4a15      	ldr	r2, [pc, #84]	@ (8006f14 <prvHeapInit+0xb4>)
 8006ec0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006ec2:	4b14      	ldr	r3, [pc, #80]	@ (8006f14 <prvHeapInit+0xb4>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006eca:	4b12      	ldr	r3, [pc, #72]	@ (8006f14 <prvHeapInit+0xb4>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	68fa      	ldr	r2, [r7, #12]
 8006eda:	1ad2      	subs	r2, r2, r3
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006ee0:	4b0c      	ldr	r3, [pc, #48]	@ (8006f14 <prvHeapInit+0xb4>)
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	4a0a      	ldr	r2, [pc, #40]	@ (8006f18 <prvHeapInit+0xb8>)
 8006eee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	4a09      	ldr	r2, [pc, #36]	@ (8006f1c <prvHeapInit+0xbc>)
 8006ef6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006ef8:	4b09      	ldr	r3, [pc, #36]	@ (8006f20 <prvHeapInit+0xc0>)
 8006efa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006efe:	601a      	str	r2, [r3, #0]
}
 8006f00:	bf00      	nop
 8006f02:	3714      	adds	r7, #20
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr
 8006f0c:	20000f80 	.word	0x20000f80
 8006f10:	20004b80 	.word	0x20004b80
 8006f14:	20004b88 	.word	0x20004b88
 8006f18:	20004b90 	.word	0x20004b90
 8006f1c:	20004b8c 	.word	0x20004b8c
 8006f20:	20004b9c 	.word	0x20004b9c

08006f24 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006f24:	b480      	push	{r7}
 8006f26:	b085      	sub	sp, #20
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006f2c:	4b28      	ldr	r3, [pc, #160]	@ (8006fd0 <prvInsertBlockIntoFreeList+0xac>)
 8006f2e:	60fb      	str	r3, [r7, #12]
 8006f30:	e002      	b.n	8006f38 <prvInsertBlockIntoFreeList+0x14>
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	60fb      	str	r3, [r7, #12]
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	687a      	ldr	r2, [r7, #4]
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d8f7      	bhi.n	8006f32 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	68ba      	ldr	r2, [r7, #8]
 8006f4c:	4413      	add	r3, r2
 8006f4e:	687a      	ldr	r2, [r7, #4]
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d108      	bne.n	8006f66 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	685a      	ldr	r2, [r3, #4]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	441a      	add	r2, r3
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	68ba      	ldr	r2, [r7, #8]
 8006f70:	441a      	add	r2, r3
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d118      	bne.n	8006fac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681a      	ldr	r2, [r3, #0]
 8006f7e:	4b15      	ldr	r3, [pc, #84]	@ (8006fd4 <prvInsertBlockIntoFreeList+0xb0>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d00d      	beq.n	8006fa2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	685a      	ldr	r2, [r3, #4]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	441a      	add	r2, r3
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	601a      	str	r2, [r3, #0]
 8006fa0:	e008      	b.n	8006fb4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006fa2:	4b0c      	ldr	r3, [pc, #48]	@ (8006fd4 <prvInsertBlockIntoFreeList+0xb0>)
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	601a      	str	r2, [r3, #0]
 8006faa:	e003      	b.n	8006fb4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006fb4:	68fa      	ldr	r2, [r7, #12]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d002      	beq.n	8006fc2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	687a      	ldr	r2, [r7, #4]
 8006fc0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006fc2:	bf00      	nop
 8006fc4:	3714      	adds	r7, #20
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr
 8006fce:	bf00      	nop
 8006fd0:	20004b80 	.word	0x20004b80
 8006fd4:	20004b88 	.word	0x20004b88

08006fd8 <std>:
 8006fd8:	2300      	movs	r3, #0
 8006fda:	b510      	push	{r4, lr}
 8006fdc:	4604      	mov	r4, r0
 8006fde:	e9c0 3300 	strd	r3, r3, [r0]
 8006fe2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006fe6:	6083      	str	r3, [r0, #8]
 8006fe8:	8181      	strh	r1, [r0, #12]
 8006fea:	6643      	str	r3, [r0, #100]	@ 0x64
 8006fec:	81c2      	strh	r2, [r0, #14]
 8006fee:	6183      	str	r3, [r0, #24]
 8006ff0:	4619      	mov	r1, r3
 8006ff2:	2208      	movs	r2, #8
 8006ff4:	305c      	adds	r0, #92	@ 0x5c
 8006ff6:	f000 f906 	bl	8007206 <memset>
 8006ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8007030 <std+0x58>)
 8006ffc:	6263      	str	r3, [r4, #36]	@ 0x24
 8006ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8007034 <std+0x5c>)
 8007000:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007002:	4b0d      	ldr	r3, [pc, #52]	@ (8007038 <std+0x60>)
 8007004:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007006:	4b0d      	ldr	r3, [pc, #52]	@ (800703c <std+0x64>)
 8007008:	6323      	str	r3, [r4, #48]	@ 0x30
 800700a:	4b0d      	ldr	r3, [pc, #52]	@ (8007040 <std+0x68>)
 800700c:	6224      	str	r4, [r4, #32]
 800700e:	429c      	cmp	r4, r3
 8007010:	d006      	beq.n	8007020 <std+0x48>
 8007012:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007016:	4294      	cmp	r4, r2
 8007018:	d002      	beq.n	8007020 <std+0x48>
 800701a:	33d0      	adds	r3, #208	@ 0xd0
 800701c:	429c      	cmp	r4, r3
 800701e:	d105      	bne.n	800702c <std+0x54>
 8007020:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007028:	f000 b9c4 	b.w	80073b4 <__retarget_lock_init_recursive>
 800702c:	bd10      	pop	{r4, pc}
 800702e:	bf00      	nop
 8007030:	08007181 	.word	0x08007181
 8007034:	080071a3 	.word	0x080071a3
 8007038:	080071db 	.word	0x080071db
 800703c:	080071ff 	.word	0x080071ff
 8007040:	20004ba0 	.word	0x20004ba0

08007044 <stdio_exit_handler>:
 8007044:	4a02      	ldr	r2, [pc, #8]	@ (8007050 <stdio_exit_handler+0xc>)
 8007046:	4903      	ldr	r1, [pc, #12]	@ (8007054 <stdio_exit_handler+0x10>)
 8007048:	4803      	ldr	r0, [pc, #12]	@ (8007058 <stdio_exit_handler+0x14>)
 800704a:	f000 b869 	b.w	8007120 <_fwalk_sglue>
 800704e:	bf00      	nop
 8007050:	20000010 	.word	0x20000010
 8007054:	08007c6d 	.word	0x08007c6d
 8007058:	20000020 	.word	0x20000020

0800705c <cleanup_stdio>:
 800705c:	6841      	ldr	r1, [r0, #4]
 800705e:	4b0c      	ldr	r3, [pc, #48]	@ (8007090 <cleanup_stdio+0x34>)
 8007060:	4299      	cmp	r1, r3
 8007062:	b510      	push	{r4, lr}
 8007064:	4604      	mov	r4, r0
 8007066:	d001      	beq.n	800706c <cleanup_stdio+0x10>
 8007068:	f000 fe00 	bl	8007c6c <_fflush_r>
 800706c:	68a1      	ldr	r1, [r4, #8]
 800706e:	4b09      	ldr	r3, [pc, #36]	@ (8007094 <cleanup_stdio+0x38>)
 8007070:	4299      	cmp	r1, r3
 8007072:	d002      	beq.n	800707a <cleanup_stdio+0x1e>
 8007074:	4620      	mov	r0, r4
 8007076:	f000 fdf9 	bl	8007c6c <_fflush_r>
 800707a:	68e1      	ldr	r1, [r4, #12]
 800707c:	4b06      	ldr	r3, [pc, #24]	@ (8007098 <cleanup_stdio+0x3c>)
 800707e:	4299      	cmp	r1, r3
 8007080:	d004      	beq.n	800708c <cleanup_stdio+0x30>
 8007082:	4620      	mov	r0, r4
 8007084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007088:	f000 bdf0 	b.w	8007c6c <_fflush_r>
 800708c:	bd10      	pop	{r4, pc}
 800708e:	bf00      	nop
 8007090:	20004ba0 	.word	0x20004ba0
 8007094:	20004c08 	.word	0x20004c08
 8007098:	20004c70 	.word	0x20004c70

0800709c <global_stdio_init.part.0>:
 800709c:	b510      	push	{r4, lr}
 800709e:	4b0b      	ldr	r3, [pc, #44]	@ (80070cc <global_stdio_init.part.0+0x30>)
 80070a0:	4c0b      	ldr	r4, [pc, #44]	@ (80070d0 <global_stdio_init.part.0+0x34>)
 80070a2:	4a0c      	ldr	r2, [pc, #48]	@ (80070d4 <global_stdio_init.part.0+0x38>)
 80070a4:	601a      	str	r2, [r3, #0]
 80070a6:	4620      	mov	r0, r4
 80070a8:	2200      	movs	r2, #0
 80070aa:	2104      	movs	r1, #4
 80070ac:	f7ff ff94 	bl	8006fd8 <std>
 80070b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80070b4:	2201      	movs	r2, #1
 80070b6:	2109      	movs	r1, #9
 80070b8:	f7ff ff8e 	bl	8006fd8 <std>
 80070bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80070c0:	2202      	movs	r2, #2
 80070c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070c6:	2112      	movs	r1, #18
 80070c8:	f7ff bf86 	b.w	8006fd8 <std>
 80070cc:	20004cd8 	.word	0x20004cd8
 80070d0:	20004ba0 	.word	0x20004ba0
 80070d4:	08007045 	.word	0x08007045

080070d8 <__sfp_lock_acquire>:
 80070d8:	4801      	ldr	r0, [pc, #4]	@ (80070e0 <__sfp_lock_acquire+0x8>)
 80070da:	f000 b96c 	b.w	80073b6 <__retarget_lock_acquire_recursive>
 80070de:	bf00      	nop
 80070e0:	20004ce1 	.word	0x20004ce1

080070e4 <__sfp_lock_release>:
 80070e4:	4801      	ldr	r0, [pc, #4]	@ (80070ec <__sfp_lock_release+0x8>)
 80070e6:	f000 b967 	b.w	80073b8 <__retarget_lock_release_recursive>
 80070ea:	bf00      	nop
 80070ec:	20004ce1 	.word	0x20004ce1

080070f0 <__sinit>:
 80070f0:	b510      	push	{r4, lr}
 80070f2:	4604      	mov	r4, r0
 80070f4:	f7ff fff0 	bl	80070d8 <__sfp_lock_acquire>
 80070f8:	6a23      	ldr	r3, [r4, #32]
 80070fa:	b11b      	cbz	r3, 8007104 <__sinit+0x14>
 80070fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007100:	f7ff bff0 	b.w	80070e4 <__sfp_lock_release>
 8007104:	4b04      	ldr	r3, [pc, #16]	@ (8007118 <__sinit+0x28>)
 8007106:	6223      	str	r3, [r4, #32]
 8007108:	4b04      	ldr	r3, [pc, #16]	@ (800711c <__sinit+0x2c>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d1f5      	bne.n	80070fc <__sinit+0xc>
 8007110:	f7ff ffc4 	bl	800709c <global_stdio_init.part.0>
 8007114:	e7f2      	b.n	80070fc <__sinit+0xc>
 8007116:	bf00      	nop
 8007118:	0800705d 	.word	0x0800705d
 800711c:	20004cd8 	.word	0x20004cd8

08007120 <_fwalk_sglue>:
 8007120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007124:	4607      	mov	r7, r0
 8007126:	4688      	mov	r8, r1
 8007128:	4614      	mov	r4, r2
 800712a:	2600      	movs	r6, #0
 800712c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007130:	f1b9 0901 	subs.w	r9, r9, #1
 8007134:	d505      	bpl.n	8007142 <_fwalk_sglue+0x22>
 8007136:	6824      	ldr	r4, [r4, #0]
 8007138:	2c00      	cmp	r4, #0
 800713a:	d1f7      	bne.n	800712c <_fwalk_sglue+0xc>
 800713c:	4630      	mov	r0, r6
 800713e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007142:	89ab      	ldrh	r3, [r5, #12]
 8007144:	2b01      	cmp	r3, #1
 8007146:	d907      	bls.n	8007158 <_fwalk_sglue+0x38>
 8007148:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800714c:	3301      	adds	r3, #1
 800714e:	d003      	beq.n	8007158 <_fwalk_sglue+0x38>
 8007150:	4629      	mov	r1, r5
 8007152:	4638      	mov	r0, r7
 8007154:	47c0      	blx	r8
 8007156:	4306      	orrs	r6, r0
 8007158:	3568      	adds	r5, #104	@ 0x68
 800715a:	e7e9      	b.n	8007130 <_fwalk_sglue+0x10>

0800715c <iprintf>:
 800715c:	b40f      	push	{r0, r1, r2, r3}
 800715e:	b507      	push	{r0, r1, r2, lr}
 8007160:	4906      	ldr	r1, [pc, #24]	@ (800717c <iprintf+0x20>)
 8007162:	ab04      	add	r3, sp, #16
 8007164:	6808      	ldr	r0, [r1, #0]
 8007166:	f853 2b04 	ldr.w	r2, [r3], #4
 800716a:	6881      	ldr	r1, [r0, #8]
 800716c:	9301      	str	r3, [sp, #4]
 800716e:	f000 fa55 	bl	800761c <_vfiprintf_r>
 8007172:	b003      	add	sp, #12
 8007174:	f85d eb04 	ldr.w	lr, [sp], #4
 8007178:	b004      	add	sp, #16
 800717a:	4770      	bx	lr
 800717c:	2000001c 	.word	0x2000001c

08007180 <__sread>:
 8007180:	b510      	push	{r4, lr}
 8007182:	460c      	mov	r4, r1
 8007184:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007188:	f000 f8c6 	bl	8007318 <_read_r>
 800718c:	2800      	cmp	r0, #0
 800718e:	bfab      	itete	ge
 8007190:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007192:	89a3      	ldrhlt	r3, [r4, #12]
 8007194:	181b      	addge	r3, r3, r0
 8007196:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800719a:	bfac      	ite	ge
 800719c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800719e:	81a3      	strhlt	r3, [r4, #12]
 80071a0:	bd10      	pop	{r4, pc}

080071a2 <__swrite>:
 80071a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071a6:	461f      	mov	r7, r3
 80071a8:	898b      	ldrh	r3, [r1, #12]
 80071aa:	05db      	lsls	r3, r3, #23
 80071ac:	4605      	mov	r5, r0
 80071ae:	460c      	mov	r4, r1
 80071b0:	4616      	mov	r6, r2
 80071b2:	d505      	bpl.n	80071c0 <__swrite+0x1e>
 80071b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071b8:	2302      	movs	r3, #2
 80071ba:	2200      	movs	r2, #0
 80071bc:	f000 f89a 	bl	80072f4 <_lseek_r>
 80071c0:	89a3      	ldrh	r3, [r4, #12]
 80071c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80071ca:	81a3      	strh	r3, [r4, #12]
 80071cc:	4632      	mov	r2, r6
 80071ce:	463b      	mov	r3, r7
 80071d0:	4628      	mov	r0, r5
 80071d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071d6:	f000 b8b1 	b.w	800733c <_write_r>

080071da <__sseek>:
 80071da:	b510      	push	{r4, lr}
 80071dc:	460c      	mov	r4, r1
 80071de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071e2:	f000 f887 	bl	80072f4 <_lseek_r>
 80071e6:	1c43      	adds	r3, r0, #1
 80071e8:	89a3      	ldrh	r3, [r4, #12]
 80071ea:	bf15      	itete	ne
 80071ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80071ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80071f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80071f6:	81a3      	strheq	r3, [r4, #12]
 80071f8:	bf18      	it	ne
 80071fa:	81a3      	strhne	r3, [r4, #12]
 80071fc:	bd10      	pop	{r4, pc}

080071fe <__sclose>:
 80071fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007202:	f000 b809 	b.w	8007218 <_close_r>

08007206 <memset>:
 8007206:	4402      	add	r2, r0
 8007208:	4603      	mov	r3, r0
 800720a:	4293      	cmp	r3, r2
 800720c:	d100      	bne.n	8007210 <memset+0xa>
 800720e:	4770      	bx	lr
 8007210:	f803 1b01 	strb.w	r1, [r3], #1
 8007214:	e7f9      	b.n	800720a <memset+0x4>
	...

08007218 <_close_r>:
 8007218:	b538      	push	{r3, r4, r5, lr}
 800721a:	4d06      	ldr	r5, [pc, #24]	@ (8007234 <_close_r+0x1c>)
 800721c:	2300      	movs	r3, #0
 800721e:	4604      	mov	r4, r0
 8007220:	4608      	mov	r0, r1
 8007222:	602b      	str	r3, [r5, #0]
 8007224:	f7f9 fd41 	bl	8000caa <_close>
 8007228:	1c43      	adds	r3, r0, #1
 800722a:	d102      	bne.n	8007232 <_close_r+0x1a>
 800722c:	682b      	ldr	r3, [r5, #0]
 800722e:	b103      	cbz	r3, 8007232 <_close_r+0x1a>
 8007230:	6023      	str	r3, [r4, #0]
 8007232:	bd38      	pop	{r3, r4, r5, pc}
 8007234:	20004cdc 	.word	0x20004cdc

08007238 <_reclaim_reent>:
 8007238:	4b2d      	ldr	r3, [pc, #180]	@ (80072f0 <_reclaim_reent+0xb8>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4283      	cmp	r3, r0
 800723e:	b570      	push	{r4, r5, r6, lr}
 8007240:	4604      	mov	r4, r0
 8007242:	d053      	beq.n	80072ec <_reclaim_reent+0xb4>
 8007244:	69c3      	ldr	r3, [r0, #28]
 8007246:	b31b      	cbz	r3, 8007290 <_reclaim_reent+0x58>
 8007248:	68db      	ldr	r3, [r3, #12]
 800724a:	b163      	cbz	r3, 8007266 <_reclaim_reent+0x2e>
 800724c:	2500      	movs	r5, #0
 800724e:	69e3      	ldr	r3, [r4, #28]
 8007250:	68db      	ldr	r3, [r3, #12]
 8007252:	5959      	ldr	r1, [r3, r5]
 8007254:	b9b1      	cbnz	r1, 8007284 <_reclaim_reent+0x4c>
 8007256:	3504      	adds	r5, #4
 8007258:	2d80      	cmp	r5, #128	@ 0x80
 800725a:	d1f8      	bne.n	800724e <_reclaim_reent+0x16>
 800725c:	69e3      	ldr	r3, [r4, #28]
 800725e:	4620      	mov	r0, r4
 8007260:	68d9      	ldr	r1, [r3, #12]
 8007262:	f000 f8b9 	bl	80073d8 <_free_r>
 8007266:	69e3      	ldr	r3, [r4, #28]
 8007268:	6819      	ldr	r1, [r3, #0]
 800726a:	b111      	cbz	r1, 8007272 <_reclaim_reent+0x3a>
 800726c:	4620      	mov	r0, r4
 800726e:	f000 f8b3 	bl	80073d8 <_free_r>
 8007272:	69e3      	ldr	r3, [r4, #28]
 8007274:	689d      	ldr	r5, [r3, #8]
 8007276:	b15d      	cbz	r5, 8007290 <_reclaim_reent+0x58>
 8007278:	4629      	mov	r1, r5
 800727a:	4620      	mov	r0, r4
 800727c:	682d      	ldr	r5, [r5, #0]
 800727e:	f000 f8ab 	bl	80073d8 <_free_r>
 8007282:	e7f8      	b.n	8007276 <_reclaim_reent+0x3e>
 8007284:	680e      	ldr	r6, [r1, #0]
 8007286:	4620      	mov	r0, r4
 8007288:	f000 f8a6 	bl	80073d8 <_free_r>
 800728c:	4631      	mov	r1, r6
 800728e:	e7e1      	b.n	8007254 <_reclaim_reent+0x1c>
 8007290:	6961      	ldr	r1, [r4, #20]
 8007292:	b111      	cbz	r1, 800729a <_reclaim_reent+0x62>
 8007294:	4620      	mov	r0, r4
 8007296:	f000 f89f 	bl	80073d8 <_free_r>
 800729a:	69e1      	ldr	r1, [r4, #28]
 800729c:	b111      	cbz	r1, 80072a4 <_reclaim_reent+0x6c>
 800729e:	4620      	mov	r0, r4
 80072a0:	f000 f89a 	bl	80073d8 <_free_r>
 80072a4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80072a6:	b111      	cbz	r1, 80072ae <_reclaim_reent+0x76>
 80072a8:	4620      	mov	r0, r4
 80072aa:	f000 f895 	bl	80073d8 <_free_r>
 80072ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80072b0:	b111      	cbz	r1, 80072b8 <_reclaim_reent+0x80>
 80072b2:	4620      	mov	r0, r4
 80072b4:	f000 f890 	bl	80073d8 <_free_r>
 80072b8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80072ba:	b111      	cbz	r1, 80072c2 <_reclaim_reent+0x8a>
 80072bc:	4620      	mov	r0, r4
 80072be:	f000 f88b 	bl	80073d8 <_free_r>
 80072c2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80072c4:	b111      	cbz	r1, 80072cc <_reclaim_reent+0x94>
 80072c6:	4620      	mov	r0, r4
 80072c8:	f000 f886 	bl	80073d8 <_free_r>
 80072cc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80072ce:	b111      	cbz	r1, 80072d6 <_reclaim_reent+0x9e>
 80072d0:	4620      	mov	r0, r4
 80072d2:	f000 f881 	bl	80073d8 <_free_r>
 80072d6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80072d8:	b111      	cbz	r1, 80072e0 <_reclaim_reent+0xa8>
 80072da:	4620      	mov	r0, r4
 80072dc:	f000 f87c 	bl	80073d8 <_free_r>
 80072e0:	6a23      	ldr	r3, [r4, #32]
 80072e2:	b11b      	cbz	r3, 80072ec <_reclaim_reent+0xb4>
 80072e4:	4620      	mov	r0, r4
 80072e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80072ea:	4718      	bx	r3
 80072ec:	bd70      	pop	{r4, r5, r6, pc}
 80072ee:	bf00      	nop
 80072f0:	2000001c 	.word	0x2000001c

080072f4 <_lseek_r>:
 80072f4:	b538      	push	{r3, r4, r5, lr}
 80072f6:	4d07      	ldr	r5, [pc, #28]	@ (8007314 <_lseek_r+0x20>)
 80072f8:	4604      	mov	r4, r0
 80072fa:	4608      	mov	r0, r1
 80072fc:	4611      	mov	r1, r2
 80072fe:	2200      	movs	r2, #0
 8007300:	602a      	str	r2, [r5, #0]
 8007302:	461a      	mov	r2, r3
 8007304:	f7f9 fcf8 	bl	8000cf8 <_lseek>
 8007308:	1c43      	adds	r3, r0, #1
 800730a:	d102      	bne.n	8007312 <_lseek_r+0x1e>
 800730c:	682b      	ldr	r3, [r5, #0]
 800730e:	b103      	cbz	r3, 8007312 <_lseek_r+0x1e>
 8007310:	6023      	str	r3, [r4, #0]
 8007312:	bd38      	pop	{r3, r4, r5, pc}
 8007314:	20004cdc 	.word	0x20004cdc

08007318 <_read_r>:
 8007318:	b538      	push	{r3, r4, r5, lr}
 800731a:	4d07      	ldr	r5, [pc, #28]	@ (8007338 <_read_r+0x20>)
 800731c:	4604      	mov	r4, r0
 800731e:	4608      	mov	r0, r1
 8007320:	4611      	mov	r1, r2
 8007322:	2200      	movs	r2, #0
 8007324:	602a      	str	r2, [r5, #0]
 8007326:	461a      	mov	r2, r3
 8007328:	f7f9 fc86 	bl	8000c38 <_read>
 800732c:	1c43      	adds	r3, r0, #1
 800732e:	d102      	bne.n	8007336 <_read_r+0x1e>
 8007330:	682b      	ldr	r3, [r5, #0]
 8007332:	b103      	cbz	r3, 8007336 <_read_r+0x1e>
 8007334:	6023      	str	r3, [r4, #0]
 8007336:	bd38      	pop	{r3, r4, r5, pc}
 8007338:	20004cdc 	.word	0x20004cdc

0800733c <_write_r>:
 800733c:	b538      	push	{r3, r4, r5, lr}
 800733e:	4d07      	ldr	r5, [pc, #28]	@ (800735c <_write_r+0x20>)
 8007340:	4604      	mov	r4, r0
 8007342:	4608      	mov	r0, r1
 8007344:	4611      	mov	r1, r2
 8007346:	2200      	movs	r2, #0
 8007348:	602a      	str	r2, [r5, #0]
 800734a:	461a      	mov	r2, r3
 800734c:	f7f9 fc91 	bl	8000c72 <_write>
 8007350:	1c43      	adds	r3, r0, #1
 8007352:	d102      	bne.n	800735a <_write_r+0x1e>
 8007354:	682b      	ldr	r3, [r5, #0]
 8007356:	b103      	cbz	r3, 800735a <_write_r+0x1e>
 8007358:	6023      	str	r3, [r4, #0]
 800735a:	bd38      	pop	{r3, r4, r5, pc}
 800735c:	20004cdc 	.word	0x20004cdc

08007360 <__errno>:
 8007360:	4b01      	ldr	r3, [pc, #4]	@ (8007368 <__errno+0x8>)
 8007362:	6818      	ldr	r0, [r3, #0]
 8007364:	4770      	bx	lr
 8007366:	bf00      	nop
 8007368:	2000001c 	.word	0x2000001c

0800736c <__libc_init_array>:
 800736c:	b570      	push	{r4, r5, r6, lr}
 800736e:	4d0d      	ldr	r5, [pc, #52]	@ (80073a4 <__libc_init_array+0x38>)
 8007370:	4c0d      	ldr	r4, [pc, #52]	@ (80073a8 <__libc_init_array+0x3c>)
 8007372:	1b64      	subs	r4, r4, r5
 8007374:	10a4      	asrs	r4, r4, #2
 8007376:	2600      	movs	r6, #0
 8007378:	42a6      	cmp	r6, r4
 800737a:	d109      	bne.n	8007390 <__libc_init_array+0x24>
 800737c:	4d0b      	ldr	r5, [pc, #44]	@ (80073ac <__libc_init_array+0x40>)
 800737e:	4c0c      	ldr	r4, [pc, #48]	@ (80073b0 <__libc_init_array+0x44>)
 8007380:	f000 fdc4 	bl	8007f0c <_init>
 8007384:	1b64      	subs	r4, r4, r5
 8007386:	10a4      	asrs	r4, r4, #2
 8007388:	2600      	movs	r6, #0
 800738a:	42a6      	cmp	r6, r4
 800738c:	d105      	bne.n	800739a <__libc_init_array+0x2e>
 800738e:	bd70      	pop	{r4, r5, r6, pc}
 8007390:	f855 3b04 	ldr.w	r3, [r5], #4
 8007394:	4798      	blx	r3
 8007396:	3601      	adds	r6, #1
 8007398:	e7ee      	b.n	8007378 <__libc_init_array+0xc>
 800739a:	f855 3b04 	ldr.w	r3, [r5], #4
 800739e:	4798      	blx	r3
 80073a0:	3601      	adds	r6, #1
 80073a2:	e7f2      	b.n	800738a <__libc_init_array+0x1e>
 80073a4:	08008060 	.word	0x08008060
 80073a8:	08008060 	.word	0x08008060
 80073ac:	08008060 	.word	0x08008060
 80073b0:	08008064 	.word	0x08008064

080073b4 <__retarget_lock_init_recursive>:
 80073b4:	4770      	bx	lr

080073b6 <__retarget_lock_acquire_recursive>:
 80073b6:	4770      	bx	lr

080073b8 <__retarget_lock_release_recursive>:
 80073b8:	4770      	bx	lr

080073ba <memcpy>:
 80073ba:	440a      	add	r2, r1
 80073bc:	4291      	cmp	r1, r2
 80073be:	f100 33ff 	add.w	r3, r0, #4294967295
 80073c2:	d100      	bne.n	80073c6 <memcpy+0xc>
 80073c4:	4770      	bx	lr
 80073c6:	b510      	push	{r4, lr}
 80073c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80073d0:	4291      	cmp	r1, r2
 80073d2:	d1f9      	bne.n	80073c8 <memcpy+0xe>
 80073d4:	bd10      	pop	{r4, pc}
	...

080073d8 <_free_r>:
 80073d8:	b538      	push	{r3, r4, r5, lr}
 80073da:	4605      	mov	r5, r0
 80073dc:	2900      	cmp	r1, #0
 80073de:	d041      	beq.n	8007464 <_free_r+0x8c>
 80073e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073e4:	1f0c      	subs	r4, r1, #4
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	bfb8      	it	lt
 80073ea:	18e4      	addlt	r4, r4, r3
 80073ec:	f000 f8e0 	bl	80075b0 <__malloc_lock>
 80073f0:	4a1d      	ldr	r2, [pc, #116]	@ (8007468 <_free_r+0x90>)
 80073f2:	6813      	ldr	r3, [r2, #0]
 80073f4:	b933      	cbnz	r3, 8007404 <_free_r+0x2c>
 80073f6:	6063      	str	r3, [r4, #4]
 80073f8:	6014      	str	r4, [r2, #0]
 80073fa:	4628      	mov	r0, r5
 80073fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007400:	f000 b8dc 	b.w	80075bc <__malloc_unlock>
 8007404:	42a3      	cmp	r3, r4
 8007406:	d908      	bls.n	800741a <_free_r+0x42>
 8007408:	6820      	ldr	r0, [r4, #0]
 800740a:	1821      	adds	r1, r4, r0
 800740c:	428b      	cmp	r3, r1
 800740e:	bf01      	itttt	eq
 8007410:	6819      	ldreq	r1, [r3, #0]
 8007412:	685b      	ldreq	r3, [r3, #4]
 8007414:	1809      	addeq	r1, r1, r0
 8007416:	6021      	streq	r1, [r4, #0]
 8007418:	e7ed      	b.n	80073f6 <_free_r+0x1e>
 800741a:	461a      	mov	r2, r3
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	b10b      	cbz	r3, 8007424 <_free_r+0x4c>
 8007420:	42a3      	cmp	r3, r4
 8007422:	d9fa      	bls.n	800741a <_free_r+0x42>
 8007424:	6811      	ldr	r1, [r2, #0]
 8007426:	1850      	adds	r0, r2, r1
 8007428:	42a0      	cmp	r0, r4
 800742a:	d10b      	bne.n	8007444 <_free_r+0x6c>
 800742c:	6820      	ldr	r0, [r4, #0]
 800742e:	4401      	add	r1, r0
 8007430:	1850      	adds	r0, r2, r1
 8007432:	4283      	cmp	r3, r0
 8007434:	6011      	str	r1, [r2, #0]
 8007436:	d1e0      	bne.n	80073fa <_free_r+0x22>
 8007438:	6818      	ldr	r0, [r3, #0]
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	6053      	str	r3, [r2, #4]
 800743e:	4408      	add	r0, r1
 8007440:	6010      	str	r0, [r2, #0]
 8007442:	e7da      	b.n	80073fa <_free_r+0x22>
 8007444:	d902      	bls.n	800744c <_free_r+0x74>
 8007446:	230c      	movs	r3, #12
 8007448:	602b      	str	r3, [r5, #0]
 800744a:	e7d6      	b.n	80073fa <_free_r+0x22>
 800744c:	6820      	ldr	r0, [r4, #0]
 800744e:	1821      	adds	r1, r4, r0
 8007450:	428b      	cmp	r3, r1
 8007452:	bf04      	itt	eq
 8007454:	6819      	ldreq	r1, [r3, #0]
 8007456:	685b      	ldreq	r3, [r3, #4]
 8007458:	6063      	str	r3, [r4, #4]
 800745a:	bf04      	itt	eq
 800745c:	1809      	addeq	r1, r1, r0
 800745e:	6021      	streq	r1, [r4, #0]
 8007460:	6054      	str	r4, [r2, #4]
 8007462:	e7ca      	b.n	80073fa <_free_r+0x22>
 8007464:	bd38      	pop	{r3, r4, r5, pc}
 8007466:	bf00      	nop
 8007468:	20004ce8 	.word	0x20004ce8

0800746c <sbrk_aligned>:
 800746c:	b570      	push	{r4, r5, r6, lr}
 800746e:	4e0f      	ldr	r6, [pc, #60]	@ (80074ac <sbrk_aligned+0x40>)
 8007470:	460c      	mov	r4, r1
 8007472:	6831      	ldr	r1, [r6, #0]
 8007474:	4605      	mov	r5, r0
 8007476:	b911      	cbnz	r1, 800747e <sbrk_aligned+0x12>
 8007478:	f000 fcb4 	bl	8007de4 <_sbrk_r>
 800747c:	6030      	str	r0, [r6, #0]
 800747e:	4621      	mov	r1, r4
 8007480:	4628      	mov	r0, r5
 8007482:	f000 fcaf 	bl	8007de4 <_sbrk_r>
 8007486:	1c43      	adds	r3, r0, #1
 8007488:	d103      	bne.n	8007492 <sbrk_aligned+0x26>
 800748a:	f04f 34ff 	mov.w	r4, #4294967295
 800748e:	4620      	mov	r0, r4
 8007490:	bd70      	pop	{r4, r5, r6, pc}
 8007492:	1cc4      	adds	r4, r0, #3
 8007494:	f024 0403 	bic.w	r4, r4, #3
 8007498:	42a0      	cmp	r0, r4
 800749a:	d0f8      	beq.n	800748e <sbrk_aligned+0x22>
 800749c:	1a21      	subs	r1, r4, r0
 800749e:	4628      	mov	r0, r5
 80074a0:	f000 fca0 	bl	8007de4 <_sbrk_r>
 80074a4:	3001      	adds	r0, #1
 80074a6:	d1f2      	bne.n	800748e <sbrk_aligned+0x22>
 80074a8:	e7ef      	b.n	800748a <sbrk_aligned+0x1e>
 80074aa:	bf00      	nop
 80074ac:	20004ce4 	.word	0x20004ce4

080074b0 <_malloc_r>:
 80074b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074b4:	1ccd      	adds	r5, r1, #3
 80074b6:	f025 0503 	bic.w	r5, r5, #3
 80074ba:	3508      	adds	r5, #8
 80074bc:	2d0c      	cmp	r5, #12
 80074be:	bf38      	it	cc
 80074c0:	250c      	movcc	r5, #12
 80074c2:	2d00      	cmp	r5, #0
 80074c4:	4606      	mov	r6, r0
 80074c6:	db01      	blt.n	80074cc <_malloc_r+0x1c>
 80074c8:	42a9      	cmp	r1, r5
 80074ca:	d904      	bls.n	80074d6 <_malloc_r+0x26>
 80074cc:	230c      	movs	r3, #12
 80074ce:	6033      	str	r3, [r6, #0]
 80074d0:	2000      	movs	r0, #0
 80074d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80075ac <_malloc_r+0xfc>
 80074da:	f000 f869 	bl	80075b0 <__malloc_lock>
 80074de:	f8d8 3000 	ldr.w	r3, [r8]
 80074e2:	461c      	mov	r4, r3
 80074e4:	bb44      	cbnz	r4, 8007538 <_malloc_r+0x88>
 80074e6:	4629      	mov	r1, r5
 80074e8:	4630      	mov	r0, r6
 80074ea:	f7ff ffbf 	bl	800746c <sbrk_aligned>
 80074ee:	1c43      	adds	r3, r0, #1
 80074f0:	4604      	mov	r4, r0
 80074f2:	d158      	bne.n	80075a6 <_malloc_r+0xf6>
 80074f4:	f8d8 4000 	ldr.w	r4, [r8]
 80074f8:	4627      	mov	r7, r4
 80074fa:	2f00      	cmp	r7, #0
 80074fc:	d143      	bne.n	8007586 <_malloc_r+0xd6>
 80074fe:	2c00      	cmp	r4, #0
 8007500:	d04b      	beq.n	800759a <_malloc_r+0xea>
 8007502:	6823      	ldr	r3, [r4, #0]
 8007504:	4639      	mov	r1, r7
 8007506:	4630      	mov	r0, r6
 8007508:	eb04 0903 	add.w	r9, r4, r3
 800750c:	f000 fc6a 	bl	8007de4 <_sbrk_r>
 8007510:	4581      	cmp	r9, r0
 8007512:	d142      	bne.n	800759a <_malloc_r+0xea>
 8007514:	6821      	ldr	r1, [r4, #0]
 8007516:	1a6d      	subs	r5, r5, r1
 8007518:	4629      	mov	r1, r5
 800751a:	4630      	mov	r0, r6
 800751c:	f7ff ffa6 	bl	800746c <sbrk_aligned>
 8007520:	3001      	adds	r0, #1
 8007522:	d03a      	beq.n	800759a <_malloc_r+0xea>
 8007524:	6823      	ldr	r3, [r4, #0]
 8007526:	442b      	add	r3, r5
 8007528:	6023      	str	r3, [r4, #0]
 800752a:	f8d8 3000 	ldr.w	r3, [r8]
 800752e:	685a      	ldr	r2, [r3, #4]
 8007530:	bb62      	cbnz	r2, 800758c <_malloc_r+0xdc>
 8007532:	f8c8 7000 	str.w	r7, [r8]
 8007536:	e00f      	b.n	8007558 <_malloc_r+0xa8>
 8007538:	6822      	ldr	r2, [r4, #0]
 800753a:	1b52      	subs	r2, r2, r5
 800753c:	d420      	bmi.n	8007580 <_malloc_r+0xd0>
 800753e:	2a0b      	cmp	r2, #11
 8007540:	d917      	bls.n	8007572 <_malloc_r+0xc2>
 8007542:	1961      	adds	r1, r4, r5
 8007544:	42a3      	cmp	r3, r4
 8007546:	6025      	str	r5, [r4, #0]
 8007548:	bf18      	it	ne
 800754a:	6059      	strne	r1, [r3, #4]
 800754c:	6863      	ldr	r3, [r4, #4]
 800754e:	bf08      	it	eq
 8007550:	f8c8 1000 	streq.w	r1, [r8]
 8007554:	5162      	str	r2, [r4, r5]
 8007556:	604b      	str	r3, [r1, #4]
 8007558:	4630      	mov	r0, r6
 800755a:	f000 f82f 	bl	80075bc <__malloc_unlock>
 800755e:	f104 000b 	add.w	r0, r4, #11
 8007562:	1d23      	adds	r3, r4, #4
 8007564:	f020 0007 	bic.w	r0, r0, #7
 8007568:	1ac2      	subs	r2, r0, r3
 800756a:	bf1c      	itt	ne
 800756c:	1a1b      	subne	r3, r3, r0
 800756e:	50a3      	strne	r3, [r4, r2]
 8007570:	e7af      	b.n	80074d2 <_malloc_r+0x22>
 8007572:	6862      	ldr	r2, [r4, #4]
 8007574:	42a3      	cmp	r3, r4
 8007576:	bf0c      	ite	eq
 8007578:	f8c8 2000 	streq.w	r2, [r8]
 800757c:	605a      	strne	r2, [r3, #4]
 800757e:	e7eb      	b.n	8007558 <_malloc_r+0xa8>
 8007580:	4623      	mov	r3, r4
 8007582:	6864      	ldr	r4, [r4, #4]
 8007584:	e7ae      	b.n	80074e4 <_malloc_r+0x34>
 8007586:	463c      	mov	r4, r7
 8007588:	687f      	ldr	r7, [r7, #4]
 800758a:	e7b6      	b.n	80074fa <_malloc_r+0x4a>
 800758c:	461a      	mov	r2, r3
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	42a3      	cmp	r3, r4
 8007592:	d1fb      	bne.n	800758c <_malloc_r+0xdc>
 8007594:	2300      	movs	r3, #0
 8007596:	6053      	str	r3, [r2, #4]
 8007598:	e7de      	b.n	8007558 <_malloc_r+0xa8>
 800759a:	230c      	movs	r3, #12
 800759c:	6033      	str	r3, [r6, #0]
 800759e:	4630      	mov	r0, r6
 80075a0:	f000 f80c 	bl	80075bc <__malloc_unlock>
 80075a4:	e794      	b.n	80074d0 <_malloc_r+0x20>
 80075a6:	6005      	str	r5, [r0, #0]
 80075a8:	e7d6      	b.n	8007558 <_malloc_r+0xa8>
 80075aa:	bf00      	nop
 80075ac:	20004ce8 	.word	0x20004ce8

080075b0 <__malloc_lock>:
 80075b0:	4801      	ldr	r0, [pc, #4]	@ (80075b8 <__malloc_lock+0x8>)
 80075b2:	f7ff bf00 	b.w	80073b6 <__retarget_lock_acquire_recursive>
 80075b6:	bf00      	nop
 80075b8:	20004ce0 	.word	0x20004ce0

080075bc <__malloc_unlock>:
 80075bc:	4801      	ldr	r0, [pc, #4]	@ (80075c4 <__malloc_unlock+0x8>)
 80075be:	f7ff befb 	b.w	80073b8 <__retarget_lock_release_recursive>
 80075c2:	bf00      	nop
 80075c4:	20004ce0 	.word	0x20004ce0

080075c8 <__sfputc_r>:
 80075c8:	6893      	ldr	r3, [r2, #8]
 80075ca:	3b01      	subs	r3, #1
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	b410      	push	{r4}
 80075d0:	6093      	str	r3, [r2, #8]
 80075d2:	da08      	bge.n	80075e6 <__sfputc_r+0x1e>
 80075d4:	6994      	ldr	r4, [r2, #24]
 80075d6:	42a3      	cmp	r3, r4
 80075d8:	db01      	blt.n	80075de <__sfputc_r+0x16>
 80075da:	290a      	cmp	r1, #10
 80075dc:	d103      	bne.n	80075e6 <__sfputc_r+0x1e>
 80075de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075e2:	f000 bb6b 	b.w	8007cbc <__swbuf_r>
 80075e6:	6813      	ldr	r3, [r2, #0]
 80075e8:	1c58      	adds	r0, r3, #1
 80075ea:	6010      	str	r0, [r2, #0]
 80075ec:	7019      	strb	r1, [r3, #0]
 80075ee:	4608      	mov	r0, r1
 80075f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075f4:	4770      	bx	lr

080075f6 <__sfputs_r>:
 80075f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075f8:	4606      	mov	r6, r0
 80075fa:	460f      	mov	r7, r1
 80075fc:	4614      	mov	r4, r2
 80075fe:	18d5      	adds	r5, r2, r3
 8007600:	42ac      	cmp	r4, r5
 8007602:	d101      	bne.n	8007608 <__sfputs_r+0x12>
 8007604:	2000      	movs	r0, #0
 8007606:	e007      	b.n	8007618 <__sfputs_r+0x22>
 8007608:	f814 1b01 	ldrb.w	r1, [r4], #1
 800760c:	463a      	mov	r2, r7
 800760e:	4630      	mov	r0, r6
 8007610:	f7ff ffda 	bl	80075c8 <__sfputc_r>
 8007614:	1c43      	adds	r3, r0, #1
 8007616:	d1f3      	bne.n	8007600 <__sfputs_r+0xa>
 8007618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800761c <_vfiprintf_r>:
 800761c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007620:	460d      	mov	r5, r1
 8007622:	b09d      	sub	sp, #116	@ 0x74
 8007624:	4614      	mov	r4, r2
 8007626:	4698      	mov	r8, r3
 8007628:	4606      	mov	r6, r0
 800762a:	b118      	cbz	r0, 8007634 <_vfiprintf_r+0x18>
 800762c:	6a03      	ldr	r3, [r0, #32]
 800762e:	b90b      	cbnz	r3, 8007634 <_vfiprintf_r+0x18>
 8007630:	f7ff fd5e 	bl	80070f0 <__sinit>
 8007634:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007636:	07d9      	lsls	r1, r3, #31
 8007638:	d405      	bmi.n	8007646 <_vfiprintf_r+0x2a>
 800763a:	89ab      	ldrh	r3, [r5, #12]
 800763c:	059a      	lsls	r2, r3, #22
 800763e:	d402      	bmi.n	8007646 <_vfiprintf_r+0x2a>
 8007640:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007642:	f7ff feb8 	bl	80073b6 <__retarget_lock_acquire_recursive>
 8007646:	89ab      	ldrh	r3, [r5, #12]
 8007648:	071b      	lsls	r3, r3, #28
 800764a:	d501      	bpl.n	8007650 <_vfiprintf_r+0x34>
 800764c:	692b      	ldr	r3, [r5, #16]
 800764e:	b99b      	cbnz	r3, 8007678 <_vfiprintf_r+0x5c>
 8007650:	4629      	mov	r1, r5
 8007652:	4630      	mov	r0, r6
 8007654:	f000 fb70 	bl	8007d38 <__swsetup_r>
 8007658:	b170      	cbz	r0, 8007678 <_vfiprintf_r+0x5c>
 800765a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800765c:	07dc      	lsls	r4, r3, #31
 800765e:	d504      	bpl.n	800766a <_vfiprintf_r+0x4e>
 8007660:	f04f 30ff 	mov.w	r0, #4294967295
 8007664:	b01d      	add	sp, #116	@ 0x74
 8007666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800766a:	89ab      	ldrh	r3, [r5, #12]
 800766c:	0598      	lsls	r0, r3, #22
 800766e:	d4f7      	bmi.n	8007660 <_vfiprintf_r+0x44>
 8007670:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007672:	f7ff fea1 	bl	80073b8 <__retarget_lock_release_recursive>
 8007676:	e7f3      	b.n	8007660 <_vfiprintf_r+0x44>
 8007678:	2300      	movs	r3, #0
 800767a:	9309      	str	r3, [sp, #36]	@ 0x24
 800767c:	2320      	movs	r3, #32
 800767e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007682:	f8cd 800c 	str.w	r8, [sp, #12]
 8007686:	2330      	movs	r3, #48	@ 0x30
 8007688:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007838 <_vfiprintf_r+0x21c>
 800768c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007690:	f04f 0901 	mov.w	r9, #1
 8007694:	4623      	mov	r3, r4
 8007696:	469a      	mov	sl, r3
 8007698:	f813 2b01 	ldrb.w	r2, [r3], #1
 800769c:	b10a      	cbz	r2, 80076a2 <_vfiprintf_r+0x86>
 800769e:	2a25      	cmp	r2, #37	@ 0x25
 80076a0:	d1f9      	bne.n	8007696 <_vfiprintf_r+0x7a>
 80076a2:	ebba 0b04 	subs.w	fp, sl, r4
 80076a6:	d00b      	beq.n	80076c0 <_vfiprintf_r+0xa4>
 80076a8:	465b      	mov	r3, fp
 80076aa:	4622      	mov	r2, r4
 80076ac:	4629      	mov	r1, r5
 80076ae:	4630      	mov	r0, r6
 80076b0:	f7ff ffa1 	bl	80075f6 <__sfputs_r>
 80076b4:	3001      	adds	r0, #1
 80076b6:	f000 80a7 	beq.w	8007808 <_vfiprintf_r+0x1ec>
 80076ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076bc:	445a      	add	r2, fp
 80076be:	9209      	str	r2, [sp, #36]	@ 0x24
 80076c0:	f89a 3000 	ldrb.w	r3, [sl]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	f000 809f 	beq.w	8007808 <_vfiprintf_r+0x1ec>
 80076ca:	2300      	movs	r3, #0
 80076cc:	f04f 32ff 	mov.w	r2, #4294967295
 80076d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076d4:	f10a 0a01 	add.w	sl, sl, #1
 80076d8:	9304      	str	r3, [sp, #16]
 80076da:	9307      	str	r3, [sp, #28]
 80076dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80076e0:	931a      	str	r3, [sp, #104]	@ 0x68
 80076e2:	4654      	mov	r4, sl
 80076e4:	2205      	movs	r2, #5
 80076e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076ea:	4853      	ldr	r0, [pc, #332]	@ (8007838 <_vfiprintf_r+0x21c>)
 80076ec:	f7f8 fd70 	bl	80001d0 <memchr>
 80076f0:	9a04      	ldr	r2, [sp, #16]
 80076f2:	b9d8      	cbnz	r0, 800772c <_vfiprintf_r+0x110>
 80076f4:	06d1      	lsls	r1, r2, #27
 80076f6:	bf44      	itt	mi
 80076f8:	2320      	movmi	r3, #32
 80076fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076fe:	0713      	lsls	r3, r2, #28
 8007700:	bf44      	itt	mi
 8007702:	232b      	movmi	r3, #43	@ 0x2b
 8007704:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007708:	f89a 3000 	ldrb.w	r3, [sl]
 800770c:	2b2a      	cmp	r3, #42	@ 0x2a
 800770e:	d015      	beq.n	800773c <_vfiprintf_r+0x120>
 8007710:	9a07      	ldr	r2, [sp, #28]
 8007712:	4654      	mov	r4, sl
 8007714:	2000      	movs	r0, #0
 8007716:	f04f 0c0a 	mov.w	ip, #10
 800771a:	4621      	mov	r1, r4
 800771c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007720:	3b30      	subs	r3, #48	@ 0x30
 8007722:	2b09      	cmp	r3, #9
 8007724:	d94b      	bls.n	80077be <_vfiprintf_r+0x1a2>
 8007726:	b1b0      	cbz	r0, 8007756 <_vfiprintf_r+0x13a>
 8007728:	9207      	str	r2, [sp, #28]
 800772a:	e014      	b.n	8007756 <_vfiprintf_r+0x13a>
 800772c:	eba0 0308 	sub.w	r3, r0, r8
 8007730:	fa09 f303 	lsl.w	r3, r9, r3
 8007734:	4313      	orrs	r3, r2
 8007736:	9304      	str	r3, [sp, #16]
 8007738:	46a2      	mov	sl, r4
 800773a:	e7d2      	b.n	80076e2 <_vfiprintf_r+0xc6>
 800773c:	9b03      	ldr	r3, [sp, #12]
 800773e:	1d19      	adds	r1, r3, #4
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	9103      	str	r1, [sp, #12]
 8007744:	2b00      	cmp	r3, #0
 8007746:	bfbb      	ittet	lt
 8007748:	425b      	neglt	r3, r3
 800774a:	f042 0202 	orrlt.w	r2, r2, #2
 800774e:	9307      	strge	r3, [sp, #28]
 8007750:	9307      	strlt	r3, [sp, #28]
 8007752:	bfb8      	it	lt
 8007754:	9204      	strlt	r2, [sp, #16]
 8007756:	7823      	ldrb	r3, [r4, #0]
 8007758:	2b2e      	cmp	r3, #46	@ 0x2e
 800775a:	d10a      	bne.n	8007772 <_vfiprintf_r+0x156>
 800775c:	7863      	ldrb	r3, [r4, #1]
 800775e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007760:	d132      	bne.n	80077c8 <_vfiprintf_r+0x1ac>
 8007762:	9b03      	ldr	r3, [sp, #12]
 8007764:	1d1a      	adds	r2, r3, #4
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	9203      	str	r2, [sp, #12]
 800776a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800776e:	3402      	adds	r4, #2
 8007770:	9305      	str	r3, [sp, #20]
 8007772:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007848 <_vfiprintf_r+0x22c>
 8007776:	7821      	ldrb	r1, [r4, #0]
 8007778:	2203      	movs	r2, #3
 800777a:	4650      	mov	r0, sl
 800777c:	f7f8 fd28 	bl	80001d0 <memchr>
 8007780:	b138      	cbz	r0, 8007792 <_vfiprintf_r+0x176>
 8007782:	9b04      	ldr	r3, [sp, #16]
 8007784:	eba0 000a 	sub.w	r0, r0, sl
 8007788:	2240      	movs	r2, #64	@ 0x40
 800778a:	4082      	lsls	r2, r0
 800778c:	4313      	orrs	r3, r2
 800778e:	3401      	adds	r4, #1
 8007790:	9304      	str	r3, [sp, #16]
 8007792:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007796:	4829      	ldr	r0, [pc, #164]	@ (800783c <_vfiprintf_r+0x220>)
 8007798:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800779c:	2206      	movs	r2, #6
 800779e:	f7f8 fd17 	bl	80001d0 <memchr>
 80077a2:	2800      	cmp	r0, #0
 80077a4:	d03f      	beq.n	8007826 <_vfiprintf_r+0x20a>
 80077a6:	4b26      	ldr	r3, [pc, #152]	@ (8007840 <_vfiprintf_r+0x224>)
 80077a8:	bb1b      	cbnz	r3, 80077f2 <_vfiprintf_r+0x1d6>
 80077aa:	9b03      	ldr	r3, [sp, #12]
 80077ac:	3307      	adds	r3, #7
 80077ae:	f023 0307 	bic.w	r3, r3, #7
 80077b2:	3308      	adds	r3, #8
 80077b4:	9303      	str	r3, [sp, #12]
 80077b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077b8:	443b      	add	r3, r7
 80077ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80077bc:	e76a      	b.n	8007694 <_vfiprintf_r+0x78>
 80077be:	fb0c 3202 	mla	r2, ip, r2, r3
 80077c2:	460c      	mov	r4, r1
 80077c4:	2001      	movs	r0, #1
 80077c6:	e7a8      	b.n	800771a <_vfiprintf_r+0xfe>
 80077c8:	2300      	movs	r3, #0
 80077ca:	3401      	adds	r4, #1
 80077cc:	9305      	str	r3, [sp, #20]
 80077ce:	4619      	mov	r1, r3
 80077d0:	f04f 0c0a 	mov.w	ip, #10
 80077d4:	4620      	mov	r0, r4
 80077d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077da:	3a30      	subs	r2, #48	@ 0x30
 80077dc:	2a09      	cmp	r2, #9
 80077de:	d903      	bls.n	80077e8 <_vfiprintf_r+0x1cc>
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d0c6      	beq.n	8007772 <_vfiprintf_r+0x156>
 80077e4:	9105      	str	r1, [sp, #20]
 80077e6:	e7c4      	b.n	8007772 <_vfiprintf_r+0x156>
 80077e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80077ec:	4604      	mov	r4, r0
 80077ee:	2301      	movs	r3, #1
 80077f0:	e7f0      	b.n	80077d4 <_vfiprintf_r+0x1b8>
 80077f2:	ab03      	add	r3, sp, #12
 80077f4:	9300      	str	r3, [sp, #0]
 80077f6:	462a      	mov	r2, r5
 80077f8:	4b12      	ldr	r3, [pc, #72]	@ (8007844 <_vfiprintf_r+0x228>)
 80077fa:	a904      	add	r1, sp, #16
 80077fc:	4630      	mov	r0, r6
 80077fe:	f3af 8000 	nop.w
 8007802:	4607      	mov	r7, r0
 8007804:	1c78      	adds	r0, r7, #1
 8007806:	d1d6      	bne.n	80077b6 <_vfiprintf_r+0x19a>
 8007808:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800780a:	07d9      	lsls	r1, r3, #31
 800780c:	d405      	bmi.n	800781a <_vfiprintf_r+0x1fe>
 800780e:	89ab      	ldrh	r3, [r5, #12]
 8007810:	059a      	lsls	r2, r3, #22
 8007812:	d402      	bmi.n	800781a <_vfiprintf_r+0x1fe>
 8007814:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007816:	f7ff fdcf 	bl	80073b8 <__retarget_lock_release_recursive>
 800781a:	89ab      	ldrh	r3, [r5, #12]
 800781c:	065b      	lsls	r3, r3, #25
 800781e:	f53f af1f 	bmi.w	8007660 <_vfiprintf_r+0x44>
 8007822:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007824:	e71e      	b.n	8007664 <_vfiprintf_r+0x48>
 8007826:	ab03      	add	r3, sp, #12
 8007828:	9300      	str	r3, [sp, #0]
 800782a:	462a      	mov	r2, r5
 800782c:	4b05      	ldr	r3, [pc, #20]	@ (8007844 <_vfiprintf_r+0x228>)
 800782e:	a904      	add	r1, sp, #16
 8007830:	4630      	mov	r0, r6
 8007832:	f000 f879 	bl	8007928 <_printf_i>
 8007836:	e7e4      	b.n	8007802 <_vfiprintf_r+0x1e6>
 8007838:	08008024 	.word	0x08008024
 800783c:	0800802e 	.word	0x0800802e
 8007840:	00000000 	.word	0x00000000
 8007844:	080075f7 	.word	0x080075f7
 8007848:	0800802a 	.word	0x0800802a

0800784c <_printf_common>:
 800784c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007850:	4616      	mov	r6, r2
 8007852:	4698      	mov	r8, r3
 8007854:	688a      	ldr	r2, [r1, #8]
 8007856:	690b      	ldr	r3, [r1, #16]
 8007858:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800785c:	4293      	cmp	r3, r2
 800785e:	bfb8      	it	lt
 8007860:	4613      	movlt	r3, r2
 8007862:	6033      	str	r3, [r6, #0]
 8007864:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007868:	4607      	mov	r7, r0
 800786a:	460c      	mov	r4, r1
 800786c:	b10a      	cbz	r2, 8007872 <_printf_common+0x26>
 800786e:	3301      	adds	r3, #1
 8007870:	6033      	str	r3, [r6, #0]
 8007872:	6823      	ldr	r3, [r4, #0]
 8007874:	0699      	lsls	r1, r3, #26
 8007876:	bf42      	ittt	mi
 8007878:	6833      	ldrmi	r3, [r6, #0]
 800787a:	3302      	addmi	r3, #2
 800787c:	6033      	strmi	r3, [r6, #0]
 800787e:	6825      	ldr	r5, [r4, #0]
 8007880:	f015 0506 	ands.w	r5, r5, #6
 8007884:	d106      	bne.n	8007894 <_printf_common+0x48>
 8007886:	f104 0a19 	add.w	sl, r4, #25
 800788a:	68e3      	ldr	r3, [r4, #12]
 800788c:	6832      	ldr	r2, [r6, #0]
 800788e:	1a9b      	subs	r3, r3, r2
 8007890:	42ab      	cmp	r3, r5
 8007892:	dc26      	bgt.n	80078e2 <_printf_common+0x96>
 8007894:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007898:	6822      	ldr	r2, [r4, #0]
 800789a:	3b00      	subs	r3, #0
 800789c:	bf18      	it	ne
 800789e:	2301      	movne	r3, #1
 80078a0:	0692      	lsls	r2, r2, #26
 80078a2:	d42b      	bmi.n	80078fc <_printf_common+0xb0>
 80078a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80078a8:	4641      	mov	r1, r8
 80078aa:	4638      	mov	r0, r7
 80078ac:	47c8      	blx	r9
 80078ae:	3001      	adds	r0, #1
 80078b0:	d01e      	beq.n	80078f0 <_printf_common+0xa4>
 80078b2:	6823      	ldr	r3, [r4, #0]
 80078b4:	6922      	ldr	r2, [r4, #16]
 80078b6:	f003 0306 	and.w	r3, r3, #6
 80078ba:	2b04      	cmp	r3, #4
 80078bc:	bf02      	ittt	eq
 80078be:	68e5      	ldreq	r5, [r4, #12]
 80078c0:	6833      	ldreq	r3, [r6, #0]
 80078c2:	1aed      	subeq	r5, r5, r3
 80078c4:	68a3      	ldr	r3, [r4, #8]
 80078c6:	bf0c      	ite	eq
 80078c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078cc:	2500      	movne	r5, #0
 80078ce:	4293      	cmp	r3, r2
 80078d0:	bfc4      	itt	gt
 80078d2:	1a9b      	subgt	r3, r3, r2
 80078d4:	18ed      	addgt	r5, r5, r3
 80078d6:	2600      	movs	r6, #0
 80078d8:	341a      	adds	r4, #26
 80078da:	42b5      	cmp	r5, r6
 80078dc:	d11a      	bne.n	8007914 <_printf_common+0xc8>
 80078de:	2000      	movs	r0, #0
 80078e0:	e008      	b.n	80078f4 <_printf_common+0xa8>
 80078e2:	2301      	movs	r3, #1
 80078e4:	4652      	mov	r2, sl
 80078e6:	4641      	mov	r1, r8
 80078e8:	4638      	mov	r0, r7
 80078ea:	47c8      	blx	r9
 80078ec:	3001      	adds	r0, #1
 80078ee:	d103      	bne.n	80078f8 <_printf_common+0xac>
 80078f0:	f04f 30ff 	mov.w	r0, #4294967295
 80078f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078f8:	3501      	adds	r5, #1
 80078fa:	e7c6      	b.n	800788a <_printf_common+0x3e>
 80078fc:	18e1      	adds	r1, r4, r3
 80078fe:	1c5a      	adds	r2, r3, #1
 8007900:	2030      	movs	r0, #48	@ 0x30
 8007902:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007906:	4422      	add	r2, r4
 8007908:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800790c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007910:	3302      	adds	r3, #2
 8007912:	e7c7      	b.n	80078a4 <_printf_common+0x58>
 8007914:	2301      	movs	r3, #1
 8007916:	4622      	mov	r2, r4
 8007918:	4641      	mov	r1, r8
 800791a:	4638      	mov	r0, r7
 800791c:	47c8      	blx	r9
 800791e:	3001      	adds	r0, #1
 8007920:	d0e6      	beq.n	80078f0 <_printf_common+0xa4>
 8007922:	3601      	adds	r6, #1
 8007924:	e7d9      	b.n	80078da <_printf_common+0x8e>
	...

08007928 <_printf_i>:
 8007928:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800792c:	7e0f      	ldrb	r7, [r1, #24]
 800792e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007930:	2f78      	cmp	r7, #120	@ 0x78
 8007932:	4691      	mov	r9, r2
 8007934:	4680      	mov	r8, r0
 8007936:	460c      	mov	r4, r1
 8007938:	469a      	mov	sl, r3
 800793a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800793e:	d807      	bhi.n	8007950 <_printf_i+0x28>
 8007940:	2f62      	cmp	r7, #98	@ 0x62
 8007942:	d80a      	bhi.n	800795a <_printf_i+0x32>
 8007944:	2f00      	cmp	r7, #0
 8007946:	f000 80d1 	beq.w	8007aec <_printf_i+0x1c4>
 800794a:	2f58      	cmp	r7, #88	@ 0x58
 800794c:	f000 80b8 	beq.w	8007ac0 <_printf_i+0x198>
 8007950:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007954:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007958:	e03a      	b.n	80079d0 <_printf_i+0xa8>
 800795a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800795e:	2b15      	cmp	r3, #21
 8007960:	d8f6      	bhi.n	8007950 <_printf_i+0x28>
 8007962:	a101      	add	r1, pc, #4	@ (adr r1, 8007968 <_printf_i+0x40>)
 8007964:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007968:	080079c1 	.word	0x080079c1
 800796c:	080079d5 	.word	0x080079d5
 8007970:	08007951 	.word	0x08007951
 8007974:	08007951 	.word	0x08007951
 8007978:	08007951 	.word	0x08007951
 800797c:	08007951 	.word	0x08007951
 8007980:	080079d5 	.word	0x080079d5
 8007984:	08007951 	.word	0x08007951
 8007988:	08007951 	.word	0x08007951
 800798c:	08007951 	.word	0x08007951
 8007990:	08007951 	.word	0x08007951
 8007994:	08007ad3 	.word	0x08007ad3
 8007998:	080079ff 	.word	0x080079ff
 800799c:	08007a8d 	.word	0x08007a8d
 80079a0:	08007951 	.word	0x08007951
 80079a4:	08007951 	.word	0x08007951
 80079a8:	08007af5 	.word	0x08007af5
 80079ac:	08007951 	.word	0x08007951
 80079b0:	080079ff 	.word	0x080079ff
 80079b4:	08007951 	.word	0x08007951
 80079b8:	08007951 	.word	0x08007951
 80079bc:	08007a95 	.word	0x08007a95
 80079c0:	6833      	ldr	r3, [r6, #0]
 80079c2:	1d1a      	adds	r2, r3, #4
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	6032      	str	r2, [r6, #0]
 80079c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80079cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80079d0:	2301      	movs	r3, #1
 80079d2:	e09c      	b.n	8007b0e <_printf_i+0x1e6>
 80079d4:	6833      	ldr	r3, [r6, #0]
 80079d6:	6820      	ldr	r0, [r4, #0]
 80079d8:	1d19      	adds	r1, r3, #4
 80079da:	6031      	str	r1, [r6, #0]
 80079dc:	0606      	lsls	r6, r0, #24
 80079de:	d501      	bpl.n	80079e4 <_printf_i+0xbc>
 80079e0:	681d      	ldr	r5, [r3, #0]
 80079e2:	e003      	b.n	80079ec <_printf_i+0xc4>
 80079e4:	0645      	lsls	r5, r0, #25
 80079e6:	d5fb      	bpl.n	80079e0 <_printf_i+0xb8>
 80079e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80079ec:	2d00      	cmp	r5, #0
 80079ee:	da03      	bge.n	80079f8 <_printf_i+0xd0>
 80079f0:	232d      	movs	r3, #45	@ 0x2d
 80079f2:	426d      	negs	r5, r5
 80079f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079f8:	4858      	ldr	r0, [pc, #352]	@ (8007b5c <_printf_i+0x234>)
 80079fa:	230a      	movs	r3, #10
 80079fc:	e011      	b.n	8007a22 <_printf_i+0xfa>
 80079fe:	6821      	ldr	r1, [r4, #0]
 8007a00:	6833      	ldr	r3, [r6, #0]
 8007a02:	0608      	lsls	r0, r1, #24
 8007a04:	f853 5b04 	ldr.w	r5, [r3], #4
 8007a08:	d402      	bmi.n	8007a10 <_printf_i+0xe8>
 8007a0a:	0649      	lsls	r1, r1, #25
 8007a0c:	bf48      	it	mi
 8007a0e:	b2ad      	uxthmi	r5, r5
 8007a10:	2f6f      	cmp	r7, #111	@ 0x6f
 8007a12:	4852      	ldr	r0, [pc, #328]	@ (8007b5c <_printf_i+0x234>)
 8007a14:	6033      	str	r3, [r6, #0]
 8007a16:	bf14      	ite	ne
 8007a18:	230a      	movne	r3, #10
 8007a1a:	2308      	moveq	r3, #8
 8007a1c:	2100      	movs	r1, #0
 8007a1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007a22:	6866      	ldr	r6, [r4, #4]
 8007a24:	60a6      	str	r6, [r4, #8]
 8007a26:	2e00      	cmp	r6, #0
 8007a28:	db05      	blt.n	8007a36 <_printf_i+0x10e>
 8007a2a:	6821      	ldr	r1, [r4, #0]
 8007a2c:	432e      	orrs	r6, r5
 8007a2e:	f021 0104 	bic.w	r1, r1, #4
 8007a32:	6021      	str	r1, [r4, #0]
 8007a34:	d04b      	beq.n	8007ace <_printf_i+0x1a6>
 8007a36:	4616      	mov	r6, r2
 8007a38:	fbb5 f1f3 	udiv	r1, r5, r3
 8007a3c:	fb03 5711 	mls	r7, r3, r1, r5
 8007a40:	5dc7      	ldrb	r7, [r0, r7]
 8007a42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007a46:	462f      	mov	r7, r5
 8007a48:	42bb      	cmp	r3, r7
 8007a4a:	460d      	mov	r5, r1
 8007a4c:	d9f4      	bls.n	8007a38 <_printf_i+0x110>
 8007a4e:	2b08      	cmp	r3, #8
 8007a50:	d10b      	bne.n	8007a6a <_printf_i+0x142>
 8007a52:	6823      	ldr	r3, [r4, #0]
 8007a54:	07df      	lsls	r7, r3, #31
 8007a56:	d508      	bpl.n	8007a6a <_printf_i+0x142>
 8007a58:	6923      	ldr	r3, [r4, #16]
 8007a5a:	6861      	ldr	r1, [r4, #4]
 8007a5c:	4299      	cmp	r1, r3
 8007a5e:	bfde      	ittt	le
 8007a60:	2330      	movle	r3, #48	@ 0x30
 8007a62:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007a66:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007a6a:	1b92      	subs	r2, r2, r6
 8007a6c:	6122      	str	r2, [r4, #16]
 8007a6e:	f8cd a000 	str.w	sl, [sp]
 8007a72:	464b      	mov	r3, r9
 8007a74:	aa03      	add	r2, sp, #12
 8007a76:	4621      	mov	r1, r4
 8007a78:	4640      	mov	r0, r8
 8007a7a:	f7ff fee7 	bl	800784c <_printf_common>
 8007a7e:	3001      	adds	r0, #1
 8007a80:	d14a      	bne.n	8007b18 <_printf_i+0x1f0>
 8007a82:	f04f 30ff 	mov.w	r0, #4294967295
 8007a86:	b004      	add	sp, #16
 8007a88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a8c:	6823      	ldr	r3, [r4, #0]
 8007a8e:	f043 0320 	orr.w	r3, r3, #32
 8007a92:	6023      	str	r3, [r4, #0]
 8007a94:	4832      	ldr	r0, [pc, #200]	@ (8007b60 <_printf_i+0x238>)
 8007a96:	2778      	movs	r7, #120	@ 0x78
 8007a98:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007a9c:	6823      	ldr	r3, [r4, #0]
 8007a9e:	6831      	ldr	r1, [r6, #0]
 8007aa0:	061f      	lsls	r7, r3, #24
 8007aa2:	f851 5b04 	ldr.w	r5, [r1], #4
 8007aa6:	d402      	bmi.n	8007aae <_printf_i+0x186>
 8007aa8:	065f      	lsls	r7, r3, #25
 8007aaa:	bf48      	it	mi
 8007aac:	b2ad      	uxthmi	r5, r5
 8007aae:	6031      	str	r1, [r6, #0]
 8007ab0:	07d9      	lsls	r1, r3, #31
 8007ab2:	bf44      	itt	mi
 8007ab4:	f043 0320 	orrmi.w	r3, r3, #32
 8007ab8:	6023      	strmi	r3, [r4, #0]
 8007aba:	b11d      	cbz	r5, 8007ac4 <_printf_i+0x19c>
 8007abc:	2310      	movs	r3, #16
 8007abe:	e7ad      	b.n	8007a1c <_printf_i+0xf4>
 8007ac0:	4826      	ldr	r0, [pc, #152]	@ (8007b5c <_printf_i+0x234>)
 8007ac2:	e7e9      	b.n	8007a98 <_printf_i+0x170>
 8007ac4:	6823      	ldr	r3, [r4, #0]
 8007ac6:	f023 0320 	bic.w	r3, r3, #32
 8007aca:	6023      	str	r3, [r4, #0]
 8007acc:	e7f6      	b.n	8007abc <_printf_i+0x194>
 8007ace:	4616      	mov	r6, r2
 8007ad0:	e7bd      	b.n	8007a4e <_printf_i+0x126>
 8007ad2:	6833      	ldr	r3, [r6, #0]
 8007ad4:	6825      	ldr	r5, [r4, #0]
 8007ad6:	6961      	ldr	r1, [r4, #20]
 8007ad8:	1d18      	adds	r0, r3, #4
 8007ada:	6030      	str	r0, [r6, #0]
 8007adc:	062e      	lsls	r6, r5, #24
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	d501      	bpl.n	8007ae6 <_printf_i+0x1be>
 8007ae2:	6019      	str	r1, [r3, #0]
 8007ae4:	e002      	b.n	8007aec <_printf_i+0x1c4>
 8007ae6:	0668      	lsls	r0, r5, #25
 8007ae8:	d5fb      	bpl.n	8007ae2 <_printf_i+0x1ba>
 8007aea:	8019      	strh	r1, [r3, #0]
 8007aec:	2300      	movs	r3, #0
 8007aee:	6123      	str	r3, [r4, #16]
 8007af0:	4616      	mov	r6, r2
 8007af2:	e7bc      	b.n	8007a6e <_printf_i+0x146>
 8007af4:	6833      	ldr	r3, [r6, #0]
 8007af6:	1d1a      	adds	r2, r3, #4
 8007af8:	6032      	str	r2, [r6, #0]
 8007afa:	681e      	ldr	r6, [r3, #0]
 8007afc:	6862      	ldr	r2, [r4, #4]
 8007afe:	2100      	movs	r1, #0
 8007b00:	4630      	mov	r0, r6
 8007b02:	f7f8 fb65 	bl	80001d0 <memchr>
 8007b06:	b108      	cbz	r0, 8007b0c <_printf_i+0x1e4>
 8007b08:	1b80      	subs	r0, r0, r6
 8007b0a:	6060      	str	r0, [r4, #4]
 8007b0c:	6863      	ldr	r3, [r4, #4]
 8007b0e:	6123      	str	r3, [r4, #16]
 8007b10:	2300      	movs	r3, #0
 8007b12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b16:	e7aa      	b.n	8007a6e <_printf_i+0x146>
 8007b18:	6923      	ldr	r3, [r4, #16]
 8007b1a:	4632      	mov	r2, r6
 8007b1c:	4649      	mov	r1, r9
 8007b1e:	4640      	mov	r0, r8
 8007b20:	47d0      	blx	sl
 8007b22:	3001      	adds	r0, #1
 8007b24:	d0ad      	beq.n	8007a82 <_printf_i+0x15a>
 8007b26:	6823      	ldr	r3, [r4, #0]
 8007b28:	079b      	lsls	r3, r3, #30
 8007b2a:	d413      	bmi.n	8007b54 <_printf_i+0x22c>
 8007b2c:	68e0      	ldr	r0, [r4, #12]
 8007b2e:	9b03      	ldr	r3, [sp, #12]
 8007b30:	4298      	cmp	r0, r3
 8007b32:	bfb8      	it	lt
 8007b34:	4618      	movlt	r0, r3
 8007b36:	e7a6      	b.n	8007a86 <_printf_i+0x15e>
 8007b38:	2301      	movs	r3, #1
 8007b3a:	4632      	mov	r2, r6
 8007b3c:	4649      	mov	r1, r9
 8007b3e:	4640      	mov	r0, r8
 8007b40:	47d0      	blx	sl
 8007b42:	3001      	adds	r0, #1
 8007b44:	d09d      	beq.n	8007a82 <_printf_i+0x15a>
 8007b46:	3501      	adds	r5, #1
 8007b48:	68e3      	ldr	r3, [r4, #12]
 8007b4a:	9903      	ldr	r1, [sp, #12]
 8007b4c:	1a5b      	subs	r3, r3, r1
 8007b4e:	42ab      	cmp	r3, r5
 8007b50:	dcf2      	bgt.n	8007b38 <_printf_i+0x210>
 8007b52:	e7eb      	b.n	8007b2c <_printf_i+0x204>
 8007b54:	2500      	movs	r5, #0
 8007b56:	f104 0619 	add.w	r6, r4, #25
 8007b5a:	e7f5      	b.n	8007b48 <_printf_i+0x220>
 8007b5c:	08008035 	.word	0x08008035
 8007b60:	08008046 	.word	0x08008046

08007b64 <__sflush_r>:
 8007b64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b6c:	0716      	lsls	r6, r2, #28
 8007b6e:	4605      	mov	r5, r0
 8007b70:	460c      	mov	r4, r1
 8007b72:	d454      	bmi.n	8007c1e <__sflush_r+0xba>
 8007b74:	684b      	ldr	r3, [r1, #4]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	dc02      	bgt.n	8007b80 <__sflush_r+0x1c>
 8007b7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	dd48      	ble.n	8007c12 <__sflush_r+0xae>
 8007b80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b82:	2e00      	cmp	r6, #0
 8007b84:	d045      	beq.n	8007c12 <__sflush_r+0xae>
 8007b86:	2300      	movs	r3, #0
 8007b88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b8c:	682f      	ldr	r7, [r5, #0]
 8007b8e:	6a21      	ldr	r1, [r4, #32]
 8007b90:	602b      	str	r3, [r5, #0]
 8007b92:	d030      	beq.n	8007bf6 <__sflush_r+0x92>
 8007b94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007b96:	89a3      	ldrh	r3, [r4, #12]
 8007b98:	0759      	lsls	r1, r3, #29
 8007b9a:	d505      	bpl.n	8007ba8 <__sflush_r+0x44>
 8007b9c:	6863      	ldr	r3, [r4, #4]
 8007b9e:	1ad2      	subs	r2, r2, r3
 8007ba0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007ba2:	b10b      	cbz	r3, 8007ba8 <__sflush_r+0x44>
 8007ba4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007ba6:	1ad2      	subs	r2, r2, r3
 8007ba8:	2300      	movs	r3, #0
 8007baa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007bac:	6a21      	ldr	r1, [r4, #32]
 8007bae:	4628      	mov	r0, r5
 8007bb0:	47b0      	blx	r6
 8007bb2:	1c43      	adds	r3, r0, #1
 8007bb4:	89a3      	ldrh	r3, [r4, #12]
 8007bb6:	d106      	bne.n	8007bc6 <__sflush_r+0x62>
 8007bb8:	6829      	ldr	r1, [r5, #0]
 8007bba:	291d      	cmp	r1, #29
 8007bbc:	d82b      	bhi.n	8007c16 <__sflush_r+0xb2>
 8007bbe:	4a2a      	ldr	r2, [pc, #168]	@ (8007c68 <__sflush_r+0x104>)
 8007bc0:	40ca      	lsrs	r2, r1
 8007bc2:	07d6      	lsls	r6, r2, #31
 8007bc4:	d527      	bpl.n	8007c16 <__sflush_r+0xb2>
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	6062      	str	r2, [r4, #4]
 8007bca:	04d9      	lsls	r1, r3, #19
 8007bcc:	6922      	ldr	r2, [r4, #16]
 8007bce:	6022      	str	r2, [r4, #0]
 8007bd0:	d504      	bpl.n	8007bdc <__sflush_r+0x78>
 8007bd2:	1c42      	adds	r2, r0, #1
 8007bd4:	d101      	bne.n	8007bda <__sflush_r+0x76>
 8007bd6:	682b      	ldr	r3, [r5, #0]
 8007bd8:	b903      	cbnz	r3, 8007bdc <__sflush_r+0x78>
 8007bda:	6560      	str	r0, [r4, #84]	@ 0x54
 8007bdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007bde:	602f      	str	r7, [r5, #0]
 8007be0:	b1b9      	cbz	r1, 8007c12 <__sflush_r+0xae>
 8007be2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007be6:	4299      	cmp	r1, r3
 8007be8:	d002      	beq.n	8007bf0 <__sflush_r+0x8c>
 8007bea:	4628      	mov	r0, r5
 8007bec:	f7ff fbf4 	bl	80073d8 <_free_r>
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	6363      	str	r3, [r4, #52]	@ 0x34
 8007bf4:	e00d      	b.n	8007c12 <__sflush_r+0xae>
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	4628      	mov	r0, r5
 8007bfa:	47b0      	blx	r6
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	1c50      	adds	r0, r2, #1
 8007c00:	d1c9      	bne.n	8007b96 <__sflush_r+0x32>
 8007c02:	682b      	ldr	r3, [r5, #0]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d0c6      	beq.n	8007b96 <__sflush_r+0x32>
 8007c08:	2b1d      	cmp	r3, #29
 8007c0a:	d001      	beq.n	8007c10 <__sflush_r+0xac>
 8007c0c:	2b16      	cmp	r3, #22
 8007c0e:	d11e      	bne.n	8007c4e <__sflush_r+0xea>
 8007c10:	602f      	str	r7, [r5, #0]
 8007c12:	2000      	movs	r0, #0
 8007c14:	e022      	b.n	8007c5c <__sflush_r+0xf8>
 8007c16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c1a:	b21b      	sxth	r3, r3
 8007c1c:	e01b      	b.n	8007c56 <__sflush_r+0xf2>
 8007c1e:	690f      	ldr	r7, [r1, #16]
 8007c20:	2f00      	cmp	r7, #0
 8007c22:	d0f6      	beq.n	8007c12 <__sflush_r+0xae>
 8007c24:	0793      	lsls	r3, r2, #30
 8007c26:	680e      	ldr	r6, [r1, #0]
 8007c28:	bf08      	it	eq
 8007c2a:	694b      	ldreq	r3, [r1, #20]
 8007c2c:	600f      	str	r7, [r1, #0]
 8007c2e:	bf18      	it	ne
 8007c30:	2300      	movne	r3, #0
 8007c32:	eba6 0807 	sub.w	r8, r6, r7
 8007c36:	608b      	str	r3, [r1, #8]
 8007c38:	f1b8 0f00 	cmp.w	r8, #0
 8007c3c:	dde9      	ble.n	8007c12 <__sflush_r+0xae>
 8007c3e:	6a21      	ldr	r1, [r4, #32]
 8007c40:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007c42:	4643      	mov	r3, r8
 8007c44:	463a      	mov	r2, r7
 8007c46:	4628      	mov	r0, r5
 8007c48:	47b0      	blx	r6
 8007c4a:	2800      	cmp	r0, #0
 8007c4c:	dc08      	bgt.n	8007c60 <__sflush_r+0xfc>
 8007c4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c56:	81a3      	strh	r3, [r4, #12]
 8007c58:	f04f 30ff 	mov.w	r0, #4294967295
 8007c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c60:	4407      	add	r7, r0
 8007c62:	eba8 0800 	sub.w	r8, r8, r0
 8007c66:	e7e7      	b.n	8007c38 <__sflush_r+0xd4>
 8007c68:	20400001 	.word	0x20400001

08007c6c <_fflush_r>:
 8007c6c:	b538      	push	{r3, r4, r5, lr}
 8007c6e:	690b      	ldr	r3, [r1, #16]
 8007c70:	4605      	mov	r5, r0
 8007c72:	460c      	mov	r4, r1
 8007c74:	b913      	cbnz	r3, 8007c7c <_fflush_r+0x10>
 8007c76:	2500      	movs	r5, #0
 8007c78:	4628      	mov	r0, r5
 8007c7a:	bd38      	pop	{r3, r4, r5, pc}
 8007c7c:	b118      	cbz	r0, 8007c86 <_fflush_r+0x1a>
 8007c7e:	6a03      	ldr	r3, [r0, #32]
 8007c80:	b90b      	cbnz	r3, 8007c86 <_fflush_r+0x1a>
 8007c82:	f7ff fa35 	bl	80070f0 <__sinit>
 8007c86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d0f3      	beq.n	8007c76 <_fflush_r+0xa>
 8007c8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c90:	07d0      	lsls	r0, r2, #31
 8007c92:	d404      	bmi.n	8007c9e <_fflush_r+0x32>
 8007c94:	0599      	lsls	r1, r3, #22
 8007c96:	d402      	bmi.n	8007c9e <_fflush_r+0x32>
 8007c98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c9a:	f7ff fb8c 	bl	80073b6 <__retarget_lock_acquire_recursive>
 8007c9e:	4628      	mov	r0, r5
 8007ca0:	4621      	mov	r1, r4
 8007ca2:	f7ff ff5f 	bl	8007b64 <__sflush_r>
 8007ca6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ca8:	07da      	lsls	r2, r3, #31
 8007caa:	4605      	mov	r5, r0
 8007cac:	d4e4      	bmi.n	8007c78 <_fflush_r+0xc>
 8007cae:	89a3      	ldrh	r3, [r4, #12]
 8007cb0:	059b      	lsls	r3, r3, #22
 8007cb2:	d4e1      	bmi.n	8007c78 <_fflush_r+0xc>
 8007cb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cb6:	f7ff fb7f 	bl	80073b8 <__retarget_lock_release_recursive>
 8007cba:	e7dd      	b.n	8007c78 <_fflush_r+0xc>

08007cbc <__swbuf_r>:
 8007cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cbe:	460e      	mov	r6, r1
 8007cc0:	4614      	mov	r4, r2
 8007cc2:	4605      	mov	r5, r0
 8007cc4:	b118      	cbz	r0, 8007cce <__swbuf_r+0x12>
 8007cc6:	6a03      	ldr	r3, [r0, #32]
 8007cc8:	b90b      	cbnz	r3, 8007cce <__swbuf_r+0x12>
 8007cca:	f7ff fa11 	bl	80070f0 <__sinit>
 8007cce:	69a3      	ldr	r3, [r4, #24]
 8007cd0:	60a3      	str	r3, [r4, #8]
 8007cd2:	89a3      	ldrh	r3, [r4, #12]
 8007cd4:	071a      	lsls	r2, r3, #28
 8007cd6:	d501      	bpl.n	8007cdc <__swbuf_r+0x20>
 8007cd8:	6923      	ldr	r3, [r4, #16]
 8007cda:	b943      	cbnz	r3, 8007cee <__swbuf_r+0x32>
 8007cdc:	4621      	mov	r1, r4
 8007cde:	4628      	mov	r0, r5
 8007ce0:	f000 f82a 	bl	8007d38 <__swsetup_r>
 8007ce4:	b118      	cbz	r0, 8007cee <__swbuf_r+0x32>
 8007ce6:	f04f 37ff 	mov.w	r7, #4294967295
 8007cea:	4638      	mov	r0, r7
 8007cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cee:	6823      	ldr	r3, [r4, #0]
 8007cf0:	6922      	ldr	r2, [r4, #16]
 8007cf2:	1a98      	subs	r0, r3, r2
 8007cf4:	6963      	ldr	r3, [r4, #20]
 8007cf6:	b2f6      	uxtb	r6, r6
 8007cf8:	4283      	cmp	r3, r0
 8007cfa:	4637      	mov	r7, r6
 8007cfc:	dc05      	bgt.n	8007d0a <__swbuf_r+0x4e>
 8007cfe:	4621      	mov	r1, r4
 8007d00:	4628      	mov	r0, r5
 8007d02:	f7ff ffb3 	bl	8007c6c <_fflush_r>
 8007d06:	2800      	cmp	r0, #0
 8007d08:	d1ed      	bne.n	8007ce6 <__swbuf_r+0x2a>
 8007d0a:	68a3      	ldr	r3, [r4, #8]
 8007d0c:	3b01      	subs	r3, #1
 8007d0e:	60a3      	str	r3, [r4, #8]
 8007d10:	6823      	ldr	r3, [r4, #0]
 8007d12:	1c5a      	adds	r2, r3, #1
 8007d14:	6022      	str	r2, [r4, #0]
 8007d16:	701e      	strb	r6, [r3, #0]
 8007d18:	6962      	ldr	r2, [r4, #20]
 8007d1a:	1c43      	adds	r3, r0, #1
 8007d1c:	429a      	cmp	r2, r3
 8007d1e:	d004      	beq.n	8007d2a <__swbuf_r+0x6e>
 8007d20:	89a3      	ldrh	r3, [r4, #12]
 8007d22:	07db      	lsls	r3, r3, #31
 8007d24:	d5e1      	bpl.n	8007cea <__swbuf_r+0x2e>
 8007d26:	2e0a      	cmp	r6, #10
 8007d28:	d1df      	bne.n	8007cea <__swbuf_r+0x2e>
 8007d2a:	4621      	mov	r1, r4
 8007d2c:	4628      	mov	r0, r5
 8007d2e:	f7ff ff9d 	bl	8007c6c <_fflush_r>
 8007d32:	2800      	cmp	r0, #0
 8007d34:	d0d9      	beq.n	8007cea <__swbuf_r+0x2e>
 8007d36:	e7d6      	b.n	8007ce6 <__swbuf_r+0x2a>

08007d38 <__swsetup_r>:
 8007d38:	b538      	push	{r3, r4, r5, lr}
 8007d3a:	4b29      	ldr	r3, [pc, #164]	@ (8007de0 <__swsetup_r+0xa8>)
 8007d3c:	4605      	mov	r5, r0
 8007d3e:	6818      	ldr	r0, [r3, #0]
 8007d40:	460c      	mov	r4, r1
 8007d42:	b118      	cbz	r0, 8007d4c <__swsetup_r+0x14>
 8007d44:	6a03      	ldr	r3, [r0, #32]
 8007d46:	b90b      	cbnz	r3, 8007d4c <__swsetup_r+0x14>
 8007d48:	f7ff f9d2 	bl	80070f0 <__sinit>
 8007d4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d50:	0719      	lsls	r1, r3, #28
 8007d52:	d422      	bmi.n	8007d9a <__swsetup_r+0x62>
 8007d54:	06da      	lsls	r2, r3, #27
 8007d56:	d407      	bmi.n	8007d68 <__swsetup_r+0x30>
 8007d58:	2209      	movs	r2, #9
 8007d5a:	602a      	str	r2, [r5, #0]
 8007d5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d60:	81a3      	strh	r3, [r4, #12]
 8007d62:	f04f 30ff 	mov.w	r0, #4294967295
 8007d66:	e033      	b.n	8007dd0 <__swsetup_r+0x98>
 8007d68:	0758      	lsls	r0, r3, #29
 8007d6a:	d512      	bpl.n	8007d92 <__swsetup_r+0x5a>
 8007d6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d6e:	b141      	cbz	r1, 8007d82 <__swsetup_r+0x4a>
 8007d70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d74:	4299      	cmp	r1, r3
 8007d76:	d002      	beq.n	8007d7e <__swsetup_r+0x46>
 8007d78:	4628      	mov	r0, r5
 8007d7a:	f7ff fb2d 	bl	80073d8 <_free_r>
 8007d7e:	2300      	movs	r3, #0
 8007d80:	6363      	str	r3, [r4, #52]	@ 0x34
 8007d82:	89a3      	ldrh	r3, [r4, #12]
 8007d84:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007d88:	81a3      	strh	r3, [r4, #12]
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	6063      	str	r3, [r4, #4]
 8007d8e:	6923      	ldr	r3, [r4, #16]
 8007d90:	6023      	str	r3, [r4, #0]
 8007d92:	89a3      	ldrh	r3, [r4, #12]
 8007d94:	f043 0308 	orr.w	r3, r3, #8
 8007d98:	81a3      	strh	r3, [r4, #12]
 8007d9a:	6923      	ldr	r3, [r4, #16]
 8007d9c:	b94b      	cbnz	r3, 8007db2 <__swsetup_r+0x7a>
 8007d9e:	89a3      	ldrh	r3, [r4, #12]
 8007da0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007da4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007da8:	d003      	beq.n	8007db2 <__swsetup_r+0x7a>
 8007daa:	4621      	mov	r1, r4
 8007dac:	4628      	mov	r0, r5
 8007dae:	f000 f84f 	bl	8007e50 <__smakebuf_r>
 8007db2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007db6:	f013 0201 	ands.w	r2, r3, #1
 8007dba:	d00a      	beq.n	8007dd2 <__swsetup_r+0x9a>
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	60a2      	str	r2, [r4, #8]
 8007dc0:	6962      	ldr	r2, [r4, #20]
 8007dc2:	4252      	negs	r2, r2
 8007dc4:	61a2      	str	r2, [r4, #24]
 8007dc6:	6922      	ldr	r2, [r4, #16]
 8007dc8:	b942      	cbnz	r2, 8007ddc <__swsetup_r+0xa4>
 8007dca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007dce:	d1c5      	bne.n	8007d5c <__swsetup_r+0x24>
 8007dd0:	bd38      	pop	{r3, r4, r5, pc}
 8007dd2:	0799      	lsls	r1, r3, #30
 8007dd4:	bf58      	it	pl
 8007dd6:	6962      	ldrpl	r2, [r4, #20]
 8007dd8:	60a2      	str	r2, [r4, #8]
 8007dda:	e7f4      	b.n	8007dc6 <__swsetup_r+0x8e>
 8007ddc:	2000      	movs	r0, #0
 8007dde:	e7f7      	b.n	8007dd0 <__swsetup_r+0x98>
 8007de0:	2000001c 	.word	0x2000001c

08007de4 <_sbrk_r>:
 8007de4:	b538      	push	{r3, r4, r5, lr}
 8007de6:	4d06      	ldr	r5, [pc, #24]	@ (8007e00 <_sbrk_r+0x1c>)
 8007de8:	2300      	movs	r3, #0
 8007dea:	4604      	mov	r4, r0
 8007dec:	4608      	mov	r0, r1
 8007dee:	602b      	str	r3, [r5, #0]
 8007df0:	f7f8 ff90 	bl	8000d14 <_sbrk>
 8007df4:	1c43      	adds	r3, r0, #1
 8007df6:	d102      	bne.n	8007dfe <_sbrk_r+0x1a>
 8007df8:	682b      	ldr	r3, [r5, #0]
 8007dfa:	b103      	cbz	r3, 8007dfe <_sbrk_r+0x1a>
 8007dfc:	6023      	str	r3, [r4, #0]
 8007dfe:	bd38      	pop	{r3, r4, r5, pc}
 8007e00:	20004cdc 	.word	0x20004cdc

08007e04 <__swhatbuf_r>:
 8007e04:	b570      	push	{r4, r5, r6, lr}
 8007e06:	460c      	mov	r4, r1
 8007e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e0c:	2900      	cmp	r1, #0
 8007e0e:	b096      	sub	sp, #88	@ 0x58
 8007e10:	4615      	mov	r5, r2
 8007e12:	461e      	mov	r6, r3
 8007e14:	da0d      	bge.n	8007e32 <__swhatbuf_r+0x2e>
 8007e16:	89a3      	ldrh	r3, [r4, #12]
 8007e18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007e1c:	f04f 0100 	mov.w	r1, #0
 8007e20:	bf14      	ite	ne
 8007e22:	2340      	movne	r3, #64	@ 0x40
 8007e24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007e28:	2000      	movs	r0, #0
 8007e2a:	6031      	str	r1, [r6, #0]
 8007e2c:	602b      	str	r3, [r5, #0]
 8007e2e:	b016      	add	sp, #88	@ 0x58
 8007e30:	bd70      	pop	{r4, r5, r6, pc}
 8007e32:	466a      	mov	r2, sp
 8007e34:	f000 f848 	bl	8007ec8 <_fstat_r>
 8007e38:	2800      	cmp	r0, #0
 8007e3a:	dbec      	blt.n	8007e16 <__swhatbuf_r+0x12>
 8007e3c:	9901      	ldr	r1, [sp, #4]
 8007e3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007e42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007e46:	4259      	negs	r1, r3
 8007e48:	4159      	adcs	r1, r3
 8007e4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e4e:	e7eb      	b.n	8007e28 <__swhatbuf_r+0x24>

08007e50 <__smakebuf_r>:
 8007e50:	898b      	ldrh	r3, [r1, #12]
 8007e52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e54:	079d      	lsls	r5, r3, #30
 8007e56:	4606      	mov	r6, r0
 8007e58:	460c      	mov	r4, r1
 8007e5a:	d507      	bpl.n	8007e6c <__smakebuf_r+0x1c>
 8007e5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007e60:	6023      	str	r3, [r4, #0]
 8007e62:	6123      	str	r3, [r4, #16]
 8007e64:	2301      	movs	r3, #1
 8007e66:	6163      	str	r3, [r4, #20]
 8007e68:	b003      	add	sp, #12
 8007e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e6c:	ab01      	add	r3, sp, #4
 8007e6e:	466a      	mov	r2, sp
 8007e70:	f7ff ffc8 	bl	8007e04 <__swhatbuf_r>
 8007e74:	9f00      	ldr	r7, [sp, #0]
 8007e76:	4605      	mov	r5, r0
 8007e78:	4639      	mov	r1, r7
 8007e7a:	4630      	mov	r0, r6
 8007e7c:	f7ff fb18 	bl	80074b0 <_malloc_r>
 8007e80:	b948      	cbnz	r0, 8007e96 <__smakebuf_r+0x46>
 8007e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e86:	059a      	lsls	r2, r3, #22
 8007e88:	d4ee      	bmi.n	8007e68 <__smakebuf_r+0x18>
 8007e8a:	f023 0303 	bic.w	r3, r3, #3
 8007e8e:	f043 0302 	orr.w	r3, r3, #2
 8007e92:	81a3      	strh	r3, [r4, #12]
 8007e94:	e7e2      	b.n	8007e5c <__smakebuf_r+0xc>
 8007e96:	89a3      	ldrh	r3, [r4, #12]
 8007e98:	6020      	str	r0, [r4, #0]
 8007e9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e9e:	81a3      	strh	r3, [r4, #12]
 8007ea0:	9b01      	ldr	r3, [sp, #4]
 8007ea2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007ea6:	b15b      	cbz	r3, 8007ec0 <__smakebuf_r+0x70>
 8007ea8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007eac:	4630      	mov	r0, r6
 8007eae:	f000 f81d 	bl	8007eec <_isatty_r>
 8007eb2:	b128      	cbz	r0, 8007ec0 <__smakebuf_r+0x70>
 8007eb4:	89a3      	ldrh	r3, [r4, #12]
 8007eb6:	f023 0303 	bic.w	r3, r3, #3
 8007eba:	f043 0301 	orr.w	r3, r3, #1
 8007ebe:	81a3      	strh	r3, [r4, #12]
 8007ec0:	89a3      	ldrh	r3, [r4, #12]
 8007ec2:	431d      	orrs	r5, r3
 8007ec4:	81a5      	strh	r5, [r4, #12]
 8007ec6:	e7cf      	b.n	8007e68 <__smakebuf_r+0x18>

08007ec8 <_fstat_r>:
 8007ec8:	b538      	push	{r3, r4, r5, lr}
 8007eca:	4d07      	ldr	r5, [pc, #28]	@ (8007ee8 <_fstat_r+0x20>)
 8007ecc:	2300      	movs	r3, #0
 8007ece:	4604      	mov	r4, r0
 8007ed0:	4608      	mov	r0, r1
 8007ed2:	4611      	mov	r1, r2
 8007ed4:	602b      	str	r3, [r5, #0]
 8007ed6:	f7f8 fef4 	bl	8000cc2 <_fstat>
 8007eda:	1c43      	adds	r3, r0, #1
 8007edc:	d102      	bne.n	8007ee4 <_fstat_r+0x1c>
 8007ede:	682b      	ldr	r3, [r5, #0]
 8007ee0:	b103      	cbz	r3, 8007ee4 <_fstat_r+0x1c>
 8007ee2:	6023      	str	r3, [r4, #0]
 8007ee4:	bd38      	pop	{r3, r4, r5, pc}
 8007ee6:	bf00      	nop
 8007ee8:	20004cdc 	.word	0x20004cdc

08007eec <_isatty_r>:
 8007eec:	b538      	push	{r3, r4, r5, lr}
 8007eee:	4d06      	ldr	r5, [pc, #24]	@ (8007f08 <_isatty_r+0x1c>)
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	4604      	mov	r4, r0
 8007ef4:	4608      	mov	r0, r1
 8007ef6:	602b      	str	r3, [r5, #0]
 8007ef8:	f7f8 fef3 	bl	8000ce2 <_isatty>
 8007efc:	1c43      	adds	r3, r0, #1
 8007efe:	d102      	bne.n	8007f06 <_isatty_r+0x1a>
 8007f00:	682b      	ldr	r3, [r5, #0]
 8007f02:	b103      	cbz	r3, 8007f06 <_isatty_r+0x1a>
 8007f04:	6023      	str	r3, [r4, #0]
 8007f06:	bd38      	pop	{r3, r4, r5, pc}
 8007f08:	20004cdc 	.word	0x20004cdc

08007f0c <_init>:
 8007f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f0e:	bf00      	nop
 8007f10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f12:	bc08      	pop	{r3}
 8007f14:	469e      	mov	lr, r3
 8007f16:	4770      	bx	lr

08007f18 <_fini>:
 8007f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f1a:	bf00      	nop
 8007f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f1e:	bc08      	pop	{r3}
 8007f20:	469e      	mov	lr, r3
 8007f22:	4770      	bx	lr
