

================================================================
== Vitis HLS Report for 'kernel_gemm'
================================================================
* Date:           Thu Dec 12 11:46:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_gemm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  54696636|  54696636|  0.219 sec|  0.219 sec|  54696637|  54696637|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_gemm_Pipeline_L2_fu_806        |kernel_gemm_Pipeline_L2        |     4803|     4803|  19.212 us|  19.212 us|   4803|   4803|       no|
        |grp_merlin_memcpy_0_1_fu_829              |merlin_memcpy_0_1              |    10088|    10088|  40.352 us|  40.352 us|  10088|  10088|       no|
        |grp_kernel_gemm_Pipeline_L22_fu_841       |kernel_gemm_Pipeline_L22       |     4803|     4803|  19.212 us|  19.212 us|   4803|   4803|       no|
        |grp_kernel_gemm_Pipeline_merlinL2_fu_928  |kernel_gemm_Pipeline_merlinL2  |      707|      707|   2.828 us|   2.828 us|    707|    707|       no|
        |grp_kernel_gemm_Pipeline_L3_fu_1021       |kernel_gemm_Pipeline_L3        |     4803|     4803|  19.212 us|  19.212 us|   4803|   4803|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                     |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- merlinL4_merlinL3  |  54681600|  54681600|       712|          -|          -|  76800|        no|
        +---------------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      171|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       90|     5|    15596|    12180|    0|
|Memory               |      436|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|     5286|    -|
|Register             |        -|     -|      504|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      526|     5|    16100|    17637|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       36|    ~0|        2|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       12|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                 Instance                 |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                        |        0|   0|   246|   424|    0|
    |grp_kernel_gemm_Pipeline_L2_fu_806        |kernel_gemm_Pipeline_L2              |        0|   0|   607|   379|    0|
    |grp_kernel_gemm_Pipeline_L22_fu_841       |kernel_gemm_Pipeline_L22             |        0|   0|   684|   664|    0|
    |grp_kernel_gemm_Pipeline_L3_fu_1021       |kernel_gemm_Pipeline_L3              |        0|   0|   659|   486|    0|
    |grp_kernel_gemm_Pipeline_merlinL2_fu_928  |kernel_gemm_Pipeline_merlinL2        |        0|   5|  1049|  1013|    0|
    |merlin_gmem_kernel_gemm_32_0_m_axi_U      |merlin_gmem_kernel_gemm_32_0_m_axi   |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_gemm_512_0_m_axi_U     |merlin_gmem_kernel_gemm_512_0_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_gemm_512_C_m_axi_U     |merlin_gmem_kernel_gemm_512_C_m_axi  |       30|   0|  3521|  2695|    0|
    |grp_merlin_memcpy_0_1_fu_829              |merlin_memcpy_0_1                    |        0|   0|  1788|  1129|    0|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                     |                                     |       90|   5| 15596| 12180|    0|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_5_0_buf_U      |A_5_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_5_0_buf_1_U    |A_5_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_5_0_buf_2_U    |A_5_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_5_0_buf_3_U    |A_5_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_5_0_buf_4_U    |A_5_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_5_0_buf_U      |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_80_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_81_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_82_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_83_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_84_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_85_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_86_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_87_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_88_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_89_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_90_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_91_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_92_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_93_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_94_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_95_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_96_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_97_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_98_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_99_U   |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_100_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_101_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_102_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_103_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_104_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_105_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_106_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_107_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_108_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_109_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_110_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_111_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_112_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_113_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_114_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_115_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_116_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_117_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_118_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_119_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_120_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_121_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_122_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_123_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_124_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_125_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_126_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_127_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_128_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_129_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_130_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_131_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_132_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_133_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_134_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_135_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_136_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_137_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_138_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_139_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_140_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_141_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_142_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_143_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_144_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_145_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_146_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_147_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_148_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_149_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_150_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_151_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_152_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_153_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_154_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_155_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_156_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_157_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |B_5_0_buf_158_U  |B_5_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   960|   32|     1|        30720|
    |C_buf_U          |C_buf_RAM_AUTO_1R1W      |       16|  0|   0|    0|  4800|   32|     1|       153600|
    |C_buf_16_U       |C_buf_RAM_AUTO_1R1W      |       16|  0|   0|    0|  4800|   32|     1|       153600|
    |C_buf_17_U       |C_buf_RAM_AUTO_1R1W      |       16|  0|   0|    0|  4800|   32|     1|       153600|
    |C_buf_18_U       |C_buf_RAM_AUTO_1R1W      |       16|  0|   0|    0|  4800|   32|     1|       153600|
    |C_buf_19_U       |C_buf_RAM_AUTO_1R1W      |       16|  0|   0|    0|  4800|   32|     1|       153600|
    |C_buf_20_U       |C_buf_RAM_AUTO_1R1W      |       16|  0|   0|    0|  4800|   32|     1|       153600|
    |C_buf_21_U       |C_buf_RAM_AUTO_1R1W      |       16|  0|   0|    0|  4800|   32|     1|       153600|
    |C_buf_22_U       |C_buf_RAM_AUTO_1R1W      |       16|  0|   0|    0|  4800|   32|     1|       153600|
    |C_buf_23_U       |C_buf_RAM_AUTO_1R1W      |       16|  0|   0|    0|  4800|   32|     1|       153600|
    |C_buf_24_U       |C_buf_RAM_AUTO_1R1W      |       16|  0|   0|    0|  4800|   32|     1|       153600|
    |C_buf_25_U       |C_buf_RAM_AUTO_1R1W      |       16|  0|   0|    0|  4800|   32|     1|       153600|
    |C_buf_26_U       |C_buf_RAM_AUTO_1R1W      |       16|  0|   0|    0|  4800|   32|     1|       153600|
    |C_buf_27_U       |C_buf_RAM_AUTO_1R1W      |       16|  0|   0|    0|  4800|   32|     1|       153600|
    |C_buf_28_U       |C_buf_RAM_AUTO_1R1W      |       16|  0|   0|    0|  4800|   32|     1|       153600|
    |C_buf_29_U       |C_buf_RAM_AUTO_1R1W      |       16|  0|   0|    0|  4800|   32|     1|       153600|
    |C_buf_30_U       |C_buf_RAM_AUTO_1R1W      |       16|  0|   0|    0|  4800|   32|     1|       153600|
    +-----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                         |      436|  0|   0|    0|163600| 3232|   101|      5235200|
    +-----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln116_fu_1168_p2              |         +|   0|  0|  18|          11|          11|
    |add_ln92_1_fu_1108_p2             |         +|   0|  0|  24|          17|           1|
    |add_ln92_fu_1120_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln94_fu_1252_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln95_fu_1208_p2               |         +|   0|  0|  17|          13|          13|
    |sub_ln95_fu_1182_p2               |         -|   0|  0|  17|          13|          13|
    |icmp_ln92_fu_1102_p2              |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln94_fu_1126_p2              |      icmp|   0|  0|  17|          10|          10|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln92_1_fu_1132_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln92_fu_1140_p3            |    select|   0|  0|  10|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 171|         103|          78|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |A_5_0_buf_1_address0                    |   14|          3|   11|         33|
    |A_5_0_buf_1_ce0                         |   14|          3|    1|          3|
    |A_5_0_buf_1_we0                         |    9|          2|    1|          2|
    |A_5_0_buf_2_address0                    |   14|          3|   11|         33|
    |A_5_0_buf_2_ce0                         |   14|          3|    1|          3|
    |A_5_0_buf_2_we0                         |    9|          2|    1|          2|
    |A_5_0_buf_3_address0                    |   14|          3|   11|         33|
    |A_5_0_buf_3_ce0                         |   14|          3|    1|          3|
    |A_5_0_buf_3_we0                         |    9|          2|    1|          2|
    |A_5_0_buf_4_address0                    |   14|          3|   11|         33|
    |A_5_0_buf_4_ce0                         |   14|          3|    1|          3|
    |A_5_0_buf_4_we0                         |    9|          2|    1|          2|
    |A_5_0_buf_address0                      |   14|          3|   11|         33|
    |A_5_0_buf_ce0                           |   14|          3|    1|          3|
    |A_5_0_buf_we0                           |    9|          2|    1|          2|
    |B_5_0_buf_100_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_100_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_100_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_101_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_101_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_101_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_102_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_102_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_102_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_103_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_103_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_103_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_104_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_104_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_104_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_105_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_105_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_105_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_106_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_106_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_106_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_107_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_107_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_107_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_108_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_108_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_108_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_109_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_109_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_109_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_110_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_110_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_110_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_111_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_111_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_111_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_112_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_112_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_112_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_113_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_113_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_113_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_114_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_114_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_114_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_115_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_115_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_115_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_116_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_116_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_116_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_117_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_117_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_117_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_118_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_118_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_118_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_119_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_119_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_119_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_120_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_120_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_120_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_121_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_121_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_121_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_122_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_122_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_122_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_123_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_123_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_123_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_124_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_124_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_124_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_125_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_125_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_125_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_126_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_126_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_126_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_127_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_127_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_127_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_128_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_128_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_128_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_129_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_129_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_129_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_130_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_130_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_130_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_131_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_131_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_131_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_132_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_132_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_132_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_133_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_133_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_133_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_134_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_134_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_134_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_135_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_135_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_135_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_136_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_136_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_136_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_137_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_137_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_137_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_138_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_138_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_138_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_139_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_139_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_139_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_140_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_140_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_140_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_141_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_141_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_141_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_142_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_142_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_142_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_143_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_143_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_143_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_144_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_144_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_144_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_145_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_145_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_145_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_146_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_146_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_146_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_147_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_147_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_147_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_148_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_148_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_148_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_149_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_149_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_149_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_150_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_150_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_150_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_151_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_151_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_151_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_152_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_152_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_152_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_153_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_153_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_153_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_154_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_154_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_154_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_155_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_155_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_155_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_156_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_156_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_156_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_157_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_157_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_157_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_158_address0                  |   14|          3|   10|         30|
    |B_5_0_buf_158_ce0                       |   14|          3|    1|          3|
    |B_5_0_buf_158_we0                       |    9|          2|    1|          2|
    |B_5_0_buf_80_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_80_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_80_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_81_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_81_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_81_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_82_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_82_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_82_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_83_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_83_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_83_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_84_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_84_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_84_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_85_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_85_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_85_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_86_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_86_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_86_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_87_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_87_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_87_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_88_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_88_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_88_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_89_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_89_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_89_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_90_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_90_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_90_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_91_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_91_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_91_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_92_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_92_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_92_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_93_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_93_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_93_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_94_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_94_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_94_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_95_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_95_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_95_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_96_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_96_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_96_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_97_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_97_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_97_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_98_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_98_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_98_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_99_address0                   |   14|          3|   10|         30|
    |B_5_0_buf_99_ce0                        |   14|          3|    1|          3|
    |B_5_0_buf_99_we0                        |    9|          2|    1|          2|
    |B_5_0_buf_address0                      |   14|          3|   10|         30|
    |B_5_0_buf_ce0                           |   14|          3|    1|          3|
    |B_5_0_buf_we0                           |    9|          2|    1|          2|
    |C_buf_16_address0                       |   20|          4|   13|         52|
    |C_buf_16_ce0                            |   20|          4|    1|          4|
    |C_buf_16_d0                             |   14|          3|   32|         96|
    |C_buf_16_we0                            |   14|          3|    1|          3|
    |C_buf_17_address0                       |   20|          4|   13|         52|
    |C_buf_17_ce0                            |   20|          4|    1|          4|
    |C_buf_17_d0                             |   14|          3|   32|         96|
    |C_buf_17_we0                            |   14|          3|    1|          3|
    |C_buf_18_address0                       |   20|          4|   13|         52|
    |C_buf_18_ce0                            |   20|          4|    1|          4|
    |C_buf_18_d0                             |   14|          3|   32|         96|
    |C_buf_18_we0                            |   14|          3|    1|          3|
    |C_buf_19_address0                       |   20|          4|   13|         52|
    |C_buf_19_ce0                            |   20|          4|    1|          4|
    |C_buf_19_d0                             |   14|          3|   32|         96|
    |C_buf_19_we0                            |   14|          3|    1|          3|
    |C_buf_20_address0                       |   20|          4|   13|         52|
    |C_buf_20_ce0                            |   20|          4|    1|          4|
    |C_buf_20_d0                             |   14|          3|   32|         96|
    |C_buf_20_we0                            |   14|          3|    1|          3|
    |C_buf_21_address0                       |   20|          4|   13|         52|
    |C_buf_21_ce0                            |   20|          4|    1|          4|
    |C_buf_21_d0                             |   14|          3|   32|         96|
    |C_buf_21_we0                            |   14|          3|    1|          3|
    |C_buf_22_address0                       |   20|          4|   13|         52|
    |C_buf_22_ce0                            |   20|          4|    1|          4|
    |C_buf_22_d0                             |   14|          3|   32|         96|
    |C_buf_22_we0                            |   14|          3|    1|          3|
    |C_buf_23_address0                       |   20|          4|   13|         52|
    |C_buf_23_ce0                            |   20|          4|    1|          4|
    |C_buf_23_d0                             |   14|          3|   32|         96|
    |C_buf_23_we0                            |   14|          3|    1|          3|
    |C_buf_24_address0                       |   20|          4|   13|         52|
    |C_buf_24_ce0                            |   20|          4|    1|          4|
    |C_buf_24_d0                             |   14|          3|   32|         96|
    |C_buf_24_we0                            |   14|          3|    1|          3|
    |C_buf_25_address0                       |   20|          4|   13|         52|
    |C_buf_25_ce0                            |   20|          4|    1|          4|
    |C_buf_25_d0                             |   14|          3|   32|         96|
    |C_buf_25_we0                            |   14|          3|    1|          3|
    |C_buf_26_address0                       |   20|          4|   13|         52|
    |C_buf_26_ce0                            |   20|          4|    1|          4|
    |C_buf_26_d0                             |   14|          3|   32|         96|
    |C_buf_26_we0                            |   14|          3|    1|          3|
    |C_buf_27_address0                       |   20|          4|   13|         52|
    |C_buf_27_ce0                            |   20|          4|    1|          4|
    |C_buf_27_d0                             |   14|          3|   32|         96|
    |C_buf_27_we0                            |   14|          3|    1|          3|
    |C_buf_28_address0                       |   20|          4|   13|         52|
    |C_buf_28_ce0                            |   20|          4|    1|          4|
    |C_buf_28_d0                             |   14|          3|   32|         96|
    |C_buf_28_we0                            |   14|          3|    1|          3|
    |C_buf_29_address0                       |   20|          4|   13|         52|
    |C_buf_29_ce0                            |   20|          4|    1|          4|
    |C_buf_29_d0                             |   14|          3|   32|         96|
    |C_buf_29_we0                            |   14|          3|    1|          3|
    |C_buf_30_address0                       |   20|          4|   13|         52|
    |C_buf_30_ce0                            |   20|          4|    1|          4|
    |C_buf_30_d0                             |   14|          3|   32|         96|
    |C_buf_30_we0                            |   14|          3|    1|          3|
    |C_buf_address0                          |   20|          4|   13|         52|
    |C_buf_ce0                               |   20|          4|    1|          4|
    |C_buf_d0                                |   14|          3|   32|         96|
    |C_buf_we0                               |   14|          3|    1|          3|
    |ap_NS_fsm                               |  796|        151|    1|        151|
    |ap_done                                 |    9|          2|    1|          2|
    |i_4_fu_164                              |    9|          2|    7|         14|
    |indvar_flatten_fu_168                   |    9|          2|   17|         34|
    |j_fu_160                                |    9|          2|   10|         20|
    |merlin_gmem_kernel_gemm_32_0_ARVALID    |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_32_0_RREADY     |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_0_ARADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_512_0_ARLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_512_0_ARVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_512_0_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_0_blk_n_AR  |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_C_ARADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_512_C_ARLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_512_C_ARVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_512_C_AWADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_512_C_AWLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_512_C_AWVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_512_C_BREADY    |   14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_512_C_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_C_WVALID    |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_C_blk_n_AR  |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_C_blk_n_AW  |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_C_blk_n_B   |    9|          2|    1|          2|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   | 5286|       1111| 2114|       6585|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |A_read_reg_1291                                        |   64|   0|   64|          0|
    |add_ln116_reg_1354                                     |    9|   0|   11|          2|
    |add_ln92_1_reg_1328                                    |   17|   0|   17|          0|
    |add_ln95_reg_1369                                      |   13|   0|   13|          0|
    |ap_CS_fsm                                              |  150|   0|  150|          0|
    |ap_done_reg                                            |    1|   0|    1|          0|
    |ap_rst_n_inv                                           |    1|   0|    1|          0|
    |ap_rst_reg_1                                           |    1|   0|    1|          0|
    |ap_rst_reg_2                                           |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_L22_fu_841_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_L2_fu_806_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_L3_fu_1021_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_merlinL2_fu_928_ap_start_reg  |    1|   0|    1|          0|
    |grp_merlin_memcpy_0_1_fu_829_ap_start_reg              |    1|   0|    1|          0|
    |i_4_fu_164                                             |    7|   0|    7|          0|
    |icmp_ln94_reg_1336                                     |    1|   0|    1|          0|
    |indvar_flatten_fu_168                                  |   17|   0|   17|          0|
    |j_fu_160                                               |   10|   0|   10|          0|
    |lshr_ln_reg_1364                                       |    6|   0|    6|          0|
    |merlin_gmem_kernel_gemm_512_C_addr_reg_1315            |   64|   0|   64|          0|
    |select_ln92_1_reg_1341                                 |    7|   0|    7|          0|
    |select_ln92_reg_1349                                   |   10|   0|   10|          0|
    |trunc_ln2_reg_1309                                     |   58|   0|   58|          0|
    |trunc_ln94_reg_1359                                    |    4|   0|    4|          0|
    |trunc_ln_reg_1302                                      |   58|   0|   58|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  |  504|   0|  506|          2|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    6|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    6|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_32_0_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

