module part2(SW, KEY1, KEY0, HEX3, HEX2, HEX1, HEX0);
	input [9:0] SW;
	input KEY1, KEY0; 
	output [6:0] HEX3, HEX2, HEX1, HEX0
	wire reg [7:0] temp;
	
	always @(negedge KEY0, posedge KEY1)
		if(!KEY0)
			temp = SW[7:0];
			