vendor_name = ModelSim
source_file = 1, /home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/and_gate.v
source_file = 1, /home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/and_gate_tb.v
source_file = 1, /home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/Waveform.vwf
source_file = 1, /home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/Waveform.vwf
source_file = 1, /home/eyantra/Documents/Eyantra_Stage_1/Task_0/AND_GATE/db/AND_GATE.cbx.xml
design_name = and_gate
instance = comp, \out~output , out~output, and_gate, 1
instance = comp, \a~input , a~input, and_gate, 1
instance = comp, \b~input , b~input, and_gate, 1
instance = comp, \out~0 , out~0, and_gate, 1
