{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571947179595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571947179606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 16:59:39 2019 " "Processing started: Thu Oct 24 16:59:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571947179606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947179606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tomasulo -c Tomasulo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tomasulo -c Tomasulo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947179606 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571947181352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571947181352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs/rs_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs/rs_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_tb-tb " "Found design unit 1: rs_tb-tb" {  } { { "RS/rs_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947198942 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs_tb " "Found entity 1: rs_tb" {  } { { "RS/rs_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947198942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947198942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs/rs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs/rs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs-rs " "Found design unit 1: rs-rs" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947198957 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs " "Found entity 1: rs" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947198957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947198957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maptable/maptable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maptable/maptable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MapTable-MapTable " "Found design unit 1: MapTable-MapTable" {  } { { "MapTable/MapTable.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/MapTable/MapTable.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947198968 ""} { "Info" "ISGN_ENTITY_NAME" "1 MapTable " "Found entity 1: MapTable" {  } { { "MapTable/MapTable.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/MapTable/MapTable.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947198968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947198968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-FIFO " "Found design unit 1: FIFO-FIFO" {  } { { "FIFO/FIFO.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/FIFO/FIFO.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947198982 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO/FIFO.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/FIFO/FIFO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947198982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947198982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdb/cdb_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cdb/cdb_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cdb_tb-tb " "Found design unit 1: cdb_tb-tb" {  } { { "CDB/CDB_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/CDB/CDB_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947198994 ""} { "Info" "ISGN_ENTITY_NAME" "1 cdb_tb " "Found entity 1: cdb_tb" {  } { { "CDB/CDB_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/CDB/CDB_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947198994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947198994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdb/cdb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cdb/cdb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cdb-cdb " "Found design unit 1: cdb-cdb" {  } { { "CDB/CDB.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/CDB/CDB.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199006 ""} { "Info" "ISGN_ENTITY_NAME" "1 cdb " "Found entity 1: cdb" {  } { { "CDB/CDB.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/CDB/CDB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/decoder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder/decoder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_tb-tb " "Found design unit 1: decoder_tb-tb" {  } { { "Decoder/Decoder_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Decoder/Decoder_tb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199022 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "Decoder/Decoder_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Decoder/Decoder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Decoder " "Found design unit 1: Decoder-Decoder" {  } { { "Decoder/Decoder.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Decoder/Decoder.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199036 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder/Decoder.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Decoder/Decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfiletomasulo/regfiletomasulo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfiletomasulo/regfiletomasulo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFileTomasulo-RegFileTomasuloArq " "Found design unit 1: RegFileTomasulo-RegFileTomasuloArq" {  } { { "RegFileTomasulo/RegFileTomasulo.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RegFileTomasulo/RegFileTomasulo.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199049 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFileTomasulo " "Found entity 1: RegFileTomasulo" {  } { { "RegFileTomasulo/RegFileTomasulo.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RegFileTomasulo/RegFileTomasulo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tomasulo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tomasulo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Tomasulo " "Found entity 1: Tomasulo" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-functional " "Found design unit 1: alu-functional" {  } { { "alu.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/alu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199072 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/alu.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_tb-tb " "Found design unit 1: FIFO_tb-tb" {  } { { "FIFO_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/FIFO_tb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199084 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_tb " "Found entity 1: FIFO_tb" {  } { { "FIFO_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/FIFO_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FP-fp " "Found design unit 1: FP-fp" {  } { { "FP.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/FP.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199097 ""} { "Info" "ISGN_ENTITY_NAME" "1 FP " "Found entity 1: FP" {  } { { "FP.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/FP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tomasulo_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tomasulo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tomasulo_tb-tb " "Found design unit 1: Tomasulo_tb-tb" {  } { { "Tomasulo_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo_tb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199109 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tomasulo_tb " "Found entity 1: Tomasulo_tb" {  } { { "Tomasulo_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571947199109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tomasulo " "Elaborating entity \"Tomasulo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571947199353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoder\"" {  } { { "Tomasulo.bdf" "decoder" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 224 696 1008 432 "decoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571947199408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo\"" {  } { { "Tomasulo.bdf" "fifo" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 80 288 568 224 "fifo" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571947199414 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_count FIFO.vhd(91) " "VHDL Process Statement warning at FIFO.vhd(91): signal \"inst_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFO/FIFO.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/FIFO/FIFO.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571947199436 "|Tomasulo|FIFO:fifo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_count FIFO.vhd(94) " "VHDL Process Statement warning at FIFO.vhd(94): signal \"inst_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFO/FIFO.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/FIFO/FIFO.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571947199436 "|Tomasulo|FIFO:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs rs:RS_Mult " "Elaborating entity \"rs\" for hierarchy \"rs:RS_Mult\"" {  } { { "Tomasulo.bdf" "RS_Mult" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 1168 1264 1544 1408 "RS_Mult" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571947199437 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FU_tag rs.vhd(121) " "VHDL Process Statement warning at rs.vhd(121): signal \"FU_tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571947199444 "|Tomasulo|rs:RS_Mult"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op_o rs.vhd(62) " "VHDL Process Statement warning at rs.vhd(62): inferring latch(es) for signal or variable \"alu_op_o\", which holds its previous value in one or more paths through the process" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571947199445 "|Tomasulo|rs:RS_Mult"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "v_j_o rs.vhd(62) " "VHDL Process Statement warning at rs.vhd(62): inferring latch(es) for signal or variable \"v_j_o\", which holds its previous value in one or more paths through the process" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571947199445 "|Tomasulo|rs:RS_Mult"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "v_k_o rs.vhd(62) " "VHDL Process Statement warning at rs.vhd(62): inferring latch(es) for signal or variable \"v_k_o\", which holds its previous value in one or more paths through the process" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571947199445 "|Tomasulo|rs:RS_Mult"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tag rs.vhd(62) " "VHDL Process Statement warning at rs.vhd(62): inferring latch(es) for signal or variable \"tag\", which holds its previous value in one or more paths through the process" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571947199445 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag\[0\] rs.vhd(62) " "Inferred latch for \"tag\[0\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199445 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag\[1\] rs.vhd(62) " "Inferred latch for \"tag\[1\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199445 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag\[2\] rs.vhd(62) " "Inferred latch for \"tag\[2\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199445 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[0\] rs.vhd(62) " "Inferred latch for \"v_k_o\[0\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199445 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[1\] rs.vhd(62) " "Inferred latch for \"v_k_o\[1\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199445 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[2\] rs.vhd(62) " "Inferred latch for \"v_k_o\[2\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199445 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[3\] rs.vhd(62) " "Inferred latch for \"v_k_o\[3\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199445 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[4\] rs.vhd(62) " "Inferred latch for \"v_k_o\[4\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199445 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[5\] rs.vhd(62) " "Inferred latch for \"v_k_o\[5\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199445 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[6\] rs.vhd(62) " "Inferred latch for \"v_k_o\[6\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199445 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[7\] rs.vhd(62) " "Inferred latch for \"v_k_o\[7\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199445 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[8\] rs.vhd(62) " "Inferred latch for \"v_k_o\[8\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199446 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[9\] rs.vhd(62) " "Inferred latch for \"v_k_o\[9\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199446 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[10\] rs.vhd(62) " "Inferred latch for \"v_k_o\[10\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199446 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[11\] rs.vhd(62) " "Inferred latch for \"v_k_o\[11\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199446 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[12\] rs.vhd(62) " "Inferred latch for \"v_k_o\[12\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199446 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[13\] rs.vhd(62) " "Inferred latch for \"v_k_o\[13\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199446 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[14\] rs.vhd(62) " "Inferred latch for \"v_k_o\[14\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199446 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[15\] rs.vhd(62) " "Inferred latch for \"v_k_o\[15\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199446 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[16\] rs.vhd(62) " "Inferred latch for \"v_k_o\[16\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199446 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[17\] rs.vhd(62) " "Inferred latch for \"v_k_o\[17\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199446 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[18\] rs.vhd(62) " "Inferred latch for \"v_k_o\[18\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199446 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[19\] rs.vhd(62) " "Inferred latch for \"v_k_o\[19\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199446 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[20\] rs.vhd(62) " "Inferred latch for \"v_k_o\[20\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199446 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[21\] rs.vhd(62) " "Inferred latch for \"v_k_o\[21\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199446 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[22\] rs.vhd(62) " "Inferred latch for \"v_k_o\[22\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199446 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[23\] rs.vhd(62) " "Inferred latch for \"v_k_o\[23\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199446 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[24\] rs.vhd(62) " "Inferred latch for \"v_k_o\[24\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199447 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[25\] rs.vhd(62) " "Inferred latch for \"v_k_o\[25\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199447 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[26\] rs.vhd(62) " "Inferred latch for \"v_k_o\[26\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199447 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[27\] rs.vhd(62) " "Inferred latch for \"v_k_o\[27\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199447 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[28\] rs.vhd(62) " "Inferred latch for \"v_k_o\[28\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199447 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[29\] rs.vhd(62) " "Inferred latch for \"v_k_o\[29\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199447 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[30\] rs.vhd(62) " "Inferred latch for \"v_k_o\[30\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199447 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[31\] rs.vhd(62) " "Inferred latch for \"v_k_o\[31\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199447 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[32\] rs.vhd(62) " "Inferred latch for \"v_k_o\[32\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199447 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[33\] rs.vhd(62) " "Inferred latch for \"v_k_o\[33\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199447 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[34\] rs.vhd(62) " "Inferred latch for \"v_k_o\[34\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199447 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[35\] rs.vhd(62) " "Inferred latch for \"v_k_o\[35\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199447 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[36\] rs.vhd(62) " "Inferred latch for \"v_k_o\[36\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199447 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[37\] rs.vhd(62) " "Inferred latch for \"v_k_o\[37\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199447 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[38\] rs.vhd(62) " "Inferred latch for \"v_k_o\[38\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199447 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[39\] rs.vhd(62) " "Inferred latch for \"v_k_o\[39\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199448 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[40\] rs.vhd(62) " "Inferred latch for \"v_k_o\[40\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199448 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[41\] rs.vhd(62) " "Inferred latch for \"v_k_o\[41\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199448 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[42\] rs.vhd(62) " "Inferred latch for \"v_k_o\[42\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199448 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[43\] rs.vhd(62) " "Inferred latch for \"v_k_o\[43\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199448 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[44\] rs.vhd(62) " "Inferred latch for \"v_k_o\[44\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199448 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[45\] rs.vhd(62) " "Inferred latch for \"v_k_o\[45\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199448 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[46\] rs.vhd(62) " "Inferred latch for \"v_k_o\[46\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199448 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[47\] rs.vhd(62) " "Inferred latch for \"v_k_o\[47\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199448 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[48\] rs.vhd(62) " "Inferred latch for \"v_k_o\[48\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199448 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[49\] rs.vhd(62) " "Inferred latch for \"v_k_o\[49\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199448 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[50\] rs.vhd(62) " "Inferred latch for \"v_k_o\[50\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199448 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[51\] rs.vhd(62) " "Inferred latch for \"v_k_o\[51\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199448 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[52\] rs.vhd(62) " "Inferred latch for \"v_k_o\[52\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199448 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[53\] rs.vhd(62) " "Inferred latch for \"v_k_o\[53\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199448 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[54\] rs.vhd(62) " "Inferred latch for \"v_k_o\[54\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199449 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[55\] rs.vhd(62) " "Inferred latch for \"v_k_o\[55\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199449 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[56\] rs.vhd(62) " "Inferred latch for \"v_k_o\[56\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199449 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[57\] rs.vhd(62) " "Inferred latch for \"v_k_o\[57\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199449 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[58\] rs.vhd(62) " "Inferred latch for \"v_k_o\[58\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199449 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[59\] rs.vhd(62) " "Inferred latch for \"v_k_o\[59\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199449 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[60\] rs.vhd(62) " "Inferred latch for \"v_k_o\[60\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199449 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[61\] rs.vhd(62) " "Inferred latch for \"v_k_o\[61\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199449 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[62\] rs.vhd(62) " "Inferred latch for \"v_k_o\[62\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199449 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[63\] rs.vhd(62) " "Inferred latch for \"v_k_o\[63\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199449 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[0\] rs.vhd(62) " "Inferred latch for \"v_j_o\[0\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199449 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[1\] rs.vhd(62) " "Inferred latch for \"v_j_o\[1\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199449 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[2\] rs.vhd(62) " "Inferred latch for \"v_j_o\[2\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199449 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[3\] rs.vhd(62) " "Inferred latch for \"v_j_o\[3\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199449 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[4\] rs.vhd(62) " "Inferred latch for \"v_j_o\[4\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199449 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[5\] rs.vhd(62) " "Inferred latch for \"v_j_o\[5\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199450 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[6\] rs.vhd(62) " "Inferred latch for \"v_j_o\[6\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199450 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[7\] rs.vhd(62) " "Inferred latch for \"v_j_o\[7\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199450 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[8\] rs.vhd(62) " "Inferred latch for \"v_j_o\[8\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199450 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[9\] rs.vhd(62) " "Inferred latch for \"v_j_o\[9\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199450 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[10\] rs.vhd(62) " "Inferred latch for \"v_j_o\[10\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199450 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[11\] rs.vhd(62) " "Inferred latch for \"v_j_o\[11\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199450 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[12\] rs.vhd(62) " "Inferred latch for \"v_j_o\[12\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199450 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[13\] rs.vhd(62) " "Inferred latch for \"v_j_o\[13\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199450 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[14\] rs.vhd(62) " "Inferred latch for \"v_j_o\[14\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199450 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[15\] rs.vhd(62) " "Inferred latch for \"v_j_o\[15\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199450 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[16\] rs.vhd(62) " "Inferred latch for \"v_j_o\[16\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199450 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[17\] rs.vhd(62) " "Inferred latch for \"v_j_o\[17\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199450 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[18\] rs.vhd(62) " "Inferred latch for \"v_j_o\[18\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199450 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[19\] rs.vhd(62) " "Inferred latch for \"v_j_o\[19\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199450 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[20\] rs.vhd(62) " "Inferred latch for \"v_j_o\[20\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199450 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[21\] rs.vhd(62) " "Inferred latch for \"v_j_o\[21\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199451 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[22\] rs.vhd(62) " "Inferred latch for \"v_j_o\[22\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199451 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[23\] rs.vhd(62) " "Inferred latch for \"v_j_o\[23\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199451 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[24\] rs.vhd(62) " "Inferred latch for \"v_j_o\[24\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199451 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[25\] rs.vhd(62) " "Inferred latch for \"v_j_o\[25\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199451 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[26\] rs.vhd(62) " "Inferred latch for \"v_j_o\[26\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199451 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[27\] rs.vhd(62) " "Inferred latch for \"v_j_o\[27\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199451 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[28\] rs.vhd(62) " "Inferred latch for \"v_j_o\[28\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199451 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[29\] rs.vhd(62) " "Inferred latch for \"v_j_o\[29\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199451 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[30\] rs.vhd(62) " "Inferred latch for \"v_j_o\[30\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199451 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[31\] rs.vhd(62) " "Inferred latch for \"v_j_o\[31\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199451 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[32\] rs.vhd(62) " "Inferred latch for \"v_j_o\[32\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199451 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[33\] rs.vhd(62) " "Inferred latch for \"v_j_o\[33\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199451 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[34\] rs.vhd(62) " "Inferred latch for \"v_j_o\[34\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199451 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[35\] rs.vhd(62) " "Inferred latch for \"v_j_o\[35\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199451 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[36\] rs.vhd(62) " "Inferred latch for \"v_j_o\[36\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199452 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[37\] rs.vhd(62) " "Inferred latch for \"v_j_o\[37\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199452 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[38\] rs.vhd(62) " "Inferred latch for \"v_j_o\[38\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199452 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[39\] rs.vhd(62) " "Inferred latch for \"v_j_o\[39\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199452 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[40\] rs.vhd(62) " "Inferred latch for \"v_j_o\[40\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199452 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[41\] rs.vhd(62) " "Inferred latch for \"v_j_o\[41\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199452 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[42\] rs.vhd(62) " "Inferred latch for \"v_j_o\[42\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199452 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[43\] rs.vhd(62) " "Inferred latch for \"v_j_o\[43\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199452 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[44\] rs.vhd(62) " "Inferred latch for \"v_j_o\[44\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199452 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[45\] rs.vhd(62) " "Inferred latch for \"v_j_o\[45\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199452 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[46\] rs.vhd(62) " "Inferred latch for \"v_j_o\[46\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199452 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[47\] rs.vhd(62) " "Inferred latch for \"v_j_o\[47\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199452 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[48\] rs.vhd(62) " "Inferred latch for \"v_j_o\[48\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199452 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[49\] rs.vhd(62) " "Inferred latch for \"v_j_o\[49\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199453 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[50\] rs.vhd(62) " "Inferred latch for \"v_j_o\[50\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199453 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[51\] rs.vhd(62) " "Inferred latch for \"v_j_o\[51\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199453 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[52\] rs.vhd(62) " "Inferred latch for \"v_j_o\[52\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199453 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[53\] rs.vhd(62) " "Inferred latch for \"v_j_o\[53\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199453 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[54\] rs.vhd(62) " "Inferred latch for \"v_j_o\[54\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199453 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[55\] rs.vhd(62) " "Inferred latch for \"v_j_o\[55\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199453 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[56\] rs.vhd(62) " "Inferred latch for \"v_j_o\[56\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199453 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[57\] rs.vhd(62) " "Inferred latch for \"v_j_o\[57\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199453 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[58\] rs.vhd(62) " "Inferred latch for \"v_j_o\[58\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199453 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[59\] rs.vhd(62) " "Inferred latch for \"v_j_o\[59\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199453 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[60\] rs.vhd(62) " "Inferred latch for \"v_j_o\[60\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199453 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[61\] rs.vhd(62) " "Inferred latch for \"v_j_o\[61\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199453 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[62\] rs.vhd(62) " "Inferred latch for \"v_j_o\[62\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199453 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[63\] rs.vhd(62) " "Inferred latch for \"v_j_o\[63\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199454 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_o\[0\] rs.vhd(62) " "Inferred latch for \"alu_op_o\[0\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199454 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_o\[1\] rs.vhd(62) " "Inferred latch for \"alu_op_o\[1\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199454 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_o\[2\] rs.vhd(62) " "Inferred latch for \"alu_op_o\[2\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199454 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_o\[3\] rs.vhd(62) " "Inferred latch for \"alu_op_o\[3\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947199454 "|Tomasulo|rs:RS_Mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdb cdb:inst5 " "Elaborating entity \"cdb\" for hierarchy \"cdb:inst5\"" {  } { { "Tomasulo.bdf" "inst5" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 352 1984 2296 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571947199456 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cdb_busy CDB.vhd(66) " "VHDL Process Statement warning at CDB.vhd(66): signal \"cdb_busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CDB/CDB.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/CDB/CDB.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571947199546 "|Tomasulo|cdb:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst " "Elaborating entity \"alu\" for hierarchy \"alu:inst\"" {  } { { "Tomasulo.bdf" "inst" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 616 1688 1856 728 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571947199549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MapTable MapTable:inst2 " "Elaborating entity \"MapTable\" for hierarchy \"MapTable:inst2\"" {  } { { "Tomasulo.bdf" "inst2" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { -88 1288 1568 88 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571947199563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileTomasulo RegFileTomasulo:inst3 " "Elaborating entity \"RegFileTomasulo\" for hierarchy \"RegFileTomasulo:inst3\"" {  } { { "Tomasulo.bdf" "inst3" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 112 1288 1608 288 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571947199568 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "escrita RegFileTomasulo.vhd(34) " "Verilog HDL or VHDL warning at RegFileTomasulo.vhd(34): object \"escrita\" assigned a value but never read" {  } { { "RegFileTomasulo/RegFileTomasulo.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RegFileTomasulo/RegFileTomasulo.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571947199597 "|Tomasulo|RegFileTomasulo:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP FP:inst4 " "Elaborating entity \"FP\" for hierarchy \"FP:inst4\"" {  } { { "Tomasulo.bdf" "inst4" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 1200 1704 1872 1312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571947199607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571947201323 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571947201323 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 120 -16 160 136 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571947201389 "|Tomasulo|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 104 -16 160 120 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571947201389 "|Tomasulo|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TAG_RS_Add1\[1\] " "No output dependent on input pin \"TAG_RS_Add1\[1\]\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 672 816 992 688 "TAG_RS_Add1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571947201389 "|Tomasulo|TAG_RS_Add1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TAG_RS_Add1\[0\] " "No output dependent on input pin \"TAG_RS_Add1\[0\]\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 672 816 992 688 "TAG_RS_Add1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571947201389 "|Tomasulo|TAG_RS_Add1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TAG_RS_Add2\[1\] " "No output dependent on input pin \"TAG_RS_Add2\[1\]\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 960 808 984 976 "TAG_RS_Add2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571947201389 "|Tomasulo|TAG_RS_Add2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TAG_RS_Add2\[0\] " "No output dependent on input pin \"TAG_RS_Add2\[0\]\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 960 808 984 976 "TAG_RS_Add2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571947201389 "|Tomasulo|TAG_RS_Add2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TAG_RS_Mult\[1\] " "No output dependent on input pin \"TAG_RS_Mult\[1\]\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 1256 824 1000 1272 "TAG_RS_Mult" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571947201389 "|Tomasulo|TAG_RS_Mult[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TAG_RS_Mult\[0\] " "No output dependent on input pin \"TAG_RS_Mult\[0\]\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 1256 824 1000 1272 "TAG_RS_Mult" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571947201389 "|Tomasulo|TAG_RS_Mult[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571947201389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571947201391 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571947201391 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571947201391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571947201431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 17:00:01 2019 " "Processing ended: Thu Oct 24 17:00:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571947201431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571947201431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571947201431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571947201431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1571947203881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571947203904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 17:00:02 2019 " "Processing started: Thu Oct 24 17:00:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571947203904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1571947203904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Tomasulo -c Tomasulo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Tomasulo -c Tomasulo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1571947203904 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1571947204268 ""}
{ "Info" "0" "" "Project  = Tomasulo" {  } {  } 0 0 "Project  = Tomasulo" 0 0 "Fitter" 0 0 1571947204268 ""}
{ "Info" "0" "" "Revision = Tomasulo" {  } {  } 0 0 "Revision = Tomasulo" 0 0 "Fitter" 0 0 1571947204268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1571947204492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1571947204493 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Tomasulo 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Tomasulo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1571947204507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571947204589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571947204589 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571947205424 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1571947205476 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1571947205771 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 8 " "No exact pin location assignment(s) for 8 pins of 8 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1571947206064 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1571947225854 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571947225935 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571947225938 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571947225938 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571947225939 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1571947225939 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1571947225940 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571947225940 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571947225940 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1571947225940 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571947225940 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571947225956 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Tomasulo.sdc " "Synopsys Design Constraints File file not found: 'Tomasulo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1571947240133 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1571947240134 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1571947240134 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1571947240135 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1571947240136 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1571947240137 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1571947240137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571947240140 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1571947240242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571947241975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571947244050 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571947244655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571947244655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571947245808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1571947258320 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571947258320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1571947258904 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1571947258904 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571947258904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571947258913 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1571947261399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571947261447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571947261966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571947261966 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571947263373 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571947266731 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/output_files/Tomasulo.fit.smsg " "Generated suppressed messages file C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/output_files/Tomasulo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1571947267094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6269 " "Peak virtual memory: 6269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571947268244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 17:01:08 2019 " "Processing ended: Thu Oct 24 17:01:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571947268244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571947268244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571947268244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571947268244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1571947270090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571947270106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 17:01:09 2019 " "Processing started: Thu Oct 24 17:01:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571947270106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1571947270106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Tomasulo -c Tomasulo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Tomasulo -c Tomasulo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1571947270106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1571947272427 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1571947284051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571947284780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 17:01:24 2019 " "Processing ended: Thu Oct 24 17:01:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571947284780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571947284780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571947284780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1571947284780 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1571947285578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1571947288467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571947288499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 17:01:26 2019 " "Processing started: Thu Oct 24 17:01:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571947288499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947288499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Tomasulo -c Tomasulo " "Command: quartus_sta Tomasulo -c Tomasulo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947288500 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1571947288874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947290849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947290849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947290938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947290938 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Tomasulo.sdc " "Synopsys Design Constraints File file not found: 'Tomasulo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947292283 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947292284 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947292284 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947292284 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947292285 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947292285 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1571947292285 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947292307 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1571947292313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947292315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947292324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947292329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947292333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947292337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947292340 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1571947292347 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947292411 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947295097 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947295305 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947295305 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947295305 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947295305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947295306 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947295312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947295316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947295319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947295322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947295324 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1571947295330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947295742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296585 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296666 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296666 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296667 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296667 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296690 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1571947296694 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296981 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296981 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296981 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947296997 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947297757 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947297757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5086 " "Peak virtual memory: 5086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571947297824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 17:01:37 2019 " "Processing ended: Thu Oct 24 17:01:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571947297824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571947297824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571947297824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947297824 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus Prime Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571947298691 ""}
