# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2_3_1.srcs/sources_1/new/fulladder_dataflow.vhd" \
"../../../../lab2_3_1.srcs/sim_1/imports/Lab2-3-1/fulladder_dataflow_tb.vhd" \

# Do not sort compile order
nosort
