==39296== Cachegrind, a cache and branch-prediction profiler
==39296== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39296== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39296== Command: ./sift .
==39296== 
--39296-- warning: L3 cache found, using its data for the LL simulation.
--39296-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39296-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39296== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39296== (see section Limitations in user manual)
==39296== NOTE: further instances of this message will not be shown
==39296== 
==39296== I   refs:      3,167,698,646
==39296== I1  misses:            3,947
==39296== LLi misses:            2,226
==39296== I1  miss rate:          0.00%
==39296== LLi miss rate:          0.00%
==39296== 
==39296== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39296== D1  misses:       51,867,708  ( 39,432,856 rd   +  12,434,852 wr)
==39296== LLd misses:        3,713,422  (  1,942,714 rd   +   1,770,708 wr)
==39296== D1  miss rate:           5.3% (        5.8%     +         4.2%  )
==39296== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39296== 
==39296== LL refs:          51,871,655  ( 39,436,803 rd   +  12,434,852 wr)
==39296== LL misses:         3,715,648  (  1,944,940 rd   +   1,770,708 wr)
==39296== LL miss rate:            0.1% (        0.1%     +         0.6%  )
