# Basic_Computer_VHDL
design a simulation model for the common bus system based on the basic computer architecture
