// Seed: 3548537020
module module_0 (
    input wor id_0,
    input wand id_1,
    input tri0 id_2,
    output wire id_3,
    input supply0 id_4,
    input tri id_5,
    output tri1 id_6,
    output uwire id_7,
    input tri0 id_8
);
  wire id_10;
endmodule
macromodule module_1 (
    output wire id_0,
    input uwire id_1,
    input tri0 id_2,
    output uwire id_3,
    input uwire id_4,
    input wor id_5,
    input supply0 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input supply0 id_11,
    output wor id_12,
    output tri id_13,
    input supply1 id_14,
    output tri0 id_15,
    output uwire id_16
);
  assign id_0 = id_6;
  module_0(
      id_6, id_11, id_2, id_16, id_1, id_5, id_13, id_12, id_2
  );
  wire id_18;
  wire id_19;
endmodule
