Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: reg1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "reg1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "reg1"
Output Format                      : NGC
Target Device                      : xc7vx330t-2-ffg1157

---- Source Options
Top Module Name                    : reg1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/reg/reg1.v" into library work
Parsing module <reg1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <reg1>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reg1>.
    Related source file is "/home/ise/reg/reg1.v".
    Found 2-bit register for signal <counter1>.
    Found 1-bit register for signal <reg_flag_mux>.
    Found 34-bit register for signal <R8>.
    Found 34-bit register for signal <R9>.
    Found 34-bit register for signal <R10>.
    Found 34-bit register for signal <R11>.
    Found 34-bit register for signal <R4>.
    Found 34-bit register for signal <R5>.
    Found 34-bit register for signal <R6>.
    Found 34-bit register for signal <R7>.
    Found 34-bit register for signal <R0>.
    Found 34-bit register for signal <R1>.
    Found 34-bit register for signal <R2>.
    Found 34-bit register for signal <R3>.
    Found 34-bit register for signal <R12>.
    Found 34-bit register for signal <R13>.
    Found 34-bit register for signal <R14>.
    Found 34-bit register for signal <R15>.
    Found 2-bit register for signal <counter2>.
    Found 136-bit register for signal <data_out_2>.
    Found 2-bit adder for signal <counter1[1]_GND_1_o_add_0_OUT> created at line 55.
    Found 2-bit adder for signal <counter2[1]_GND_1_o_add_55_OUT> created at line 107.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 685 D-type flip-flop(s).
Unit <reg1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 2
# Registers                                            : 20
 1-bit register                                        : 1
 136-bit register                                      : 1
 2-bit register                                        : 2
 34-bit register                                       : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <reg1>.
The following registers are absorbed into counter <counter1>: 1 register on signal <counter1>.
The following registers are absorbed into counter <counter2>: 1 register on signal <counter2>.
Unit <reg1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 2-bit up counter                                      : 2
# Registers                                            : 681
 Flip-Flops                                            : 681

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <reg1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block reg1, actual ratio is 0.
FlipFlop counter1_0 has been replicated 1 time(s)
FlipFlop counter1_1 has been replicated 1 time(s)
FlipFlop counter2_0 has been replicated 1 time(s)
FlipFlop counter2_1 has been replicated 1 time(s)
FlipFlop reg_flag_mux has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 690
 Flip-Flops                                            : 690

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : reg1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 686
#      INV                         : 3
#      LUT2                        : 2
#      LUT4                        : 408
#      LUT5                        : 137
#      LUT6                        : 136
# FlipFlops/Latches                : 690
#      FD                          : 136
#      FDC                         : 2
#      FDCE                        : 4
#      FDE                         : 544
#      FDRE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 274
#      IBUF                        : 138
#      OBUF                        : 136

Device utilization summary:
---------------------------

Selected Device : 7vx330tffg1157-2 


Slice Logic Utilization: 
 Number of Slice Registers:             690  out of  408000     0%  
 Number of Slice LUTs:                  686  out of  204000     0%  
    Number used as Logic:               686  out of  204000     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    691
   Number with an unused Flip Flop:       1  out of    691     0%  
   Number with an unused LUT:             5  out of    691     0%  
   Number of fully used LUT-FF pairs:   685  out of    691    99%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                         275
 Number of bonded IOBs:                 275  out of    600    45%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 690   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.148ns (Maximum Frequency: 870.871MHz)
   Minimum input arrival time before clock: 1.046ns
   Maximum output required time after clock: 0.575ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.148ns (frequency: 870.871MHz)
  Total number of paths / destination ports: 2610 / 1238
-------------------------------------------------------------------------
Delay:               1.148ns (Levels of Logic = 1)
  Source:            counter1_0 (FF)
  Destination:       counter1_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter1_0 to counter1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           275   0.236   0.514  counter1_0 (counter1_0)
     INV:I->O              2   0.054   0.344  Mcount_counter1_xor<0>11_INV_0 (Result<0>)
     FDCE:D                   -0.000          counter1_0
    ----------------------------------------
    Total                      1.148ns (0.290ns logic, 0.858ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1102 / 558
-------------------------------------------------------------------------
Offset:              1.046ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       counter1_0 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to counter1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.339  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             10   0.054   0.389  rst_n_inv1_INV_0 (rst_n_inv)
     FDRE:R                    0.264          counter2_0
    ----------------------------------------
    Total                      1.046ns (0.318ns logic, 0.728ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              0.575ns (Levels of Logic = 1)
  Source:            data_out_2_135 (FF)
  Destination:       data_out_2<135> (PAD)
  Source Clock:      clk rising

  Data Path: data_out_2_135 to data_out_2<135>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.236   0.339  data_out_2_135 (data_out_2_135)
     OBUF:I->O                 0.000          data_out_2_135_OBUF (data_out_2<135>)
    ----------------------------------------
    Total                      0.575ns (0.236ns logic, 0.339ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.148|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 1.97 secs
 
--> 


Total memory usage is 603132 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

