# pipeline-architecture-gauss-filter

This IP is completely free and open source, and you can use it to do anything good for the world.

Overview:This project is developed with Xilinx software vivado with verilog and call only the base IP in it, such as FIFO and multipiler. The work is designed as pipeline architecture for real-time grayscale video stream processing with 14-bit resolution per pixel below 6 MHz Pixel Clock. The raw video input and the result video output all use AXI-Stream bus protocol of Xilinx. The result video uses fixed- point method to represent decimal.

Source code and comments are updated monthly to suit different application scenarios.
