// Copyright 2020 Western Digital Corporation or its affiliates.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#pragma once

#include <iosfwd>
#include <functional>
#include "trapEnums.hpp"
#include "Tlb.hpp"
#include "Pte.hpp"


namespace WdRiscv
{

  template <typename URV>
  class Hart;

  class PmpManager;

  class VirtMem
  {
  public:

    friend class Hart<uint32_t>;
    friend class Hart<uint64_t>;

    /// Address translation mode.
    using Mode = Tlb::Mode;

    /// Page based memory type.
    enum class Pbmt : uint32_t { None = 0, Nc = 1, Io = 2, Reserved = 3 };

    VirtMem(unsigned hartIx, unsigned pageSize, unsigned tlbSize);

    ~VirtMem() = default;

    /// Perform virtual to physical memory address translation and
    /// check for read/write/fetch access (one and only one of the
    /// read/write/exec flags must be true). Return encountered
    /// exception on failure or ExceptionType::NONE on success. Does
    /// not check for page crossing. The twoStage flag indicates
    /// that two-stage translation (hypervisor with V=1) is on.
    ExceptionCause translate(uint64_t va, PrivilegeMode pm, bool twoStage,
			     bool read, bool write, bool exec, uint64_t& gpa,
                             uint64_t& pa);

    /// Similar to translate but targeting only execute access.
    ExceptionCause translateForFetch(uint64_t va, PrivilegeMode pm, bool twoStage,
				     uint64_t& gpa, uint64_t& pa)
    { return translate(va, pm, twoStage, false, false, true, gpa, pa); }

    /// Similar to translate but targeting only read access.
    ExceptionCause translateForLoad(uint64_t va, PrivilegeMode pm, bool twoStage,
				    uint64_t& gpa, uint64_t& pa)
    {
      twoStage_ = twoStage;
      gpa = pa = va;
      return translate(va, pm, twoStage, true, false, false, gpa, pa);
    }

    /// Similar to translate but targeting only write access.
    ExceptionCause translateForStore(uint64_t va, PrivilegeMode pm, bool twoStage,
				     uint64_t& gpa, uint64_t& pa)
    {
      twoStage_ = twoStage;
      gpa = pa = va;
      return translate(va, pm, twoStage, false, true, false, gpa, pa);
    }

    /// Similar to translateForFetch but also check for page
    /// crossing. On success, gpa1/pa1 will have the physical address and
    /// gpa2/pa2 a copy of pa1 or the physical address of the subsequent
    /// page if the access crosses a page boundary. On failure, either
    /// pa1 or gpa1 will have the virtual faulting address depending on
    /// if there was a two stage translation and which stage the fail occured.
    ExceptionCause translateForFetch2(uint64_t va, unsigned size, PrivilegeMode pm,
				      bool twoStage, uint64_t& gpa1, uint64_t& pa1,
                                      uint64_t& gpa2, uint64_t& pa2);

    /// Same as translate but targeting load or store and checking for
    /// page crossing.  On success, gpa1/pa1 will have the physical address
    /// and gpa2/pa2 a copy of pa1 or the physical address of the
    /// subsequent page if the access crosses a page boundary. On
    /// failure, either gpa1 or pa1 will have the virtual faulting address
    /// depending on if there was a two stage translation and which stage
    /// the fail occured.
    ExceptionCause translateForLdSt2(uint64_t va, unsigned size, PrivilegeMode pm,
				     bool twoStage, bool load, uint64_t& gpa1,
                                     uint64_t& pa1, uint64_t& gpa2, uint64_t& pa2);

    /// Load version of translateForLdSt2.
    ExceptionCause translateForLoad2(uint64_t va, unsigned size, PrivilegeMode pm,
				     bool twoStage, uint64_t& gpa1, uint64_t& pa1,
                                     uint64_t& gpa2, uint64_t& pa2)
    { return translateForLdSt2(va, size, pm, twoStage, true, gpa1, pa1, gpa2, pa2); }

    /// Store version of translateForLdSt2.
    ExceptionCause translateForStore2(uint64_t va, unsigned size, PrivilegeMode pm,
				      bool twoStage, uint64_t& gpa1, uint64_t& pa1,
                                      uint64_t& gpa2, uint64_t& pa2)
    { return translateForLdSt2(va, size, pm, twoStage, false, gpa1, pa1, gpa2, pa2); }

    /// Configure regular translation (not 2-stage). This is typically called
    /// at reset and as a result of changes to the SATP CSR. The page table
    /// will be at address rootPageNum * pageSize.
    void configTranslation(Mode mode, uint32_t asid, uint64_t rootPageNum)
    {
      setMode(mode);
      setAsid(asid);
      setRootPage(rootPageNum);
    }

    /// Configure the first stage of 2-stage translation. This is typically called at
    /// reset and as a result of changes to the VSATP CSR. The page table will be at
    /// address rootPageNum * pageSize.
    void configStage1(Mode mode, uint32_t asid, uint64_t rootPageNum, bool sum)
    {
      setVsMode(mode);
      setVsAsid(asid);
      setVsRootPage(rootPageNum);
      setVsSum(sum);
    }

    /// Configure the second stage of 2-stage translation. This is typically called at
    /// reset and as a result of changes to the HGATP CSR. The page table will be at
    /// address rootPageNum * pageSize.
    void configStage2(Mode mode, uint32_t vmid, uint64_t rootPageNum)
    {
      setStage2Mode(mode);
      setVmid(vmid);
      setStage2RootPage(rootPageNum);
    }

    /// Set number of TLB entries.
    void setTlbSize(unsigned size)
    {
      tlb_.setTlbSize(size);
      vsTlb_.setTlbSize(size);
      stage2Tlb_.setTlbSize(size);
    }

    /// Return page size.
    unsigned pageSize() const
    { return pageSize_; }

    /// Return the address of the first byte in the page containing
    /// the given address.
    uint64_t pageStartAddress(uint64_t address) const
    { return (address >> pageBits_) << pageBits_; }

    /// Return the page number corresponding to the given address.
    uint64_t pageNumber(uint64_t addr) const
    { return addr >> pageBits_; }

    /// Debug method: Print all the entries in the page table.
    void printPageTable(std::ostream& os) const;

    /// Print all the page table entries at or below the page table
    /// page rooted at the given address. This is a helper to
    /// printPageTable.
    template <typename PTE, typename VA>
    void printEntries(std::ostream& os, uint64_t addr, const std::string& path) const;

    /// Return the number of instruction page table walks used by the
    /// last instruction address translation (this may be 0, 1, or 2
    /// -- 0 if TLB hit, 2 if instruction crosses page boundary).
    unsigned numFetchWalks() const
    { return fetchWalks_.size(); }

    /// Return the number of walks used by the last data translation.
    unsigned numDataWalks() const
    { return dataWalks_.size(); }

    /// Mark items in the modes array as supported translation modes.
    void setSupportedModes(const std::vector<Mode>& modes)
    {
      std::fill(supportedModes_.begin(), supportedModes_.end(), false);
      for (auto mode : modes)
      {
        auto ix = unsigned(mode);
        if (ix < supportedModes_.size())
          supportedModes_.at(ix) = true;
      }
    }

    /// Return true if given translation mode is supported. On construction all modes are
    /// supported but that can be modified with setSupportedModes.
    bool isModeSupported(Mode mode)
    {
      auto ix = unsigned(mode);
      return ix < supportedModes_.size() ? supportedModes_.at(ix) : false;
    }

    /// Used to record the page table walk addresses for logging.
    struct WalkEntry
    {
      /// Entry type
      enum Type
        {
          GVA = 0,  // Non-leaf PTE with guest-virtual-address
          GPA = 1,  // Non-leaf PTE with guest-physiscal-address
          PA = 2,   // Non-leaf PTE with physical-address
          LEAF = 3, // Leaf PTE
          RE = LEAF // Leaf PTE
        };

      WalkEntry(uint64_t addr, Type type)
        : addr_(addr), type_(type)
      { assert(type != Type::PA); }

      WalkEntry(uint64_t addr)
        : addr_(addr) 
      { }

      uint64_t addr_ = 0;
      Type type_ = Type::PA;
      Pbmt pbmt_ = Pbmt::None; // Only applicable for leaf entries
      bool aUpdated_ = false;  // True if A bit updated by this walk (for leaf entries)
      bool dUpdated_ = false;  // True if D bit updated by this walk (for leaf entries)
    };

    /// Return the addresses and types (WalkEntry) of the instruction page table entries
    /// used by the instruction (fetch) page table walk having the given index and
    /// associated with the last executed instruction. An instruction fetch may induce
    /// multiple page table walks (see numFetchWalks). Return empty vector if the last
    /// executed instruction did not induce any instruction page table walk or if the walk
    /// index is out of bounds.
    const std::vector<WalkEntry>& getFetchWalks(unsigned walkIx) const
    { return walkIx < fetchWalks_.size() ? fetchWalks_.at(walkIx) : emptyWalk_; }

    /// Data access counterpart to getFetchWalks.
    const std::vector<WalkEntry>& getDataWalks(unsigned ix) const
    { return ix < dataWalks_.size() ? dataWalks_.at(ix) : emptyWalk_; }

    /// Return all the fetch page walks associated with the last executed instruction.
    /// Each entry in the returned vector corresponds to one page table walk and is itself
    /// a vector of page table entry addresses and corresponding types.
    const std::vector<std::vector<WalkEntry>>& getFetchWalks() const
    { return fetchWalks_; }

    /// Data access counterpart to getDataWalks.
    const std::vector<std::vector<WalkEntry>>& getDataWalks() const
    { return dataWalks_; }

    void setFetchWalks(const std::vector<std::vector<WalkEntry>>& walks)
    { fetchWalks_ = walks; }

    void setDataWalks(const std::vector<std::vector<WalkEntry>>& walks)
    { dataWalks_ = walks; }

    /// Clear trace of page table walk
    void clearPageTableWalk()
    {
      fetchWalks_.clear();
      dataWalks_.clear();
      clearUpdatedPtes();
      fetchPageCross_ = false;
      dataPageCross_ = false;
    }

    /// Clear extra translation information
    void clearExecInfo()
    {
      s1ImplAccTrap_ = false;
      s1ADUpdate_ = false;
      pbmt_ = Pbmt::None;
      vsPbmt_ = Pbmt::None;
      twoStage_ = false;
    }

    /// Return the effective page based memory type.
    static constexpr Pbmt effectivePbmt(bool twoStage, Mode vsMode, Pbmt vsPbmt, Pbmt pbmt)
    {
      if (twoStage)
        {
          if (vsMode != Mode::Bare and vsPbmt != Pbmt::None)
            return vsPbmt;
        }
      return pbmt;
    }

    /// Return the effective page based memory type of last translation.
    Pbmt lastEffectivePbmt() const
    { return effectivePbmt(twoStage_, vsMode_, vsPbmt_, pbmt_); }

    /// Return a string representing the page/megapage size associated with the
    /// given translation mode and the given PTE level in a table walk. This
    /// should be renamed ptePageSize.
    static constexpr const char* pageSize(Mode m, uint32_t level)
    {
      return Tlb::ptePageSize(m, level);
    }

    /// Return string representing translation mode. Example: Sv32 yields "sv32".
    static constexpr std::string_view to_string(Mode mode)
    {
      using namespace std::string_view_literals;
      constexpr auto vec =
        std::array{"bare"sv, "sv32"sv, "sv?"sv, "sv?"sv, "sv?"sv, "sv?"sv,
		   "sv?"sv, "sv?"sv, "sv39"sv, "sv48"sv, "sv57"sv, "sv64"sv};
      return size_t(mode) < vec.size()? vec.at(size_t(mode)) : "sv?";
    }

    /// Set mode to the translation mode corresponding to modeStr returning true if
    /// successful. Return false leaving mode unmodified if modeStr does not correspond to
    /// a mode.
    static bool to_mode(std::string_view modeStr, Mode& mode)
    {
      static const std::unordered_map<std::string_view, Mode> map(
        { {"bare", Mode::Bare }, {"sv32", Mode::Sv32 }, {"sv39", Mode::Sv39 },
	  {"sv48", Mode::Sv48 }, {"sv57", Mode::Sv57 }, {"sv64", Mode::Sv64 } });
      auto iter = map.find(modeStr);
      if (iter != map.end())
	{
	  mode = iter->second;
	  return true;
	}
      return false;
    }

    /// Return true if given PTE is valid: Valid bit is one, reserved bits all zero, and
    /// combintation of read/write/execute bits is not reserved.
    template <typename PTE>
    bool isValidPte(PTE& pte) const
    { return pte.valid()  and  (pte.read() or not pte.write())  and  not pte.reserved(); }

    /// Return page based memory type of last translation, only applicable if translation
    /// was successful.
    Pbmt lastPbmt() const
    { return pbmt_; }

    /// Return the VS-stage page based memory type of last translation, only applicable if
    /// translation was successful.
    Pbmt lastVsPbmt() const
    { return vsPbmt_; }

    /// Return true if the last translation was a 2-stage translation.
    bool lastTwoStage() const
    { return twoStage_; }


    /// Define callback to be used by this class to read a memory word.
    /// Callback args: (uint64_t addr, bool bigEndian, uin64_t& value)
    void setMemReadCallback(const std::function<bool(uint64_t, bool, uint64_t&)>& cb)
    { memReadCallback64_ = cb; }

    /// Define callback to be used by this class to read a memory double-word.
    /// Callback args: (uint64_t addr, bool bigEndian, uint32_t& value)
    void setMemReadCallback(const std::function<bool(uint64_t, bool, uint32_t&)>& cb)
    { memReadCallback32_ = cb; }

    /// Define callback to be used by this class to read a memory double-word.
    /// Callback args: (uint64_t addr, bool bigEndian, uint64_t value)
    void setMemWriteCallback(const std::function<bool(uint64_t, bool, uint64_t)>& cb)
    { memWriteCallback_ = cb; }

    /// Define callback to be used by this class to determine whether or not
    /// an address is readable. This includes PMP and PMA checks.
    void setIsReadableCallback(const std::function<bool(uint64_t, PrivilegeMode)>& cb)
    { isReadableCallback_ = cb; }

    /// Define callback to be used by this class to determine whether or not
    /// an address is readable. This includes PMP and PMA checks.
    void setIsWritableCallback(const std::function<bool(uint64_t, PrivilegeMode)>& cb)
    { isWritableCallback_ = cb; }

    /// Callback getter APIs
    const std::function<bool(uint64_t, bool, uint64_t&)>& getMemReadCallback64() const
    { return memReadCallback64_; }

    const std::function<bool(uint64_t, bool, uint32_t&)>& getMemReadCallback32() const
    { return memReadCallback32_; }

    const std::function<bool(uint64_t, bool, uint64_t)>& getMemWriteCallback() const
    { return memWriteCallback_; }

    const std::function<bool(uint64_t, PrivilegeMode)>& getIsReadableCallback() const
    { return isReadableCallback_; }

    const std::function<bool(uint64_t, PrivilegeMode)>& getIsWritableCallback() const
    { return isWritableCallback_; }

    // =======================
    /// Enable/disable tracing of accessed page table entries.
    /// Return prior trace setting.
    bool enableTrace(bool flag)
    { bool prev = trace_; trace_ = flag; return prev; }

    ExceptionCause stage2Translate(uint64_t va, PrivilegeMode priv, bool r, bool w,
				   bool x, bool isPteAddr, uint64_t& pa);

    ExceptionCause stage1Translate(uint64_t va, PrivilegeMode priv, bool read, bool write,
                                   bool exec, uint64_t& gpa);

    /// When true, an exception (page fault) is generated if a translation needs to update
    /// the A/D bit. When false, the A/D bits are automatically updated.
    void setFaultOnFirstAccess(bool flag)
    { faultOnFirstAccess_ = flag; }

    /// Same as above for 1st stage of a two-stage translation.
    void setFaultOnFirstAccessStage1(bool flag)
    { faultOnFirstAccess1_ = flag; }

    /// Similar to above but applies to 2nd stage translation.
    void setFaultOnFirstAccessStage2(bool flag)
    { faultOnFirstAccess2_ = flag; }

  protected:
    // Callback member variables.
    std::function<bool(uint64_t, bool, uint64_t&)> memReadCallback64_ = nullptr;
    std::function<bool(uint64_t, bool, uint32_t&)> memReadCallback32_ = nullptr;
    std::function<bool(uint64_t, bool, uint64_t)>  memWriteCallback_ = nullptr;
    std::function<bool(uint64_t, PrivilegeMode)>   isReadableCallback_ = nullptr;
    std::function<bool(uint64_t, PrivilegeMode)>   isWritableCallback_ = nullptr;

    template<typename T>
    bool memRead(uint64_t addr, bool bigEndian, T &data) const {
      if constexpr (sizeof(T) == 4) {
        auto cb = getMemReadCallback32();
        if (cb)
          return cb(addr, bigEndian, data);
        data = 0;
        return false;
      } else if constexpr (sizeof(T) == 8) {
        auto cb = getMemReadCallback64();
        if (cb)
          return cb(addr, bigEndian, data);
        data = 0;
        return false;
      } else {
        static_assert(sizeof(T) == 4 || sizeof(T) == 8, "Unsupported type for memReadT");
      }
    }

    bool memWrite(uint64_t addr, bool bigEndian, uint64_t data) const {
      auto cb = getMemWriteCallback();
      return cb ? cb(addr, bigEndian, data) : false;
    }

    bool isAddrReadable(uint64_t addr, PrivilegeMode pm) const {
      auto cb = getIsReadableCallback();
      return cb ? cb(addr, pm) : true;
    }

    /// Return true if address is writable. This includes PMP and PMA checks.
    bool isAddrWritable(uint64_t addr, PrivilegeMode pm) const {
      auto cb = getIsWritableCallback();
      return cb ? cb(addr, pm) : true;
    }

    /// Return current big-endian mode of implicit memory read/write
    /// used by translation.
    bool bigEndian() const
    { return bigEnd_; }

    /// Set the big-endian mode of implicit memory read/write ops used
    /// by translation.
    void setBigEndian(bool be)
    { bigEnd_ = be; }

    /// Use exec access permission for read permission.
    void useExecForRead(bool flag)
    { xForR_ = flag; }

    /// Return true if use-exec-for-read is on.
    bool isExecForRead() const
    { return xForR_; }

    /// Helper to transAddrNoUpdate
    ExceptionCause transNoUpdate(uint64_t va, PrivilegeMode priv, bool twoStage,
				 bool read, bool write, bool exec, uint64_t& pa);

    /// Translate virtual address without updating TLB or
    /// updating/checking A/D bits of PTE. Return ExceptionCause::NONE
    /// on success or fault/access exception on failure. If successful
    /// set pa to the physical address.
    ExceptionCause transAddrNoUpdate(uint64_t va, PrivilegeMode pm, bool twoStage,
				     bool r, bool w, bool x, uint64_t& pa);

    /// Helper to translate methods: Page table walk version 1.12.
    template <typename PTE, typename VA>
    ExceptionCause pageTableWalk(uint64_t va, PrivilegeMode pm, bool read, bool write,
				 bool exec, uint64_t& pa, TlbEntry& tlbEntry);

    /// Page table walk version 1.12 for the G stage of 2-stage
    /// address translation.
    template <typename PTE, typename VA>
    ExceptionCause stage2PageTableWalk(uint64_t va, PrivilegeMode pm, bool read, bool write,
				       bool exec, bool isPteAddr, uint64_t& pa, TlbEntry& tlbEntry);

    /// Page table walk version 1.12 for the VS stage of 2-stage
    /// address translation.
    template <typename PTE, typename VA>
    ExceptionCause stage1PageTableWalk(uint64_t va, PrivilegeMode pm, bool read, bool write,
				       bool exec, uint64_t& pa, TlbEntry& tlbEntry);

    /// Helper to translate methods for single stage translation. Does not use or
    /// update TLB cache. Given TLB entry is initialized so that caller may
    /// place it in the TLB.
    ExceptionCause translateNoTlb(uint64_t va, PrivilegeMode pm, bool twoStage,
				  bool r, bool w, bool x, uint64_t& pa, TlbEntry& entry);

    /// Heler to translateNoTlb.
    ExceptionCause twoStageTranslateNoTlb(uint64_t va, PrivilegeMode priv, bool read, bool write,
					  bool exec, uint64_t& pa, TlbEntry& entry);

    /// Helper to translate methods for 2nd stage of guest address translation
    /// (guest physical address to host physical address). We distinguish between
    /// final G-stage translation and PTE address translations.
    ExceptionCause stage2TranslateNoTlb(uint64_t va, PrivilegeMode pm, bool r,
					bool w, bool x, bool isPteAddr, uint64_t& pa, TlbEntry& entry);


    ExceptionCause stage1TranslateNoTlb(uint64_t va, PrivilegeMode priv, bool r, bool w,
					bool x, uint64_t& pa, TlbEntry& entry);

    ExceptionCause twoStageTranslate(uint64_t va, PrivilegeMode priv, bool r, bool w,
				     bool x, uint64_t& gpa, uint64_t& pa);

    /// Set the page table root page: The root page is placed in
    /// physical memory at address root * page_size
    void setRootPage(uint64_t root)
    { rootPage_ = root; }

    /// Set the page table root page for Vs mode: The root page is
    /// placed in guest physical memory at address root * page_size
    void setVsRootPage(uint64_t root)
    { vsRootPage_ = root; }

    /// Set the page table root page for 2nd stage address translation after
    /// clearing the least significant 2 bits of the given address.
    void setStage2RootPage(uint64_t root)
    { rootPageStage2_ = (root >> 2) << 2; }

    // Change the translation mode to m.
    void setMode(Mode m)
    { mode_ = m; tlb_.setMode(m); }

    // Change the translation mode of VS (V==1) to m.
    void setVsMode(Mode m)
    { vsMode_ = m; vsTlb_.setMode(m); }

    // Change the translation mode to m for the 2nd stage of 2-stage
    // (VS) translation.
    void setStage2Mode(Mode m)
    { stage2Mode_ = m; stage2Tlb_.setMode(m); }

    /// Set the address space id (asid).
    void setAsid(uint32_t asid)
    { asid_ = asid; }

    /// Set the address space id (asid) for VS mode.
    void setVsAsid(uint32_t asid)
    { vsAsid_ = asid; }

    /// Set the virtual machine id for 2-stage translation.
    void setVmid(uint32_t vmid)
    { vmid_ = vmid; }

    /// Set the trusted world id (wid). This is for the static trusted execution
    /// environmen (STEE).
    void setWorldId(uint32_t wid)
    { wid_ = wid; }

    /// Make executable pages also readable (supports MXR bit in
    /// MSTATUS/SSTATUS).  This affects both stages of translation in
    /// virtual mode.
    void setExecReadable(bool flag)
    { execReadable_ = flag; }

    /// Make executable pages also readable (supports MXR bit in VSSTATUS).
    /// This only affects stage1 translation.
    void setStage1ExecReadable(bool flag)
    { s1ExecReadable_ = flag; }

    /// Return the stage1 executable-readable state (MXR bit in VSSTATUS).
    bool stage1ExecReadable() const
    { return s1ExecReadable_; }

    /// Return the executable-readable state (MXR bit is MSTATUS).
    bool execReadable() const
    { return execReadable_; }

    /// Allow supervisor-mode code to access user-mode pages (supports SUM
    /// bit in MSTATUS).
    void setSum(bool flag)
    { sum_ = flag; }

    /// Allow supervisor-mode code to access user-mode pages (supports SUM
    /// bit in VSTATUS).
    void setVsSum(bool flag)
    { vsSum_ = flag; }

    /// Return the Vs SUM bit (as set by setVsSum).
    bool vsSum() const
    { return vsSum_; }

    /// Enable/disable page-based-memory types.
    void enablePbmt(bool flag)
    { pbmtEnabled_ = flag; }

    /// Enable/disable page-based-memory types.
    void enableVsPbmt(bool flag)
    { vsPbmtEnabled_ = flag; }

    /// Enable/disable NAPOT page size (naturally aligned power of 2).
    void enableNapot(bool flag)
    { napotEnabled_ = flag; }

    /// Return true if successful and false if page size is not supported.
    bool setPageSize(uint64_t size);

    /// Return current address translation mode (SV32, SV39 ...)
    Mode mode() const
    { return mode_; }

    Mode vsMode() const
    { return vsMode_; }

    Mode stage2Mode() const
    { return stage2Mode_; }

    /// Return current address space id.
    uint32_t asid() const
    { return asid_; }

    /// Return current address space id for VS mode.
    uint32_t vsAsid() const
    { return vsAsid_; }

    /// Return current virtual machine id.
    uint32_t vmid() const
    { return vmid_; }

    /// Return the current trused world id.
    uint32_t worldId() const
    { return wid_; }

    /// Return whether previous translation was page crossing.
    bool pageCross(bool flag) const
    { return (flag)? fetchPageCross_ : dataPageCross_; }

    /// Return true if last translation had a fault in translation caused by
    /// a stage 1 implicit access and false otherwise. Sets flag if attempted to update A/D bits
    /// on last stage 1 translation. This is necessary to properly write mtinst/htinst.
    bool s1ImplAccTrap(bool& s1ImplicitWrite) const
    {
      s1ImplicitWrite = s1ADUpdate_;
      return s1ImplAccTrap_;
    }

    /// Clear saved data for updated leaf level PTE.
    void clearUpdatedPtes()
    { updatedPtes_.clear(); }

    /// Remember value of page table entry modified by most recent translation.
    /// This is for reporting initial memory state.
    void saveUpdatedPte(uint64_t addr, unsigned size, uint64_t value)
    {
      if (trace_)
	updatedPtes_.emplace(updatedPtes_.end(), addr, size, value);
    }

    /// Process table walk trace as for fetch.
    void setAccReason(bool fetch)
    { forFetch_ = fetch; }

    /// Set byte to the previous PTE value if address is within
    /// the PTE entry updated by the last translation. Leave
    /// byte unchanged otherwise.
    void getPrevByte(uint64_t addr, uint8_t& byte)
    {
      for (auto& prev : updatedPtes_)
	if (addr >= prev.addr_ and addr < prev.addr_ + prev.size_)
	  byte = (prev.value_ >> ((addr - prev.addr_)*8)) & 0xff;
    }

    /// Check for NAPOT on PTE and apply NAPOT fix-up if applicable. Returns false if PTE
    /// would cause a page-fault due to NAPOT, and true otherwise.
    template <typename PTE, typename VA>
    bool napotCheck(PTE& pte, VA va)
    {
      if (napotEnabled_)
        {
          if (pte.hasNapot())
            {
	      // Table 6.1 of privileged spec (version 1.12) disallows NAPOT for non-leaf
	      if (not pte.leaf())
		return false;

              if ((pte.ppn0() & 0xf) != 0x8)
                return false;
              pte.setPpn0((pte.ppn0() & ~0xf) | (va.vpn0() & 0xf));
            }
        }
      else if (pte.hasNapot())
        return false;
      return true;
    }

    /// Enable speculatively marking G-stage page tables dirty for non-leaf
    /// PTEs.
    void enableDirtyGForVsNonleaf(bool flag)
    { dirtyGForVsNonleaf_ = flag; }

  private:

    struct UpdatedPte
    {
      UpdatedPte(uint64_t addr, unsigned size, uint64_t value)
	: addr_(addr), size_(size), value_(value)
      { }

      uint64_t addr_ = 0;
      unsigned size_ = 0;
      uint64_t value_ = 0;
    };

    // Memory& memory_;
    uint64_t rootPage_ = 0;         // Root page for S mode (V==0).
    uint64_t vsRootPage_ = 0;       // Root page of VS 1st stage translation (V == 1).
    uint64_t rootPageStage2_ = 0;   // Root page of VS 2nd stage translation (V == 1).
    Mode mode_ = Mode::Bare;
    Mode vsMode_ = Mode::Bare;
    Mode stage2Mode_ = Mode::Bare;  // For 2nd stage translation.
    uint32_t asid_ = 0;             // Current address space identifier.
    uint32_t vsAsid_ = 0;           // Current virtual address space id.
    uint32_t vmid_ = 0;             // Current virtual machine id.
    uint32_t wid_ = 0;              // Current world id (for STEE).
    unsigned pageSize_ = 4096;
    unsigned pageBits_ = 12;
    uint64_t pageMask_ = 0xfff;
    unsigned hartIx_ = 0;

    uint64_t time_ = 0;  //  Access order

    bool trace_ = true;
    bool bigEnd_ = false;
    bool pbmtEnabled_ = false;
    bool vsPbmtEnabled_ = false;
    bool napotEnabled_ = false;

    std::vector<UpdatedPte> updatedPtes_;

    // Cached mstatus bits
    bool execReadable_ = false;  // MXR bit
    bool s1ExecReadable_ = false;  // MXR bit of vsstatus
    bool sum_ = false;  // Supervisor privilege can access user pages.
    bool vsSum_ = false;  // Supervisor privilege can access user pages for VS mode.
    bool faultOnFirstAccess_ = true;
    bool faultOnFirstAccess1_ = true;    // For stage1
    bool faultOnFirstAccess2_ = true;    // For stage2
    bool accessDirtyCheck_ = true;  // To be able to suppress AD check
    bool dirtyGForVsNonleaf_ = false;

    bool xForR_ = false;   // True for hlvx.hu and hlvx.wu instructions: use exec for read

    std::vector<bool> supportedModes_; // Indexed by Mode.

    // Addresses of PTEs used in most recent instruction an data translations.
    using Walk = std::vector<WalkEntry>;
    bool forFetch_ = false;
    std::vector<Walk> fetchWalks_;       // Instruction fetch walks of last instruction.
    std::vector<Walk> dataWalks_;    // Data access walks of last instruction.
    const Walk emptyWalk_;

    // Track page crossing information
    bool fetchPageCross_ = false;
    bool dataPageCross_ = false;

    // Extra trap information
    bool s1ImplAccTrap_ = false;
    bool s1ADUpdate_ = false;

    Pbmt pbmt_ = Pbmt::None;
    Pbmt vsPbmt_ = Pbmt::None;

    bool twoStage_ = false;  // True if last translation was 2-stage.

    // PmpManager& pmpMgr_;
    Tlb tlb_;
    Tlb vsTlb_;
    Tlb stage2Tlb_;
  };

}
