
---------- Begin Simulation Statistics ----------
final_tick                               1839870813500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99441                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740100                       # Number of bytes of host memory used
host_op_rate                                    99762                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23718.01                       # Real time elapsed on the host
host_tick_rate                               77572740                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2358541188                       # Number of instructions simulated
sim_ops                                    2366151310                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.839871                       # Number of seconds simulated
sim_ticks                                1839870813500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.921600                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              288425143                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           331822173                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24932269                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        450332242                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          42763632                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       43057695                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          294063                       # Number of indirect misses.
system.cpu0.branchPred.lookups              580024494                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3903276                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1901242                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16307156                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 535047432                       # Number of branches committed
system.cpu0.commit.bw_lim_events             65066726                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5717964                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      159383243                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2142568351                       # Number of instructions committed
system.cpu0.commit.committedOps            2144474890                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3372507001                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.635870                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.422096                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2358026813     69.92%     69.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    602574983     17.87%     87.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    138271901      4.10%     91.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    137566542      4.08%     95.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     43044732      1.28%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16060859      0.48%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3621667      0.11%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8272778      0.25%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     65066726      1.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3372507001                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            43219982                       # Number of function calls committed.
system.cpu0.commit.int_insts               2072023243                       # Number of committed integer instructions.
system.cpu0.commit.loads                    668891628                       # Number of loads committed
system.cpu0.commit.membars                    3807652                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3807658      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1188220180     55.41%     55.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318163      0.85%     56.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.18%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      670792862     31.28%     87.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     259534566     12.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2144474890                       # Class of committed instruction
system.cpu0.commit.refs                     930327456                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2142568351                       # Number of Instructions Simulated
system.cpu0.committedOps                   2144474890                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.705196                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.705196                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            457510832                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8630895                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           283600821                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2334803367                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1299071081                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1622279199                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16323100                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             26794128                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8636578                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  580024494                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                392600148                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2104623251                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10403865                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          149                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2389304205                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           52                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49896442                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.158759                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1274249098                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331188775                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.653977                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3403820790                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.702508                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.922175                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1720867542     50.56%     50.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1247702771     36.66%     87.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               227136221      6.67%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               165265322      4.86%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32811973      0.96%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5645267      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  583626      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     468      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807600      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3403820790                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      249677827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16512572                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               557518742                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.628372                       # Inst execution rate
system.cpu0.iew.exec_refs                  1025111426                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 283609247                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              357724364                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            737383726                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1910580                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7650712                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           285714367                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2303822984                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            741502179                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8444778                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2295757920                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1847199                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9386689                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16323100                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13368372                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       226775                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        37390343                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        81622                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        17103                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     12859153                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     68492098                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     24278539                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         17103                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1903322                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14609250                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1019222918                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2277076972                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839840                       # average fanout of values written-back
system.cpu0.iew.wb_producers                855984322                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.623259                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2277432454                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2798436718                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1456781376                       # number of integer regfile writes
system.cpu0.ipc                              0.586443                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.586443                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3810686      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1249803164     54.24%     54.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650636      0.81%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802483      0.17%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           745813699     32.37%     87.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          282321979     12.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2304202698                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                80                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2810085                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001220                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 482081     17.16%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    15      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1862003     66.26%     83.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               465982     16.58%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2303202042                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8015206399                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2277076921                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2463186880                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2298104457                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2304202698                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5718527                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      159348091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           170234                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           563                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     26995352                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3403820790                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.676946                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.868746                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1801867584     52.94%     52.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1073301161     31.53%     84.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          382504790     11.24%     95.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          124277162      3.65%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18754968      0.55%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1364452      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1252599      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             281847      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             216227      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3403820790                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.630684                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         25493987                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3934331                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           737383726                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          285714367                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3048                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3653498617                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    26243055                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              386401860                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1365765560                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13241967                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1316230227                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24321271                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                58708                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2838190954                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2325136936                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1493061137                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1612551417                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              34287792                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16323100                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             72073735                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               127295573                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2838190910                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        240451                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9199                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29060437                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9187                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5611259382                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4639059593                       # The number of ROB writes
system.cpu0.timesIdled                       41761137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3015                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.082451                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14026865                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15400184                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1717101                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22633693                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            670019                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         680261                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10242                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25863276                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        59992                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1901019                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1446813                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  20325307                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1862251                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5703740                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12306340                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            84587723                       # Number of instructions committed
system.cpu1.commit.committedOps              86488932                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    473880562                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182512                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.823189                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    437065308     92.23%     92.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18059981      3.81%     96.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6404642      1.35%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6089143      1.28%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1844455      0.39%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       518415      0.11%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1770234      0.37%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       266133      0.06%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1862251      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    473880562                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              975844                       # Number of function calls committed.
system.cpu1.commit.int_insts                 81492636                       # Number of committed integer instructions.
system.cpu1.commit.loads                     23226459                       # Number of loads committed
system.cpu1.commit.membars                    3802082                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3802082      4.40%      4.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        51389128     59.42%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       25127478     29.05%     92.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6170100      7.13%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         86488932                       # Class of committed instruction
system.cpu1.commit.refs                      31297590                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   84587723                       # Number of Instructions Simulated
system.cpu1.committedOps                     86488932                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.648866                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.648866                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            410581321                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               278634                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13323475                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             104447714                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17209335                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 42610603                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1448942                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               752921                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4521089                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25863276                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15141406                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    457093284                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               348841                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     107212189                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3438460                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.054127                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17558758                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14696884                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.224376                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         476371290                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.229055                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.666059                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               409022814     85.86%     85.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                40708610      8.55%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16254700      3.41%     97.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7151085      1.50%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2190069      0.46%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  581179      0.12%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  462532      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     289      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           476371290                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1453424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1541947                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21974055                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.198448                       # Inst execution rate
system.cpu1.iew.exec_refs                    34176318                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8717509                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              354877451                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26152084                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1901926                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1505225                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9297095                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           98777546                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25458809                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1382658                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             94823395                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1812416                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4073247                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1448942                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8131347                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        67667                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          843524                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        27846                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3007                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         6277                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2925625                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1225964                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3007                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       539613                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1002334                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52031907                       # num instructions consuming a value
system.cpu1.iew.wb_count                     93590709                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.819170                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 42622990                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.195868                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      93642576                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119435726                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61571945                       # number of integer regfile writes
system.cpu1.ipc                              0.177027                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177027                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3802304      3.95%      3.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             57753300     60.03%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  57      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            27719013     28.81%     92.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6931277      7.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              96206053                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2173877                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022596                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 358904     16.51%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1602177     73.70%     90.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               212792      9.79%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              94577610                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         671104336                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     93590697                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        111068344                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93073419                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 96206053                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5704127                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12288613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           147091                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           387                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6084249                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    476371290                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.201956                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.647931                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          416729881     87.48%     87.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           37770023      7.93%     95.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13550968      2.84%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4315381      0.91%     99.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2763906      0.58%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             479641      0.10%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             511538      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             134722      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             115230      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      476371290                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.201342                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13217529                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1718115                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26152084                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9297095                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu1.numCycles                       477824714                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3201898605                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              377453273                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             56650045                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12360179                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19417183                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4241576                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                76406                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            130163611                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102398223                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67009069                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43766290                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17167223                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1448942                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             34258222                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10359024                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       130163599                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27380                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               883                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25195483                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           883                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   570812439                       # The number of ROB reads
system.cpu1.rob.rob_writes                  200092208                       # The number of ROB writes
system.cpu1.timesIdled                          77897                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.066409                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11836431                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13594716                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1619019                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         21025164                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            538348                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         650045                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          111697                       # Number of indirect misses.
system.cpu2.branchPred.lookups               23529883                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        35557                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1901002                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1077998                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  16239197                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1659871                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        5703726                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       19788720                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            70446644                       # Number of instructions committed
system.cpu2.commit.committedOps              72347856                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    447428587                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.161697                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.790324                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    417217626     93.25%     93.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14928581      3.34%     96.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5080685      1.14%     97.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4863228      1.09%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1248155      0.28%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       433694      0.10%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1749066      0.39%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       247681      0.06%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1659871      0.37%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    447428587                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              818213                       # Number of function calls committed.
system.cpu2.commit.int_insts                 67877689                       # Number of committed integer instructions.
system.cpu2.commit.loads                     19709721                       # Number of loads committed
system.cpu2.commit.membars                    3802083                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3802083      5.26%      5.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        42279707     58.44%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21610723     29.87%     93.57% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4655199      6.43%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         72347856                       # Class of committed instruction
system.cpu2.commit.refs                      26265934                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   70446644                       # Number of Instructions Simulated
system.cpu2.committedOps                     72347856                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.412991                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.412991                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            393369502                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               550860                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10892160                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              96033476                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15369721                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 36655707                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1079434                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               967460                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              4137354                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   23529883                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 15413745                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    431499875                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               227600                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     105923058                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                3240910                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.052083                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          17491366                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12374779                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.234460                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         450611718                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.242025                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.702448                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               385220579     85.49%     85.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                38668506      8.58%     94.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                15868761      3.52%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7087045      1.57%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2251960      0.50%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  705632      0.16%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  808854      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     370      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           450611718                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1161997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1149607                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18587511                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.178279                       # Inst execution rate
system.cpu2.iew.exec_refs                    28323526                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6904246                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              338310169                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             25290916                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2536982                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           960552                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             8500000                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           92124792                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             21419280                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           865888                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             80541883                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1741081                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3648504                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1079434                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              7657266                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        50230                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          678118                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        24362                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1753                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         6627                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5581195                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1943787                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1753                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       333275                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        816332                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 45667995                       # num instructions consuming a value
system.cpu2.iew.wb_count                     79741251                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.822363                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 37555686                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.176507                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      79779730                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               101044501                       # number of integer regfile reads
system.cpu2.int_regfile_writes               52832024                       # number of integer regfile writes
system.cpu2.ipc                              0.155933                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.155933                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3802297      4.67%      4.67% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             49009627     60.20%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            23538722     28.91%     93.79% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5056972      6.21%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              81407771                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2121247                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.026057                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 352386     16.61%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1570912     74.06%     90.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               197945      9.33%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              79726705                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         615706670                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     79741239                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        111903073                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  84515264                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 81407771                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7609528                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       19776935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           158191                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1905802                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     12869061                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    450611718                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.180661                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.618099                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          399254979     88.60%     88.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           34474402      7.65%     96.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9602135      2.13%     98.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3560740      0.79%     99.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2576994      0.57%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             438116      0.10%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             483213      0.11%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             120067      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             101072      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      450611718                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.180196                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         15799110                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1965138                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            25290916                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            8500000                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu2.numCycles                       451773715                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3227950343                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              360557953                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             48040771                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              12901946                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17354251                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3737141                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                69620                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            118483648                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              94660381                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           62989291                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37311934                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              16704669                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1079434                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             34280435                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14948520                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       118483636                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27711                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               861                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 24493939                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           859                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   537904174                       # The number of ROB reads
system.cpu2.rob.rob_writes                  187462893                       # The number of ROB writes
system.cpu2.timesIdled                          55206                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.007311                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7961717                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8469253                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           765795                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14946330                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            416652                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         425032                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            8380                       # Number of indirect misses.
system.cpu3.branchPred.lookups               16278250                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        14090                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1900957                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           575300                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13556000                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1453067                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        5703624                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        6570659                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            60938470                       # Number of instructions committed
system.cpu3.commit.committedOps              62839632                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    392498536                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.160102                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.792940                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    366512206     93.38%     93.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12870688      3.28%     96.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4346078      1.11%     97.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4123088      1.05%     98.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       864277      0.22%     99.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       372601      0.09%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1732842      0.44%     99.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       223689      0.06%     99.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1453067      0.37%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    392498536                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              669454                       # Number of function calls committed.
system.cpu3.commit.int_insts                 58685144                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17414054                       # Number of loads committed
system.cpu3.commit.membars                    3802028                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      3802028      6.05%      6.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        36010754     57.31%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       19315011     30.74%     94.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3711695      5.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62839632                       # Class of committed instruction
system.cpu3.commit.refs                      23026718                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   60938470                       # Number of Instructions Simulated
system.cpu3.committedOps                     62839632                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.467325                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.467325                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            356146590                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               196920                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7615229                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71906140                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                10203215                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 22913591                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                576042                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               573425                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3877461                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   16278250                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11028214                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    381321209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               153006                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      72742432                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1533074                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041304                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11629142                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8378369                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.184574                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         393716899                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.189591                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.617114                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               348790057     88.59%     88.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25941824      6.59%     95.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11441112      2.91%     98.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5182779      1.32%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1785720      0.45%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  323020      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  252140      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     230      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           393716899                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         392016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              623871                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14487365                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.171323                       # Inst execution rate
system.cpu3.iew.exec_refs                    24521391                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5785966                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              303262473                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18859019                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1901887                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           609436                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5950603                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           69401623                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             18735425                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           521126                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             67519846                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1719909                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3532461                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                576042                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              7342459                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        36339                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          517869                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        19647                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          680                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1993                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1444965                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       337939                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           680                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       221305                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        402566                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 39286681                       # num instructions consuming a value
system.cpu3.iew.wb_count                     67026412                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.843960                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 33156399                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.170071                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      67050204                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83596233                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45235962                       # number of integer regfile writes
system.cpu3.ipc                              0.154623                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.154623                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          3802230      5.59%      5.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             39582688     58.17%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            20753019     30.50%     94.26% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3902888      5.74%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              68040972                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2063751                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.030331                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 337670     16.36%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     16.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1541459     74.69%     91.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               184618      8.95%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66302477                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         532036666                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     67026400                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         75964182                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  63697557                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 68040972                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5704066                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        6561990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           174100                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           442                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2771945                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    393716899                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.172817                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.613846                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          351453737     89.27%     89.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28123411      7.14%     96.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7911748      2.01%     98.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2752201      0.70%     99.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2455207      0.62%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             385627      0.10%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             440243      0.11%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             110759      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              83966      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      393716899                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.172645                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11741022                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1102503                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18859019                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5950603                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu3.numCycles                       394108915                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  3285613307                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              324804798                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             42095516                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              12984678                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11895166                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               3492974                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                45941                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             88275329                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70950529                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47888076                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 24433674                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              15501097                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                576042                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             31974706                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 5792560                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        88275317                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         32513                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               940                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23922025                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           936                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   460454564                       # The number of ROB reads
system.cpu3.rob.rob_writes                  140040922                       # The number of ROB writes
system.cpu3.timesIdled                          15115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         20628292                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             21962050                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            48648708                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            4358170                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4064986                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     24648547                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      49178043                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1355677                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       296939                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     96345367                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7819901                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    193527014                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8116840                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19702906                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5610240                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18919118                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1054                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            695                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4921874                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4921834                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19702921                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22136                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     73802778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               73802778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1935038720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1935038720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1501                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          24648680                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24648680    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            24648680                       # Request fanout histogram
system.membus.respLayer1.occupancy       126412205312                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         76981656898                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12705960586.614174                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   75440530615.628754                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          123     96.85%     96.85% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     97.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::7e+11-7.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 707432586000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   226213819000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1613656994500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     15348590                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15348590                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     15348590                       # number of overall hits
system.cpu2.icache.overall_hits::total       15348590                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        65155                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         65155                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        65155                       # number of overall misses
system.cpu2.icache.overall_misses::total        65155                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1537590500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1537590500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1537590500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1537590500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     15413745                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15413745                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     15413745                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15413745                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004227                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004227                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004227                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004227                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 23598.964009                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 23598.964009                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 23598.964009                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 23598.964009                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          400                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        62590                       # number of writebacks
system.cpu2.icache.writebacks::total            62590                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2533                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2533                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2533                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2533                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        62622                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        62622                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        62622                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        62622                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1419208500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1419208500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1419208500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1419208500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004063                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004063                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004063                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004063                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 22663.097633                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22663.097633                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 22663.097633                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22663.097633                       # average overall mshr miss latency
system.cpu2.icache.replacements                 62590                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     15348590                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15348590                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        65155                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        65155                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1537590500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1537590500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     15413745                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15413745                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004227                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004227                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 23598.964009                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 23598.964009                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2533                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2533                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        62622                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        62622                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1419208500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1419208500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 22663.097633                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22663.097633                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.994268                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           15306383                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            62590                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           244.549976                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        327039000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.994268                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999821                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999821                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         30890112                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        30890112                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     20352025                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20352025                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     20352025                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20352025                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4839543                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4839543                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4839543                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4839543                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 649413055600                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 649413055600                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 649413055600                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 649413055600                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     25191568                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     25191568                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     25191568                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25191568                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.192110                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.192110                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.192110                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.192110                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 134188.921475                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 134188.921475                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 134188.921475                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 134188.921475                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5935534                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1032157                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            50055                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           6967                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   118.580242                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   148.149419                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1965078                       # number of writebacks
system.cpu2.dcache.writebacks::total          1965078                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3607777                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3607777                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3607777                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3607777                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1231766                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1231766                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1231766                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1231766                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 150661001595                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 150661001595                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 150661001595                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 150661001595                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.048896                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.048896                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.048896                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.048896                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 122313.005551                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 122313.005551                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 122313.005551                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 122313.005551                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1965078                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     17745486                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17745486                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2791299                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2791299                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 338241914000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 338241914000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20536785                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20536785                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.135917                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.135917                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 121177.241850                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 121177.241850                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2173865                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2173865                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       617434                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       617434                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  70479098500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  70479098500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.030065                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030065                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 114148.392379                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 114148.392379                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2606539                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2606539                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2048244                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2048244                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 311171141600                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 311171141600                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      4654783                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4654783                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.440030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.440030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 151920.934029                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 151920.934029                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1433912                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1433912                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       614332                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       614332                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  80181903095                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  80181903095                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.131979                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.131979                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 130518.845014                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 130518.845014                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          318                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          318                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          231                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          231                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5722500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5722500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.420765                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.420765                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24772.727273                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24772.727273                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          159                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           72                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       821500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       821500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.131148                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.131148                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 11409.722222                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11409.722222                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1262500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1262500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.447154                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.447154                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7651.515152                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7651.515152                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1114500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1114500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.441734                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.441734                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6837.423313                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6837.423313                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       291000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       291000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       276000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       276000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data      1154889                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total        1154889                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       746113                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       746113                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  79222094500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  79222094500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1901002                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1901002                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.392484                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.392484                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106179.753603                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106179.753603                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       746113                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       746113                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  78475981500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  78475981500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.392484                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.392484                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105179.753603                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105179.753603                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.287469                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23485024                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1977699                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            11.874923                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        327050500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.287469                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.883983                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.883983                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         56164705                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        56164705                       # Number of data accesses
system.cpu3.numPwrStateTransitions                219                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          110                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    14931677063.636364                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   80926756334.265762                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          106     96.36%     96.36% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.91%     97.27% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.91%     98.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.91%     99.09% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7e+11-7.5e+11            1      0.91%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        47000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 707432098000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            110                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   197386336500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1642484477000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11009586                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11009586                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11009586                       # number of overall hits
system.cpu3.icache.overall_hits::total       11009586                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18628                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18628                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18628                       # number of overall misses
system.cpu3.icache.overall_misses::total        18628                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    491833499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    491833499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    491833499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    491833499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11028214                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11028214                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11028214                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11028214                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001689                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001689                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001689                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001689                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 26402.914913                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 26402.914913                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 26402.914913                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 26402.914913                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          255                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           51                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17492                       # number of writebacks
system.cpu3.icache.writebacks::total            17492                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1104                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1104                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1104                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1104                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17524                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17524                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17524                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17524                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    452713500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    452713500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    452713500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    452713500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001589                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001589                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001589                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001589                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 25833.913490                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25833.913490                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 25833.913490                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25833.913490                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17492                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11009586                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11009586                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18628                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18628                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    491833499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    491833499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11028214                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11028214                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001689                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001689                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 26402.914913                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 26402.914913                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1104                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1104                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17524                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17524                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    452713500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    452713500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001589                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001589                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 25833.913490                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25833.913490                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.994206                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10774305                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17492                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           615.956151                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        331948000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.994206                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999819                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999819                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22073952                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22073952                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     17350670                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17350670                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     17350670                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17350670                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4425972                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4425972                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4425972                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4425972                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 588404047558                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 588404047558                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 588404047558                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 588404047558                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     21776642                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21776642                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     21776642                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21776642                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.203244                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.203244                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.203244                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.203244                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 132943.463618                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 132943.463618                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 132943.463618                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 132943.463618                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4439575                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       740625                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            36089                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4922                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   123.017401                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   150.472369                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1696727                       # number of writebacks
system.cpu3.dcache.writebacks::total          1696727                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3324701                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3324701                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3324701                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3324701                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1101271                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1101271                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1101271                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1101271                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 133726144266                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 133726144266                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 133726144266                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 133726144266                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050571                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050571                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050571                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050571                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 121428.916467                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121428.916467                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 121428.916467                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121428.916467                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1696727                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     15493749                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15493749                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2571623                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2571623                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 311812914000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 311812914000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     18065372                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18065372                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.142351                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.142351                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 121251.409713                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 121251.409713                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2004917                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2004917                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       566706                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       566706                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  65413064500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  65413064500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031370                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031370                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 115426.807727                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115426.807727                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1856921                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1856921                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1854349                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1854349                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 276591133558                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 276591133558                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3711270                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3711270                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.499653                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.499653                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 149158.078419                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 149158.078419                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1319784                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1319784                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       534565                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       534565                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  68313079766                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  68313079766                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.144038                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.144038                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127791.905130                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127791.905130                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          333                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          232                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          232                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6778000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6778000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.410619                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.410619                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29215.517241                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29215.517241                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          165                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          165                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           67                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1097500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1097500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.118584                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.118584                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16380.597015                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16380.597015                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1644000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1644000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          392                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          392                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.454082                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.454082                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9235.955056                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9235.955056                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1482000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1482000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.441327                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.441327                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8566.473988                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8566.473988                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       329500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       329500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       318500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       318500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data      1299501                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total        1299501                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       601456                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       601456                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  65189684500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  65189684500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1900957                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1900957                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.316396                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.316396                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 108386.456366                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 108386.456366                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       601456                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       601456                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  64588228500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  64588228500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.316396                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.316396                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 107386.456366                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 107386.456366                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.590253                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20351502                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1702521                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.953745                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        331959500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.590253                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.893445                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.893445                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         49059658                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        49059658                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 30                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       874769000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1423937659.632725                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        42500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   4742887500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1826749278500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13121535000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    338992883                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       338992883                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    338992883                       # number of overall hits
system.cpu0.icache.overall_hits::total      338992883                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     53607265                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      53607265                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     53607265                       # number of overall misses
system.cpu0.icache.overall_misses::total     53607265                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 684094722493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 684094722493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 684094722493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 684094722493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    392600148                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    392600148                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    392600148                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    392600148                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136544                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136544                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136544                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136544                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12761.231570                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12761.231570                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12761.231570                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12761.231570                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3875                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.357143                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47956750                       # number of writebacks
system.cpu0.icache.writebacks::total         47956750                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5650482                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5650482                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5650482                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5650482                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47956783                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47956783                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47956783                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47956783                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 588801226994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 588801226994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 588801226994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 588801226994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122152                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122152                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122152                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122152                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12277.746549                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12277.746549                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12277.746549                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12277.746549                       # average overall mshr miss latency
system.cpu0.icache.replacements              47956750                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    338992883                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      338992883                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     53607265                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     53607265                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 684094722493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 684094722493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    392600148                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    392600148                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136544                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136544                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12761.231570                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12761.231570                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5650482                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5650482                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47956783                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47956783                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 588801226994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 588801226994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122152                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122152                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12277.746549                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12277.746549                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999975                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          386948256                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47956750                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.068692                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999975                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        833157078                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       833157078                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    893464623                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       893464623                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    893464623                       # number of overall hits
system.cpu0.dcache.overall_hits::total      893464623                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56253895                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56253895                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56253895                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56253895                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1772711286352                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1772711286352                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1772711286352                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1772711286352                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    949718518                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    949718518                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    949718518                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    949718518                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059232                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059232                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059232                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059232                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31512.685235                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31512.685235                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31512.685235                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31512.685235                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17938915                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1752404                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           244816                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          13188                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    73.275092                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   132.878678                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     42750377                       # number of writebacks
system.cpu0.dcache.writebacks::total         42750377                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14179179                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14179179                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14179179                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14179179                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42074716                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42074716                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42074716                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42074716                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 809758349739                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 809758349739                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 809758349739                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 809758349739                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044302                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044302                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044302                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044302                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19245.723482                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19245.723482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19245.723482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19245.723482                       # average overall mshr miss latency
system.cpu0.dcache.replacements              42750377                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    646796278                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      646796278                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43393704                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43393704                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1156634174000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1156634174000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690189982                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690189982                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.062872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26654.423739                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26654.423739                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8375731                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8375731                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35017973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35017973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 607830653000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 607830653000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050737                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050737                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17357.676671                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17357.676671                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    246668345                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246668345                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12860191                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12860191                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 616077112352                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 616077112352                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259528536                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    259528536                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049552                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049552                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47905.751349                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47905.751349                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5803448                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5803448                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      7056743                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7056743                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 201927696739                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 201927696739                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027191                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027191                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28614.857696                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28614.857696                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4211                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4211                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1932                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1932                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     13969000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13969000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.314504                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.314504                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7230.331263                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7230.331263                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1901                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1901                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1504500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1504500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005046                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005046                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 48532.258065                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48532.258065                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5763                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5763                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          284                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          284                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2874000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2874000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6047                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6047                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046965                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046965                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10119.718310                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10119.718310                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          279                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          279                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2601000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2601000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046139                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046139                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9322.580645                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9322.580645                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       148000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       148000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       142000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       142000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1210128                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1210128                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       691114                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       691114                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  72546846500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  72546846500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1901242                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1901242                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.363507                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.363507                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 104970.882517                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 104970.882517                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       691113                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       691113                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  71855732500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  71855732500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363506                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363506                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 103971.032957                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 103971.032957                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.930854                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          937450915                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         42765518                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.920719                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.930854                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997839                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997839                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1946029450                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1946029450                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            47829529                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40192507                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               91042                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              353967                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               57557                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              320716                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               15503                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              289711                       # number of demand (read+write) hits
system.l2.demand_hits::total                 89150532                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           47829529                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40192507                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              91042                       # number of overall hits
system.l2.overall_hits::.cpu1.data             353967                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              57557                       # number of overall hits
system.l2.overall_hits::.cpu2.data             320716                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              15503                       # number of overall hits
system.l2.overall_hits::.cpu3.data             289711                       # number of overall hits
system.l2.overall_hits::total                89150532                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            127252                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2549947                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1727688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5065                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1638913                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2021                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1401030                       # number of demand (read+write) misses
system.l2.demand_misses::total                7457582                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           127252                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2549947                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5666                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1727688                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5065                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1638913                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2021                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1401030                       # number of overall misses
system.l2.overall_misses::total               7457582                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11823200874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 316378476072                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    676455856                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 229438846530                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    624869297                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 220208454372                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    230688444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 190264725017                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     969645716462                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11823200874                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 316378476072                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    676455856                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 229438846530                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    624869297                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 220208454372                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    230688444                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 190264725017                       # number of overall miss cycles
system.l2.overall_miss_latency::total    969645716462                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47956781                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        42742454                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           96708                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2081655                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           62622                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1959629                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17524                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1690741                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96608114                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47956781                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       42742454                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          96708                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2081655                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          62622                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1959629                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17524                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1690741                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96608114                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002653                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.059658                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.058589                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.829959                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.080882                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.836338                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.115328                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.828649                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077194                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002653                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.059658                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.058589                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.829959                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.080882                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.836338                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.115328                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.828649                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077194                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92911.709631                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 124072.569380                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 119388.608542                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 132801.088235                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 123370.048766                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 134362.503911                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 114145.692232                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 135803.462465                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130021.462246                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92911.709631                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 124072.569380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 119388.608542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 132801.088235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 123370.048766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 134362.503911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 114145.692232                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 135803.462465                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130021.462246                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           11246512                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    376858                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.842837                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  16588730                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5610241                       # number of writebacks
system.l2.writebacks::total                   5610241                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            272                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         191428                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            398                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          55875                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            432                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          46556                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            207                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          39183                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              334351                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           272                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        191428                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           398                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         55875                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           432                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         46556                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           207                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         39183                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             334351                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       126980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2358519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1671813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1592357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1361847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7123231                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       126980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2358519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1671813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1592357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1361847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     17803807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24927038                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10534371879                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 278550314196                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    594350864                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 207775749022                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    546782302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 200023728916                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    198232445                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 173104490443                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 871328020067                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10534371879                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 278550314196                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    594350864                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 207775749022                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    546782302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 200023728916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    198232445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 173104490443                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1868416269102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2739744289169                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.055180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.054473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.803117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.073984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.812581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.103515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.805473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073733                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.055180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.054473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.803117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.073984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.812581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.103515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.805473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258022                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82960.874776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 118103.909358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 112822.867122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 124281.692403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 118019.059357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 125614.877139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 109279.186880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 127110.086847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 122322.022137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82960.874776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 118103.909358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 112822.867122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 124281.692403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 118019.059357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 125614.877139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 109279.186880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 127110.086847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 104944.760921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109910.543289                       # average overall mshr miss latency
system.l2.replacements                       32264816                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12300475                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12300475                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12300475                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12300475                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83812767                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83812767                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83812767                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83812767                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     17803807                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       17803807                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1868416269102                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1868416269102                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 104944.760921                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 104944.760921                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   52                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                155                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       421000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       421000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              207                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.950000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.615385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.659091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.590909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.748792                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5539.473684                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2716.129032                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           155                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1524500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       489500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       585000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       527000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3126000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.950000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.615385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.659091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.590909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.748792                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20059.210526                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20395.833333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20172.413793                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20269.230769                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20167.741935                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              128                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       100000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       129500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            160                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.802817                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.904762                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.880000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.697674                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5263.157895                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1340.909091                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1011.718750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          127                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1135500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       361500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       440000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       597500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2534500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.802817                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.880000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.697674                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.793750                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19921.052632                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19956.692913                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6169544                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           140855                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           137698                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           128851                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6576948                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1587318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1260941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1205031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         995770                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5049060                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 194389628150                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 159318959517                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 153811883066                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 128502074719                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  636022545452                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7756862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1401796                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1342729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1124621                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11626008                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.204634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.899518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.897449                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.885427                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.434290                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 122464.199455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 126349.257830                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 127641.432516                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 129047.947537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125968.506108                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        80049                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        19917                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        15831                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        13304                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           129101                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1507269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1241024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1189200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       982466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4919959                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 172807561299                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 144940929863                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 140254441173                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 117307116816                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 575310049151                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.194314                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.885310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.885659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.873597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.423186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 114649.449633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 116791.399572                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 117940.162439                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 119400.688488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116933.911269                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      47829529                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         91042                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         57557                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         15503                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47993631                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       127252                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2021                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           140004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11823200874                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    676455856                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    624869297                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    230688444                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13355214471                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47956781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        96708                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        62622                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       48133635                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002653                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.058589                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.080882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.115328                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92911.709631                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 119388.608542                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 123370.048766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 114145.692232                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95391.663602                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          272                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          398                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          432                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          207                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1309                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       126980                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5268                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4633                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1814                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       138695                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10534371879                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    594350864                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    546782302                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    198232445                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11873737490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002648                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.054473                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.073984                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.103515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002881                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82960.874776                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 112822.867122                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 118019.059357                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 109279.186880                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85610.422077                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     34022963                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       213112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       183018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       160860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34579953                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       962629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       466747                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       433882                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       405260                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2268518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 121988847922                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  70119887013                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  66396571306                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  61762650298                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 320267956539                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34985592                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       679859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       616900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       566120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36848471                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.027515                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.686535                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.703326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.715855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061563                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 126724.675781                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 150231.039542                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 153029.098478                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 152402.532443                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 141179.376377                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       111379                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        35958                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        30725                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        25879                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       203941                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       851250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       430789                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       403157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       379381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2064577                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 105742752897                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  62834819159                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  59769287743                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  55797373627                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 284144233426                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024331                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.633645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.653521                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.670142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.056029                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 124220.561406                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 145859.850551                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 148253.131517                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 147074.770816                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 137628.305181                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          443                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          306                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          267                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          267                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1283                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         7016                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         6028                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         5580                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         5837                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           24461                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     64770524                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     49763568                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     47009571                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     44112591                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    205656254                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         7459                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         6334                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         5847                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         6104                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         25744                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.940609                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.951689                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.954336                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.956258                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.950163                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  9231.830673                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8255.402787                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  8424.654301                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  7557.408086                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  8407.516209                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          779                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          550                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          510                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          486                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         2325                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         6237                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         5478                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         5070                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         5351                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        22136                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    128954897                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    114130866                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data    105681955                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data    111601888                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    460369606                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.836171                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.864856                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.867111                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.876638                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.859851                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20675.789161                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20834.404162                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20844.567061                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20856.267614                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20797.325894                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999929                       # Cycle average of tags in use
system.l2.tags.total_refs                   209889736                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  32268424                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.504493                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.362195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.757574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.716811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.032149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.470133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.024012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.431490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.012930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.366341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.826294                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.458784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.167450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.294161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1574248240                       # Number of tag accesses
system.l2.tags.data_accesses               1574248240                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8126784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     151085312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        337216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     107023616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        296512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     101935360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        116096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      87176704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1119886144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1575983744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8126784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       337216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       296512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       116096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8876608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    359055360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       359055360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         126981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2360708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1672244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1592740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1362136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     17498221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            24624746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5610240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5610240                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4417041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         82117348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           183282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58169093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           161159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         55403542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            63100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         47381970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    608676509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             856573044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4417041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       183282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       161159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        63100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4824582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195152484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195152484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195152484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4417041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        82117348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          183282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58169093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          161159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        55403542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           63100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        47381970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    608676509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1051725529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5538189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    126981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2275086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1653345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1565370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1325864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  17479366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011517298250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       341891                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       341891                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            35234037                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5225378                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    24624756                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5610240                       # Number of write requests accepted
system.mem_ctrls.readBursts                  24624756                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5610240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 187028                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 72051                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1318635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1306204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1542903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2678580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1465630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1614994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1604204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1476082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1479106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1417932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1639294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1400702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1378791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1378192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1339573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1396904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            301294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            294387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            288994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            297146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            375481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            426544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            430180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            380671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            385669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            355681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           361611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           362666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           330596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           314925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           312142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           320179                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1428521508557                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               122188630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1886728871057                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     58455.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                77205.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 18975345                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2749217                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              24624756                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5610240                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1542034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1918488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2100224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2005372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1714269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1448292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1223138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1070306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  926406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  793045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1175466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3616416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1987458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 775494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 698690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 617029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 486029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 256224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  56579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  26769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 112879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 188476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 253895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 298084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 323492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 337787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 345656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 353447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 364417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 361350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 360286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 351965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 339615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 333879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 331746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  57239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  33560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  20744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  17562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  25981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  33306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  38403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  41058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  41977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  42690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  43230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  43552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  44070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  44167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  44346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  44245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  44852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  48653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  20652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8251325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    232.502749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.909368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.414577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3392314     41.11%     41.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2546473     30.86%     71.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       598819      7.26%     79.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       400908      4.86%     84.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       510168      6.18%     90.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       157237      1.91%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       100934      1.22%     93.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        64796      0.79%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       479676      5.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8251325                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       341891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.478053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1360.665715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       341890    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-819199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        341891                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       341891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.198631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.183450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.747136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           314592     92.02%     92.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1703      0.50%     92.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17201      5.03%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4927      1.44%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1794      0.52%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              885      0.26%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              405      0.12%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              226      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               91      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               32      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        341891                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1564014464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11969792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               354442624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1575984384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            359055360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       850.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       192.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    856.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1839870800500                       # Total gap between requests
system.mem_ctrls.avgGap                      60852.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8126784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    145605504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       337216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    105814080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       296512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    100183680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       116096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     84855296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1118679296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    354442624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4417040.555440062657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 79138982.439214617014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 183282.433487007424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57511690.072798691690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 161159.141079010325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 54451475.214947208762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 63100.082434130098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 46120246.800686590374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 608020567.417952656746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 192645386.512622147799                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       126981                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2360709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5269                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1672244                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1592740                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1362136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     17498230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5610240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5269797217                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 180890860217                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    370679081                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 137946203770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    349804327                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 133588642916                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    121343638                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 116390458304                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1311801081587                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 44693663697711                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41500.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     76625.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     70350.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     82491.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     75502.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     83873.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     66892.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     85447.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     74967.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7966444.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          29290843260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          15568437225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         81613727160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14320908180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     145237588080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     370163673780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     394793614560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1050988792245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        571.229667                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1021945785083                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  61437220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 756487808417                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          29623652940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15745337355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         92871600780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14588318340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     145237588080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     552434128740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     241302705120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1091803331355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.413039                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 621022141077                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  61437220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1157411452423                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11945051630.597015                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   73473637498.972595                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          130     97.01%     97.01% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     97.76% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        59500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 707432251500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   239233895000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1600636918500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15033294                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15033294                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15033294                       # number of overall hits
system.cpu1.icache.overall_hits::total       15033294                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       108112                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        108112                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       108112                       # number of overall misses
system.cpu1.icache.overall_misses::total       108112                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2127288498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2127288498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2127288498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2127288498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15141406                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15141406                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15141406                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15141406                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007140                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007140                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007140                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007140                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19676.710245                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19676.710245                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19676.710245                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19676.710245                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           83                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    13.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        96676                       # number of writebacks
system.cpu1.icache.writebacks::total            96676                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        11404                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        11404                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        11404                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        11404                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        96708                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        96708                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        96708                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        96708                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1901322499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1901322499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1901322499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1901322499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006387                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006387                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006387                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006387                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19660.446902                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19660.446902                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19660.446902                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19660.446902                       # average overall mshr miss latency
system.cpu1.icache.replacements                 96676                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15033294                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15033294                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       108112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       108112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2127288498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2127288498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15141406                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15141406                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007140                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007140                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19676.710245                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19676.710245                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        11404                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        11404                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        96708                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        96708                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1901322499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1901322499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006387                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006387                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19660.446902                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19660.446902                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994346                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14883201                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            96676                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           153.949284                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        321619000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994346                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999823                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999823                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30379520                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30379520                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     25255254                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        25255254                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     25255254                       # number of overall hits
system.cpu1.dcache.overall_hits::total       25255254                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5248154                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5248154                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5248154                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5248154                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 682178084869                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 682178084869                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 682178084869                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 682178084869                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     30503408                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30503408                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     30503408                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30503408                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.172051                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.172051                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.172051                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.172051                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 129984.387819                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129984.387819                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 129984.387819                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129984.387819                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6674992                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1020411                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            69201                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7300                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    96.458028                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   139.782329                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2087864                       # number of writebacks
system.cpu1.dcache.writebacks::total          2087864                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3918905                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3918905                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3918905                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3918905                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1329249                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1329249                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1329249                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1329249                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 158203209974                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 158203209974                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 158203209974                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 158203209974                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043577                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043577                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043577                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043577                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 119016.986264                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 119016.986264                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 119016.986264                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 119016.986264                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2087864                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21295282                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21295282                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3038431                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3038431                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 359302157000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 359302157000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24333713                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24333713                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.124865                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.124865                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 118252.531323                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 118252.531323                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2358000                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2358000                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       680431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       680431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  74707188500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  74707188500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.027962                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.027962                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109793.922529                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109793.922529                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3959972                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3959972                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2209723                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2209723                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 322875927869                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 322875927869                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6169695                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6169695                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.358158                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.358158                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 146116.019007                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 146116.019007                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1560905                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1560905                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       648818                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       648818                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  83496021474                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  83496021474                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.105162                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105162                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 128689.434439                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 128689.434439                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          215                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          215                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5186000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5186000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.393053                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.393053                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24120.930233                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24120.930233                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           67                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       831000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       831000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.122486                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.122486                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12402.985075                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12402.985075                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          160                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1196000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1196000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.435967                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.435967                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         7475                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         7475                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          158                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1051000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1051000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.430518                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.430518                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6651.898734                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6651.898734                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       345500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       345500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       332500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       332500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1124976                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1124976                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       776043                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       776043                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  81644697500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  81644697500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1901019                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1901019                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408225                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408225                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 105206.409310                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 105206.409310                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       776043                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       776043                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  80868654500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  80868654500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408225                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408225                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 104206.409310                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 104206.409310                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.867029                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28484865                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2105098                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.531372                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        321630500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.867029                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.933345                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.933345                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         66915809                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        66915809                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1839870813500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84984623                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17910716                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     84333064                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26654575                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         30229425                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1101                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           728                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1829                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           45                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           45                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11674175                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11674173                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      48133637                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36850990                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        25744                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        25744                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143870313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    128266581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       290092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6281442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       187834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5908745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        52540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5096643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             289954190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6138465920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5471541184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12376576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    266849152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8013568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    251180864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2241024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    216797888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12367466176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        62546445                       # Total snoops (count)
system.tol2bus.snoopTraffic                 362302912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        159276053                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065995                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.299633                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              150203523     94.30%     94.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8314905      5.22%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 196983      0.12%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 440100      0.28%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 120426      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    116      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          159276053                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       193497726814                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2963264315                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          94216862                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2549833181                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26426171                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       64156074084                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       72010087867                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3154138286                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         145392758                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13510                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1988016967000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 533762                       # Simulator instruction rate (inst/s)
host_mem_usage                                 751028                       # Number of bytes of host memory used
host_op_rate                                   535448                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5088.07                       # Real time elapsed on the host
host_tick_rate                               29116370                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2715818024                       # Number of instructions simulated
sim_ops                                    2724398478                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.148146                       # Number of seconds simulated
sim_ticks                                148146153500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.005775                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               20314198                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            22079264                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3677827                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         37137152                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             47849                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          70524                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           22675                       # Number of indirect misses.
system.cpu0.branchPred.lookups               40216248                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12717                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          6808                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2782390                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19639783                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5815173                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         841853                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       58040152                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            92743842                       # Number of instructions committed
system.cpu0.commit.committedOps              93158059                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    263434084                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.353629                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.364464                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    232915040     88.41%     88.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16112795      6.12%     94.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3276878      1.24%     95.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2334492      0.89%     96.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       764586      0.29%     96.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       493282      0.19%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       610972      0.23%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1110866      0.42%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5815173      2.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    263434084                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84576                       # Number of function calls committed.
system.cpu0.commit.int_insts                 91260339                       # Number of committed integer instructions.
system.cpu0.commit.loads                     21397249                       # Number of loads committed
system.cpu0.commit.membars                     622946                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       623711      0.67%      0.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        67894367     72.88%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8042      0.01%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       21403429     22.98%     96.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3222669      3.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         93158059                       # Class of committed instruction
system.cpu0.commit.refs                      24627062                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   92743842                       # Number of Instructions Simulated
system.cpu0.committedOps                     93158059                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.073160                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.073160                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            168525649                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               899920                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            17574061                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             165484453                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                17955280                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 81483275                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2785662                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2776008                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3223047                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   40216248                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 11842888                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    253794327                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               202829                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          583                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     190005540                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 190                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          115                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7362232                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141101                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16496582                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          20362047                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.666647                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         273972913                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.698183                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.974164                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               154353279     56.34%     56.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                67397735     24.60%     80.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                37929272     13.84%     94.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11851733      4.33%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  972388      0.35%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  864077      0.32%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  265550      0.10%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   42579      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  296300      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           273972913                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3085                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2261                       # number of floating regfile writes
system.cpu0.idleCycles                       11043710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3033111                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                26959116                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.466159                       # Inst execution rate
system.cpu0.iew.exec_refs                    38145268                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3312031                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               86849527                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             35091653                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            338475                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1943920                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3458017                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          151099326                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             34833237                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3096714                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            132863095                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                631091                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10962535                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2785662                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12088129                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       807940                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           63158                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          374                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          405                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13694404                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       228204                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           405                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       956485                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2076626                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 99779133                       # num instructions consuming a value
system.cpu0.iew.wb_count                    125974586                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.796825                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 79506466                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.441990                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     126284158                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               170482788                       # number of integer regfile reads
system.cpu0.int_regfile_writes               95677287                       # number of integer regfile writes
system.cpu0.ipc                              0.325398                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.325398                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           626648      0.46%      0.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             96082614     70.67%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8531      0.01%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2283      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1534      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            35926755     26.42%     97.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3309314      2.43%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            676      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             135959809                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3684                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7348                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3620                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3723                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1624119                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.011946                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 918841     56.57%     56.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    14      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     52      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     56.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                662022     40.76%     97.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                43170      2.66%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             136953596                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         548082515                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    125970966                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        209037272                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 149997460                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                135959809                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1101866                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       57941269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           573213                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        260013                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28917902                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    273972913                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.496253                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.093703                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          204666593     74.70%     74.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           36259188     13.23%     87.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16188461      5.91%     93.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7626502      2.78%     96.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5395898      1.97%     98.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1412555      0.52%     99.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1327099      0.48%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             937704      0.34%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             158913      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      273972913                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.477024                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           709440                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           84490                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            35091653                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3458017                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6859                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       285016623                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11275688                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              119095732                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             69925340                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2533854                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22076401                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24899220                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               774971                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            205097677                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             159189688                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          121935992                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 79389698                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1946444                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2785662                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             30644802                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                52010656                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3157                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       205094520                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      19980618                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            326515                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11301971                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        326551                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   408782633                       # The number of ROB reads
system.cpu0.rob.rob_writes                  312967339                       # The number of ROB writes
system.cpu0.timesIdled                         125401                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2917                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.402646                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19359240                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20081648                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3440995                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         35219820                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             20786                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          28626                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7840                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38129929                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2169                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6338                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2632499                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18882814                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5760388                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         508448                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       57109901                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            88995880                       # Number of instructions committed
system.cpu1.commit.committedOps              89245631                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    246552281                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.361974                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.394603                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    218181629     88.49%     88.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14847777      6.02%     94.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2775846      1.13%     95.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2132227      0.86%     96.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       703677      0.29%     96.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       461414      0.19%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       580662      0.24%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1108661      0.45%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5760388      2.34%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    246552281                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28548                       # Number of function calls committed.
system.cpu1.commit.int_insts                 87609040                       # Number of committed integer instructions.
system.cpu1.commit.loads                     20641852                       # Number of loads committed
system.cpu1.commit.membars                     376190                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       376190      0.42%      0.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65719952     73.64%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            225      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20648190     23.14%     97.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2500692      2.80%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         89245631                       # Class of committed instruction
system.cpu1.commit.refs                      23148882                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   88995880                       # Number of Instructions Simulated
system.cpu1.committedOps                     89245631                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.915402                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.915402                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            156885471                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               812465                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17082983                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             160539635                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14945507                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 79326109                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2634192                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2615495                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3089031                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   38129929                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10739738                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    240451460                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               137065                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     181953760                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6885376                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.146960                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12986104                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19380026                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.701282                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         256880310                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.710580                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.955977                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               141624365     55.13%     55.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                64983380     25.30%     80.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                36976635     14.39%     94.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11344875      4.42%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  856298      0.33%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  810721      0.32%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   75916      0.03%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   36624      0.01%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  171496      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           256880310                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2578435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2880202                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26155248                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.495440                       # Inst execution rate
system.cpu1.iew.exec_refs                    36479320                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2579559                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               85861906                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34135094                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            165839                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1958176                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2632436                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          146259801                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33899761                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3048942                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            128546304                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                624956                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10134922                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2634192                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11256556                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       772501                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           52084                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          147                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     13493242                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       125406                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           121                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       930537                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1949665                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 97743509                       # num instructions consuming a value
system.cpu1.iew.wb_count                    121789345                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.796679                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 77870245                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.469398                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     122093276                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               164548480                       # number of integer regfile reads
system.cpu1.int_regfile_writes               93156457                       # number of integer regfile writes
system.cpu1.ipc                              0.343006                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.343006                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           377789      0.29%      0.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             93649627     71.16%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 281      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            34992116     26.59%     98.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2575051      1.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             131595246                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1573920                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011960                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 926504     58.87%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     58.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                644482     40.95%     99.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2934      0.19%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             132791377                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         522211690                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    121789345                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        203274090                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 145670129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                131595246                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             589672                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       57014170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           566968                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         81224                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     28330856                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    256880310                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.512282                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.111763                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          190397057     74.12%     74.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           34153722     13.30%     87.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15923849      6.20%     93.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7389537      2.88%     96.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5292414      2.06%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1329186      0.52%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1304691      0.51%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             937349      0.36%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             152505      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      256880310                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.507191                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           532421                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           49312                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34135094                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2632436                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1599                       # number of misc regfile reads
system.cpu1.numCycles                       259458745                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    36755322                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              117511119                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67626625                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2590585                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18947293                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              24802630                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               795342                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            198578892                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             154393176                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          119039137                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 77221906                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                882977                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2634192                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29409165                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                51412512                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       198578892                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      11156635                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            157491                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10874436                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        157501                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   387137922                       # The number of ROB reads
system.cpu1.rob.rob_writes                  303070490                       # The number of ROB writes
system.cpu1.timesIdled                          25996                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.626310                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               19365159                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            20041290                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3422282                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         34922881                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             19672                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          25140                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5468                       # Number of indirect misses.
system.cpu2.branchPred.lookups               37809808                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2057                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6557                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2617480                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  18533600                       # Number of branches committed
system.cpu2.commit.bw_lim_events              5709163                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         340861                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       57573053                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            87543862                       # Number of instructions committed
system.cpu2.commit.committedOps              87709765                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    241110163                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.363775                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.401512                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    213438580     88.52%     88.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14422742      5.98%     94.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2668359      1.11%     95.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2095610      0.87%     96.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       665970      0.28%     96.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       436268      0.18%     96.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       569346      0.24%     97.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1104125      0.46%     97.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      5709163      2.37%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    241110163                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               28798                       # Number of function calls committed.
system.cpu2.commit.int_insts                 86193852                       # Number of committed integer instructions.
system.cpu2.commit.loads                     20318863                       # Number of loads committed
system.cpu2.commit.membars                     250336                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       250336      0.29%      0.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64731569     73.80%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            231      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             382      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       20325420     23.17%     97.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2401827      2.74%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         87709765                       # Class of committed instruction
system.cpu2.commit.refs                      22727247                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   87543862                       # Number of Instructions Simulated
system.cpu2.committedOps                     87709765                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.902749                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.902749                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            151785390                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               808706                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            16992808                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             158846644                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14814166                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 79258169                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2619266                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2598763                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2997678                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   37809808                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10367124                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    235492464                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               133053                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     180425898                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6848136                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.148788                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12558105                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          19384831                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.710009                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         251474669                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.720025                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.955388                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               137030991     54.49%     54.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                64597364     25.69%     80.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                36649883     14.57%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11227570      4.46%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  870919      0.35%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  798798      0.32%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  178193      0.07%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   26313      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   94638      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           251474669                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2643193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2865606                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                25832355                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.500344                       # Inst execution rate
system.cpu2.iew.exec_refs                    36045187                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2483886                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               86279672                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             33886764                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            140283                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1743501                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2554153                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          145188852                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33561301                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          3032325                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            127146344                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                627875                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              9905957                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2619266                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             11029627                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       763440                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           53785                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          173                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     13567901                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       145769                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           137                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       927821                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1937785                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 96864389                       # num instructions consuming a value
system.cpu2.iew.wb_count                    120419360                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.796309                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 77133979                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.473872                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     120723821                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               162720526                       # number of integer regfile reads
system.cpu2.int_regfile_writes               92288865                       # number of integer regfile writes
system.cpu2.ipc                              0.344501                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.344501                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           252016      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             92796088     71.28%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 260      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  382      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            34650856     26.62%     98.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2479067      1.90%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             130178669                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1551195                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.011916                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 915815     59.04%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     59.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                634840     40.93%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  540      0.03%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             131477848                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         513959137                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    120419360                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        202668070                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 144739212                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                130178669                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             449640                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       57479087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           575935                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        108779                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     28693577                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    251474669                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.517661                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.117398                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          185862141     73.91%     73.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           33553505     13.34%     87.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           15781126      6.28%     93.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7344905      2.92%     96.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5253409      2.09%     98.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1293931      0.51%     99.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1306211      0.52%     99.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             927888      0.37%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             151553      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      251474669                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.512277                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           375277                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           35795                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            33886764                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2554153                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1680                       # number of misc regfile reads
system.cpu2.numCycles                       254117862                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    42095236                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              117605468                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             66622790                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2557081                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18723460                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              24443107                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               769529                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            196638284                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             152908435                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          118074892                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 77142734                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                627359                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2619266                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             28709174                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                51452102                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       196638284                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       6674567                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            128979                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10410679                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        128992                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   380674757                       # The number of ROB reads
system.cpu2.rob.rob_writes                  300961587                       # The number of ROB writes
system.cpu2.timesIdled                          26712                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.472764                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               19154819                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            20063124                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3459895                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         34511388                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             20369                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          26914                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6545                       # Number of indirect misses.
system.cpu3.branchPred.lookups               37386598                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2258                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6401                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2632188                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  18621081                       # Number of branches committed
system.cpu3.commit.bw_lim_events              5760279                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         290103                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       57265642                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            87993252                       # Number of instructions committed
system.cpu3.commit.committedOps              88133713                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    240825241                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.365965                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.403378                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    212928261     88.42%     88.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14495549      6.02%     94.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2760445      1.15%     95.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2168816      0.90%     96.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       660369      0.27%     96.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       451441      0.19%     96.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       570654      0.24%     97.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1029427      0.43%     97.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      5760279      2.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    240825241                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               28765                       # Number of function calls committed.
system.cpu3.commit.int_insts                 86658065                       # Number of committed integer instructions.
system.cpu3.commit.loads                     20306211                       # Number of loads committed
system.cpu3.commit.membars                     212190                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       212190      0.24%      0.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        65161823     73.94%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            243      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             382      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       20312612     23.05%     97.22% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2446463      2.78%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         88133713                       # Class of committed instruction
system.cpu3.commit.refs                      22759075                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   87993252                       # Number of Instructions Simulated
system.cpu3.committedOps                     88133713                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.882873                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.882873                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            151257986                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               831690                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            16968016                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             158931162                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                14977078                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 79217268                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2634000                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2684278                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3017161                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   37386598                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10357854                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    235010382                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               127799                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          178                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     179705376                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6923414                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.147381                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12631214                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          19175188                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.708413                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         251103493                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.716777                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.945696                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               136821515     54.49%     54.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                64823764     25.82%     80.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                36314749     14.46%     94.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11283047      4.49%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  911658      0.36%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  808914      0.32%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   50161      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   26916      0.01%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   62769      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           251103493                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2569859                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2876076                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                25885518                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.502553                       # Inst execution rate
system.cpu3.iew.exec_refs                    36045992                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2525935                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               85895197                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             33820220                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             96017                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1770991                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2564251                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          145304986                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33520057                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          3055237                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            127484392                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                626877                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9950560                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2634000                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             11075813                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       765883                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           52151                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          154                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     13514009                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       111387                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           127                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       929373                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1946703                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 97015620                       # num instructions consuming a value
system.cpu3.iew.wb_count                    120723543                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.796485                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 77271514                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.475902                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     121027788                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               163213691                       # number of integer regfile reads
system.cpu3.int_regfile_writes               92522211                       # number of integer regfile writes
system.cpu3.ipc                              0.346876                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.346876                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           213905      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             93200198     71.40%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 245      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  382      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            34603586     26.51%     98.07% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2521313      1.93%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             130539629                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1570254                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012029                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 927986     59.10%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     59.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                640017     40.76%     99.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2251      0.14%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             131895978                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         514313876                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    120723543                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        202476382                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 144970926                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                130539629                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             334060                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       57171273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           560871                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         43957                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     28514371                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    251103493                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.519864                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.118902                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          185342278     73.81%     73.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           33483262     13.33%     87.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           15994874      6.37%     93.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7391596      2.94%     96.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5196222      2.07%     98.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1304678      0.52%     99.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1302829      0.52%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             935453      0.37%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             152301      0.06%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      251103493                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.514597                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           400227                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           34068                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            33820220                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2564251                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1715                       # number of misc regfile reads
system.cpu3.numCycles                       253673352                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    42542571                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              117363871                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             66940305                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2585109                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18921688                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              24687648                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               783162                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            196964679                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             153090427                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          118300599                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 77098366                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                862134                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2634000                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29225981                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                51360294                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       196964679                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5859587                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             84979                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10600624                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         85010                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   380453033                       # The number of ROB reads
system.cpu3.rob.rob_writes                  301107880                       # The number of ROB writes
system.cpu3.timesIdled                          25718                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         14671610                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             16612340                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            39683862                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            7368883                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2864379                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19184158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      37503618                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2931002                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       904010                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11054681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7559624                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23813766                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8463634                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18903457                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       896457                       # Transaction distribution
system.membus.trans_dist::WritebackClean            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17423777                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            37875                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11486                       # Transaction distribution
system.membus.trans_dist::ReadExReq            229806                       # Transaction distribution
system.membus.trans_dist::ReadExResp           229353                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18903442                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           770                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     56636428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               56636428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1281873408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1281873408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            44129                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19183379                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19183379    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19183379                       # Request fanout histogram
system.membus.respLayer1.occupancy        97544775576                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             65.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         47153778806                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1972                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          987                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    21365466.565350                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   114223601.073794                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows            1      0.10%      0.10% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          986     99.90%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   1765758500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            987                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   127058438000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  21087715500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10339731                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10339731                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10339731                       # number of overall hits
system.cpu2.icache.overall_hits::total       10339731                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27393                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27393                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27393                       # number of overall misses
system.cpu2.icache.overall_misses::total        27393                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2028812000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2028812000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2028812000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2028812000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10367124                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10367124                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10367124                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10367124                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002642                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002642                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002642                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002642                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 74063.154821                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 74063.154821                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 74063.154821                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 74063.154821                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1777                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    53.848485                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25457                       # number of writebacks
system.cpu2.icache.writebacks::total            25457                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1936                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1936                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1936                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1936                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25457                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25457                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25457                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25457                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1869630000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1869630000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1869630000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1869630000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002456                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002456                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002456                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002456                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 73442.668028                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 73442.668028                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 73442.668028                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 73442.668028                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25457                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10339731                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10339731                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27393                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27393                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2028812000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2028812000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10367124                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10367124                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002642                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002642                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 74063.154821                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 74063.154821                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1936                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1936                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25457                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25457                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1869630000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1869630000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002456                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002456                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 73442.668028                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 73442.668028                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10470017                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25489                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           410.766095                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20759705                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20759705                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     22082384                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22082384                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     22082384                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22082384                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      9829151                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       9829151                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      9829151                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9829151                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 907982599399                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 907982599399                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 907982599399                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 907982599399                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     31911535                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31911535                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     31911535                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31911535                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.308012                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.308012                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.308012                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.308012                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 92376.503260                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92376.503260                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 92376.503260                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92376.503260                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     46455304                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        77919                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           806927                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            952                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.570640                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.847689                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2658041                       # number of writebacks
system.cpu2.dcache.writebacks::total          2658041                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      7145409                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7145409                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      7145409                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7145409                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2683742                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2683742                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2683742                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2683742                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 260769442882                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 260769442882                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 260769442882                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 260769442882                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.084099                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.084099                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.084099                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.084099                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 97166.360582                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 97166.360582                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 97166.360582                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 97166.360582                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2658030                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     20364200                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20364200                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9227796                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9227796                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 843692957000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 843692957000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     29591996                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29591996                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.311834                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.311834                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 91429.519790                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91429.519790                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      6627294                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6627294                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2600502                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2600502                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 253111862500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 253111862500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.087879                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.087879                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 97331.923798                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 97331.923798                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1718184                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1718184                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       601355                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       601355                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  64289642399                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  64289642399                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2319539                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2319539                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.259256                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.259256                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 106907.970166                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 106907.970166                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       518115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       518115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        83240                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        83240                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   7657580382                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   7657580382                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.035886                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035886                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 91993.997862                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 91993.997862                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        81995                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        81995                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1412                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1412                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     52470000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     52470000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        83407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        83407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.016929                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.016929                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 37160.056657                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37160.056657                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          539                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          539                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          873                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          873                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16524000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16524000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.010467                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.010467                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 18927.835052                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18927.835052                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        79080                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        79080                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         3044                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3044                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     24483500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     24483500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        82124                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        82124                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.037066                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.037066                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8043.199737                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8043.199737                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2982                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2982                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     21663500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     21663500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.036311                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.036311                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7264.755198                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7264.755198                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      4612500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4612500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      4450500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4450500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1242                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1242                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5315                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5315                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    160217500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    160217500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6557                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6557                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.810584                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.810584                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 30144.402634                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 30144.402634                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5315                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5315                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    154902500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    154902500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.810584                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.810584                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 29144.402634                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 29144.402634                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.996149                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           24940751                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2679933                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.306483                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.996149                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.968630                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968630                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         66847149                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        66847149                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1700                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          851                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    25041014.101058                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   126421785.064576                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          851    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1802176500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            851                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   126836250500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  21309903000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10329964                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10329964                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10329964                       # number of overall hits
system.cpu3.icache.overall_hits::total       10329964                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27890                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27890                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27890                       # number of overall misses
system.cpu3.icache.overall_misses::total        27890                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2060391997                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2060391997                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2060391997                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2060391997                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10357854                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10357854                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10357854                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10357854                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002693                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002693                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002693                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002693                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 73875.654249                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 73875.654249                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 73875.654249                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 73875.654249                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3131                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          650                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    48.169231                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets    92.857143                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25669                       # number of writebacks
system.cpu3.icache.writebacks::total            25669                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2221                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2221                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2221                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2221                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        25669                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25669                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        25669                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25669                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1871008498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1871008498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1871008498                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1871008498                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002478                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002478                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002478                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002478                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 72889.808641                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72889.808641                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 72889.808641                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72889.808641                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25669                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10329964                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10329964                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27890                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27890                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2060391997                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2060391997                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10357854                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10357854                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002693                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002693                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 73875.654249                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 73875.654249                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2221                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2221                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        25669                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25669                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1871008498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1871008498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002478                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002478                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 72889.808641                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72889.808641                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10608438                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25701                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           412.763628                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20741377                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20741377                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     22023802                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        22023802                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     22023802                       # number of overall hits
system.cpu3.dcache.overall_hits::total       22023802                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      9910889                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9910889                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      9910889                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9910889                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 910367814629                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 910367814629                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 910367814629                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 910367814629                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     31934691                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     31934691                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     31934691                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     31934691                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.310349                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.310349                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.310349                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.310349                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 91855.313346                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 91855.313346                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 91855.313346                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 91855.313346                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     46793461                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        83806                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           809955                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            972                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.772915                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    86.220165                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2649880                       # number of writebacks
system.cpu3.dcache.writebacks::total          2649880                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      7234898                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7234898                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      7234898                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7234898                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2675991                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2675991                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2675991                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2675991                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 260660378022                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 260660378022                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 260660378022                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 260660378022                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.083796                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.083796                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.083796                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.083796                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 97407.045847                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 97407.045847                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 97407.045847                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 97407.045847                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2649870                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     20299646                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       20299646                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9258379                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9258379                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 841041854500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 841041854500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     29558025                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29558025                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.313227                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.313227                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 90841.156373                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 90841.156373                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      6671021                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6671021                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2587358                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2587358                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 252440270000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 252440270000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.087535                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.087535                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 97566.811396                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 97566.811396                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1724156                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1724156                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       652510                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       652510                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  69325960129                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  69325960129                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2376666                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2376666                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.274548                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.274548                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 106245.053913                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 106245.053913                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       563877                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       563877                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        88633                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        88633                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   8220108022                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   8220108022                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037293                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037293                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 92743.199734                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 92743.199734                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        69460                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        69460                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1414                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1414                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     50476000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     50476000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        70874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.019951                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.019951                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 35697.312588                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35697.312588                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          635                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          635                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          779                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          779                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     15960000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     15960000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.010991                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.010991                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 20487.804878                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20487.804878                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        66516                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        66516                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3112                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3112                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     26354500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     26354500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        69628                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69628                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.044695                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.044695                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8468.669666                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8468.669666                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3039                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3039                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     23451500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     23451500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.043646                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.043646                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7716.847647                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7716.847647                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3834000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3834000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3698000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3698000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1282                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1282                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         5119                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         5119                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    155030500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    155030500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6401                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6401                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.799719                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.799719                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 30285.309631                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 30285.309631                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         5119                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         5119                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    149911500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    149911500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.799719                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.799719                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 29285.309631                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 29285.309631                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.937798                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           24850669                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2671716                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.301389                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.937798                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.966806                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.966806                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         66834879                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        66834879                       # Number of data accesses
system.cpu0.numPwrStateTransitions                536                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          268                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    21037231.343284                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   131801646.061494                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          268    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1692089500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            268                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   142508175500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5637978000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11709758                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11709758                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11709758                       # number of overall hits
system.cpu0.icache.overall_hits::total       11709758                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       133129                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        133129                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       133129                       # number of overall misses
system.cpu0.icache.overall_misses::total       133129                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8934368477                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8934368477                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8934368477                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8934368477                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     11842887                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11842887                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     11842887                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11842887                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.011241                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011241                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.011241                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011241                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67110.610588                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67110.610588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67110.610588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67110.610588                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        16763                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           27                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              299                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.063545                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           27                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       122602                       # number of writebacks
system.cpu0.icache.writebacks::total           122602                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10527                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10527                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10527                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10527                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       122602                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       122602                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       122602                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       122602                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8206464478                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8206464478                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8206464478                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8206464478                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.010352                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010352                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.010352                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010352                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66935.812450                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66935.812450                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66935.812450                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66935.812450                       # average overall mshr miss latency
system.cpu0.icache.replacements                122602                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11709758                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11709758                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       133129                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       133129                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8934368477                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8934368477                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     11842887                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11842887                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.011241                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011241                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67110.610588                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67110.610588                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10527                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10527                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       122602                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       122602                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8206464478                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8206464478                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.010352                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010352                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66935.812450                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66935.812450                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11833769                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           122634                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            96.496640                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         23808376                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        23808376                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     23212545                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23212545                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     23212545                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23212545                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10383066                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10383066                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10383066                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10383066                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 944875515342                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 944875515342                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 944875515342                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 944875515342                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     33595611                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33595611                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     33595611                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33595611                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.309060                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.309060                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.309060                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.309060                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 91001.590026                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91001.590026                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 91001.590026                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91001.590026                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     49008926                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        72458                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           866611                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            893                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.552393                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.139978                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2864310                       # number of writebacks
system.cpu0.dcache.writebacks::total          2864310                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7495294                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7495294                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7495294                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7495294                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2887772                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2887772                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2887772                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2887772                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 275567449425                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 275567449425                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 275567449425                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 275567449425                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085957                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085957                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085957                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085957                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 95425.625508                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95425.625508                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 95425.625508                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95425.625508                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2864302                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     21186636                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       21186636                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9394386                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9394386                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 856690459500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 856690459500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     30581022                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30581022                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.307197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.307197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 91191.745740                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 91191.745740                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6662208                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6662208                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2732178                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2732178                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 262749332500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 262749332500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089342                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089342                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 96168.453336                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96168.453336                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2025909                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2025909                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       988680                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       988680                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  88185055842                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  88185055842                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3014589                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3014589                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.327965                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.327965                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 89194.740302                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 89194.740302                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       833086                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       833086                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       155594                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       155594                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  12818116925                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12818116925                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051614                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051614                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82381.820154                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82381.820154                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       207039                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       207039                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2504                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2504                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     74257500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     74257500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       209543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       209543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.011950                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.011950                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29655.551118                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29655.551118                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2136                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2136                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          368                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          368                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4321500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4321500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001756                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001756                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11743.206522                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11743.206522                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       204580                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       204580                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3790                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3790                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     44941000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     44941000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       208370                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       208370                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.018189                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018189                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11857.783641                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11857.783641                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3707                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3707                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     41261000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     41261000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.017790                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017790                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11130.563798                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11130.563798                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       528500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       528500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       501500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       501500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2259                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2259                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4549                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4549                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    150776999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    150776999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         6808                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         6808                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.668184                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.668184                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 33145.086612                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 33145.086612                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4546                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4546                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    146227999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    146227999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.667744                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.667744                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 32166.299824                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 32166.299824                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.786525                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26524965                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2882216                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.202976                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.786525                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.993329                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993329                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         70922848                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        70922848                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               38588                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              841881                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7616                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              802849                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7889                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              793962                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7970                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              782801                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3283556                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              38588                       # number of overall hits
system.l2.overall_hits::.cpu0.data             841881                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7616                       # number of overall hits
system.l2.overall_hits::.cpu1.data             802849                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7889                       # number of overall hits
system.l2.overall_hits::.cpu2.data             793962                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7970                       # number of overall hits
system.l2.overall_hits::.cpu3.data             782801                       # number of overall hits
system.l2.overall_hits::total                 3283556                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             84013                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2015277                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1889274                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             17568                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1864968                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             17699                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1867758                       # number of demand (read+write) misses
system.l2.demand_misses::total                7774663                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            84013                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2015277                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18106                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1889274                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            17568                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1864968                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            17699                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1867758                       # number of overall misses
system.l2.overall_misses::total               7774663                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7590058863                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 254010167904                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1775369402                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 242428527506                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1728709870                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 240196172578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1729042398                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 240329252744                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     989787301265                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7590058863                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 254010167904                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1775369402                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 242428527506                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1728709870                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 240196172578                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1729042398                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 240329252744                       # number of overall miss cycles
system.l2.overall_miss_latency::total    989787301265                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          122601                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2857158                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25722                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2692123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25457                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2658930                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           25669                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2650559                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11058219                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         122601                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2857158                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25722                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2692123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25457                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2658930                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          25669                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2650559                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11058219                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.685255                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.705343                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.703911                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.701778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.690105                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.701398                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.689509                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.704666                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.703066                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.685255                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.705343                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.703911                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.701778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.690105                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.701398                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.689509                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.704666                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.703066                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90343.861819                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 126042.309769                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98054.203137                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 128318.352714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98401.062728                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 128793.723312                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97691.530482                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 128672.586461                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 127309.351063                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90343.861819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 126042.309769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98054.203137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 128318.352714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98401.062728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 128793.723312                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97691.530482                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 128672.586461                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 127309.351063                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           30748425                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   2389438                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      12.868476                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11403624                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              896452                       # number of writebacks
system.l2.writebacks::total                    896452                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            966                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         209001                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4073                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         179669                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4707                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         176083                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4072                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         177746                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              756317                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           966                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        209001                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4073                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        179669                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4707                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        176083                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4072                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        177746                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             756317                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        83047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1806276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1709605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        12861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1688885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        13627                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1690012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7018346                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        83047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1806276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1709605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        12861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1688885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        13627                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1690012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12613152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19631498                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6697080378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 221747633880                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1274654415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 212700346258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1185637878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 211008544384                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1231255417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 210945962349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 866791114959                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6697080378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 221747633880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1274654415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 212700346258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1185637878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 211008544384                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1231255417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 210945962349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1348505112566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2215296227525                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.677376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.632193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.545564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.635040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.505205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.635175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.530874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.637606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.634672                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.677376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.632193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.545564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.635040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.505205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.635175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.530874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.637606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.775286                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80642.050622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 122765.088990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90832.638424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 124414.906518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92188.622813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 124939.557391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90354.107067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 124819.209774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 123503.616801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80642.050622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 122765.088990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90832.638424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 124414.906518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92188.622813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 124939.557391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90354.107067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 124819.209774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 106912.618873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112843.972861                       # average overall mshr miss latency
system.l2.replacements                       26229610                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1233235                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1233235                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1233239                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1233239                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      7848904                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7848904                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            5                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              5                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7848909                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7848909                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12613152                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12613152                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1348505112566                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1348505112566                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 106912.618873                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 106912.618873                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1184                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1207                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1120                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1194                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4705                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           892                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           786                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           808                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           854                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3340                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3977500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       920499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       763500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       917499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6578998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2076                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1993                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1928                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         2048                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8045                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.429672                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.394380                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.419087                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.416992                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.415165                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4459.080717                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1171.118321                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   944.925743                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1074.354801                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1969.759880                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              21                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          886                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          781                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          801                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          851                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3319                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     17994986                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     15929986                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     16292489                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     17248991                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     67466452                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.426782                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.391872                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.415456                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.415527                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.412554                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20310.367946                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20396.909091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20340.186017                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20269.084606                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20327.343176                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           143                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           112                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           101                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           100                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                456                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          994                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          492                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          404                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          468                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2358                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3002999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1982499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1717500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1029500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      7732498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1137                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          604                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          505                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          568                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2814                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.874230                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.814570                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.823944                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.837953                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3021.125755                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4029.469512                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4251.237624                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2199.786325                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3279.261238                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            32                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          989                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          480                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          396                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          461                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2326                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     19981499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     10142000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      8189497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      9479000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     47791996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.869833                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.794702                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.784158                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.811620                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.826581                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20203.740142                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21129.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20680.547980                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20561.822126                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20546.859845                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            33123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            19681                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            19880                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            20528                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 93212                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         108638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          58958                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          54354                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          58402                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              280352                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11958033595                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7887886337                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7185609521                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   7738155263                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   34769684716                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       141761                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        78639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        74234                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        78930                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            373564                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.766346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.749730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.732198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.739921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.750479                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110072.291417                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 133788.227840                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 132200.197244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 132498.121006                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124021.532630                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31845                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         7048                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         5569                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         7650                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            52112                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        76793                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        51910                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        48785                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        50752                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         228240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   9174505291                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6843731144                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6300386248                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6669510090                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28988132773                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.541708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.660105                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.657179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.643000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.610980                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 119470.593557                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 131838.396147                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 129145.972082                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 131413.739163                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 127007.241382                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         38588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7616                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7889                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7970                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              62063                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        84013                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        17568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        17699                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           137386                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7590058863                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1775369402                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1728709870                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1729042398                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12823180533                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       122601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25722                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        25669                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         199449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.685255                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.703911                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.690105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.689509                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.688828                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90343.861819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98054.203137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98401.062728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97691.530482                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93336.879544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          966                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4073                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4707                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4072                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13818                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        83047                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14033                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        12861                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        13627                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       123568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6697080378                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1274654415                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1185637878                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1231255417                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10388628088                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.677376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.545564                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.505205                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.530874                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.619547                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80642.050622                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90832.638424                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92188.622813                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90354.107067                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84072.155315                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       808758                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       783168                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       774082                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       762273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3128281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1906639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1830316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1810614                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1809356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7356925                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 242052134309                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 234540641169                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 233010563057                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 232591097481                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 942194436016                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2715397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2613484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2584696                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2571629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10485206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.702158                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.700336                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.700513                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.703584                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.701648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 126952.262232                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 128142.157512                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 128691.462154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 128549.106688                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 128069.055484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       177156                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       172621                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       170514                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       170096                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       690387                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1729483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1657695                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1640100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1639260                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6666538                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 212573128589                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 205856615114                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 204708158136                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 204276452259                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 827414354098                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.636917                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.634285                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.634543                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.637440                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.635804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 122911.372120                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 124182.443160                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 124814.437007                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 124615.041091                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 124114.548525                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1957                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           31                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2001                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1624                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          164                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           37                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1874                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     68373996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1495495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       121000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       334998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     70325489                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3581                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          195                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           43                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3875                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.453505                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.841026                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.860465                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.483613                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 42102.214286                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9118.871951                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  3270.270270                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  6836.693878                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 37526.941836                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1113                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           16                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1136                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          511                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          148                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           43                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          738                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10298965                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2983994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       754996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       871997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14909952                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.142698                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.758974                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.837209                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.767857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.190452                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20154.530333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20162.121622                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20972.111111                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        20279                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20203.186992                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999231                       # Cycle average of tags in use
system.l2.tags.total_refs                    31506209                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26232779                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.201024                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.774921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.248693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.475174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.131831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.169998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.098604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.101746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.107456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        3.111601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.779210                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.308983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.054300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.049531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.048465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.048619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.480925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999988                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 187476147                       # Number of tag accesses
system.l2.tags.data_accesses                187476147                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5315200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     115741120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        898112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     109497408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        823168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     108160064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        872128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     108229184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    774963072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1224499456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5315200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       898112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       823168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       872128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7908608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     57373248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        57373248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          83050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1808455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1710897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          12862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1690001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          13627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1691081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12108798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19132804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       896457                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             896457                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         35878083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        781263079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6062338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        739117455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          5556459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        730090262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          5886943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        730556828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5231071166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8265482613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     35878083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6062338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      5556459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      5886943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         53383823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      387274638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            387274638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      387274638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        35878083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       781263079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6062338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       739117455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         5556459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       730090262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         5886943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       730556828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5231071166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8652757252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    827160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     83050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1780218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1687207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     12862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1665278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     13627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1667396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12098690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000488194750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        51113                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        51113                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20384080                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             781824                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19132794                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     896462                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19132794                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   896462                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 110433                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 69302                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            878135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            900930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            903886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            945242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1125848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1276853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1257974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1731172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2422650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1983681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1307276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           824946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           856650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           871426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           861802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           873892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             56609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47526                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      11.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      39.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1177548169754                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                95111815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1534217476004                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     61903.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                80653.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16028938                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  751316                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19132794                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               896462                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  203361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  219209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  174760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  169548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  165748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  166276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  167474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  166950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  169229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  340637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2030891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6584272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                4903916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1176437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 951960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 708813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 430287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 194987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  61954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  35652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  17112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  23912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  27607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  30230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  31880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  32769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  32997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  33017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  32863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  32722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  32424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  32237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  31960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  31541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  31593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  32616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3069265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    413.900454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   261.925399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.975092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       718795     23.42%     23.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       633558     20.64%     44.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       373704     12.18%     56.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       328183     10.69%     66.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       208668      6.80%     73.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        97155      3.17%     76.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61055      1.99%     78.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        49610      1.62%     80.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       598537     19.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3069265                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     372.160546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    185.736984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    677.280784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        47802     93.52%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         2991      5.85%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          243      0.48%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           20      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119           10      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            3      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            5      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            6      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551           17      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51113                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.182850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.168569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.722829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            47449     92.83%     92.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              346      0.68%     93.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1883      3.68%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              868      1.70%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              332      0.65%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              148      0.29%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               63      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51113                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1217431232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7067712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                52937856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1224498816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57373568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8217.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       357.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8265.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    387.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        66.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    64.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  148146076000                       # Total gap between requests
system.mem_ctrls.avgGap                       7396.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5315200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    113933952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       898112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    107981248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       823168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    106577792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       872128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    106713344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    774316288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     52937856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 35878083.058025538921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 769064530.588706851006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6062337.622555958107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 728883237.592800617218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 5556458.811466881074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 719409782.043379306793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 5886943.261068199761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 720324770.362667679787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5226705315.707033157349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 357335339.118339002132                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        83050                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1808454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1710897                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        12862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1690001                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        13627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1691081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12108789                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       896462                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3249560891                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 145972826435                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    684571513                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 140919871212                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    643727786                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 140103021907                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    658035432                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 139983713607                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 962002147221                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5691420372795                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39127.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     80716.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48782.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     82366.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50048.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     82901.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48289.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     82777.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     79446.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6348758.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11147874780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5925247350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         71416586220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2074558500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11694755280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      66114659100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1212620640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       169586301870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1144.722950                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2449075905                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4947020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 140750057595                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10766663040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5722617120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         64403121300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2243185380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11694755280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      65373085110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1837104000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       162040531230                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1093.788312                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4012664179                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4947020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 139186469321                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1740                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          871                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    21144909.299656                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   94622061.395594                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          871    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1549574500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            871                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   129728937500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  18417216000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10712389                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10712389                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10712389                       # number of overall hits
system.cpu1.icache.overall_hits::total       10712389                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27349                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27349                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27349                       # number of overall misses
system.cpu1.icache.overall_misses::total        27349                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2056785499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2056785499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2056785499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2056785499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10739738                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10739738                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10739738                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10739738                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002547                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002547                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002547                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002547                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75205.144576                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75205.144576                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75205.144576                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75205.144576                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3160                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          164                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.454545                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           82                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25722                       # number of writebacks
system.cpu1.icache.writebacks::total            25722                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1627                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1627                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1627                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1627                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25722                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25722                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25722                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25722                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1911294499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1911294499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1911294499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1911294499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002395                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002395                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002395                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002395                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74305.827657                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74305.827657                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74305.827657                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74305.827657                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25722                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10712389                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10712389                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27349                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27349                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2056785499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2056785499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10739738                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10739738                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002547                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002547                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75205.144576                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75205.144576                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1627                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1627                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25722                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25722                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1911294499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1911294499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002395                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002395                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74305.827657                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74305.827657                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10984912                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25754                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           426.532267                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21505198                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21505198                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     22279597                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22279597                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     22279597                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22279597                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9942244                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9942244                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9942244                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9942244                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 913954139191                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 913954139191                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 913954139191                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 913954139191                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     32221841                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32221841                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     32221841                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32221841                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.308556                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.308556                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.308556                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.308556                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91926.343710                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91926.343710                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91926.343710                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91926.343710                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     46849998                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        80304                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           817254                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            904                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.326116                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    88.831858                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2691366                       # number of writebacks
system.cpu1.dcache.writebacks::total          2691366                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7224677                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7224677                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7224677                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7224677                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2717567                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2717567                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2717567                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2717567                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 263102218963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 263102218963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 263102218963                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 263102218963                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.084339                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.084339                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.084339                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.084339                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96815.356885                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96815.356885                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96815.356885                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96815.356885                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2691352                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20544724                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20544724                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9300746                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9300746                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 844852143500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 844852143500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     29845470                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29845470                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.311630                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.311630                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90837.030008                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90837.030008                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6671374                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6671374                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2629372                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2629372                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 254741191000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 254741191000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.088100                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.088100                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96882.902457                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96882.902457                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1734873                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1734873                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       641498                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       641498                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  69101995691                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  69101995691                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2376371                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2376371                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.269949                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.269949                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 107719.736758                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 107719.736758                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       553303                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       553303                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        88195                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        88195                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   8361027963                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   8361027963                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037113                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037113                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94801.609649                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94801.609649                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       124049                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       124049                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1387                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1387                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     51897500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     51897500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       125436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       125436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011057                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011057                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37417.087239                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37417.087239                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          559                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          559                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          828                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          828                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     16917000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     16917000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006601                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006601                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 20431.159420                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20431.159420                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       121451                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       121451                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2749                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2749                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     26069500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     26069500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       124200                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       124200                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.022134                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.022134                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9483.266642                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9483.266642                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2688                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2688                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     23516500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     23516500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.021643                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.021643                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8748.697917                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8748.697917                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3821000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3821000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3686000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3686000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1263                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1263                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         5075                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         5075                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    160609500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    160609500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6338                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6338                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.800726                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.800726                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 31647.192118                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 31647.192118                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         5073                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         5073                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    155534500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    155534500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.800410                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.800410                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 30659.274591                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 30659.274591                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.276866                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           25256461                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2713143                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.308931                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.276866                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.977402                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.977402                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         67668744                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        67668744                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 148146153500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10746442                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           19                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2129691                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9829729                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        25333165                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         20055168                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           42578                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11956                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          54534                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          460                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          460                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           395587                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          395589                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        199449                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10547011                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3875                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3875                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       367805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8624859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        77166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8112683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8012641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        77007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      7988313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33336845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15693056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    366172480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3292416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    344542144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3258496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    340285376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3285632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    339226880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1415756480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        46412753                       # Total snoops (count)
system.tol2bus.snoopTraffic                  62767680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         58429060                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.229126                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.545720                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47651587     81.55%     81.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8994504     15.39%     96.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1058721      1.81%     98.76% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 621300      1.06%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 102948      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           58429060                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23709666380                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4051278969                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40540419                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4038936273                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40538174                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4351255705                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         184186359                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4101147023                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40622259                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
