# Week 2 Day 1:

* **Agenda of the course**
<img width="1512" alt="Screenshot 2025-05-27 at 9 05 18 PM" src="https://github.com/user-attachments/assets/6c42573b-6f10-4ed9-9ce8-69873ad40d99" />

* **ASIC Implementation Flow**
<img width="1512" alt="Screenshot 2025-05-29 at 1 20 30 PM" src="https://github.com/user-attachments/assets/7f6665d3-2db2-42d0-8b80-23e77a71e243" />

* **DC Synthesis Flow**
<img width="1512" alt="Screenshot 2025-05-29 at 1 21 00 PM" src="https://github.com/user-attachments/assets/88acc305-d157-4cb6-8ca4-33b53c4e7a6e" />

* **Invoking DC Shell**
<img width="780" alt="Screenshot 2025-05-29 at 2 07 05 PM" src="https://github.com/user-attachments/assets/583f0fa1-d155-4c66-b4d0-96c11c5c80a0" />

* **Reading Verilog File**
<img width="779" alt="Screenshot 2025-05-29 at 2 12 22 PM" src="https://github.com/user-attachments/assets/d372613b-f60c-4ab2-a631-e3641a8b0521" />

* **Verilog File modified with sky130lib**
<img width="780" alt="Screenshot 2025-05-29 at 2 34 11 PM" src="https://github.com/user-attachments/assets/8e2bf245-d6d3-4906-acd0-e41682264716" />

* **Model with standard cells**
<img width="781" alt="Screenshot 2025-05-31 at 12 28 59 PM" src="https://github.com/user-attachments/assets/289642a8-4ceb-4970-a9ea-b37ef6662af8" />
