// Seed: 3109778921
module module_0 (
    output tri id_0,
    output wor id_1,
    output tri id_2,
    input wor id_3,
    input wand id_4,
    input wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input tri id_9,
    output supply1 id_10,
    input tri0 id_11,
    output wire id_12,
    output wand id_13
);
  logic id_15;
  assign id_0 = -1'b0 == 1;
  assign module_1.id_19 = 0;
  wire id_16;
endmodule
module module_1 #(
    parameter id_20 = 32'd67
) (
    output supply1 id_0,
    input wand id_1,
    output tri id_2,
    output supply1 id_3,
    input uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input tri1 id_7,
    input wire id_8,
    output supply1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    output supply1 id_12,
    input wor id_13,
    input tri1 id_14,
    input tri1 id_15,
    output wand id_16,
    input tri id_17,
    output wor id_18,
    output wire id_19,
    input wire _id_20,
    input uwire id_21,
    input supply1 id_22,
    input tri1 id_23,
    input wand id_24
);
  wire [1 : id_20] \id_26 ;
  module_0 modCall_1 (
      id_2,
      id_9,
      id_3,
      id_8,
      id_22,
      id_17,
      id_8,
      id_22,
      id_9,
      id_23,
      id_3,
      id_5,
      id_16,
      id_18
  );
endmodule
