[ START MERGED ]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/tu_0/reset_n_i Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/tcnt_0/reset_n_i Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/reset_n_i Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/jshift_d2.CN jtaghub16_jtck
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/jrstn_i jtaghub16_jrstn
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/jtck_i jtaghub16_jtck
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/reset_n_i_r9 Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/reset_n_i_r10 Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/jrstn_i jtaghub16_jrstn
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/reset_n_i_r8 Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/reset_n_i_r7 Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/reset_n_i_r0 Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/reset_n_i_r6 Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/reset_n_i_r5 Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/reset_n_i_r4 Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/reset_n_i_r3 Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/reset_n_i_r2 Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/reset_n_i_r1 Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/reset_n_i Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/reset_rvl_n
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/r_w.CN jtaghub16_jtck
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/jrstn_i_r0 jtaghub16_jrstn
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/jrstn_i_r5 jtaghub16_jrstn
xo2chub/cdn.CN jtaghub16_jtck
xo2chub/jrstn_i jtaghub16_jrstn
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/jrstn_i_r4 jtaghub16_jrstn
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/jrstn_i_r7 jtaghub16_jrstn
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/jrstn_i_r6 jtaghub16_jrstn
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/jrstn_i_r1 jtaghub16_jrstn
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/jrstn_i_r3 jtaghub16_jrstn
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/jrstn_i_r2 jtaghub16_jrstn
[ END MERGED ]
[ START CLIPPED ]
xo2chub/GND
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/ren_jtck
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/rd_dout_tm[13]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/VCC
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/genblk4.tr_mem/scuba_vlo
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/genblk4.tr_mem/scuba_vhi
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/VCC
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/rd_dout_te[1]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vlo
xo2chub/VCC
xo2chub/bit_count_cry_0_COUT[3]
xo2chub/rom_rd_addr_cry_0_S0[0]
xo2chub/N_2
xo2chub/rom_rd_addr_s_0_S1[7]
xo2chub/rom_rd_addr_s_0_COUT[7]
xo2chub/jtdo2_int_prm_16_0_0_S1
xo2chub/jtdo2_int_prm_16_0_0_S0
xo2chub/N_3
xo2chub/er2_tdo[14]
xo2chub/er2_tdo[15]
xo2chub/jtdo2_int_prm_15_0_0_S1
xo2chub/jtdo2_int_prm_15_0_0_S0
xo2chub/er2_tdo[12]
xo2chub/er2_tdo[13]
xo2chub/jtdo2_int_prm_13_0_0_S1
xo2chub/jtdo2_int_prm_13_0_0_S0
xo2chub/er2_tdo[10]
xo2chub/er2_tdo[11]
xo2chub/jtdo2_int_prm_11_0_0_S1
xo2chub/jtdo2_int_prm_11_0_0_S0
xo2chub/er2_tdo[8]
xo2chub/er2_tdo[9]
xo2chub/jtdo2_int_prm_9_0_0_S1
xo2chub/jtdo2_int_prm_9_0_0_S0
xo2chub/er2_tdo[6]
xo2chub/er2_tdo[7]
xo2chub/jtdo2_int_prm_7_0_0_S1
xo2chub/jtdo2_int_prm_7_0_0_S0
xo2chub/er2_tdo[4]
xo2chub/er2_tdo[5]
xo2chub/jtdo2_int_prm_5_0_0_S1
xo2chub/jtdo2_int_prm_5_0_0_S0
xo2chub/er2_tdo[2]
xo2chub/er2_tdo[3]
xo2chub/jtdo2_int_prm_3_0_0_S1
xo2chub/jtdo2_int_prm_3_0_0_S0
xo2chub/er2_tdo[1]
xo2chub/jtdo2_int_prm_1_0_0_S0
xo2chub/jtdo2_int_prm_1_0_0_COUT
xo2chub/ip_enable[15]
xo2chub/genblk7.un1_jtagf_u_1
xo2chub/genblk7.un1_jtagf_u
xo2chub/tdoa
xo2chub/tdia
xo2chub/tmsa
xo2chub/tcka
xo2chub/cdn
xo2chub/bit_count_cry_0_S0[0]
xo2chub/N_1
un3_count_s_15_0_S1
un3_count_s_15_0_COUT
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/VCC
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/GND
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/N_1
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_cry_0_S0[0]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/N_2
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_cry_0_COUT[3]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/N_1
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_COUT[11]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/N_2
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_COUT[11]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/N_3
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_COUT[11]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/N_4
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_COUT[11]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/VCC
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/GND
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/N_1
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vhi
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/rd_dout_tcnt[4]
Default_w_standby_top_reveal_coretop_instance/default_w_standby_top_la0_inst_0/trig_u/rd_dout_tu[3]
pcm1/STOP
un3_count_cry_0_0_S1
un3_count_cry_0_0_S0
N_1
OSCH_inst_SEDSTDBY
[ END CLIPPED ]
[ START OSC ]
osc_clk_c 20.46
[ END OSC ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.7.0.96.1 -- WARNING: Map write only section -- Wed Jun 14 09:11:55 2017

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE BACKGROUND_RECONFIG=OFF ;
LOCATE COMP "trig" SITE "33" ;
LOCATE COMP "stdby1" SITE "38" ;
LOCATE COMP "stdby_in" SITE "69" ;
LOCATE COMP "rx" SITE "121" ;
LOCATE COMP "tx" SITE "125" ;
LOCATE COMP "led7" SITE "107" ;
LOCATE COMP "led6" SITE "106" ;
LOCATE COMP "led5" SITE "105" ;
LOCATE COMP "led4" SITE "104" ;
LOCATE COMP "led3" SITE "100" ;
LOCATE COMP "led2" SITE "99" ;
LOCATE COMP "led1" SITE "98" ;
LOCATE COMP "led0" SITE "97" ;
LOCATE COMP "osc_clk" SITE "40" ;
LOCATE COMP "switch3_gnd" SITE "62" ;
LOCATE COMP "switch3" SITE "69" ;
LOCATE COMP "switch2" SITE "58" ;
LOCATE COMP "switch1" SITE "47" ;
LOCATE COMP "switch0" SITE "39" ;
FREQUENCY NET "osc_clk_c" 2.080000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
