ARM GAS  /tmp/cco7YXRR.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB138:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/cco7YXRR.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** I2S_HandleTypeDef hi2s2;
  46:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi2_tx;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** UART_HandleTypeDef huart1;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE BEGIN PV */
  55:Core/Src/main.c **** volatile uint8_t state_alrm = 0;
  56:Core/Src/main.c **** /* USER CODE END PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  59:Core/Src/main.c **** void SystemClock_Config(void);
  60:Core/Src/main.c **** static void MX_GPIO_Init(void);
  61:Core/Src/main.c **** static void MX_DMA_Init(void);
  62:Core/Src/main.c **** static void MX_I2C1_Init(void);
  63:Core/Src/main.c **** static void MX_I2S2_Init(void);
  64:Core/Src/main.c **** static void MX_SPI1_Init(void);
  65:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  66:Core/Src/main.c **** static void MX_RTC_Init(void);
  67:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE END PFP */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  72:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* USER CODE END 0 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /**
  77:Core/Src/main.c ****   * @brief  The application entry point.
  78:Core/Src/main.c ****   * @retval int
  79:Core/Src/main.c ****   */
  80:Core/Src/main.c **** int main(void)
  81:Core/Src/main.c **** {
  82:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE END 1 */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
ARM GAS  /tmp/cco7YXRR.s 			page 3


  89:Core/Src/main.c ****   HAL_Init();
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE END Init */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Configure the system clock */
  96:Core/Src/main.c ****   SystemClock_Config();
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE END SysInit */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Initialize all configured peripherals */
 103:Core/Src/main.c ****   MX_GPIO_Init();
 104:Core/Src/main.c ****   MX_DMA_Init();
 105:Core/Src/main.c ****   MX_I2C1_Init();
 106:Core/Src/main.c ****   MX_I2S2_Init();
 107:Core/Src/main.c ****   MX_SPI1_Init();
 108:Core/Src/main.c ****   MX_USART1_UART_Init();
 109:Core/Src/main.c ****   MX_RTC_Init();
 110:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 111:Core/Src/main.c ****   /*if(state_alrm) {
 112:Core/Src/main.c ****       state_alrm = 0;
 113:Core/Src/main.c ****       HAL_GPIO_TogglePin(usr_led_GPIO_Port,usr_led_Pin);
 114:Core/Src/main.c ****     } */
 115:Core/Src/main.c ****   
 116:Core/Src/main.c ****   /* USER CODE END 2 */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* Infinite loop */
 119:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 120:Core/Src/main.c ****   
 121:Core/Src/main.c ****   while (1)
 122:Core/Src/main.c ****   {
 123:Core/Src/main.c ****     /* USER CODE END WHILE */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   }
 128:Core/Src/main.c ****   
 129:Core/Src/main.c ****   /* USER CODE END 3 */
 130:Core/Src/main.c **** }
 131:Core/Src/main.c **** 
 132:Core/Src/main.c **** /**
 133:Core/Src/main.c ****   * @brief System Clock Configuration
 134:Core/Src/main.c ****   * @retval None
 135:Core/Src/main.c ****   */
 136:Core/Src/main.c **** void SystemClock_Config(void)
 137:Core/Src/main.c **** {
 138:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 139:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 142:Core/Src/main.c ****   */
 143:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 144:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 145:Core/Src/main.c **** 
ARM GAS  /tmp/cco7YXRR.s 			page 4


 146:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 147:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 148:Core/Src/main.c ****   */
 149:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 150:Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE;
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 153:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 154:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 161:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 162:Core/Src/main.c ****   {
 163:Core/Src/main.c ****     Error_Handler();
 164:Core/Src/main.c ****   }
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 167:Core/Src/main.c ****   */
 168:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 169:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 170:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 171:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 172:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 173:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 176:Core/Src/main.c ****   {
 177:Core/Src/main.c ****     Error_Handler();
 178:Core/Src/main.c ****   }
 179:Core/Src/main.c ****   HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 180:Core/Src/main.c **** }
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** /**
 183:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 184:Core/Src/main.c ****   * @param None
 185:Core/Src/main.c ****   * @retval None
 186:Core/Src/main.c ****   */
 187:Core/Src/main.c **** static void MX_I2C1_Init(void)
 188:Core/Src/main.c **** {
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 197:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 198:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 199:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 200:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 201:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 202:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
ARM GAS  /tmp/cco7YXRR.s 			page 5


 203:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 204:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 205:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 206:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 207:Core/Src/main.c ****   {
 208:Core/Src/main.c ****     Error_Handler();
 209:Core/Src/main.c ****   }
 210:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 213:Core/Src/main.c **** 
 214:Core/Src/main.c **** }
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** /**
 217:Core/Src/main.c ****   * @brief I2S2 Initialization Function
 218:Core/Src/main.c ****   * @param None
 219:Core/Src/main.c ****   * @retval None
 220:Core/Src/main.c ****   */
 221:Core/Src/main.c **** static void MX_I2S2_Init(void)
 222:Core/Src/main.c **** {
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* USER CODE BEGIN I2S2_Init 0 */
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   /* USER CODE END I2S2_Init 0 */
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /* USER CODE BEGIN I2S2_Init 1 */
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /* USER CODE END I2S2_Init 1 */
 231:Core/Src/main.c ****   hi2s2.Instance = SPI2;
 232:Core/Src/main.c ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 233:Core/Src/main.c ****   hi2s2.Init.Standard = I2S_STANDARD_PCM_SHORT;
 234:Core/Src/main.c ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 235:Core/Src/main.c ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 236:Core/Src/main.c ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 237:Core/Src/main.c ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 238:Core/Src/main.c ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 239:Core/Src/main.c ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 240:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 241:Core/Src/main.c ****   {
 242:Core/Src/main.c ****     Error_Handler();
 243:Core/Src/main.c ****   }
 244:Core/Src/main.c ****   /* USER CODE BEGIN I2S2_Init 2 */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* USER CODE END I2S2_Init 2 */
 247:Core/Src/main.c **** 
 248:Core/Src/main.c **** }
 249:Core/Src/main.c **** 
 250:Core/Src/main.c **** /**
 251:Core/Src/main.c ****   * @brief RTC Initialization Function
 252:Core/Src/main.c ****   * @param None
 253:Core/Src/main.c ****   * @retval None
 254:Core/Src/main.c ****   */
 255:Core/Src/main.c **** static void MX_RTC_Init(void)
 256:Core/Src/main.c **** {
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 259:Core/Src/main.c **** 
ARM GAS  /tmp/cco7YXRR.s 			page 6


 260:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 263:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 264:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /** Initialize RTC Only
 271:Core/Src/main.c ****   */
 272:Core/Src/main.c ****   hrtc.Instance = RTC;
 273:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 274:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 275:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 276:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_ALARMA;
 277:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_LOW;
 278:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_PUSHPULL;
 279:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 280:Core/Src/main.c ****   {
 281:Core/Src/main.c ****     Error_Handler();
 282:Core/Src/main.c ****   }
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 289:Core/Src/main.c ****   */
 290:Core/Src/main.c ****   sTime.Hours = 0x0;
 291:Core/Src/main.c ****   sTime.Minutes = 0x0;
 292:Core/Src/main.c ****   sTime.Seconds = 0x0;
 293:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 294:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 295:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 296:Core/Src/main.c ****   {
 297:Core/Src/main.c ****     Error_Handler();
 298:Core/Src/main.c ****   }
 299:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 300:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 301:Core/Src/main.c ****   sDate.Date = 0x1;
 302:Core/Src/main.c ****   sDate.Year = 0x0;
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 305:Core/Src/main.c ****   {
 306:Core/Src/main.c ****     Error_Handler();
 307:Core/Src/main.c ****   }
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /** Enable the Alarm A
 310:Core/Src/main.c ****   */
 311:Core/Src/main.c ****   sAlarm.AlarmTime.Hours = 0x0;
 312:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0x0;
 313:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0x10;
 314:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0x0;
 315:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 316:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
ARM GAS  /tmp/cco7YXRR.s 			page 7


 317:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 318:Core/Src/main.c ****                               |RTC_ALARMMASK_MINUTES;
 319:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 320:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 321:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 0x1;
 322:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 323:Core/Src/main.c ****   if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 324:Core/Src/main.c ****   {
 325:Core/Src/main.c ****     Error_Handler();
 326:Core/Src/main.c ****   }
 327:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 330:Core/Src/main.c **** 
 331:Core/Src/main.c **** }
 332:Core/Src/main.c **** 
 333:Core/Src/main.c **** /**
 334:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 335:Core/Src/main.c ****   * @param None
 336:Core/Src/main.c ****   * @retval None
 337:Core/Src/main.c ****   */
 338:Core/Src/main.c **** static void MX_SPI1_Init(void)
 339:Core/Src/main.c **** {
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 346:Core/Src/main.c **** 
 347:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 348:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 349:Core/Src/main.c ****   hspi1.Instance = SPI1;
 350:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 351:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 352:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 353:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 354:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 355:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 356:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 357:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 358:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 359:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 360:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 361:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 362:Core/Src/main.c ****   {
 363:Core/Src/main.c ****     Error_Handler();
 364:Core/Src/main.c ****   }
 365:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c **** }
 370:Core/Src/main.c **** 
 371:Core/Src/main.c **** /**
 372:Core/Src/main.c ****   * @brief USART1 Initialization Function
 373:Core/Src/main.c ****   * @param None
ARM GAS  /tmp/cco7YXRR.s 			page 8


 374:Core/Src/main.c ****   * @retval None
 375:Core/Src/main.c ****   */
 376:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 377:Core/Src/main.c **** {
 378:Core/Src/main.c **** 
 379:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 384:Core/Src/main.c **** 
 385:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 386:Core/Src/main.c ****   huart1.Instance = USART1;
 387:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 388:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 389:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 390:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 391:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 392:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 393:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 394:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 395:Core/Src/main.c ****   {
 396:Core/Src/main.c ****     Error_Handler();
 397:Core/Src/main.c ****   }
 398:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c **** }
 403:Core/Src/main.c **** 
 404:Core/Src/main.c **** /**
 405:Core/Src/main.c ****   * Enable DMA controller clock
 406:Core/Src/main.c ****   */
 407:Core/Src/main.c **** static void MX_DMA_Init(void)
 408:Core/Src/main.c **** {
 409:Core/Src/main.c **** 
 410:Core/Src/main.c ****   /* DMA controller clock enable */
 411:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 412:Core/Src/main.c **** 
 413:Core/Src/main.c ****   /* DMA interrupt init */
 414:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 415:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 416:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 417:Core/Src/main.c **** 
 418:Core/Src/main.c **** }
 419:Core/Src/main.c **** 
 420:Core/Src/main.c **** /**
 421:Core/Src/main.c ****   * @brief GPIO Initialization Function
 422:Core/Src/main.c ****   * @param None
 423:Core/Src/main.c ****   * @retval None
 424:Core/Src/main.c ****   */
 425:Core/Src/main.c **** static void MX_GPIO_Init(void)
 426:Core/Src/main.c **** {
  28              		.loc 1 426 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cco7YXRR.s 			page 9


  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              		.cfi_def_cfa_offset 20
  34              		.cfi_offset 4, -20
  35              		.cfi_offset 5, -16
  36              		.cfi_offset 6, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 8BB0     		sub	sp, sp, #44
  40              		.cfi_def_cfa_offset 64
 427:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 427 3 view .LVU1
  42              		.loc 1 427 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
 428:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 429:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 430:Core/Src/main.c **** 
 431:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 432:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 432 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 432 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 432 3 view .LVU5
  54 0012 2B4B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F00402 		orr	r2, r2, #4
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 432 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F00402 		and	r2, r2, #4
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 432 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 432 3 view .LVU8
 433:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  66              		.loc 1 433 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 433 3 view .LVU10
  69 0026 0294     		str	r4, [sp, #8]
  70              		.loc 1 433 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F08002 		orr	r2, r2, #128
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 433 3 view .LVU12
  75 0030 1A6B     		ldr	r2, [r3, #48]
  76 0032 02F08002 		and	r2, r2, #128
  77 0036 0292     		str	r2, [sp, #8]
  78              		.loc 1 433 3 view .LVU13
  79 0038 029A     		ldr	r2, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 433 3 view .LVU14
ARM GAS  /tmp/cco7YXRR.s 			page 10


 434:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 434 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 434 3 view .LVU16
  85 003a 0394     		str	r4, [sp, #12]
  86              		.loc 1 434 3 view .LVU17
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F00102 		orr	r2, r2, #1
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 434 3 view .LVU18
  91 0044 1A6B     		ldr	r2, [r3, #48]
  92 0046 02F00102 		and	r2, r2, #1
  93 004a 0392     		str	r2, [sp, #12]
  94              		.loc 1 434 3 view .LVU19
  95 004c 039A     		ldr	r2, [sp, #12]
  96              	.LBE6:
  97              		.loc 1 434 3 view .LVU20
 435:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 435 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 435 3 view .LVU22
 101 004e 0494     		str	r4, [sp, #16]
 102              		.loc 1 435 3 view .LVU23
 103 0050 1A6B     		ldr	r2, [r3, #48]
 104 0052 42F00202 		orr	r2, r2, #2
 105 0056 1A63     		str	r2, [r3, #48]
 106              		.loc 1 435 3 view .LVU24
 107 0058 1B6B     		ldr	r3, [r3, #48]
 108 005a 03F00203 		and	r3, r3, #2
 109 005e 0493     		str	r3, [sp, #16]
 110              		.loc 1 435 3 view .LVU25
 111 0060 049B     		ldr	r3, [sp, #16]
 112              	.LBE7:
 113              		.loc 1 435 3 view .LVU26
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 438:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, ld_heartbeat_Pin|pwr_eeprom_Pin|write_eeprom_Pin, GPIO_PIN_RESET);
 114              		.loc 1 438 3 view .LVU27
 115 0062 184D     		ldr	r5, .L3+4
 116 0064 2246     		mov	r2, r4
 117 0066 1A21     		movs	r1, #26
 118 0068 2846     		mov	r0, r5
 119 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 441:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, hold_eeprom_Pin|pwr_aud_Pin, GPIO_PIN_RESET);
 121              		.loc 1 441 3 view .LVU28
 122 006e 164E     		ldr	r6, .L3+8
 123 0070 2246     		mov	r2, r4
 124 0072 40F20141 		movw	r1, #1025
 125 0076 3046     		mov	r0, r6
 126 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 127              	.LVL1:
 442:Core/Src/main.c **** 
 443:Core/Src/main.c ****   /*Configure GPIO pins : ld_heartbeat_Pin pwr_eeprom_Pin write_eeprom_Pin */
 444:Core/Src/main.c ****   GPIO_InitStruct.Pin = ld_heartbeat_Pin|pwr_eeprom_Pin|write_eeprom_Pin;
ARM GAS  /tmp/cco7YXRR.s 			page 11


 128              		.loc 1 444 3 view .LVU29
 129              		.loc 1 444 23 is_stmt 0 view .LVU30
 130 007c 1A23     		movs	r3, #26
 131 007e 0593     		str	r3, [sp, #20]
 445:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 132              		.loc 1 445 3 is_stmt 1 view .LVU31
 133              		.loc 1 445 24 is_stmt 0 view .LVU32
 134 0080 0127     		movs	r7, #1
 135 0082 0697     		str	r7, [sp, #24]
 446:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 136              		.loc 1 446 3 is_stmt 1 view .LVU33
 137              		.loc 1 446 24 is_stmt 0 view .LVU34
 138 0084 0794     		str	r4, [sp, #28]
 447:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 139              		.loc 1 447 3 is_stmt 1 view .LVU35
 140              		.loc 1 447 25 is_stmt 0 view .LVU36
 141 0086 0894     		str	r4, [sp, #32]
 448:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 142              		.loc 1 448 3 is_stmt 1 view .LVU37
 143 0088 05A9     		add	r1, sp, #20
 144 008a 2846     		mov	r0, r5
 145 008c FFF7FEFF 		bl	HAL_GPIO_Init
 146              	.LVL2:
 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   /*Configure GPIO pins : hold_eeprom_Pin pwr_aud_Pin */
 451:Core/Src/main.c ****   GPIO_InitStruct.Pin = hold_eeprom_Pin|pwr_aud_Pin;
 147              		.loc 1 451 3 view .LVU38
 148              		.loc 1 451 23 is_stmt 0 view .LVU39
 149 0090 40F20143 		movw	r3, #1025
 150 0094 0593     		str	r3, [sp, #20]
 452:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 151              		.loc 1 452 3 is_stmt 1 view .LVU40
 152              		.loc 1 452 24 is_stmt 0 view .LVU41
 153 0096 0697     		str	r7, [sp, #24]
 453:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 154              		.loc 1 453 3 is_stmt 1 view .LVU42
 155              		.loc 1 453 24 is_stmt 0 view .LVU43
 156 0098 0794     		str	r4, [sp, #28]
 454:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 157              		.loc 1 454 3 is_stmt 1 view .LVU44
 158              		.loc 1 454 25 is_stmt 0 view .LVU45
 159 009a 0894     		str	r4, [sp, #32]
 455:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 160              		.loc 1 455 3 is_stmt 1 view .LVU46
 161 009c 05A9     		add	r1, sp, #20
 162 009e 3046     		mov	r0, r6
 163 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 164              	.LVL3:
 456:Core/Src/main.c **** 
 457:Core/Src/main.c ****   /*Configure GPIO pin : PA8 */
 458:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8;
 165              		.loc 1 458 3 view .LVU47
 166              		.loc 1 458 23 is_stmt 0 view .LVU48
 167 00a4 4FF48073 		mov	r3, #256
 168 00a8 0593     		str	r3, [sp, #20]
 459:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 169              		.loc 1 459 3 is_stmt 1 view .LVU49
ARM GAS  /tmp/cco7YXRR.s 			page 12


 170              		.loc 1 459 24 is_stmt 0 view .LVU50
 171 00aa 0223     		movs	r3, #2
 172 00ac 0693     		str	r3, [sp, #24]
 460:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 460 3 is_stmt 1 view .LVU51
 174              		.loc 1 460 24 is_stmt 0 view .LVU52
 175 00ae 0794     		str	r4, [sp, #28]
 461:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 176              		.loc 1 461 3 is_stmt 1 view .LVU53
 177              		.loc 1 461 25 is_stmt 0 view .LVU54
 178 00b0 0894     		str	r4, [sp, #32]
 462:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 179              		.loc 1 462 3 is_stmt 1 view .LVU55
 180              		.loc 1 462 29 is_stmt 0 view .LVU56
 181 00b2 0994     		str	r4, [sp, #36]
 463:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 182              		.loc 1 463 3 is_stmt 1 view .LVU57
 183 00b4 05A9     		add	r1, sp, #20
 184 00b6 2846     		mov	r0, r5
 185 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 186              	.LVL4:
 464:Core/Src/main.c **** 
 465:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 466:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 467:Core/Src/main.c **** }
 187              		.loc 1 467 1 is_stmt 0 view .LVU58
 188 00bc 0BB0     		add	sp, sp, #44
 189              		.cfi_def_cfa_offset 20
 190              		@ sp needed
 191 00be F0BD     		pop	{r4, r5, r6, r7, pc}
 192              	.L4:
 193              		.align	2
 194              	.L3:
 195 00c0 00380240 		.word	1073887232
 196 00c4 00000240 		.word	1073872896
 197 00c8 00040240 		.word	1073873920
 198              		.cfi_endproc
 199              	.LFE138:
 201              		.section	.text.MX_DMA_Init,"ax",%progbits
 202              		.align	1
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 207              	MX_DMA_Init:
 208              	.LFB137:
 408:Core/Src/main.c **** 
 209              		.loc 1 408 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 8
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213 0000 00B5     		push	{lr}
 214              		.cfi_def_cfa_offset 4
 215              		.cfi_offset 14, -4
 216 0002 83B0     		sub	sp, sp, #12
 217              		.cfi_def_cfa_offset 16
 411:Core/Src/main.c **** 
 218              		.loc 1 411 3 view .LVU60
ARM GAS  /tmp/cco7YXRR.s 			page 13


 219              	.LBB8:
 411:Core/Src/main.c **** 
 220              		.loc 1 411 3 view .LVU61
 221 0004 0021     		movs	r1, #0
 222 0006 0191     		str	r1, [sp, #4]
 411:Core/Src/main.c **** 
 223              		.loc 1 411 3 view .LVU62
 224 0008 094B     		ldr	r3, .L7
 225 000a 1A6B     		ldr	r2, [r3, #48]
 226 000c 42F40012 		orr	r2, r2, #2097152
 227 0010 1A63     		str	r2, [r3, #48]
 411:Core/Src/main.c **** 
 228              		.loc 1 411 3 view .LVU63
 229 0012 1B6B     		ldr	r3, [r3, #48]
 230 0014 03F40013 		and	r3, r3, #2097152
 231 0018 0193     		str	r3, [sp, #4]
 411:Core/Src/main.c **** 
 232              		.loc 1 411 3 view .LVU64
 233 001a 019B     		ldr	r3, [sp, #4]
 234              	.LBE8:
 411:Core/Src/main.c **** 
 235              		.loc 1 411 3 view .LVU65
 415:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 236              		.loc 1 415 3 view .LVU66
 237 001c 0A46     		mov	r2, r1
 238 001e 0F20     		movs	r0, #15
 239 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 240              	.LVL5:
 416:Core/Src/main.c **** 
 241              		.loc 1 416 3 view .LVU67
 242 0024 0F20     		movs	r0, #15
 243 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 244              	.LVL6:
 418:Core/Src/main.c **** 
 245              		.loc 1 418 1 is_stmt 0 view .LVU68
 246 002a 03B0     		add	sp, sp, #12
 247              		.cfi_def_cfa_offset 4
 248              		@ sp needed
 249 002c 5DF804FB 		ldr	pc, [sp], #4
 250              	.L8:
 251              		.align	2
 252              	.L7:
 253 0030 00380240 		.word	1073887232
 254              		.cfi_endproc
 255              	.LFE137:
 257              		.section	.text.HAL_RTC_AlarmAEventCallback,"ax",%progbits
 258              		.align	1
 259              		.global	HAL_RTC_AlarmAEventCallback
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 264              	HAL_RTC_AlarmAEventCallback:
 265              	.LVL7:
 266              	.LFB139:
 468:Core/Src/main.c **** 
 469:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 470:Core/Src/main.c **** void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) { 
ARM GAS  /tmp/cco7YXRR.s 			page 14


 267              		.loc 1 470 59 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		@ link register save eliminated.
 471:Core/Src/main.c ****   
 472:Core/Src/main.c **** }
 272              		.loc 1 472 1 view .LVU70
 273 0000 7047     		bx	lr
 274              		.cfi_endproc
 275              	.LFE139:
 277              		.section	.text.Error_Handler,"ax",%progbits
 278              		.align	1
 279              		.global	Error_Handler
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 284              	Error_Handler:
 285              	.LFB140:
 473:Core/Src/main.c **** /* USER CODE END 4 */
 474:Core/Src/main.c **** 
 475:Core/Src/main.c **** /**
 476:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 477:Core/Src/main.c ****   * @retval None
 478:Core/Src/main.c ****   */
 479:Core/Src/main.c **** void Error_Handler(void)
 480:Core/Src/main.c **** {
 286              		.loc 1 480 1 view -0
 287              		.cfi_startproc
 288              		@ Volatile: function does not return.
 289              		@ args = 0, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291              		@ link register save eliminated.
 481:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 482:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 483:Core/Src/main.c ****   __disable_irq();
 292              		.loc 1 483 3 view .LVU72
 293              	.LBB9:
 294              	.LBI9:
 295              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /tmp/cco7YXRR.s 			page 15


  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
ARM GAS  /tmp/cco7YXRR.s 			page 16


  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
ARM GAS  /tmp/cco7YXRR.s 			page 17


 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 296              		.loc 2 140 27 view .LVU73
 297              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 298              		.loc 2 142 3 view .LVU74
 299              		.syntax unified
 300              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 301 0000 72B6     		cpsid i
 302              	@ 0 "" 2
 303              		.thumb
 304              		.syntax unified
 305              	.L11:
 306              	.LBE10:
 307              	.LBE9:
 484:Core/Src/main.c ****   while (1)
 308              		.loc 1 484 3 view .LVU75
 485:Core/Src/main.c ****   {
 486:Core/Src/main.c **** 
 487:Core/Src/main.c ****   }
 309              		.loc 1 487 3 view .LVU76
 484:Core/Src/main.c ****   while (1)
 310              		.loc 1 484 9 view .LVU77
 311 0002 FEE7     		b	.L11
 312              		.cfi_endproc
 313              	.LFE140:
 315              		.section	.text.MX_I2C1_Init,"ax",%progbits
 316              		.align	1
 317              		.syntax unified
 318              		.thumb
 319              		.thumb_func
 321              	MX_I2C1_Init:
 322              	.LFB132:
 188:Core/Src/main.c **** 
 323              		.loc 1 188 1 view -0
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 0
 326              		@ frame_needed = 0, uses_anonymous_args = 0
 327 0000 08B5     		push	{r3, lr}
 328              		.cfi_def_cfa_offset 8
 329              		.cfi_offset 3, -8
 330              		.cfi_offset 14, -4
 197:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 331              		.loc 1 197 3 view .LVU79
 197:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 332              		.loc 1 197 18 is_stmt 0 view .LVU80
 333 0002 0A48     		ldr	r0, .L16
 334 0004 0A4B     		ldr	r3, .L16+4
 335 0006 0360     		str	r3, [r0]
ARM GAS  /tmp/cco7YXRR.s 			page 18


 198:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 336              		.loc 1 198 3 is_stmt 1 view .LVU81
 198:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 337              		.loc 1 198 25 is_stmt 0 view .LVU82
 338 0008 0A4B     		ldr	r3, .L16+8
 339 000a 4360     		str	r3, [r0, #4]
 199:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 340              		.loc 1 199 3 is_stmt 1 view .LVU83
 199:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 341              		.loc 1 199 24 is_stmt 0 view .LVU84
 342 000c 0023     		movs	r3, #0
 343 000e 8360     		str	r3, [r0, #8]
 200:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 344              		.loc 1 200 3 is_stmt 1 view .LVU85
 200:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 345              		.loc 1 200 26 is_stmt 0 view .LVU86
 346 0010 C360     		str	r3, [r0, #12]
 201:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 347              		.loc 1 201 3 is_stmt 1 view .LVU87
 201:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 348              		.loc 1 201 29 is_stmt 0 view .LVU88
 349 0012 4FF48042 		mov	r2, #16384
 350 0016 0261     		str	r2, [r0, #16]
 202:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 351              		.loc 1 202 3 is_stmt 1 view .LVU89
 202:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 352              		.loc 1 202 30 is_stmt 0 view .LVU90
 353 0018 4361     		str	r3, [r0, #20]
 203:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 354              		.loc 1 203 3 is_stmt 1 view .LVU91
 203:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 355              		.loc 1 203 26 is_stmt 0 view .LVU92
 356 001a 8361     		str	r3, [r0, #24]
 204:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 357              		.loc 1 204 3 is_stmt 1 view .LVU93
 204:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 358              		.loc 1 204 30 is_stmt 0 view .LVU94
 359 001c C361     		str	r3, [r0, #28]
 205:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 360              		.loc 1 205 3 is_stmt 1 view .LVU95
 205:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 361              		.loc 1 205 28 is_stmt 0 view .LVU96
 362 001e 0362     		str	r3, [r0, #32]
 206:Core/Src/main.c ****   {
 363              		.loc 1 206 3 is_stmt 1 view .LVU97
 206:Core/Src/main.c ****   {
 364              		.loc 1 206 7 is_stmt 0 view .LVU98
 365 0020 FFF7FEFF 		bl	HAL_I2C_Init
 366              	.LVL8:
 206:Core/Src/main.c ****   {
 367              		.loc 1 206 6 discriminator 1 view .LVU99
 368 0024 00B9     		cbnz	r0, .L15
 214:Core/Src/main.c **** 
 369              		.loc 1 214 1 view .LVU100
 370 0026 08BD     		pop	{r3, pc}
 371              	.L15:
 208:Core/Src/main.c ****   }
ARM GAS  /tmp/cco7YXRR.s 			page 19


 372              		.loc 1 208 5 is_stmt 1 view .LVU101
 373 0028 FFF7FEFF 		bl	Error_Handler
 374              	.LVL9:
 375              	.L17:
 376              		.align	2
 377              	.L16:
 378 002c 00000000 		.word	hi2c1
 379 0030 00540040 		.word	1073763328
 380 0034 A0860100 		.word	100000
 381              		.cfi_endproc
 382              	.LFE132:
 384              		.section	.text.MX_I2S2_Init,"ax",%progbits
 385              		.align	1
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 390              	MX_I2S2_Init:
 391              	.LFB133:
 222:Core/Src/main.c **** 
 392              		.loc 1 222 1 view -0
 393              		.cfi_startproc
 394              		@ args = 0, pretend = 0, frame = 0
 395              		@ frame_needed = 0, uses_anonymous_args = 0
 396 0000 08B5     		push	{r3, lr}
 397              		.cfi_def_cfa_offset 8
 398              		.cfi_offset 3, -8
 399              		.cfi_offset 14, -4
 231:Core/Src/main.c ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 400              		.loc 1 231 3 view .LVU103
 231:Core/Src/main.c ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 401              		.loc 1 231 18 is_stmt 0 view .LVU104
 402 0002 0B48     		ldr	r0, .L22
 403 0004 0B4B     		ldr	r3, .L22+4
 404 0006 0360     		str	r3, [r0]
 232:Core/Src/main.c ****   hi2s2.Init.Standard = I2S_STANDARD_PCM_SHORT;
 405              		.loc 1 232 3 is_stmt 1 view .LVU105
 232:Core/Src/main.c ****   hi2s2.Init.Standard = I2S_STANDARD_PCM_SHORT;
 406              		.loc 1 232 19 is_stmt 0 view .LVU106
 407 0008 4FF40073 		mov	r3, #512
 408 000c 4360     		str	r3, [r0, #4]
 233:Core/Src/main.c ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 409              		.loc 1 233 3 is_stmt 1 view .LVU107
 233:Core/Src/main.c ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 410              		.loc 1 233 23 is_stmt 0 view .LVU108
 411 000e 3023     		movs	r3, #48
 412 0010 8360     		str	r3, [r0, #8]
 234:Core/Src/main.c ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 413              		.loc 1 234 3 is_stmt 1 view .LVU109
 234:Core/Src/main.c ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 414              		.loc 1 234 25 is_stmt 0 view .LVU110
 415 0012 0023     		movs	r3, #0
 416 0014 C360     		str	r3, [r0, #12]
 235:Core/Src/main.c ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 417              		.loc 1 235 3 is_stmt 1 view .LVU111
 235:Core/Src/main.c ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 418              		.loc 1 235 25 is_stmt 0 view .LVU112
 419 0016 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/cco7YXRR.s 			page 20


 236:Core/Src/main.c ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 420              		.loc 1 236 3 is_stmt 1 view .LVU113
 236:Core/Src/main.c ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 421              		.loc 1 236 24 is_stmt 0 view .LVU114
 422 0018 074A     		ldr	r2, .L22+8
 423 001a 4261     		str	r2, [r0, #20]
 237:Core/Src/main.c ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 424              		.loc 1 237 3 is_stmt 1 view .LVU115
 237:Core/Src/main.c ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 425              		.loc 1 237 19 is_stmt 0 view .LVU116
 426 001c 8361     		str	r3, [r0, #24]
 238:Core/Src/main.c ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 427              		.loc 1 238 3 is_stmt 1 view .LVU117
 238:Core/Src/main.c ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 428              		.loc 1 238 26 is_stmt 0 view .LVU118
 429 001e C361     		str	r3, [r0, #28]
 239:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 430              		.loc 1 239 3 is_stmt 1 view .LVU119
 239:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 431              		.loc 1 239 29 is_stmt 0 view .LVU120
 432 0020 0362     		str	r3, [r0, #32]
 240:Core/Src/main.c ****   {
 433              		.loc 1 240 3 is_stmt 1 view .LVU121
 240:Core/Src/main.c ****   {
 434              		.loc 1 240 7 is_stmt 0 view .LVU122
 435 0022 FFF7FEFF 		bl	HAL_I2S_Init
 436              	.LVL10:
 240:Core/Src/main.c ****   {
 437              		.loc 1 240 6 discriminator 1 view .LVU123
 438 0026 00B9     		cbnz	r0, .L21
 248:Core/Src/main.c **** 
 439              		.loc 1 248 1 view .LVU124
 440 0028 08BD     		pop	{r3, pc}
 441              	.L21:
 242:Core/Src/main.c ****   }
 442              		.loc 1 242 5 is_stmt 1 view .LVU125
 443 002a FFF7FEFF 		bl	Error_Handler
 444              	.LVL11:
 445              	.L23:
 446 002e 00BF     		.align	2
 447              	.L22:
 448 0030 00000000 		.word	hi2s2
 449 0034 00380040 		.word	1073756160
 450 0038 00770100 		.word	96000
 451              		.cfi_endproc
 452              	.LFE133:
 454              		.section	.text.MX_SPI1_Init,"ax",%progbits
 455              		.align	1
 456              		.syntax unified
 457              		.thumb
 458              		.thumb_func
 460              	MX_SPI1_Init:
 461              	.LFB135:
 339:Core/Src/main.c **** 
 462              		.loc 1 339 1 view -0
 463              		.cfi_startproc
 464              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cco7YXRR.s 			page 21


 465              		@ frame_needed = 0, uses_anonymous_args = 0
 466 0000 08B5     		push	{r3, lr}
 467              		.cfi_def_cfa_offset 8
 468              		.cfi_offset 3, -8
 469              		.cfi_offset 14, -4
 349:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 470              		.loc 1 349 3 view .LVU127
 349:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 471              		.loc 1 349 18 is_stmt 0 view .LVU128
 472 0002 0D48     		ldr	r0, .L28
 473 0004 0D4B     		ldr	r3, .L28+4
 474 0006 0360     		str	r3, [r0]
 350:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 475              		.loc 1 350 3 is_stmt 1 view .LVU129
 350:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 476              		.loc 1 350 19 is_stmt 0 view .LVU130
 477 0008 4FF48273 		mov	r3, #260
 478 000c 4360     		str	r3, [r0, #4]
 351:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 479              		.loc 1 351 3 is_stmt 1 view .LVU131
 351:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 480              		.loc 1 351 24 is_stmt 0 view .LVU132
 481 000e 0023     		movs	r3, #0
 482 0010 8360     		str	r3, [r0, #8]
 352:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 483              		.loc 1 352 3 is_stmt 1 view .LVU133
 352:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 484              		.loc 1 352 23 is_stmt 0 view .LVU134
 485 0012 C360     		str	r3, [r0, #12]
 353:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 486              		.loc 1 353 3 is_stmt 1 view .LVU135
 353:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 487              		.loc 1 353 26 is_stmt 0 view .LVU136
 488 0014 0361     		str	r3, [r0, #16]
 354:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 489              		.loc 1 354 3 is_stmt 1 view .LVU137
 354:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 490              		.loc 1 354 23 is_stmt 0 view .LVU138
 491 0016 4361     		str	r3, [r0, #20]
 355:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 492              		.loc 1 355 3 is_stmt 1 view .LVU139
 355:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 493              		.loc 1 355 18 is_stmt 0 view .LVU140
 494 0018 4FF40072 		mov	r2, #512
 495 001c 8261     		str	r2, [r0, #24]
 356:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 496              		.loc 1 356 3 is_stmt 1 view .LVU141
 356:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 497              		.loc 1 356 32 is_stmt 0 view .LVU142
 498 001e C361     		str	r3, [r0, #28]
 357:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 499              		.loc 1 357 3 is_stmt 1 view .LVU143
 357:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 500              		.loc 1 357 23 is_stmt 0 view .LVU144
 501 0020 0362     		str	r3, [r0, #32]
 358:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 502              		.loc 1 358 3 is_stmt 1 view .LVU145
ARM GAS  /tmp/cco7YXRR.s 			page 22


 358:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 503              		.loc 1 358 21 is_stmt 0 view .LVU146
 504 0022 4362     		str	r3, [r0, #36]
 359:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 505              		.loc 1 359 3 is_stmt 1 view .LVU147
 359:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 506              		.loc 1 359 29 is_stmt 0 view .LVU148
 507 0024 8362     		str	r3, [r0, #40]
 360:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 508              		.loc 1 360 3 is_stmt 1 view .LVU149
 360:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 509              		.loc 1 360 28 is_stmt 0 view .LVU150
 510 0026 0A23     		movs	r3, #10
 511 0028 C362     		str	r3, [r0, #44]
 361:Core/Src/main.c ****   {
 512              		.loc 1 361 3 is_stmt 1 view .LVU151
 361:Core/Src/main.c ****   {
 513              		.loc 1 361 7 is_stmt 0 view .LVU152
 514 002a FFF7FEFF 		bl	HAL_SPI_Init
 515              	.LVL12:
 361:Core/Src/main.c ****   {
 516              		.loc 1 361 6 discriminator 1 view .LVU153
 517 002e 00B9     		cbnz	r0, .L27
 369:Core/Src/main.c **** 
 518              		.loc 1 369 1 view .LVU154
 519 0030 08BD     		pop	{r3, pc}
 520              	.L27:
 363:Core/Src/main.c ****   }
 521              		.loc 1 363 5 is_stmt 1 view .LVU155
 522 0032 FFF7FEFF 		bl	Error_Handler
 523              	.LVL13:
 524              	.L29:
 525 0036 00BF     		.align	2
 526              	.L28:
 527 0038 00000000 		.word	hspi1
 528 003c 00300140 		.word	1073819648
 529              		.cfi_endproc
 530              	.LFE135:
 532              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 533              		.align	1
 534              		.syntax unified
 535              		.thumb
 536              		.thumb_func
 538              	MX_USART1_UART_Init:
 539              	.LFB136:
 377:Core/Src/main.c **** 
 540              		.loc 1 377 1 view -0
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 0
 543              		@ frame_needed = 0, uses_anonymous_args = 0
 544 0000 08B5     		push	{r3, lr}
 545              		.cfi_def_cfa_offset 8
 546              		.cfi_offset 3, -8
 547              		.cfi_offset 14, -4
 386:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 548              		.loc 1 386 3 view .LVU157
 386:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
ARM GAS  /tmp/cco7YXRR.s 			page 23


 549              		.loc 1 386 19 is_stmt 0 view .LVU158
 550 0002 0B48     		ldr	r0, .L34
 551 0004 0B4B     		ldr	r3, .L34+4
 552 0006 0360     		str	r3, [r0]
 387:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 553              		.loc 1 387 3 is_stmt 1 view .LVU159
 387:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 554              		.loc 1 387 24 is_stmt 0 view .LVU160
 555 0008 4FF4E133 		mov	r3, #115200
 556 000c 4360     		str	r3, [r0, #4]
 388:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 557              		.loc 1 388 3 is_stmt 1 view .LVU161
 388:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 558              		.loc 1 388 26 is_stmt 0 view .LVU162
 559 000e 0023     		movs	r3, #0
 560 0010 8360     		str	r3, [r0, #8]
 389:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 561              		.loc 1 389 3 is_stmt 1 view .LVU163
 389:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 562              		.loc 1 389 24 is_stmt 0 view .LVU164
 563 0012 C360     		str	r3, [r0, #12]
 390:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 564              		.loc 1 390 3 is_stmt 1 view .LVU165
 390:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 565              		.loc 1 390 22 is_stmt 0 view .LVU166
 566 0014 0361     		str	r3, [r0, #16]
 391:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 567              		.loc 1 391 3 is_stmt 1 view .LVU167
 391:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 568              		.loc 1 391 20 is_stmt 0 view .LVU168
 569 0016 0C22     		movs	r2, #12
 570 0018 4261     		str	r2, [r0, #20]
 392:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 571              		.loc 1 392 3 is_stmt 1 view .LVU169
 392:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 572              		.loc 1 392 25 is_stmt 0 view .LVU170
 573 001a 4FF44072 		mov	r2, #768
 574 001e 8261     		str	r2, [r0, #24]
 393:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 575              		.loc 1 393 3 is_stmt 1 view .LVU171
 393:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 576              		.loc 1 393 28 is_stmt 0 view .LVU172
 577 0020 C361     		str	r3, [r0, #28]
 394:Core/Src/main.c ****   {
 578              		.loc 1 394 3 is_stmt 1 view .LVU173
 394:Core/Src/main.c ****   {
 579              		.loc 1 394 7 is_stmt 0 view .LVU174
 580 0022 FFF7FEFF 		bl	HAL_UART_Init
 581              	.LVL14:
 394:Core/Src/main.c ****   {
 582              		.loc 1 394 6 discriminator 1 view .LVU175
 583 0026 00B9     		cbnz	r0, .L33
 402:Core/Src/main.c **** 
 584              		.loc 1 402 1 view .LVU176
 585 0028 08BD     		pop	{r3, pc}
 586              	.L33:
 396:Core/Src/main.c ****   }
ARM GAS  /tmp/cco7YXRR.s 			page 24


 587              		.loc 1 396 5 is_stmt 1 view .LVU177
 588 002a FFF7FEFF 		bl	Error_Handler
 589              	.LVL15:
 590              	.L35:
 591 002e 00BF     		.align	2
 592              	.L34:
 593 0030 00000000 		.word	huart1
 594 0034 00100140 		.word	1073811456
 595              		.cfi_endproc
 596              	.LFE136:
 598              		.section	.text.MX_RTC_Init,"ax",%progbits
 599              		.align	1
 600              		.syntax unified
 601              		.thumb
 602              		.thumb_func
 604              	MX_RTC_Init:
 605              	.LFB134:
 256:Core/Src/main.c **** 
 606              		.loc 1 256 1 view -0
 607              		.cfi_startproc
 608              		@ args = 0, pretend = 0, frame = 64
 609              		@ frame_needed = 0, uses_anonymous_args = 0
 610 0000 10B5     		push	{r4, lr}
 611              		.cfi_def_cfa_offset 8
 612              		.cfi_offset 4, -8
 613              		.cfi_offset 14, -4
 614 0002 90B0     		sub	sp, sp, #64
 615              		.cfi_def_cfa_offset 72
 262:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 616              		.loc 1 262 3 view .LVU179
 262:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 617              		.loc 1 262 19 is_stmt 0 view .LVU180
 618 0004 0024     		movs	r4, #0
 619 0006 0B94     		str	r4, [sp, #44]
 620 0008 0C94     		str	r4, [sp, #48]
 621 000a 0D94     		str	r4, [sp, #52]
 622 000c 0E94     		str	r4, [sp, #56]
 623 000e 0F94     		str	r4, [sp, #60]
 263:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 624              		.loc 1 263 3 is_stmt 1 view .LVU181
 263:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 625              		.loc 1 263 19 is_stmt 0 view .LVU182
 626 0010 0A94     		str	r4, [sp, #40]
 264:Core/Src/main.c **** 
 627              		.loc 1 264 3 is_stmt 1 view .LVU183
 264:Core/Src/main.c **** 
 628              		.loc 1 264 20 is_stmt 0 view .LVU184
 629 0012 2822     		movs	r2, #40
 630 0014 2146     		mov	r1, r4
 631 0016 6846     		mov	r0, sp
 632 0018 FFF7FEFF 		bl	memset
 633              	.LVL16:
 272:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 634              		.loc 1 272 3 is_stmt 1 view .LVU185
 272:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 635              		.loc 1 272 17 is_stmt 0 view .LVU186
 636 001c 2B48     		ldr	r0, .L46
ARM GAS  /tmp/cco7YXRR.s 			page 25


 637 001e 2C4B     		ldr	r3, .L46+4
 638 0020 0360     		str	r3, [r0]
 273:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 639              		.loc 1 273 3 is_stmt 1 view .LVU187
 273:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 640              		.loc 1 273 24 is_stmt 0 view .LVU188
 641 0022 4460     		str	r4, [r0, #4]
 274:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 642              		.loc 1 274 3 is_stmt 1 view .LVU189
 274:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 643              		.loc 1 274 26 is_stmt 0 view .LVU190
 644 0024 7F23     		movs	r3, #127
 645 0026 8360     		str	r3, [r0, #8]
 275:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_ALARMA;
 646              		.loc 1 275 3 is_stmt 1 view .LVU191
 275:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_ALARMA;
 647              		.loc 1 275 25 is_stmt 0 view .LVU192
 648 0028 FF23     		movs	r3, #255
 649 002a C360     		str	r3, [r0, #12]
 276:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_LOW;
 650              		.loc 1 276 3 is_stmt 1 view .LVU193
 276:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_LOW;
 651              		.loc 1 276 20 is_stmt 0 view .LVU194
 652 002c 4FF40013 		mov	r3, #2097152
 653 0030 0361     		str	r3, [r0, #16]
 277:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_PUSHPULL;
 654              		.loc 1 277 3 is_stmt 1 view .LVU195
 277:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_PUSHPULL;
 655              		.loc 1 277 28 is_stmt 0 view .LVU196
 656 0032 4FF48013 		mov	r3, #1048576
 657 0036 4361     		str	r3, [r0, #20]
 278:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 658              		.loc 1 278 3 is_stmt 1 view .LVU197
 278:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 659              		.loc 1 278 24 is_stmt 0 view .LVU198
 660 0038 4FF48023 		mov	r3, #262144
 661 003c 8361     		str	r3, [r0, #24]
 279:Core/Src/main.c ****   {
 662              		.loc 1 279 3 is_stmt 1 view .LVU199
 279:Core/Src/main.c ****   {
 663              		.loc 1 279 7 is_stmt 0 view .LVU200
 664 003e FFF7FEFF 		bl	HAL_RTC_Init
 665              	.LVL17:
 279:Core/Src/main.c ****   {
 666              		.loc 1 279 6 discriminator 1 view .LVU201
 667 0042 0028     		cmp	r0, #0
 668 0044 39D1     		bne	.L42
 290:Core/Src/main.c ****   sTime.Minutes = 0x0;
 669              		.loc 1 290 3 is_stmt 1 view .LVU202
 290:Core/Src/main.c ****   sTime.Minutes = 0x0;
 670              		.loc 1 290 15 is_stmt 0 view .LVU203
 671 0046 0023     		movs	r3, #0
 672 0048 8DF82C30 		strb	r3, [sp, #44]
 291:Core/Src/main.c ****   sTime.Seconds = 0x0;
 673              		.loc 1 291 3 is_stmt 1 view .LVU204
 291:Core/Src/main.c ****   sTime.Seconds = 0x0;
 674              		.loc 1 291 17 is_stmt 0 view .LVU205
ARM GAS  /tmp/cco7YXRR.s 			page 26


 675 004c 8DF82D30 		strb	r3, [sp, #45]
 292:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 676              		.loc 1 292 3 is_stmt 1 view .LVU206
 292:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 677              		.loc 1 292 17 is_stmt 0 view .LVU207
 678 0050 8DF82E30 		strb	r3, [sp, #46]
 293:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 679              		.loc 1 293 3 is_stmt 1 view .LVU208
 293:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 680              		.loc 1 293 24 is_stmt 0 view .LVU209
 681 0054 0E93     		str	r3, [sp, #56]
 294:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 682              		.loc 1 294 3 is_stmt 1 view .LVU210
 294:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 683              		.loc 1 294 24 is_stmt 0 view .LVU211
 684 0056 0F93     		str	r3, [sp, #60]
 295:Core/Src/main.c ****   {
 685              		.loc 1 295 3 is_stmt 1 view .LVU212
 295:Core/Src/main.c ****   {
 686              		.loc 1 295 7 is_stmt 0 view .LVU213
 687 0058 0122     		movs	r2, #1
 688 005a 0BA9     		add	r1, sp, #44
 689 005c 1B48     		ldr	r0, .L46
 690 005e FFF7FEFF 		bl	HAL_RTC_SetTime
 691              	.LVL18:
 295:Core/Src/main.c ****   {
 692              		.loc 1 295 6 discriminator 1 view .LVU214
 693 0062 60BB     		cbnz	r0, .L43
 299:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 694              		.loc 1 299 3 is_stmt 1 view .LVU215
 299:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 695              		.loc 1 299 17 is_stmt 0 view .LVU216
 696 0064 0122     		movs	r2, #1
 697 0066 8DF82820 		strb	r2, [sp, #40]
 300:Core/Src/main.c ****   sDate.Date = 0x1;
 698              		.loc 1 300 3 is_stmt 1 view .LVU217
 300:Core/Src/main.c ****   sDate.Date = 0x1;
 699              		.loc 1 300 15 is_stmt 0 view .LVU218
 700 006a 8DF82920 		strb	r2, [sp, #41]
 301:Core/Src/main.c ****   sDate.Year = 0x0;
 701              		.loc 1 301 3 is_stmt 1 view .LVU219
 301:Core/Src/main.c ****   sDate.Year = 0x0;
 702              		.loc 1 301 14 is_stmt 0 view .LVU220
 703 006e 8DF82A20 		strb	r2, [sp, #42]
 302:Core/Src/main.c **** 
 704              		.loc 1 302 3 is_stmt 1 view .LVU221
 302:Core/Src/main.c **** 
 705              		.loc 1 302 14 is_stmt 0 view .LVU222
 706 0072 0023     		movs	r3, #0
 707 0074 8DF82B30 		strb	r3, [sp, #43]
 304:Core/Src/main.c ****   {
 708              		.loc 1 304 3 is_stmt 1 view .LVU223
 304:Core/Src/main.c ****   {
 709              		.loc 1 304 7 is_stmt 0 view .LVU224
 710 0078 0AA9     		add	r1, sp, #40
 711 007a 1448     		ldr	r0, .L46
 712 007c FFF7FEFF 		bl	HAL_RTC_SetDate
ARM GAS  /tmp/cco7YXRR.s 			page 27


 713              	.LVL19:
 304:Core/Src/main.c ****   {
 714              		.loc 1 304 6 discriminator 1 view .LVU225
 715 0080 F8B9     		cbnz	r0, .L44
 311:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0x0;
 716              		.loc 1 311 3 is_stmt 1 view .LVU226
 311:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0x0;
 717              		.loc 1 311 26 is_stmt 0 view .LVU227
 718 0082 0023     		movs	r3, #0
 719 0084 8DF80030 		strb	r3, [sp]
 312:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0x10;
 720              		.loc 1 312 3 is_stmt 1 view .LVU228
 312:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0x10;
 721              		.loc 1 312 28 is_stmt 0 view .LVU229
 722 0088 8DF80130 		strb	r3, [sp, #1]
 313:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0x0;
 723              		.loc 1 313 3 is_stmt 1 view .LVU230
 313:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0x0;
 724              		.loc 1 313 28 is_stmt 0 view .LVU231
 725 008c 1022     		movs	r2, #16
 726 008e 8DF80220 		strb	r2, [sp, #2]
 314:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 727              		.loc 1 314 3 is_stmt 1 view .LVU232
 314:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 728              		.loc 1 314 31 is_stmt 0 view .LVU233
 729 0092 0193     		str	r3, [sp, #4]
 315:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 730              		.loc 1 315 3 is_stmt 1 view .LVU234
 315:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 731              		.loc 1 315 35 is_stmt 0 view .LVU235
 732 0094 0393     		str	r3, [sp, #12]
 316:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 733              		.loc 1 316 3 is_stmt 1 view .LVU236
 316:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 734              		.loc 1 316 35 is_stmt 0 view .LVU237
 735 0096 0493     		str	r3, [sp, #16]
 317:Core/Src/main.c ****                               |RTC_ALARMMASK_MINUTES;
 736              		.loc 1 317 3 is_stmt 1 view .LVU238
 317:Core/Src/main.c ****                               |RTC_ALARMMASK_MINUTES;
 737              		.loc 1 317 20 is_stmt 0 view .LVU239
 738 0098 0E4A     		ldr	r2, .L46+8
 739 009a 0592     		str	r2, [sp, #20]
 319:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 740              		.loc 1 319 3 is_stmt 1 view .LVU240
 319:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 741              		.loc 1 319 29 is_stmt 0 view .LVU241
 742 009c 0693     		str	r3, [sp, #24]
 320:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 0x1;
 743              		.loc 1 320 3 is_stmt 1 view .LVU242
 320:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 0x1;
 744              		.loc 1 320 30 is_stmt 0 view .LVU243
 745 009e 0793     		str	r3, [sp, #28]
 321:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 746              		.loc 1 321 3 is_stmt 1 view .LVU244
 321:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 747              		.loc 1 321 27 is_stmt 0 view .LVU245
 748 00a0 0122     		movs	r2, #1
ARM GAS  /tmp/cco7YXRR.s 			page 28


 749 00a2 8DF82020 		strb	r2, [sp, #32]
 322:Core/Src/main.c ****   if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 750              		.loc 1 322 3 is_stmt 1 view .LVU246
 322:Core/Src/main.c ****   if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 751              		.loc 1 322 16 is_stmt 0 view .LVU247
 752 00a6 4FF48073 		mov	r3, #256
 753 00aa 0993     		str	r3, [sp, #36]
 323:Core/Src/main.c ****   {
 754              		.loc 1 323 3 is_stmt 1 view .LVU248
 323:Core/Src/main.c ****   {
 755              		.loc 1 323 7 is_stmt 0 view .LVU249
 756 00ac 6946     		mov	r1, sp
 757 00ae 0748     		ldr	r0, .L46
 758 00b0 FFF7FEFF 		bl	HAL_RTC_SetAlarm_IT
 759              	.LVL20:
 323:Core/Src/main.c ****   {
 760              		.loc 1 323 6 discriminator 1 view .LVU250
 761 00b4 38B9     		cbnz	r0, .L45
 331:Core/Src/main.c **** 
 762              		.loc 1 331 1 view .LVU251
 763 00b6 10B0     		add	sp, sp, #64
 764              		.cfi_remember_state
 765              		.cfi_def_cfa_offset 8
 766              		@ sp needed
 767 00b8 10BD     		pop	{r4, pc}
 768              	.L42:
 769              		.cfi_restore_state
 281:Core/Src/main.c ****   }
 770              		.loc 1 281 5 is_stmt 1 view .LVU252
 771 00ba FFF7FEFF 		bl	Error_Handler
 772              	.LVL21:
 773              	.L43:
 297:Core/Src/main.c ****   }
 774              		.loc 1 297 5 view .LVU253
 775 00be FFF7FEFF 		bl	Error_Handler
 776              	.LVL22:
 777              	.L44:
 306:Core/Src/main.c ****   }
 778              		.loc 1 306 5 view .LVU254
 779 00c2 FFF7FEFF 		bl	Error_Handler
 780              	.LVL23:
 781              	.L45:
 325:Core/Src/main.c ****   }
 782              		.loc 1 325 5 view .LVU255
 783 00c6 FFF7FEFF 		bl	Error_Handler
 784              	.LVL24:
 785              	.L47:
 786 00ca 00BF     		.align	2
 787              	.L46:
 788 00cc 00000000 		.word	hrtc
 789 00d0 00280040 		.word	1073752064
 790 00d4 00808080 		.word	-2139062272
 791              		.cfi_endproc
 792              	.LFE134:
 794              		.section	.text.SystemClock_Config,"ax",%progbits
 795              		.align	1
 796              		.global	SystemClock_Config
ARM GAS  /tmp/cco7YXRR.s 			page 29


 797              		.syntax unified
 798              		.thumb
 799              		.thumb_func
 801              	SystemClock_Config:
 802              	.LFB131:
 137:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 803              		.loc 1 137 1 view -0
 804              		.cfi_startproc
 805              		@ args = 0, pretend = 0, frame = 80
 806              		@ frame_needed = 0, uses_anonymous_args = 0
 807 0000 00B5     		push	{lr}
 808              		.cfi_def_cfa_offset 4
 809              		.cfi_offset 14, -4
 810 0002 95B0     		sub	sp, sp, #84
 811              		.cfi_def_cfa_offset 88
 138:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 812              		.loc 1 138 3 view .LVU257
 138:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 813              		.loc 1 138 22 is_stmt 0 view .LVU258
 814 0004 3022     		movs	r2, #48
 815 0006 0021     		movs	r1, #0
 816 0008 08A8     		add	r0, sp, #32
 817 000a FFF7FEFF 		bl	memset
 818              	.LVL25:
 139:Core/Src/main.c **** 
 819              		.loc 1 139 3 is_stmt 1 view .LVU259
 139:Core/Src/main.c **** 
 820              		.loc 1 139 22 is_stmt 0 view .LVU260
 821 000e 0023     		movs	r3, #0
 822 0010 0393     		str	r3, [sp, #12]
 823 0012 0493     		str	r3, [sp, #16]
 824 0014 0593     		str	r3, [sp, #20]
 825 0016 0693     		str	r3, [sp, #24]
 826 0018 0793     		str	r3, [sp, #28]
 143:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 827              		.loc 1 143 3 is_stmt 1 view .LVU261
 828              	.LBB11:
 143:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 829              		.loc 1 143 3 view .LVU262
 830 001a 0193     		str	r3, [sp, #4]
 143:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 831              		.loc 1 143 3 view .LVU263
 832 001c 254A     		ldr	r2, .L54
 833 001e 116C     		ldr	r1, [r2, #64]
 834 0020 41F08051 		orr	r1, r1, #268435456
 835 0024 1164     		str	r1, [r2, #64]
 143:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 836              		.loc 1 143 3 view .LVU264
 837 0026 126C     		ldr	r2, [r2, #64]
 838 0028 02F08052 		and	r2, r2, #268435456
 839 002c 0192     		str	r2, [sp, #4]
 143:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 840              		.loc 1 143 3 view .LVU265
 841 002e 019A     		ldr	r2, [sp, #4]
 842              	.LBE11:
 143:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 843              		.loc 1 143 3 view .LVU266
ARM GAS  /tmp/cco7YXRR.s 			page 30


 144:Core/Src/main.c **** 
 844              		.loc 1 144 3 view .LVU267
 845              	.LBB12:
 144:Core/Src/main.c **** 
 846              		.loc 1 144 3 view .LVU268
 847 0030 0293     		str	r3, [sp, #8]
 144:Core/Src/main.c **** 
 848              		.loc 1 144 3 view .LVU269
 849 0032 214A     		ldr	r2, .L54+4
 850 0034 1368     		ldr	r3, [r2]
 851 0036 23F44043 		bic	r3, r3, #49152
 852 003a 43F40043 		orr	r3, r3, #32768
 853 003e 1360     		str	r3, [r2]
 144:Core/Src/main.c **** 
 854              		.loc 1 144 3 view .LVU270
 855 0040 1368     		ldr	r3, [r2]
 856 0042 03F44043 		and	r3, r3, #49152
 857 0046 0293     		str	r3, [sp, #8]
 144:Core/Src/main.c **** 
 858              		.loc 1 144 3 view .LVU271
 859 0048 029B     		ldr	r3, [sp, #8]
 860              	.LBE12:
 144:Core/Src/main.c **** 
 861              		.loc 1 144 3 view .LVU272
 149:Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE;
 862              		.loc 1 149 3 view .LVU273
 149:Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE;
 863              		.loc 1 149 36 is_stmt 0 view .LVU274
 864 004a 0B23     		movs	r3, #11
 865 004c 0893     		str	r3, [sp, #32]
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 866              		.loc 1 151 3 is_stmt 1 view .LVU275
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 867              		.loc 1 151 30 is_stmt 0 view .LVU276
 868 004e 4FF48033 		mov	r3, #65536
 869 0052 0993     		str	r3, [sp, #36]
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 870              		.loc 1 152 3 is_stmt 1 view .LVU277
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 871              		.loc 1 152 30 is_stmt 0 view .LVU278
 872 0054 0123     		movs	r3, #1
 873 0056 0B93     		str	r3, [sp, #44]
 153:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 874              		.loc 1 153 3 is_stmt 1 view .LVU279
 153:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 875              		.loc 1 153 41 is_stmt 0 view .LVU280
 876 0058 1022     		movs	r2, #16
 877 005a 0C92     		str	r2, [sp, #48]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 878              		.loc 1 154 3 is_stmt 1 view .LVU281
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 879              		.loc 1 154 30 is_stmt 0 view .LVU282
 880 005c 0D93     		str	r3, [sp, #52]
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 881              		.loc 1 155 3 is_stmt 1 view .LVU283
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 882              		.loc 1 155 34 is_stmt 0 view .LVU284
ARM GAS  /tmp/cco7YXRR.s 			page 31


 883 005e 0223     		movs	r3, #2
 884 0060 0E93     		str	r3, [sp, #56]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 885              		.loc 1 156 3 is_stmt 1 view .LVU285
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 886              		.loc 1 156 35 is_stmt 0 view .LVU286
 887 0062 4FF48002 		mov	r2, #4194304
 888 0066 0F92     		str	r2, [sp, #60]
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 889              		.loc 1 157 3 is_stmt 1 view .LVU287
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 890              		.loc 1 157 30 is_stmt 0 view .LVU288
 891 0068 1922     		movs	r2, #25
 892 006a 1092     		str	r2, [sp, #64]
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 893              		.loc 1 158 3 is_stmt 1 view .LVU289
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 894              		.loc 1 158 30 is_stmt 0 view .LVU290
 895 006c A822     		movs	r2, #168
 896 006e 1192     		str	r2, [sp, #68]
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 897              		.loc 1 159 3 is_stmt 1 view .LVU291
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 898              		.loc 1 159 30 is_stmt 0 view .LVU292
 899 0070 1293     		str	r3, [sp, #72]
 160:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 900              		.loc 1 160 3 is_stmt 1 view .LVU293
 160:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 901              		.loc 1 160 30 is_stmt 0 view .LVU294
 902 0072 0423     		movs	r3, #4
 903 0074 1393     		str	r3, [sp, #76]
 161:Core/Src/main.c ****   {
 904              		.loc 1 161 3 is_stmt 1 view .LVU295
 161:Core/Src/main.c ****   {
 905              		.loc 1 161 7 is_stmt 0 view .LVU296
 906 0076 08A8     		add	r0, sp, #32
 907 0078 FFF7FEFF 		bl	HAL_RCC_OscConfig
 908              	.LVL26:
 161:Core/Src/main.c ****   {
 909              		.loc 1 161 6 discriminator 1 view .LVU297
 910 007c A8B9     		cbnz	r0, .L52
 168:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 911              		.loc 1 168 3 is_stmt 1 view .LVU298
 168:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 912              		.loc 1 168 31 is_stmt 0 view .LVU299
 913 007e 0F23     		movs	r3, #15
 914 0080 0393     		str	r3, [sp, #12]
 170:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 915              		.loc 1 170 3 is_stmt 1 view .LVU300
 170:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 916              		.loc 1 170 34 is_stmt 0 view .LVU301
 917 0082 0221     		movs	r1, #2
 918 0084 0491     		str	r1, [sp, #16]
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 919              		.loc 1 171 3 is_stmt 1 view .LVU302
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 920              		.loc 1 171 35 is_stmt 0 view .LVU303
ARM GAS  /tmp/cco7YXRR.s 			page 32


 921 0086 0023     		movs	r3, #0
 922 0088 0593     		str	r3, [sp, #20]
 172:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 923              		.loc 1 172 3 is_stmt 1 view .LVU304
 172:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 924              		.loc 1 172 36 is_stmt 0 view .LVU305
 925 008a 4FF48052 		mov	r2, #4096
 926 008e 0692     		str	r2, [sp, #24]
 173:Core/Src/main.c **** 
 927              		.loc 1 173 3 is_stmt 1 view .LVU306
 173:Core/Src/main.c **** 
 928              		.loc 1 173 36 is_stmt 0 view .LVU307
 929 0090 0793     		str	r3, [sp, #28]
 175:Core/Src/main.c ****   {
 930              		.loc 1 175 3 is_stmt 1 view .LVU308
 175:Core/Src/main.c ****   {
 931              		.loc 1 175 7 is_stmt 0 view .LVU309
 932 0092 03A8     		add	r0, sp, #12
 933 0094 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 934              	.LVL27:
 175:Core/Src/main.c ****   {
 935              		.loc 1 175 6 discriminator 1 view .LVU310
 936 0098 48B9     		cbnz	r0, .L53
 179:Core/Src/main.c **** }
 937              		.loc 1 179 3 is_stmt 1 view .LVU311
 938 009a 0022     		movs	r2, #0
 939 009c 1146     		mov	r1, r2
 940 009e 1046     		mov	r0, r2
 941 00a0 FFF7FEFF 		bl	HAL_RCC_MCOConfig
 942              	.LVL28:
 180:Core/Src/main.c **** 
 943              		.loc 1 180 1 is_stmt 0 view .LVU312
 944 00a4 15B0     		add	sp, sp, #84
 945              		.cfi_remember_state
 946              		.cfi_def_cfa_offset 4
 947              		@ sp needed
 948 00a6 5DF804FB 		ldr	pc, [sp], #4
 949              	.L52:
 950              		.cfi_restore_state
 163:Core/Src/main.c ****   }
 951              		.loc 1 163 5 is_stmt 1 view .LVU313
 952 00aa FFF7FEFF 		bl	Error_Handler
 953              	.LVL29:
 954              	.L53:
 177:Core/Src/main.c ****   }
 955              		.loc 1 177 5 view .LVU314
 956 00ae FFF7FEFF 		bl	Error_Handler
 957              	.LVL30:
 958              	.L55:
 959 00b2 00BF     		.align	2
 960              	.L54:
 961 00b4 00380240 		.word	1073887232
 962 00b8 00700040 		.word	1073770496
 963              		.cfi_endproc
 964              	.LFE131:
 966              		.section	.text.main,"ax",%progbits
 967              		.align	1
ARM GAS  /tmp/cco7YXRR.s 			page 33


 968              		.global	main
 969              		.syntax unified
 970              		.thumb
 971              		.thumb_func
 973              	main:
 974              	.LFB130:
  81:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 975              		.loc 1 81 1 view -0
 976              		.cfi_startproc
 977              		@ Volatile: function does not return.
 978              		@ args = 0, pretend = 0, frame = 0
 979              		@ frame_needed = 0, uses_anonymous_args = 0
 980 0000 08B5     		push	{r3, lr}
 981              		.cfi_def_cfa_offset 8
 982              		.cfi_offset 3, -8
 983              		.cfi_offset 14, -4
  89:Core/Src/main.c **** 
 984              		.loc 1 89 3 view .LVU316
 985 0002 FFF7FEFF 		bl	HAL_Init
 986              	.LVL31:
  96:Core/Src/main.c **** 
 987              		.loc 1 96 3 view .LVU317
 988 0006 FFF7FEFF 		bl	SystemClock_Config
 989              	.LVL32:
 103:Core/Src/main.c ****   MX_DMA_Init();
 990              		.loc 1 103 3 view .LVU318
 991 000a FFF7FEFF 		bl	MX_GPIO_Init
 992              	.LVL33:
 104:Core/Src/main.c ****   MX_I2C1_Init();
 993              		.loc 1 104 3 view .LVU319
 994 000e FFF7FEFF 		bl	MX_DMA_Init
 995              	.LVL34:
 105:Core/Src/main.c ****   MX_I2S2_Init();
 996              		.loc 1 105 3 view .LVU320
 997 0012 FFF7FEFF 		bl	MX_I2C1_Init
 998              	.LVL35:
 106:Core/Src/main.c ****   MX_SPI1_Init();
 999              		.loc 1 106 3 view .LVU321
 1000 0016 FFF7FEFF 		bl	MX_I2S2_Init
 1001              	.LVL36:
 107:Core/Src/main.c ****   MX_USART1_UART_Init();
 1002              		.loc 1 107 3 view .LVU322
 1003 001a FFF7FEFF 		bl	MX_SPI1_Init
 1004              	.LVL37:
 108:Core/Src/main.c ****   MX_RTC_Init();
 1005              		.loc 1 108 3 view .LVU323
 1006 001e FFF7FEFF 		bl	MX_USART1_UART_Init
 1007              	.LVL38:
 109:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1008              		.loc 1 109 3 view .LVU324
 1009 0022 FFF7FEFF 		bl	MX_RTC_Init
 1010              	.LVL39:
 1011              	.L57:
 121:Core/Src/main.c ****   {
 1012              		.loc 1 121 3 view .LVU325
 127:Core/Src/main.c ****   
 1013              		.loc 1 127 3 view .LVU326
ARM GAS  /tmp/cco7YXRR.s 			page 34


 121:Core/Src/main.c ****   {
 1014              		.loc 1 121 9 view .LVU327
 1015 0026 FEE7     		b	.L57
 1016              		.cfi_endproc
 1017              	.LFE130:
 1019              		.global	state_alrm
 1020              		.section	.bss.state_alrm,"aw",%nobits
 1023              	state_alrm:
 1024 0000 00       		.space	1
 1025              		.global	huart1
 1026              		.section	.bss.huart1,"aw",%nobits
 1027              		.align	2
 1030              	huart1:
 1031 0000 00000000 		.space	68
 1031      00000000 
 1031      00000000 
 1031      00000000 
 1031      00000000 
 1032              		.global	hspi1
 1033              		.section	.bss.hspi1,"aw",%nobits
 1034              		.align	2
 1037              	hspi1:
 1038 0000 00000000 		.space	88
 1038      00000000 
 1038      00000000 
 1038      00000000 
 1038      00000000 
 1039              		.global	hrtc
 1040              		.section	.bss.hrtc,"aw",%nobits
 1041              		.align	2
 1044              	hrtc:
 1045 0000 00000000 		.space	32
 1045      00000000 
 1045      00000000 
 1045      00000000 
 1045      00000000 
 1046              		.global	hdma_spi2_tx
 1047              		.section	.bss.hdma_spi2_tx,"aw",%nobits
 1048              		.align	2
 1051              	hdma_spi2_tx:
 1052 0000 00000000 		.space	96
 1052      00000000 
 1052      00000000 
 1052      00000000 
 1052      00000000 
 1053              		.global	hi2s2
 1054              		.section	.bss.hi2s2,"aw",%nobits
 1055              		.align	2
 1058              	hi2s2:
 1059 0000 00000000 		.space	72
 1059      00000000 
 1059      00000000 
 1059      00000000 
 1059      00000000 
 1060              		.global	hi2c1
 1061              		.section	.bss.hi2c1,"aw",%nobits
 1062              		.align	2
ARM GAS  /tmp/cco7YXRR.s 			page 35


 1065              	hi2c1:
 1066 0000 00000000 		.space	84
 1066      00000000 
 1066      00000000 
 1066      00000000 
 1066      00000000 
 1067              		.text
 1068              	.Letext0:
 1069              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 1070              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1071              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1072              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1073              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1074              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1075              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1076              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1077              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1078              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 1079              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1080              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1081              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1082              		.file 16 "Core/Inc/main.h"
 1083              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1084              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1085              		.file 19 "<built-in>"
ARM GAS  /tmp/cco7YXRR.s 			page 36


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cco7YXRR.s:21     .text.MX_GPIO_Init:00000000 $t
     /tmp/cco7YXRR.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cco7YXRR.s:195    .text.MX_GPIO_Init:000000c0 $d
     /tmp/cco7YXRR.s:202    .text.MX_DMA_Init:00000000 $t
     /tmp/cco7YXRR.s:207    .text.MX_DMA_Init:00000000 MX_DMA_Init
     /tmp/cco7YXRR.s:253    .text.MX_DMA_Init:00000030 $d
     /tmp/cco7YXRR.s:258    .text.HAL_RTC_AlarmAEventCallback:00000000 $t
     /tmp/cco7YXRR.s:264    .text.HAL_RTC_AlarmAEventCallback:00000000 HAL_RTC_AlarmAEventCallback
     /tmp/cco7YXRR.s:278    .text.Error_Handler:00000000 $t
     /tmp/cco7YXRR.s:284    .text.Error_Handler:00000000 Error_Handler
     /tmp/cco7YXRR.s:316    .text.MX_I2C1_Init:00000000 $t
     /tmp/cco7YXRR.s:321    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
     /tmp/cco7YXRR.s:378    .text.MX_I2C1_Init:0000002c $d
     /tmp/cco7YXRR.s:1065   .bss.hi2c1:00000000 hi2c1
     /tmp/cco7YXRR.s:385    .text.MX_I2S2_Init:00000000 $t
     /tmp/cco7YXRR.s:390    .text.MX_I2S2_Init:00000000 MX_I2S2_Init
     /tmp/cco7YXRR.s:448    .text.MX_I2S2_Init:00000030 $d
     /tmp/cco7YXRR.s:1058   .bss.hi2s2:00000000 hi2s2
     /tmp/cco7YXRR.s:455    .text.MX_SPI1_Init:00000000 $t
     /tmp/cco7YXRR.s:460    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/cco7YXRR.s:527    .text.MX_SPI1_Init:00000038 $d
     /tmp/cco7YXRR.s:1037   .bss.hspi1:00000000 hspi1
     /tmp/cco7YXRR.s:533    .text.MX_USART1_UART_Init:00000000 $t
     /tmp/cco7YXRR.s:538    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
     /tmp/cco7YXRR.s:593    .text.MX_USART1_UART_Init:00000030 $d
     /tmp/cco7YXRR.s:1030   .bss.huart1:00000000 huart1
     /tmp/cco7YXRR.s:599    .text.MX_RTC_Init:00000000 $t
     /tmp/cco7YXRR.s:604    .text.MX_RTC_Init:00000000 MX_RTC_Init
     /tmp/cco7YXRR.s:788    .text.MX_RTC_Init:000000cc $d
     /tmp/cco7YXRR.s:1044   .bss.hrtc:00000000 hrtc
     /tmp/cco7YXRR.s:795    .text.SystemClock_Config:00000000 $t
     /tmp/cco7YXRR.s:801    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cco7YXRR.s:961    .text.SystemClock_Config:000000b4 $d
     /tmp/cco7YXRR.s:967    .text.main:00000000 $t
     /tmp/cco7YXRR.s:973    .text.main:00000000 main
     /tmp/cco7YXRR.s:1023   .bss.state_alrm:00000000 state_alrm
     /tmp/cco7YXRR.s:1024   .bss.state_alrm:00000000 $d
     /tmp/cco7YXRR.s:1027   .bss.huart1:00000000 $d
     /tmp/cco7YXRR.s:1034   .bss.hspi1:00000000 $d
     /tmp/cco7YXRR.s:1041   .bss.hrtc:00000000 $d
     /tmp/cco7YXRR.s:1051   .bss.hdma_spi2_tx:00000000 hdma_spi2_tx
     /tmp/cco7YXRR.s:1048   .bss.hdma_spi2_tx:00000000 $d
     /tmp/cco7YXRR.s:1055   .bss.hi2s2:00000000 $d
     /tmp/cco7YXRR.s:1062   .bss.hi2c1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_I2C_Init
HAL_I2S_Init
HAL_SPI_Init
HAL_UART_Init
memset
ARM GAS  /tmp/cco7YXRR.s 			page 37


HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_RTC_SetAlarm_IT
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCC_MCOConfig
HAL_Init
