version 3
E:/Programs/VHDL/FULL_ADDER_SEQ/FULL_ADDER_SEQ.vhd
FULL_ADDER_SEQ
VHDL
VHDL
FULL_ADDER_SEQ_TBW.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLK
100000000
100000000
15000000
15000000
0
DUAL
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
S
CLK
X
CLK
Y
CLK
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
S_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
CLK
X
Y
S
SIGNAL_ORDER_END
-X-X-X-

