$date
	Thu Apr 24 04:16:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! bench_clk $end
$var wire 1 " bench_rst $end
$var wire 1 # bench_reg_decr_cor $end
$var wire 1 $ bench_inc_dec_b $end
$var wire 1 % bench_decr_cor $end
$var wire 3 & bench_cor_num [2:0] $end
$var wire 1 ' bench_add_input_two_n $end
$var wire 1 ( bench_add_input_three_n $end
$var wire 1 ) bench_add_input_six_n $end
$var wire 1 * bench_add_input_one $end
$var wire 1 + bench_add_input_four_n $end
$var wire 1 , bench_add_input_five_n $end
$var reg 1 - bench_reset $end
$var reg 8 . indata_array [0:7] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
x-
x,
x+
x*
x)
x(
x'
bx &
x%
x$
x#
x"
x!
$end
#5
0*
0'
1(
0+
0,
1)
0%
0"
b100100 .
#10
1*
0(
0)
1"
b10000001 .
0-
#15
0*
1,
b1001 .
#20
1'
1(
0,
1%
b1100011 .
#25
0'
0(
1,
1)
0%
b1101 .
#30
1*
b10001101 .
#35
0*
1'
1(
0,
b1100101 .
#40
0'
0(
1+
0)
1%
0"
b10010 .
#45
0+
0%
1"
b1 .
#50
1,
1)
b1101 .
#55
1'
1(
1+
0,
1%
0"
b1110110 .
#60
0'
1,
0%
1"
b111101 .
#65
1*
1'
0+
b11101101 .
#70
0'
0(
0"
b10001100 .
#75
1'
1(
1+
0)
1"
b11111001 .
#80
0(
0+
0,
1)
1%
0"
b11000110 .
#85
0%
1"
b11000101 .
#90
0'
1(
1,
0)
1%
0"
b10101010 .
#95
1'
0,
1)
0%
1"
b11100101 .
#100
0*
1+
1%
b1110111 .
#105
0'
0(
0)
0"
b10010 .
#110
1*
0+
1,
1)
1"
b10001111 .
#115
1'
1(
1+
0,
0)
0"
b11110010 .
#120
0(
0+
1,
1)
b11001110 .
#125
1(
0)
0%
b11101000 .
#130
0(
0,
1)
1"
b11000101 .
#135
0*
1+
1,
0"
b1011100 .
#140
1*
0'
1(
1"
b10111101 .
#145
0*
0+
b101101 .
#150
1'
0,
b1100101 .
#155
0)
1%
b1100011 .
#160
0'
0(
1,
0"
b1010 .
#165
1*
0,
0%
b10000000 .
#170
0*
1(
b100000 .
#175
1*
1,
1%
b10101010 .
#180
0(
1+
1)
0%
1"
b10011101 .
#185
0,
1%
0"
b10010110 .
#190
0*
0)
1"
b10011 .
#195
0+
1,
1)
0%
b1101 .
#199
