{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533306007624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533306007624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 03 11:20:07 2018 " "Processing started: Fri Aug 03 11:20:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533306007624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533306007624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NovoQuartus -c NovoQuartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off NovoQuartus -c NovoQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533306007624 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533306008170 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "processador.qsys " "Elaborating Qsys system entity \"processador.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533306008341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:10 Progress: Loading NovoQuartusZero/processador.qsys " "2018.08.03.11:20:10 Progress: Loading NovoQuartusZero/processador.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306010135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:10 Progress: Reading input file " "2018.08.03.11:20:10 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306010322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:10 Progress: Adding clk_0 \[clock_source 13.1\] " "2018.08.03.11:20:10 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306010354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:10 Progress: Parameterizing module clk_0 " "2018.08.03.11:20:10 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306010541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:10 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\] " "2018.08.03.11:20:10 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306010541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:10 Progress: Parameterizing module nios2_qsys_0 " "2018.08.03.11:20:10 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306010837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:10 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\] " "2018.08.03.11:20:10 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306010837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:10 Progress: Parameterizing module onchip_memory2_0 " "2018.08.03.11:20:10 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306010853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:10 Progress: Adding leds \[altera_avalon_pio 13.1\] " "2018.08.03.11:20:10 Progress: Adding leds \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306010853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:10 Progress: Parameterizing module leds " "2018.08.03.11:20:10 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306010868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:10 Progress: Adding botao \[altera_avalon_pio 13.1\] " "2018.08.03.11:20:10 Progress: Adding botao \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306010868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:10 Progress: Parameterizing module botao " "2018.08.03.11:20:10 Progress: Parameterizing module botao" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306010868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:10 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.1\] " "2018.08.03.11:20:10 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306010868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:10 Progress: Parameterizing module jtag_uart_0 " "2018.08.03.11:20:10 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306010884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:10 Progress: Building connections " "2018.08.03.11:20:10 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306010884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:11 Progress: Parameterizing connections " "2018.08.03.11:20:11 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306011165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:11 Progress: Validating " "2018.08.03.11:20:11 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306011165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:20:11 Progress: Done reading input file " "2018.08.03.11:20:11 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306011726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Processador.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306011945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador: Generating processador \"processador\" for QUARTUS_SYNTH " "Processador: Generating processador \"processador\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306013240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 6 modules, 20 connections " "Pipeline_bridge_swap_transform: After transform: 6 modules, 20 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306013458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306013493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 6 modules, 19 connections " "Merlin_initial_interconnect_transform: After transform: 6 modules, 19 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306013589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 13 modules, 41 connections " "Merlin_translator_transform: After transform: 13 modules, 41 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306013919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 26 modules, 110 connections " "Merlin_domain_transform: After transform: 26 modules, 110 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306014436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 33 modules, 132 connections " "Merlin_router_transform: After transform: 33 modules, 132 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306014562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 46 modules, 163 connections " "Merlin_network_to_switch_transform: After transform: 46 modules, 163 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306014723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_clock_and_reset_bridge_transform: After transform: 49 modules, 211 connections " "Merlin_clock_and_reset_bridge_transform: After transform: 49 modules, 211 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306015015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 7 modules, 23 connections " "Merlin_hierarchy_transform: After transform: 7 modules, 23 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306015923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 7 modules, 23 connections " "Merlin_mm_transform: After transform: 7 modules, 23 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306015923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 8 modules, 26 connections " "Merlin_interrupt_mapper_transform: After transform: 8 modules, 26 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306015955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 11 modules, 34 connections " "Reset_adaptation_transform: After transform: 11 modules, 34 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306016085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'processador_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'processador_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306017442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processador_nios2_qsys_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0001_nios2_qsys_0_gen//processador_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processador_nios2_qsys_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0001_nios2_qsys_0_gen//processador_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306017442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:20:17 (*) Starting Nios II generation " "Nios2_qsys_0: # 2018.08.03 11:20:17 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:20:17 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2018.08.03 11:20:17 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:20:19 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus " "Nios2_qsys_0: # 2018.08.03 11:20:19 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:20:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2018.08.03 11:20:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:20:19 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2018.08.03 11:20:19 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:20:19 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2018.08.03 11:20:19 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:20:19 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2018.08.03 11:20:19 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:20:19 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2018.08.03 11:20:19 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:20:19 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2018.08.03 11:20:19 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:20:20 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2018.08.03 11:20:20 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:20:20 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2018.08.03 11:20:20 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:20:22 (*) Done Nios II generation " "Nios2_qsys_0: # 2018.08.03 11:20:22 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'processador_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'processador_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"processador\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"processador\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'processador_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'processador_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_onchip_memory2_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0002_onchip_memory2_0_gen//processador_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_onchip_memory2_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0002_onchip_memory2_0_gen//processador_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'processador_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'processador_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"processador\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"processador\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'processador_leds' " "Leds: Starting RTL generation for module 'processador_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_leds --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0003_leds_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0003_leds_gen//processador_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_leds --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0003_leds_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0003_leds_gen//processador_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'processador_leds' " "Leds: Done RTL generation for module 'processador_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"processador\" instantiated altera_avalon_pio \"leds\" " "Leds: \"processador\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: Starting RTL generation for module 'processador_botao' " "Botao: Starting RTL generation for module 'processador_botao'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_botao --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0004_botao_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0004_botao_gen//processador_botao_component_configuration.pl  --do_build_sim=0  \] " "Botao:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_botao --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0004_botao_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0004_botao_gen//processador_botao_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: Done RTL generation for module 'processador_botao' " "Botao: Done RTL generation for module 'processador_botao'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: \"processador\" instantiated altera_avalon_pio \"botao\" " "Botao: \"processador\" instantiated altera_avalon_pio \"botao\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'processador_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'processador_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processador_jtag_uart_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0005_jtag_uart_0_gen//processador_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processador_jtag_uart_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_6017311439577870767.dir/0005_jtag_uart_0_gen//processador_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306022917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'processador_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'processador_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306023214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"processador\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"processador\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306023214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 43 modules, 141 connections " "Pipeline_bridge_swap_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306023619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306023655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306023719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306023752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306023834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306023851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306023884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306023936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306023983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"processador\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\" " "Mm_interconnect_0: \"processador\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"processador\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"processador\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"processador\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"processador\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306024991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router_003\" " "Id_router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_003\" " "Cmd_xbar_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\" " "Rsp_xbar_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador: Done \"processador\" with 26 modules, 39 files, 810564 bytes " "Processador: Done \"processador\" with 26 modules, 39 files, 810564 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533306025225 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "processador.qsys " "Finished elaborating Qsys system entity \"processador.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533306026176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_ram " "Found entity 1: controlador_ram" {  } { { "controlador_ram.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/controlador_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hsync_generator.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/hsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgademo.v 1 1 " "Found 1 design units, including 1 entities, in source file vgademo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADemo " "Found entity 1: VGADemo" {  } { { "VGADemo.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_mux_001 " "Found entity 1: processador_rsp_xbar_mux_001" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_mux " "Found entity 1: processador_rsp_xbar_mux" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_mux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux_003 " "Found entity 1: processador_rsp_xbar_demux_003" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux_002 " "Found entity 1: processador_rsp_xbar_demux_002" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux " "Found entity 1: processador_rsp_xbar_demux" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_pio_0 " "Found entity 1: processador_pio_0" {  } { { "processador/synthesis/submodules/processador_pio_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_onchip_memory2_0 " "Found entity 1: processador_onchip_memory2_0" {  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_test_bench " "Found entity 1: processador_nios2_qsys_0_test_bench" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_oci_test_bench " "Found entity 1: processador_nios2_qsys_0_oci_test_bench" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_mult_cell " "Found entity 1: processador_nios2_qsys_0_mult_cell" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_tck" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_register_bank_a_module " "Found entity 1: processador_nios2_qsys_0_register_bank_a_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_nios2_qsys_0_register_bank_b_module " "Found entity 2: processador_nios2_qsys_0_register_bank_b_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processador_nios2_qsys_0_nios2_oci_debug" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processador_nios2_qsys_0_ociram_sp_ram_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_nios2_qsys_0_nios2_ocimem " "Found entity 5: processador_nios2_qsys_0_nios2_ocimem" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "6 processador_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processador_nios2_qsys_0_nios2_avalon_reg" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "7 processador_nios2_qsys_0_nios2_oci_break " "Found entity 7: processador_nios2_qsys_0_nios2_oci_break" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "8 processador_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processador_nios2_qsys_0_nios2_oci_xbrk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "9 processador_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processador_nios2_qsys_0_nios2_oci_dbrk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "10 processador_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processador_nios2_qsys_0_nios2_oci_itrace" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "11 processador_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processador_nios2_qsys_0_nios2_oci_td_mode" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "12 processador_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processador_nios2_qsys_0_nios2_oci_dtrace" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "13 processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "14 processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "15 processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "16 processador_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processador_nios2_qsys_0_nios2_oci_fifo" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "17 processador_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processador_nios2_qsys_0_nios2_oci_pib" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "18 processador_nios2_qsys_0_nios2_oci_im " "Found entity 18: processador_nios2_qsys_0_nios2_oci_im" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "19 processador_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processador_nios2_qsys_0_nios2_performance_monitors" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "20 processador_nios2_qsys_0_nios2_oci " "Found entity 20: processador_nios2_qsys_0_nios2_oci" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""} { "Info" "ISGN_ENTITY_NAME" "21 processador_nios2_qsys_0 " "Found entity 21: processador_nios2_qsys_0" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306026675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306026675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_003_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026675 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router_003 " "Found entity 2: processador_mm_interconnect_0_id_router_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306026691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306026691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_002_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026691 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router_002 " "Found entity 2: processador_mm_interconnect_0_id_router_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306026707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306026707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026707 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router " "Found entity 2: processador_mm_interconnect_0_id_router" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306026785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306026785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_001_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026800 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router_001 " "Found entity 2: processador_mm_interconnect_0_addr_router_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306026800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306026800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026816 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router " "Found entity 2: processador_mm_interconnect_0_addr_router" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0 " "Found entity 1: processador_mm_interconnect_0" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_leds " "Found entity 1: processador_leds" {  } { { "processador/synthesis/submodules/processador_leds.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file processador/synthesis/submodules/processador_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_jtag_uart_0_sim_scfifo_w " "Found entity 1: processador_jtag_uart_0_sim_scfifo_w" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026863 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_jtag_uart_0_scfifo_w " "Found entity 2: processador_jtag_uart_0_scfifo_w" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026863 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_jtag_uart_0_sim_scfifo_r " "Found entity 3: processador_jtag_uart_0_sim_scfifo_r" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026863 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_jtag_uart_0_scfifo_r " "Found entity 4: processador_jtag_uart_0_scfifo_r" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026863 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_jtag_uart_0 " "Found entity 5: processador_jtag_uart_0" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_irq_mapper " "Found entity 1: processador_irq_mapper" {  } { { "processador/synthesis/submodules/processador_irq_mapper.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306026894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306026894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_003_default_decode " "Found entity 1: processador_id_router_003_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026909 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router_003 " "Found entity 2: processador_id_router_003" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router_002.sv(48) " "Verilog HDL Declaration information at processador_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306026909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router_002.sv(49) " "Verilog HDL Declaration information at processador_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306026925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_002_default_decode " "Found entity 1: processador_id_router_002_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026925 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router_002 " "Found entity 2: processador_id_router_002" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router.sv(48) " "Verilog HDL Declaration information at processador_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306026925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router.sv(49) " "Verilog HDL Declaration information at processador_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306026925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_default_decode " "Found entity 1: processador_id_router_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026941 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router " "Found entity 2: processador_id_router" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_mux " "Found entity 1: processador_cmd_xbar_mux" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_mux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_demux_001 " "Found entity 1: processador_cmd_xbar_demux_001" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_demux " "Found entity 1: processador_cmd_xbar_demux" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_demux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_botao " "Found entity 1: processador_botao" {  } { { "processador/synthesis/submodules/processador_botao.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306026987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306026987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306027003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306027003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_addr_router_001_default_decode " "Found entity 1: processador_addr_router_001_default_decode" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027019 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_addr_router_001 " "Found entity 2: processador_addr_router_001" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_addr_router.sv(48) " "Verilog HDL Declaration information at processador_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306027019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_addr_router.sv(49) " "Verilog HDL Declaration information at processador_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306027019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_addr_router_default_decode " "Found entity 1: processador_addr_router_default_decode" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027019 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_addr_router " "Found entity 2: processador_addr_router" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "processador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "processador/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "processador/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "processador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027112 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "processador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "processador/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "processador/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027159 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "processador/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador/synthesis/processador.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "novoquartus.v 1 1 " "Found 1 design units, including 1 entities, in source file novoquartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 NovoQuartus " "Found entity 1: NovoQuartus" {  } { { "NovoQuartus.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/NovoQuartus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/processador.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "db/ip/processador/processador.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/processador.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/processador/submodules/altera_avalon_sc_fifo.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/processador/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027268 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/processador/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/processador/submodules/altera_merlin_master_agent.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/processador/submodules/altera_merlin_master_translator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/processador/submodules/altera_merlin_slave_agent.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/processador/submodules/altera_merlin_slave_translator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/processador/submodules/altera_reset_controller.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/processador/submodules/altera_reset_synchronizer.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_botao " "Found entity 1: processador_botao" {  } { { "db/ip/processador/submodules/processador_botao.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_irq_mapper " "Found entity 1: processador_irq_mapper" {  } { { "db/ip/processador/submodules/processador_irq_mapper.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/processador/submodules/processador_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_jtag_uart_0_sim_scfifo_w " "Found entity 1: processador_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027424 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_jtag_uart_0_scfifo_w " "Found entity 2: processador_jtag_uart_0_scfifo_w" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027424 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_jtag_uart_0_sim_scfifo_r " "Found entity 3: processador_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027424 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_jtag_uart_0_scfifo_r " "Found entity 4: processador_jtag_uart_0_scfifo_r" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027424 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_jtag_uart_0 " "Found entity 5: processador_jtag_uart_0" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_leds " "Found entity 1: processador_leds" {  } { { "db/ip/processador/submodules/processador_leds.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0 " "Found entity 1: processador_mm_interconnect_0" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306027471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306027471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_default_decode" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027487 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router " "Found entity 2: processador_mm_interconnect_0_addr_router" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306027502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306027502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_001_default_decode" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027502 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router_001 " "Found entity 2: processador_mm_interconnect_0_addr_router_001" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306027565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306027565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_default_decode" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027565 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router " "Found entity 2: processador_mm_interconnect_0_id_router" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306027580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533306027580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_003_default_decode" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027596 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router_003 " "Found entity 2: processador_mm_interconnect_0_id_router_003" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_register_bank_a_module " "Found entity 1: processador_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_nios2_qsys_0_register_bank_b_module " "Found entity 2: processador_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processador_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processador_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_nios2_qsys_0_nios2_ocimem " "Found entity 5: processador_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "6 processador_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processador_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "7 processador_nios2_qsys_0_nios2_oci_break " "Found entity 7: processador_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "8 processador_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processador_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "9 processador_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processador_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "10 processador_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processador_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "11 processador_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processador_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "12 processador_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processador_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "13 processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "14 processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "15 processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "16 processador_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processador_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "17 processador_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processador_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "18 processador_nios2_qsys_0_nios2_oci_im " "Found entity 18: processador_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "19 processador_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processador_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "20 processador_nios2_qsys_0_nios2_oci " "Found entity 20: processador_nios2_qsys_0_nios2_oci" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""} { "Info" "ISGN_ENTITY_NAME" "21 processador_nios2_qsys_0 " "Found entity 21: processador_nios2_qsys_0" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_oci_test_bench " "Found entity 1: processador_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_test_bench " "Found entity 1: processador_nios2_qsys_0_test_bench" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_onchip_memory2_0 " "Found entity 1: processador_onchip_memory2_0" {  } { { "db/ip/processador/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306027830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306027830 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533306027830 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533306027830 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533306027830 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533306027845 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533306027892 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533306027892 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533306027892 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533306027892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NovoQuartus " "Elaborating entity \"NovoQuartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1533306028376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:u0 " "Elaborating entity \"processador\" for hierarchy \"processador:u0\"" {  } { { "NovoQuartus.v" "u0" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/NovoQuartus.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0 processador:u0\|processador_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"processador_nios2_qsys_0\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_test_bench processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_test_bench:the_processador_nios2_qsys_0_test_bench " "Elaborating entity \"processador_nios2_qsys_0_test_bench\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_test_bench:the_processador_nios2_qsys_0_test_bench\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_test_bench" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_register_bank_a_module processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a " "Elaborating entity \"processador_nios2_qsys_0_register_bank_a_module\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_register_bank_a" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_altsyncram" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533306028516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processador_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"processador_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028516 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533306028516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7eh1 " "Found entity 1: altsyncram_7eh1" {  } { { "db/altsyncram_7eh1.tdf" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_7eh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306028610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306028610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7eh1 processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7eh1:auto_generated " "Elaborating entity \"altsyncram_7eh1\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_register_bank_b_module processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b " "Elaborating entity \"processador_nios2_qsys_0_register_bank_b_module\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_register_bank_b" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_altsyncram" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533306028766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processador_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"processador_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028766 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533306028766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8eh1 " "Found entity 1: altsyncram_8eh1" {  } { { "db/altsyncram_8eh1.tdf" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_8eh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306028844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306028844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8eh1 processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8eh1:auto_generated " "Elaborating entity \"altsyncram_8eh1\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_debug processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_debug" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306028984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533306029015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029015 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533306029015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_ocimem processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"processador_nios2_qsys_0_nios2_ocimem\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_ocimem" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_ociram_sp_ram_module processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"processador_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_ociram_sp_ram" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_altsyncram" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533306029062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processador_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"processador_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029062 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533306029062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk91 " "Found entity 1: altsyncram_qk91" {  } { { "db/altsyncram_qk91.tdf" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_qk91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306029156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306029156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qk91 processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk91:auto_generated " "Elaborating entity \"altsyncram_qk91\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_avalon_reg processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_avalon_reg:the_processador_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"processador_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_avalon_reg:the_processador_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_avalon_reg" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_break processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_break:the_processador_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_break\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_break:the_processador_nios2_qsys_0_nios2_oci_break\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_break" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_xbrk processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_xbrk:the_processador_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_xbrk:the_processador_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_xbrk" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_dbrk processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dbrk:the_processador_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dbrk:the_processador_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_dbrk" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_itrace processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_itrace:the_processador_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_itrace:the_processador_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_itrace" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_dtrace processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dtrace:the_processador_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dtrace:the_processador_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_dtrace" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_td_mode processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dtrace:the_processador_nios2_qsys_0_nios2_oci_dtrace\|processador_nios2_qsys_0_nios2_oci_td_mode:processador_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dtrace:the_processador_nios2_qsys_0_nios2_oci_dtrace\|processador_nios2_qsys_0_nios2_oci_td_mode:processador_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_fifo processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_fifo" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_oci_test_bench processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_oci_test_bench:the_processador_nios2_qsys_0_oci_test_bench " "Elaborating entity \"processador_nios2_qsys_0_oci_test_bench\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_oci_test_bench:the_processador_nios2_qsys_0_oci_test_bench\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_oci_test_bench" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_pib processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_pib:the_processador_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_pib:the_processador_nios2_qsys_0_nios2_oci_pib\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_pib" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_im processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_im:the_processador_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_im\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_im:the_processador_nios2_qsys_0_nios2_oci_im\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_im" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_jtag_debug_module_wrapper processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"processador_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_jtag_debug_module_wrapper" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_jtag_debug_module_tck processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|processador_nios2_qsys_0_jtag_debug_module_tck:the_processador_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"processador_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|processador_nios2_qsys_0_jtag_debug_module_tck:the_processador_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_processador_nios2_qsys_0_jtag_debug_module_tck" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_jtag_debug_module_sysclk processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|processador_nios2_qsys_0_jtag_debug_module_sysclk:the_processador_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"processador_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|processador_nios2_qsys_0_jtag_debug_module_sysclk:the_processador_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_processador_nios2_qsys_0_jtag_debug_module_sysclk" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "processador_nios2_qsys_0_jtag_debug_module_phy" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533306029515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029515 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533306029515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029515 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_onchip_memory2_0 processador:u0\|processador_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"processador_onchip_memory2_0\" for hierarchy \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\"" {  } { { "processador/synthesis/processador.v" "onchip_memory2_0" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "the_altsyncram" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533306029561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file teste.hex " "Parameter \"init_file\" = \"teste.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029561 ""}  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533306029561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7b1 " "Found entity 1: altsyncram_c7b1" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_c7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306029655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306029655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7b1 processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_c7b1:auto_generated " "Elaborating entity \"altsyncram_c7b1\" for hierarchy \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_c7b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_leds processador:u0\|processador_leds:leds " "Elaborating entity \"processador_leds\" for hierarchy \"processador:u0\|processador_leds:leds\"" {  } { { "processador/synthesis/processador.v" "leds" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_botao processador:u0\|processador_botao:botao " "Elaborating entity \"processador_botao\" for hierarchy \"processador:u0\|processador_botao:botao\"" {  } { { "processador/synthesis/processador.v" "botao" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_jtag_uart_0 processador:u0\|processador_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"processador_jtag_uart_0\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\"" {  } { { "processador/synthesis/processador.v" "jtag_uart_0" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_jtag_uart_0_scfifo_w processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w " "Elaborating entity \"processador_jtag_uart_0_scfifo_w\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "the_processador_jtag_uart_0_scfifo_w" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "wfifo" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533306029827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029827 ""}  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533306029827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306029920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306029920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306029951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306029951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306029983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306029983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306029998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306030076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306030076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306030170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306030170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306030263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306030263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533306030357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533306030357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_jtag_uart_0_scfifo_r processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_r:the_processador_jtag_uart_0_scfifo_r " "Elaborating entity \"processador_jtag_uart_0_scfifo_r\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_r:the_processador_jtag_uart_0_scfifo_r\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "the_processador_jtag_uart_0_scfifo_r" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "processador_jtag_uart_0_alt_jtag_atlantic" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533306030591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030591 ""}  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533306030591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"processador_mm_interconnect_0\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\"" {  } { { "processador/synthesis/processador.v" "mm_interconnect_0" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "leds_s1_translator" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "processador/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_addr_router processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"processador_mm_interconnect_0_addr_router\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router:addr_router\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "addr_router" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_addr_router_default_decode processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router:addr_router\|processador_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"processador_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router:addr_router\|processador_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_addr_router_001 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"processador_mm_interconnect_0_addr_router_001\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "addr_router_001" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_addr_router_001_default_decode processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router_001:addr_router_001\|processador_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"processador_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router_001:addr_router_001\|processador_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_id_router processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router:id_router " "Elaborating entity \"processador_mm_interconnect_0_id_router\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router:id_router\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "id_router" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_id_router_default_decode processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router:id_router\|processador_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"processador_mm_interconnect_0_id_router_default_decode\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router:id_router\|processador_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_id_router_003 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router_003:id_router_003 " "Elaborating entity \"processador_mm_interconnect_0_id_router_003\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router_003:id_router_003\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "id_router_003" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_id_router_003_default_decode processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router_003:id_router_003\|processador_mm_interconnect_0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"processador_mm_interconnect_0_id_router_003_default_decode\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router_003:id_router_003\|processador_mm_interconnect_0_id_router_003_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "the_default_decode" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_cmd_xbar_demux processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"processador_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "cmd_xbar_demux" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_cmd_xbar_demux_001 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"processador_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_cmd_xbar_mux processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"processador_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "cmd_xbar_mux" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306030997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306031012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306031028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_cmd_xbar_mux_003 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"processador_mm_interconnect_0_cmd_xbar_mux_003\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "cmd_xbar_mux_003" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306031059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_rsp_xbar_demux processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"processador_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "rsp_xbar_demux" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306031075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_rsp_xbar_demux_003 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"processador_mm_interconnect_0_rsp_xbar_demux_003\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "rsp_xbar_demux_003" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 2021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306031090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_rsp_xbar_mux processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"processador_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "rsp_xbar_mux" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 2067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306031106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306031121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306031137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_rsp_xbar_mux_001 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"processador_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306031153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306031168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306031168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_irq_mapper processador:u0\|processador_irq_mapper:irq_mapper " "Elaborating entity \"processador_irq_mapper\" for hierarchy \"processador:u0\|processador_irq_mapper:irq_mapper\"" {  } { { "processador/synthesis/processador.v" "irq_mapper" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306031184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller processador:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"processador:u0\|altera_reset_controller:rst_controller\"" {  } { { "processador/synthesis/processador.v" "rst_controller" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306031199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer processador:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"processador:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306031199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer processador:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"processador:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306031215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller processador:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"processador:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "processador/synthesis/processador.v" "rst_controller_001" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533306031231 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1533306036893 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "processador/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_agent.sv" 279 -1 0 } } { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3205 -1 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 4172 -1 0 } } { "processador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3780 -1 0 } } { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 611 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1533306037049 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1533306037049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533306038609 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1533306040045 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1533306040123 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1533306040123 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533306040216 "|NovoQuartus|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1533306040216 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533306040403 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/output_files/NovoQuartus.map.smsg " "Generated suppressed messages file Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/output_files/NovoQuartus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1533306041121 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1533306042385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533306042385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1940 " "Implemented 1940 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1533306042821 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1533306042821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1785 " "Implemented 1785 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1533306042821 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1533306042821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1533306042821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533306042946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 03 11:20:42 2018 " "Processing ended: Fri Aug 03 11:20:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533306042946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533306042946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533306042946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533306042946 ""}
