16:34:38 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
16:34:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
16:34:41 INFO  : Registering command handlers for Vitis TCF services
16:34:41 INFO  : Platform repository initialization has completed.
16:34:43 INFO  : XSCT server has started successfully.
16:34:43 INFO  : plnx-install-location is set to ''
16:34:43 INFO  : Successfully done setting XSCT server connection channel  
16:34:43 INFO  : Successfully done setting workspace for the tool. 
16:34:43 INFO  : Successfully done query RDI_DATADIR 
16:36:55 ERROR : Failed to read metadata from location 'C:\Users\john.meisner\Documents\vitis_export_archive.ide.zip'
16:36:55 ERROR : 
java.util.zip.ZipException: zip END header not found
	at jdk.nio.zipfs.ZipFileSystem.zerror(ZipFileSystem.java:1786) ~[jdk.zipfs:?]
	at jdk.nio.zipfs.ZipFileSystem.findEND(ZipFileSystem.java:1047) ~[jdk.zipfs:?]
	at jdk.nio.zipfs.ZipFileSystem.initCEN(ZipFileSystem.java:1056) ~[jdk.zipfs:?]
	at jdk.nio.zipfs.ZipFileSystem.<init>(ZipFileSystem.java:130) ~[jdk.zipfs:?]
	at jdk.nio.zipfs.ZipFileSystemProvider.newFileSystem(ZipFileSystemProvider.java:136) ~[jdk.zipfs:?]
	at java.nio.file.FileSystems.newFileSystem(FileSystems.java:406) ~[?:?]
	at com.xilinx.sdx.system.datatransfer.util.SdxImportHelper.getImportData(SdxImportHelper.java:47) ~[?:?]
	at com.xilinx.sdx.system.datatransfer.ui.SdxArchiveImportComposite.updateImportData(SdxArchiveImportComposite.java:61) ~[?:?]
	at com.xilinx.sdx.system.datatransfer.ui.SdxArchiveImportComposite.lambda$1(SdxArchiveImportComposite.java:51) ~[?:?]
	at com.xilinx.sdk.utils.ui.fields.FileBrowseComboField$1.modifyText(FileBrowseComboField.java:63) ~[com.xilinx.sdk.utils_1.0.0.202210132147.jar:?]
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:183) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1061) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1042) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.Combo.setText(Combo.java:2315) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at com.xilinx.sdk.utils.ui.fields.FileBrowseComboField$3.widgetSelected(FileBrowseComboField.java:139) ~[com.xilinx.sdk.utils_1.0.0.202210132147.jar:?]
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:252) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:823) ~[org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
	at org.eclipse.jface.window.Window.open(Window.java:799) ~[org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
	at com.xilinx.sdx.system.datatransfer.ui.SdxArchiveImportAction.openImportWizard(SdxArchiveImportAction.java:51) ~[?:?]
	at com.xilinx.sdx.system.datatransfer.ui.SdxArchiveImportAction.run(SdxArchiveImportAction.java:41) ~[?:?]
	at com.xilinx.ide.application.ui.CustomActionBarAdvisor$4$1.widgetSelected(CustomActionBarAdvisor.java:568) ~[?:?]
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:252) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524) ~[org.eclipse.swt.win32.win32.x86_64_3.114.0.v20200304-0601.jar:?]
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1160) ~[?:?]
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338) ~[?:?]
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049) ~[?:?]
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155) ~[org.eclipse.e4.ui.workbench_1.11.200.v20200205-1503.jar:?]
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658) ~[org.eclipse.ui.workbench_3.118.0.v20200222-0719.jar:?]
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338) [org.eclipse.core.databinding.observable_1.9.0.v20200205-2119.jar:?]
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557) [org.eclipse.ui.workbench_3.118.0.v20200222-0719.jar:?]
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154) [org.eclipse.ui.workbench_3.118.0.v20200222-0719.jar:?]
	at com.xilinx.ide.application.ui.Application.start(Application.java:80) [com.xilinx.ide.application.ui_1.0.0.202210132147.jar:?]
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203) [org.eclipse.equinox.app_1.4.400.v20191212-0743.jar:?]
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137) [org.eclipse.osgi_3.15.200.v20200214-1600.jar:?]
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107) [org.eclipse.osgi_3.15.200.v20200214-1600.jar:?]
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401) [org.eclipse.osgi_3.15.200.v20200214-1600.jar:?]
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255) [org.eclipse.osgi_3.15.200.v20200214-1600.jar:?]
	at jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method) ~[?:?]
	at jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62) ~[?:?]
	at jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43) ~[?:?]
	at java.lang.reflect.Method.invoke(Method.java:566) ~[?:?]
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657) [org.eclipse.equinox.launcher_1.5.700.v20200207-2156.jar:?]
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594) [org.eclipse.equinox.launcher_1.5.700.v20200207-2156.jar:?]
	at org.eclipse.equinox.launcher.Main.run(Main.java:1447) [org.eclipse.equinox.launcher_1.5.700.v20200207-2156.jar:?]
16:45:12 INFO  : Platform 'platform_freertos' is added to custom repositories.
16:45:14 INFO  : [Import] Updating active build configuration of the system project 'system_bex' to 'Release' after the import.
16:45:14 INFO  : Build configuration of 'system_bex' is updated to 'Release'
16:45:14 INFO  : Build configuration of 'app_bex' is updated to 'Release'
16:51:30 INFO  : Hardware specification for platform project 'platform_freertos' is updated.
16:52:09 INFO  : Build configuration of 'system_bex' is updated to 'Debug'
16:52:09 INFO  : Build configuration of system project is automatically updated to 'Debug'.
16:52:49 INFO  : Result from executing command 'removePlatformRepo': 
16:54:18 INFO  : Result from executing command 'getProjects': platform_freertos
16:54:18 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:54:19 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
16:54:32 INFO  : The hardware specification used by project 'app_bex' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:54:32 INFO  : The file 'C:\Users\john.meisner\Workspace\ultra96_bex\app_bex\_ide\bitstream\zusys_wrapper.bit' stored in project is removed.
16:54:32 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\john.meisner\Workspace\ultra96_bex\app_bex\_ide\bitstream' in project 'app_bex'.
16:54:32 INFO  : The file 'C:\Users\john.meisner\Workspace\ultra96_bex\app_bex\_ide\psinit\psu_init.tcl' stored in project is removed.
16:54:32 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\john.meisner\Workspace\ultra96_bex\app_bex\_ide\psinit' in project 'app_bex'.
16:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:57:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:58:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:58:35 INFO  : 'jtag frequency' command is executed.
16:58:35 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:58:35 INFO  : Context for 'APU' is selected.
16:58:35 INFO  : System reset is completed.
16:58:38 INFO  : 'after 3000' command is executed.
16:58:38 INFO  : Context for 'RPU' is selected.
16:58:38 INFO  : Split mode is enabled for R5#1
16:58:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:58:40 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:58:40 INFO  : Context for 'APU' is selected.
16:58:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:58:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:40 INFO  : Context for 'APU' is selected.
16:58:40 INFO  : Boot mode is read from the target.
16:58:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:58:41 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:58:41 INFO  : 'set bp_58_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:58:42 INFO  : 'con -block -timeout 60' command is executed.
16:58:42 INFO  : 'bpremove $bp_58_41_fsbl_bp' command is executed.
16:58:42 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:58:42 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:58:45 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:58:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_58_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_41_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:45 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:58:45 INFO  : 'con' command is executed.
16:58:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:58:45 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:59:14 INFO  : Disconnected from the channel tcfchan#4.
16:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:59:21 INFO  : 'jtag frequency' command is executed.
16:59:21 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:59:21 INFO  : Context for 'APU' is selected.
16:59:22 INFO  : System reset is completed.
16:59:25 INFO  : 'after 3000' command is executed.
16:59:25 INFO  : Context for 'RPU' is selected.
16:59:25 INFO  : Split mode is enabled for R5#1
16:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:59:26 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:59:26 INFO  : Context for 'APU' is selected.
16:59:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:59:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:26 INFO  : Context for 'APU' is selected.
16:59:26 INFO  : Boot mode is read from the target.
16:59:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:59:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:59:27 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:59:27 INFO  : 'set bp_59_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:59:28 INFO  : 'con -block -timeout 60' command is executed.
16:59:28 INFO  : 'bpremove $bp_59_27_fsbl_bp' command is executed.
16:59:28 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:59:28 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:59:31 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:59:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_59_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_27_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:31 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:59:31 INFO  : 'con' command is executed.
16:59:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:59:31 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
17:03:19 INFO  : Disconnected from the channel tcfchan#5.
17:03:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:03:21 INFO  : 'jtag frequency' command is executed.
17:03:21 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:03:21 INFO  : Context for 'APU' is selected.
17:03:21 INFO  : System reset is completed.
17:03:25 INFO  : 'after 3000' command is executed.
17:03:25 INFO  : Context for 'RPU' is selected.
17:03:25 INFO  : Split mode is enabled for R5#1
17:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:03:26 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
17:03:26 INFO  : Context for 'APU' is selected.
17:03:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
17:03:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:26 INFO  : Context for 'APU' is selected.
17:03:26 INFO  : Boot mode is read from the target.
17:03:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:27 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:27 INFO  : 'set bp_3_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:03:28 INFO  : 'con -block -timeout 60' command is executed.
17:03:28 INFO  : 'bpremove $bp_3_27_fsbl_bp' command is executed.
17:03:28 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:03:28 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
17:03:30 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
17:03:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_3_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_27_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:30 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:03:30 INFO  : 'con' command is executed.
17:03:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

17:03:30 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
17:29:29 INFO  : Disconnected from the channel tcfchan#6.
23:59:10 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
23:59:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
23:59:14 INFO  : XSCT server has started successfully.
23:59:14 INFO  : Successfully done setting XSCT server connection channel  
23:59:14 INFO  : plnx-install-location is set to ''
23:59:14 INFO  : Successfully done setting workspace for the tool. 
23:59:15 INFO  : Registering command handlers for Vitis TCF services
23:59:15 INFO  : Platform repository initialization has completed.
23:59:15 INFO  : Successfully done query RDI_DATADIR 
09:24:56 INFO  : No changes in MSS file content so sources will not be generated.
09:29:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:29:46 INFO  : 'jtag frequency' command is executed.
09:29:46 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:29:46 INFO  : Context for 'APU' is selected.
09:29:47 INFO  : System reset is completed.
09:29:50 INFO  : 'after 3000' command is executed.
09:29:50 INFO  : Context for 'RPU' is selected.
09:29:50 INFO  : Split mode is enabled for R5#1
09:29:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:29:52 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:29:52 INFO  : Context for 'APU' is selected.
09:29:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:29:52 INFO  : 'configparams force-mem-access 1' command is executed.
09:29:53 INFO  : Context for 'APU' is selected.
09:29:53 INFO  : Boot mode is read from the target.
09:29:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:29:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:29:54 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:29:54 INFO  : 'set bp_29_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:29:55 INFO  : 'con -block -timeout 60' command is executed.
09:29:55 INFO  : 'bpremove $bp_29_54_fsbl_bp' command is executed.
09:29:55 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:29:55 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:29:57 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:29:57 INFO  : 'configparams force-mem-access 0' command is executed.
09:29:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_29_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_54_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:29:57 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:29:57 INFO  : 'con' command is executed.
09:29:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:29:57 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
09:32:00 INFO  : Disconnected from the channel tcfchan#1.
09:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:02 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:32:02 INFO  : 'jtag frequency' command is executed.
09:32:02 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:32:02 INFO  : Context for 'APU' is selected.
09:32:02 INFO  : System reset is completed.
09:32:05 INFO  : 'after 3000' command is executed.
09:32:05 INFO  : Context for 'RPU' is selected.
09:32:05 INFO  : Split mode is enabled for R5#1
09:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:32:07 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:32:07 INFO  : Context for 'APU' is selected.
09:32:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:32:07 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:07 INFO  : Context for 'APU' is selected.
09:32:07 INFO  : Boot mode is read from the target.
09:32:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:32:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:32:08 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:32:08 INFO  : 'set bp_32_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:32:09 INFO  : 'con -block -timeout 60' command is executed.
09:32:09 INFO  : 'bpremove $bp_32_8_fsbl_bp' command is executed.
09:32:09 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:32:09 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:32:11 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:32:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_32_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_8_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:11 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:32:11 INFO  : 'con' command is executed.
09:32:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:32:11 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
09:33:08 INFO  : Disconnected from the channel tcfchan#2.
09:33:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:11 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:33:11 INFO  : 'jtag frequency' command is executed.
09:33:11 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:33:11 INFO  : Context for 'APU' is selected.
09:33:11 INFO  : System reset is completed.
09:33:14 INFO  : 'after 3000' command is executed.
09:33:14 INFO  : Context for 'RPU' is selected.
09:33:14 INFO  : Split mode is enabled for R5#1
09:33:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:33:16 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:33:16 INFO  : Context for 'APU' is selected.
09:33:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:33:16 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:16 INFO  : Context for 'APU' is selected.
09:33:16 INFO  : Boot mode is read from the target.
09:33:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:33:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:33:16 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:33:16 INFO  : 'set bp_33_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:33:17 INFO  : 'con -block -timeout 60' command is executed.
09:33:17 INFO  : 'bpremove $bp_33_16_fsbl_bp' command is executed.
09:33:17 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:33:17 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:33:20 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:33:20 INFO  : 'configparams force-mem-access 0' command is executed.
09:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_33_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_16_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:33:20 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:33:20 INFO  : 'con' command is executed.
09:33:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:33:20 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
09:34:33 INFO  : Disconnected from the channel tcfchan#3.
09:34:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:39 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:34:39 INFO  : 'jtag frequency' command is executed.
09:34:39 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:34:39 INFO  : Context for 'APU' is selected.
09:34:39 INFO  : System reset is completed.
09:34:42 INFO  : 'after 3000' command is executed.
09:34:42 INFO  : Context for 'RPU' is selected.
09:34:42 INFO  : Split mode is enabled for R5#1
09:34:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:34:43 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:34:44 INFO  : Context for 'APU' is selected.
09:34:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:34:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:34:44 INFO  : Context for 'APU' is selected.
09:34:44 INFO  : Boot mode is read from the target.
09:34:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:34:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:34:44 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:34:44 INFO  : 'set bp_34_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:34:44 INFO  : 'con -block -timeout 60' command is executed.
09:34:44 INFO  : 'bpremove $bp_34_44_fsbl_bp' command is executed.
09:34:44 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:34:44 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:34:47 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
09:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_34_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_44_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:34:47 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:34:47 INFO  : 'con' command is executed.
09:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:34:47 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
11:54:18 ERROR : (XSDB Server)invalid command name "connections"

12:55:10 INFO  : Disconnected from the channel tcfchan#4.
14:22:07 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
14:22:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
14:22:10 INFO  : XSCT server has started successfully.
14:22:10 INFO  : plnx-install-location is set to ''
14:22:10 INFO  : Successfully done setting XSCT server connection channel  
14:22:10 INFO  : Successfully done setting workspace for the tool. 
14:22:11 INFO  : Registering command handlers for Vitis TCF services
14:22:12 INFO  : Platform repository initialization has completed.
14:22:12 INFO  : Successfully done query RDI_DATADIR 
14:26:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:26:29 INFO  : 'jtag frequency' command is executed.
14:26:29 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:26:29 INFO  : Context for 'APU' is selected.
14:26:30 INFO  : System reset is completed.
14:26:33 INFO  : 'after 3000' command is executed.
14:26:33 INFO  : Context for 'RPU' is selected.
14:26:33 INFO  : Split mode is enabled for R5#1
14:26:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:26:34 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:26:34 INFO  : Context for 'APU' is selected.
14:26:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:26:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:35 INFO  : Context for 'APU' is selected.
14:26:35 INFO  : Boot mode is read from the target.
14:26:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:26:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:26:35 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:26:36 INFO  : 'set bp_26_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:26:37 INFO  : 'con -block -timeout 60' command is executed.
14:26:37 INFO  : 'bpremove $bp_26_35_fsbl_bp' command is executed.
14:26:37 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:26:37 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:26:39 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:26:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_26_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_35_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:39 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:26:39 INFO  : 'con' command is executed.
14:26:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:26:39 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:30:34 INFO  : Disconnected from the channel tcfchan#1.
14:30:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:36 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:30:36 INFO  : 'jtag frequency' command is executed.
14:30:36 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:30:36 INFO  : Context for 'APU' is selected.
14:30:36 INFO  : System reset is completed.
14:30:39 INFO  : 'after 3000' command is executed.
14:30:39 INFO  : Context for 'RPU' is selected.
14:30:39 INFO  : Split mode is enabled for R5#1
14:30:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:30:41 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:30:41 INFO  : Context for 'APU' is selected.
14:30:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:30:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:47 INFO  : Context for 'APU' is selected.
14:30:47 INFO  : Boot mode is read from the target.
14:30:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:30:47 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:30:47 INFO  : 'set bp_30_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:30:48 INFO  : 'con -block -timeout 60' command is executed.
14:30:49 INFO  : 'bpremove $bp_30_47_fsbl_bp' command is executed.
14:30:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:30:49 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:30:51 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:30:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_30_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_47_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:51 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:30:51 INFO  : 'con' command is executed.
14:30:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:30:51 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:56:31 INFO  : Result from executing command 'getProjects': platform_freertos
14:56:31 INFO  : Result from executing command 'getPlatforms': platform_freertos|C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/platform_freertos.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:56:45 INFO  : Disconnected from the channel tcfchan#2.
14:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:56:47 INFO  : 'jtag frequency' command is executed.
14:56:47 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:56:47 INFO  : Context for 'APU' is selected.
14:56:47 INFO  : System reset is completed.
14:56:50 INFO  : 'after 3000' command is executed.
14:56:50 INFO  : Context for 'RPU' is selected.
14:56:50 INFO  : Split mode is enabled for R5#1
14:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:56:52 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:56:52 INFO  : Context for 'APU' is selected.
14:56:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:56:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:58 INFO  : Context for 'APU' is selected.
14:56:58 INFO  : Boot mode is read from the target.
14:56:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:56:59 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:56:59 INFO  : 'set bp_56_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:57:00 INFO  : 'con -block -timeout 60' command is executed.
14:57:00 INFO  : 'bpremove $bp_56_59_fsbl_bp' command is executed.
14:57:00 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:57:00 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:57:02 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:57:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_56_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_59_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:03 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:57:03 INFO  : 'con' command is executed.
14:57:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:57:03 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:58:20 INFO  : Disconnected from the channel tcfchan#4.
14:58:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:22 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:58:22 INFO  : 'jtag frequency' command is executed.
14:58:22 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:58:22 INFO  : Context for 'APU' is selected.
14:58:22 INFO  : System reset is completed.
14:58:25 INFO  : 'after 3000' command is executed.
14:58:25 INFO  : Context for 'RPU' is selected.
14:58:25 INFO  : Split mode is enabled for R5#1
14:58:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:58:27 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:58:27 INFO  : Context for 'APU' is selected.
14:58:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:58:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:27 INFO  : Context for 'APU' is selected.
14:58:27 INFO  : Boot mode is read from the target.
14:58:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:27 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:27 INFO  : 'set bp_58_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:58:28 INFO  : 'con -block -timeout 60' command is executed.
14:58:28 INFO  : 'bpremove $bp_58_27_fsbl_bp' command is executed.
14:58:29 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:58:29 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:58:31 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_58_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_27_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:31 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:58:31 INFO  : 'con' command is executed.
14:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:58:31 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:01:24 INFO  : Disconnected from the channel tcfchan#5.
15:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:01:26 INFO  : 'jtag frequency' command is executed.
15:01:26 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:01:26 INFO  : Context for 'APU' is selected.
15:01:26 INFO  : System reset is completed.
15:01:29 INFO  : 'after 3000' command is executed.
15:01:29 INFO  : Context for 'RPU' is selected.
15:01:29 INFO  : Split mode is enabled for R5#1
15:01:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:01:30 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:01:30 INFO  : Context for 'APU' is selected.
15:01:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:01:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:30 INFO  : Context for 'APU' is selected.
15:01:30 INFO  : Boot mode is read from the target.
15:01:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:01:31 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:01:31 INFO  : 'set bp_1_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:01:32 INFO  : 'con -block -timeout 60' command is executed.
15:01:32 INFO  : 'bpremove $bp_1_31_fsbl_bp' command is executed.
15:01:32 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:01:32 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:01:35 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:01:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_1_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_31_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:35 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:01:35 INFO  : 'con' command is executed.
15:01:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:01:35 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:03:08 INFO  : Disconnected from the channel tcfchan#6.
15:03:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:03:10 INFO  : 'jtag frequency' command is executed.
15:03:10 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:03:10 INFO  : Context for 'APU' is selected.
15:03:10 INFO  : System reset is completed.
15:03:13 INFO  : 'after 3000' command is executed.
15:03:13 INFO  : Context for 'RPU' is selected.
15:03:13 INFO  : Split mode is enabled for R5#1
15:03:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:03:15 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:03:15 INFO  : Context for 'APU' is selected.
15:03:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:03:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:15 INFO  : Context for 'APU' is selected.
15:03:15 INFO  : Boot mode is read from the target.
15:03:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:03:15 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:03:15 INFO  : 'set bp_3_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:03:16 INFO  : 'con -block -timeout 60' command is executed.
15:03:16 INFO  : 'bpremove $bp_3_15_fsbl_bp' command is executed.
15:03:16 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:03:16 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:03:19 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:03:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_3_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_15_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:19 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:03:19 INFO  : 'con' command is executed.
15:03:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:03:19 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:10:45 INFO  : Disconnected from the channel tcfchan#7.
15:10:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:10:46 INFO  : 'jtag frequency' command is executed.
15:10:46 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:10:46 INFO  : Context for 'APU' is selected.
15:10:47 INFO  : System reset is completed.
15:10:50 INFO  : 'after 3000' command is executed.
15:10:50 INFO  : Context for 'RPU' is selected.
15:10:50 INFO  : Split mode is enabled for R5#1
15:10:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:10:51 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:10:51 INFO  : Context for 'APU' is selected.
15:10:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:10:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:52 INFO  : Context for 'APU' is selected.
15:10:52 INFO  : Boot mode is read from the target.
15:10:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:10:52 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:10:52 INFO  : 'set bp_10_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:10:52 INFO  : 'con -block -timeout 60' command is executed.
15:10:52 INFO  : 'bpremove $bp_10_52_fsbl_bp' command is executed.
15:10:52 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:10:52 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:10:55 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:10:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_10_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_52_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:55 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:10:55 INFO  : 'con' command is executed.
15:10:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:10:55 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:41:28 INFO  : Disconnected from the channel tcfchan#8.
15:41:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:41:37 INFO  : 'jtag frequency' command is executed.
15:41:37 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:41:37 INFO  : Context for 'APU' is selected.
15:41:37 INFO  : System reset is completed.
15:41:40 INFO  : 'after 3000' command is executed.
15:41:40 INFO  : Context for 'RPU' is selected.
15:41:40 INFO  : Split mode is enabled for R5#1
15:41:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:41:42 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:41:42 INFO  : Context for 'APU' is selected.
15:41:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:41:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:42 INFO  : Context for 'APU' is selected.
15:41:42 INFO  : Boot mode is read from the target.
15:41:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:41:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:41:42 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:41:42 INFO  : 'set bp_41_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:41:43 INFO  : 'con -block -timeout 60' command is executed.
15:41:43 INFO  : 'bpremove $bp_41_42_fsbl_bp' command is executed.
15:41:43 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:41:44 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:41:46 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:41:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_41_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_42_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:46 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:41:46 INFO  : 'con' command is executed.
15:41:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:41:46 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:17:00 INFO  : Disconnected from the channel tcfchan#9.
16:17:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:17:19 INFO  : 'jtag frequency' command is executed.
16:17:19 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:17:19 INFO  : Context for 'APU' is selected.
16:17:20 INFO  : System reset is completed.
16:17:23 INFO  : 'after 3000' command is executed.
16:17:23 INFO  : Context for 'RPU' is selected.
16:17:23 INFO  : Split mode is enabled for R5#1
16:17:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:17:25 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:17:25 INFO  : Context for 'APU' is selected.
16:17:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:17:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:25 INFO  : Context for 'APU' is selected.
16:17:25 INFO  : Boot mode is read from the target.
16:17:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:17:25 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:17:25 INFO  : 'set bp_17_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:17:26 INFO  : 'con -block -timeout 60' command is executed.
16:17:26 INFO  : 'bpremove $bp_17_25_fsbl_bp' command is executed.
16:17:26 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:17:26 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:17:29 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:17:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_17_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_25_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:29 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:17:29 INFO  : 'con' command is executed.
16:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:17:29 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:18:24 INFO  : Disconnected from the channel tcfchan#10.
16:18:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:18:26 INFO  : 'jtag frequency' command is executed.
16:18:26 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:18:26 INFO  : Context for 'APU' is selected.
16:18:26 INFO  : System reset is completed.
16:18:29 INFO  : 'after 3000' command is executed.
16:18:29 INFO  : Context for 'RPU' is selected.
16:18:29 INFO  : Split mode is enabled for R5#1
16:18:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:18:31 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:18:31 INFO  : Context for 'APU' is selected.
16:18:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:18:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:31 INFO  : Context for 'APU' is selected.
16:18:31 INFO  : Boot mode is read from the target.
16:18:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:18:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:18:31 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:18:31 INFO  : 'set bp_18_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:18:32 INFO  : 'con -block -timeout 60' command is executed.
16:18:32 INFO  : 'bpremove $bp_18_31_fsbl_bp' command is executed.
16:18:32 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:18:33 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:18:35 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:18:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_18_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_31_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:35 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:18:35 INFO  : 'con' command is executed.
16:18:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:18:35 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:19:44 INFO  : Disconnected from the channel tcfchan#11.
16:19:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:19:46 INFO  : 'jtag frequency' command is executed.
16:19:46 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:19:46 INFO  : Context for 'APU' is selected.
16:19:46 INFO  : System reset is completed.
16:19:49 INFO  : 'after 3000' command is executed.
16:19:49 INFO  : Context for 'RPU' is selected.
16:19:49 INFO  : Split mode is enabled for R5#1
16:19:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:19:51 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:19:51 INFO  : Context for 'APU' is selected.
16:19:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:19:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:51 INFO  : Context for 'APU' is selected.
16:19:51 INFO  : Boot mode is read from the target.
16:19:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:51 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:51 INFO  : 'set bp_19_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:19:52 INFO  : 'con -block -timeout 60' command is executed.
16:19:52 INFO  : 'bpremove $bp_19_51_fsbl_bp' command is executed.
16:19:52 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:19:52 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:19:55 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:19:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_19_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_51_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:55 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:19:55 INFO  : 'con' command is executed.
16:19:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:19:55 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:21:49 INFO  : Disconnected from the channel tcfchan#12.
16:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:21:52 INFO  : 'jtag frequency' command is executed.
16:21:52 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:21:52 INFO  : Context for 'APU' is selected.
16:21:52 INFO  : System reset is completed.
16:21:55 INFO  : 'after 3000' command is executed.
16:21:55 INFO  : Context for 'RPU' is selected.
16:21:55 INFO  : Split mode is enabled for R5#1
16:21:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:21:57 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:21:57 INFO  : Context for 'APU' is selected.
16:21:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:57 INFO  : Context for 'APU' is selected.
16:21:57 INFO  : Boot mode is read from the target.
16:21:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:21:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:21:57 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:21:57 INFO  : 'set bp_21_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:21:59 INFO  : 'con -block -timeout 60' command is executed.
16:21:59 INFO  : 'bpremove $bp_21_57_fsbl_bp' command is executed.
16:21:59 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:21:59 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:22:01 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:22:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_21_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_57_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:01 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:22:01 INFO  : 'con' command is executed.
16:22:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:22:01 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:30:18 INFO  : Disconnected from the channel tcfchan#13.
16:30:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:20 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:30:20 INFO  : 'jtag frequency' command is executed.
16:30:20 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:30:20 INFO  : Context for 'APU' is selected.
16:30:20 INFO  : System reset is completed.
16:30:23 INFO  : 'after 3000' command is executed.
16:30:23 INFO  : Context for 'RPU' is selected.
16:30:23 INFO  : Split mode is enabled for R5#1
16:30:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:30:25 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:30:25 INFO  : Context for 'APU' is selected.
16:30:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:30:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:25 INFO  : Context for 'APU' is selected.
16:30:25 INFO  : Boot mode is read from the target.
16:30:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:26 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:26 INFO  : 'set bp_30_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:30:27 INFO  : 'con -block -timeout 60' command is executed.
16:30:27 INFO  : 'bpremove $bp_30_26_fsbl_bp' command is executed.
16:30:27 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:30:27 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:30:29 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:30:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_30_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_26_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:29 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:30:29 INFO  : 'con' command is executed.
16:30:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:30:29 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
17:13:26 INFO  : Disconnected from the channel tcfchan#14.
17:15:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:40 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:15:40 INFO  : 'jtag frequency' command is executed.
17:15:40 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:15:40 INFO  : Context for 'APU' is selected.
17:15:40 INFO  : System reset is completed.
17:15:44 INFO  : 'after 3000' command is executed.
17:15:44 INFO  : Context for 'RPU' is selected.
17:15:44 INFO  : Split mode is enabled for R5#1
17:15:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:15:45 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
17:15:45 INFO  : Context for 'APU' is selected.
17:15:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
17:15:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:45 INFO  : Context for 'APU' is selected.
17:15:45 INFO  : Boot mode is read from the target.
17:15:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:15:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:15:46 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:15:46 INFO  : 'set bp_15_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:15:46 INFO  : 'con -block -timeout 60' command is executed.
17:15:46 INFO  : 'bpremove $bp_15_46_fsbl_bp' command is executed.
17:15:46 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:15:46 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
17:15:49 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
17:15:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_15_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_46_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:15:49 INFO  : 'con' command is executed.
17:15:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

17:15:49 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
17:21:48 INFO  : Disconnected from the channel tcfchan#15.
20:43:15 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
20:43:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
20:43:18 INFO  : XSCT server has started successfully.
20:43:18 INFO  : plnx-install-location is set to ''
20:43:18 INFO  : Successfully done setting XSCT server connection channel  
20:43:18 INFO  : Successfully done setting workspace for the tool. 
20:43:20 INFO  : Registering command handlers for Vitis TCF services
20:43:20 INFO  : Platform repository initialization has completed.
20:43:21 INFO  : Successfully done query RDI_DATADIR 
09:15:55 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
09:15:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
09:15:58 INFO  : XSCT server has started successfully.
09:15:58 INFO  : Successfully done setting XSCT server connection channel  
09:15:58 INFO  : plnx-install-location is set to ''
09:15:58 INFO  : Successfully done setting workspace for the tool. 
09:15:59 INFO  : Registering command handlers for Vitis TCF services
09:15:59 INFO  : Platform repository initialization has completed.
09:16:00 INFO  : Successfully done query RDI_DATADIR 
10:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:36:14 INFO  : 'jtag frequency' command is executed.
10:36:14 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:36:15 INFO  : Context for 'APU' is selected.
10:36:16 INFO  : System reset is completed.
10:36:19 INFO  : 'after 3000' command is executed.
10:36:19 INFO  : Context for 'RPU' is selected.
10:36:19 INFO  : Split mode is enabled for R5#1
10:36:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:36:21 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
10:36:21 INFO  : Context for 'APU' is selected.
10:36:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
10:36:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:21 INFO  : Context for 'APU' is selected.
10:36:21 INFO  : Boot mode is read from the target.
10:36:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:36:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:36:22 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:36:22 INFO  : 'set bp_36_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:36:24 INFO  : 'con -block -timeout 60' command is executed.
10:36:24 INFO  : 'bpremove $bp_36_22_fsbl_bp' command is executed.
10:36:24 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:36:24 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:36:26 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
10:36:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_36_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_22_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:26 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:36:26 INFO  : 'con' command is executed.
10:36:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

10:36:26 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
10:44:52 INFO  : Disconnected from the channel tcfchan#1.
10:45:27 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
10:45:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
10:45:30 INFO  : XSCT server has started successfully.
10:45:30 INFO  : Successfully done setting XSCT server connection channel  
10:45:30 INFO  : plnx-install-location is set to ''
10:45:30 INFO  : Successfully done setting workspace for the tool. 
10:45:31 INFO  : Registering command handlers for Vitis TCF services
10:45:31 INFO  : Successfully done query RDI_DATADIR 
10:45:31 INFO  : Platform repository initialization has completed.
10:46:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:20 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:46:20 INFO  : 'jtag frequency' command is executed.
10:46:20 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:46:20 INFO  : Context for 'APU' is selected.
10:46:21 INFO  : System reset is completed.
10:46:24 INFO  : 'after 3000' command is executed.
10:46:24 INFO  : Context for 'RPU' is selected.
10:46:24 INFO  : Split mode is enabled for R5#1
10:46:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:46:25 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
10:46:25 INFO  : Context for 'APU' is selected.
10:46:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
10:46:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:26 INFO  : Context for 'APU' is selected.
10:46:26 INFO  : Boot mode is read from the target.
10:46:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:46:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:46:26 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:46:27 INFO  : 'set bp_46_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:46:28 INFO  : 'con -block -timeout 60' command is executed.
10:46:28 INFO  : 'bpremove $bp_46_26_fsbl_bp' command is executed.
10:46:28 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:46:28 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:46:30 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
10:46:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_46_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_26_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:30 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:46:30 INFO  : 'con' command is executed.
10:46:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

10:46:30 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
11:02:00 INFO  : Disconnected from the channel tcfchan#1.
11:02:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:02:10 INFO  : 'jtag frequency' command is executed.
11:02:10 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:02:10 INFO  : Context for 'APU' is selected.
11:02:11 INFO  : System reset is completed.
11:02:14 INFO  : 'after 3000' command is executed.
11:02:14 INFO  : Context for 'RPU' is selected.
11:02:14 INFO  : Split mode is enabled for R5#1
11:02:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:02:15 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:02:15 INFO  : Context for 'APU' is selected.
11:02:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:02:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:22 INFO  : Context for 'APU' is selected.
11:02:22 INFO  : Boot mode is read from the target.
11:02:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:02:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:02:22 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:02:22 INFO  : 'set bp_2_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:02:22 INFO  : 'con -block -timeout 60' command is executed.
11:02:22 INFO  : 'bpremove $bp_2_22_fsbl_bp' command is executed.
11:02:23 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:02:23 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:02:25 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:02:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_2_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_22_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:25 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:02:25 INFO  : 'con' command is executed.
11:02:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:02:25 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
11:04:22 INFO  : Disconnected from the channel tcfchan#2.
11:04:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:04:24 INFO  : 'jtag frequency' command is executed.
11:04:24 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:04:24 INFO  : Context for 'APU' is selected.
11:04:24 INFO  : System reset is completed.
11:04:27 INFO  : 'after 3000' command is executed.
11:04:27 INFO  : Context for 'RPU' is selected.
11:04:27 INFO  : Split mode is enabled for R5#1
11:04:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:04:29 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:04:29 INFO  : Context for 'APU' is selected.
11:04:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:04:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:35 INFO  : Context for 'APU' is selected.
11:04:35 INFO  : Boot mode is read from the target.
11:04:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:04:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:04:36 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:04:36 INFO  : 'set bp_4_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:04:37 INFO  : 'con -block -timeout 60' command is executed.
11:04:37 INFO  : 'bpremove $bp_4_36_fsbl_bp' command is executed.
11:04:37 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:04:37 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:04:40 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_4_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_36_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:40 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:04:40 INFO  : 'con' command is executed.
11:04:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:04:40 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
11:13:22 INFO  : Disconnected from the channel tcfchan#3.
11:13:42 INFO  : Build configuration of 'app_bex' is updated to 'Release'
11:14:25 INFO  : Result from executing command 'removePlatformRepo': 
11:15:40 INFO  : Result from executing command 'getProjects': platform_freertos
11:15:40 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:15:40 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
11:17:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:17:29 INFO  : 'jtag frequency' command is executed.
11:17:29 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:17:29 INFO  : Context for 'APU' is selected.
11:17:29 INFO  : System reset is completed.
11:17:32 INFO  : 'after 3000' command is executed.
11:17:32 INFO  : Context for 'RPU' is selected.
11:17:32 INFO  : Split mode is enabled for R5#1
11:17:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:17:34 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:17:34 INFO  : Context for 'APU' is selected.
11:17:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:17:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:34 INFO  : Context for 'APU' is selected.
11:17:34 INFO  : Boot mode is read from the target.
11:17:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:17:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:17:35 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:17:35 INFO  : 'set bp_17_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:17:35 INFO  : 'con -block -timeout 60' command is executed.
11:17:35 INFO  : 'bpremove $bp_17_35_fsbl_bp' command is executed.
11:17:35 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:17:35 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:17:37 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Release/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:17:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_17_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_35_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Release/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:37 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:17:37 INFO  : 'con' command is executed.
11:17:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:17:37 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-release.tcl'
11:20:00 INFO  : Disconnected from the channel tcfchan#7.
11:20:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:02 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:20:02 INFO  : 'jtag frequency' command is executed.
11:20:02 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:20:02 INFO  : Context for 'APU' is selected.
11:20:02 INFO  : System reset is completed.
11:20:05 INFO  : 'after 3000' command is executed.
11:20:05 INFO  : Context for 'RPU' is selected.
11:20:05 INFO  : Split mode is enabled for R5#1
11:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:20:07 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:20:07 INFO  : Context for 'APU' is selected.
11:20:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:20:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:07 INFO  : Context for 'APU' is selected.
11:20:07 INFO  : Boot mode is read from the target.
11:20:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:20:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:20:07 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:20:07 INFO  : 'set bp_20_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:20:07 INFO  : 'con -block -timeout 60' command is executed.
11:20:07 INFO  : 'bpremove $bp_20_7_fsbl_bp' command is executed.
11:20:08 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:20:08 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:20:10 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Release/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:20:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_20_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_7_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Release/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:10 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:20:10 INFO  : 'con' command is executed.
11:20:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:20:10 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-release.tcl'
11:21:29 INFO  : Disconnected from the channel tcfchan#8.
11:21:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:21:31 INFO  : 'jtag frequency' command is executed.
11:21:31 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:21:31 INFO  : Context for 'APU' is selected.
11:21:31 INFO  : System reset is completed.
11:21:34 INFO  : 'after 3000' command is executed.
11:21:34 INFO  : Context for 'RPU' is selected.
11:21:34 INFO  : Split mode is enabled for R5#1
11:21:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:21:36 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:21:36 INFO  : Context for 'APU' is selected.
11:21:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:21:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:36 INFO  : Context for 'APU' is selected.
11:21:36 INFO  : Boot mode is read from the target.
11:21:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:21:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:21:37 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:21:37 INFO  : 'set bp_21_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:21:38 INFO  : 'con -block -timeout 60' command is executed.
11:21:38 INFO  : 'bpremove $bp_21_37_fsbl_bp' command is executed.
11:21:38 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:21:38 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:21:40 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Release/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:21:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_21_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_37_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Release/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:40 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:21:41 INFO  : 'con' command is executed.
11:21:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:21:41 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-release.tcl'
11:27:34 INFO  : Result from executing command 'removePlatformRepo': 
11:28:50 INFO  : Result from executing command 'getProjects': platform_freertos
11:28:50 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:28:51 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
11:34:59 INFO  : Disconnected from the channel tcfchan#9.
11:35:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:35:01 INFO  : 'jtag frequency' command is executed.
11:35:01 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:35:01 INFO  : Context for 'APU' is selected.
11:35:01 INFO  : System reset is completed.
11:35:04 INFO  : 'after 3000' command is executed.
11:35:04 INFO  : Context for 'RPU' is selected.
11:35:04 INFO  : Split mode is enabled for R5#1
11:35:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:35:06 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:35:06 INFO  : Context for 'APU' is selected.
11:35:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:35:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:06 INFO  : Context for 'APU' is selected.
11:35:06 INFO  : Boot mode is read from the target.
11:35:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:35:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:35:07 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:35:07 INFO  : 'set bp_35_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:35:07 INFO  : 'con -block -timeout 60' command is executed.
11:35:07 INFO  : 'bpremove $bp_35_7_fsbl_bp' command is executed.
11:35:07 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:35:07 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:35:10 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Release/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:35:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_35_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_7_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Release/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:10 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:35:10 INFO  : 'con' command is executed.
11:35:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:35:10 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-release.tcl'
12:15:04 INFO  : Disconnected from the channel tcfchan#13.
12:22:32 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
12:22:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
12:22:34 INFO  : Platform repository initialization has completed.
12:22:34 INFO  : XSCT server has started successfully.
12:22:34 INFO  : plnx-install-location is set to ''
12:22:34 INFO  : Successfully done setting XSCT server connection channel  
12:22:34 INFO  : Successfully done setting workspace for the tool. 
12:22:36 INFO  : Successfully done query RDI_DATADIR 
12:22:36 INFO  : Registering command handlers for Vitis TCF services
08:29:39 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
08:29:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
08:29:43 INFO  : XSCT server has started successfully.
08:29:43 INFO  : plnx-install-location is set to ''
08:29:43 INFO  : Successfully done setting XSCT server connection channel  
08:29:43 INFO  : Successfully done setting workspace for the tool. 
08:29:46 INFO  : Successfully done query RDI_DATADIR 
08:29:47 INFO  : Registering command handlers for Vitis TCF services
08:29:47 INFO  : Platform repository initialization has completed.
08:31:20 INFO  : Result from executing command 'getProjects': platform_freertos
08:31:20 INFO  : Result from executing command 'getPlatforms': platform_freertos|C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/platform_freertos.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
08:31:21 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
10:58:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:36 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:58:36 INFO  : 'jtag frequency' command is executed.
10:58:36 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:58:37 INFO  : Context for 'APU' is selected.
10:58:37 INFO  : System reset is completed.
10:58:40 INFO  : 'after 3000' command is executed.
10:58:41 INFO  : Context for 'RPU' is selected.
10:58:41 INFO  : Split mode is enabled for R5#1
10:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:58:43 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
10:58:43 INFO  : Context for 'APU' is selected.
10:58:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
10:58:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:43 INFO  : Context for 'APU' is selected.
10:58:43 INFO  : Boot mode is read from the target.
10:58:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:58:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:58:44 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:58:44 INFO  : 'set bp_58_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:58:44 INFO  : 'con -block -timeout 60' command is executed.
10:58:44 INFO  : 'bpremove $bp_58_44_fsbl_bp' command is executed.
10:58:45 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:58:45 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:58:47 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Release/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
10:58:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_58_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_44_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Release/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:48 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:58:48 INFO  : 'con' command is executed.
10:58:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

10:58:48 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-release.tcl'
11:05:13 INFO  : Disconnected from the channel tcfchan#2.
11:05:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:15 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:05:15 INFO  : 'jtag frequency' command is executed.
11:05:15 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:05:15 INFO  : Context for 'APU' is selected.
11:05:15 INFO  : System reset is completed.
11:05:18 INFO  : 'after 3000' command is executed.
11:05:18 INFO  : Context for 'RPU' is selected.
11:05:18 INFO  : Split mode is enabled for R5#1
11:05:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:05:20 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:05:20 INFO  : Context for 'APU' is selected.
11:05:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:05:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:20 INFO  : Context for 'APU' is selected.
11:05:20 INFO  : Boot mode is read from the target.
11:05:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:05:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:05:21 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:05:21 INFO  : 'set bp_5_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:05:21 INFO  : 'con -block -timeout 60' command is executed.
11:05:21 INFO  : 'bpremove $bp_5_21_fsbl_bp' command is executed.
11:05:21 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:05:21 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:05:23 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Release/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:05:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_5_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_21_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Release/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:23 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:05:23 INFO  : 'con' command is executed.
11:05:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:05:23 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-release.tcl'
11:15:39 INFO  : Disconnected from the channel tcfchan#3.
11:16:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:16:23 INFO  : 'jtag frequency' command is executed.
11:16:23 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:16:23 INFO  : Context for 'APU' is selected.
11:16:23 INFO  : System reset is completed.
11:16:26 INFO  : 'after 3000' command is executed.
11:16:26 INFO  : Context for 'RPU' is selected.
11:16:26 INFO  : Split mode is enabled for R5#1
11:16:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:16:28 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:16:28 INFO  : Context for 'APU' is selected.
11:16:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:16:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:28 INFO  : Context for 'APU' is selected.
11:16:28 INFO  : Boot mode is read from the target.
11:16:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:16:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:16:28 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:16:28 INFO  : 'set bp_16_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:16:29 INFO  : 'con -block -timeout 60' command is executed.
11:16:29 INFO  : 'bpremove $bp_16_28_fsbl_bp' command is executed.
11:16:29 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:16:29 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:16:32 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Release/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:16:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_16_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_28_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Release/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:32 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:16:32 INFO  : 'con' command is executed.
11:16:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:16:32 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-release.tcl'
11:27:40 INFO  : Build configuration of 'system_bex' is updated to 'Debug'
11:27:40 INFO  : Build configuration of system project is automatically updated to 'Debug'.
11:27:45 INFO  : Disconnected from the channel tcfchan#4.
11:28:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:36 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:28:36 INFO  : 'jtag frequency' command is executed.
11:28:36 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:28:36 INFO  : Context for 'APU' is selected.
11:28:36 INFO  : System reset is completed.
11:28:39 INFO  : 'after 3000' command is executed.
11:28:39 INFO  : Context for 'RPU' is selected.
11:28:39 INFO  : Split mode is enabled for R5#1
11:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:28:41 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:28:41 INFO  : Context for 'APU' is selected.
11:28:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:28:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:41 INFO  : Context for 'APU' is selected.
11:28:41 INFO  : Boot mode is read from the target.
11:28:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:28:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:28:42 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:28:42 INFO  : 'set bp_28_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:28:43 INFO  : 'con -block -timeout 60' command is executed.
11:28:43 INFO  : 'bpremove $bp_28_42_fsbl_bp' command is executed.
11:28:43 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:28:43 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:28:45 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Release/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:28:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_28_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_42_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Release/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:45 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:28:45 INFO  : 'con' command is executed.
11:28:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:28:45 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-release.tcl'
11:32:06 INFO  : Disconnected from the channel tcfchan#5.
11:32:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:08 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:32:08 INFO  : 'jtag frequency' command is executed.
11:32:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:32:08 INFO  : Context for 'APU' is selected.
11:32:08 INFO  : System reset is completed.
11:32:11 INFO  : 'after 3000' command is executed.
11:32:11 INFO  : Context for 'RPU' is selected.
11:32:11 INFO  : Split mode is enabled for R5#1
11:32:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:32:13 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:32:13 INFO  : Context for 'APU' is selected.
11:32:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:32:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:13 INFO  : Context for 'APU' is selected.
11:32:13 INFO  : Boot mode is read from the target.
11:32:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:32:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:32:14 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:32:14 INFO  : 'set bp_32_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:32:15 INFO  : 'con -block -timeout 60' command is executed.
11:32:15 INFO  : 'bpremove $bp_32_14_fsbl_bp' command is executed.
11:32:15 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:32:15 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:32:17 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:32:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_32_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_14_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:17 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:32:17 INFO  : 'con' command is executed.
11:32:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:32:17 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
11:42:26 INFO  : Disconnected from the channel tcfchan#6.
11:42:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:32 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:42:32 INFO  : 'jtag frequency' command is executed.
11:42:32 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:42:32 INFO  : Context for 'APU' is selected.
11:42:32 INFO  : System reset is completed.
11:42:35 INFO  : 'after 3000' command is executed.
11:42:35 INFO  : Context for 'RPU' is selected.
11:42:35 INFO  : Split mode is enabled for R5#1
11:42:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:42:37 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:42:37 INFO  : Context for 'APU' is selected.
11:42:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:42:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:37 INFO  : Context for 'APU' is selected.
11:42:37 INFO  : Boot mode is read from the target.
11:42:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:42:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:42:37 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:42:37 INFO  : 'set bp_42_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:42:39 INFO  : 'con -block -timeout 60' command is executed.
11:42:39 INFO  : 'bpremove $bp_42_37_fsbl_bp' command is executed.
11:42:39 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:42:39 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:42:41 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:42:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_42_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_37_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:41 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:42:41 INFO  : 'con' command is executed.
11:42:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:42:41 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
11:47:43 INFO  : Result from executing command 'getProjects': platform_freertos
11:47:43 INFO  : Result from executing command 'getPlatforms': platform_freertos|C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/platform_freertos.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:47:44 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
11:48:36 INFO  : Disconnected from the channel tcfchan#7.
11:48:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:38 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:48:38 INFO  : 'jtag frequency' command is executed.
11:48:38 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:48:38 INFO  : Context for 'APU' is selected.
11:48:38 INFO  : System reset is completed.
11:48:41 INFO  : 'after 3000' command is executed.
11:48:41 INFO  : Context for 'RPU' is selected.
11:48:41 INFO  : Split mode is enabled for R5#1
11:48:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:48:43 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:48:43 INFO  : Context for 'APU' is selected.
11:48:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:48:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:43 INFO  : Context for 'APU' is selected.
11:48:43 INFO  : Boot mode is read from the target.
11:48:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:48:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:48:44 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:48:44 INFO  : 'set bp_48_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:48:45 INFO  : 'con -block -timeout 60' command is executed.
11:48:45 INFO  : 'bpremove $bp_48_44_fsbl_bp' command is executed.
11:48:45 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:48:45 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:48:47 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:48:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_48_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_44_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:47 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:48:47 INFO  : 'con' command is executed.
11:48:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:48:47 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:11:55 INFO  : Disconnected from the channel tcfchan#9.
14:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:04 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:12:04 INFO  : 'jtag frequency' command is executed.
14:12:04 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:12:04 INFO  : Context for 'APU' is selected.
14:12:04 INFO  : System reset is completed.
14:12:07 INFO  : 'after 3000' command is executed.
14:12:07 INFO  : Context for 'RPU' is selected.
14:12:07 INFO  : Split mode is enabled for R5#1
14:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:12:09 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:12:09 INFO  : Context for 'APU' is selected.
14:12:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:09 INFO  : Context for 'APU' is selected.
14:12:09 INFO  : Boot mode is read from the target.
14:12:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:12:09 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:12:09 INFO  : 'set bp_12_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:12:10 INFO  : 'con -block -timeout 60' command is executed.
14:12:10 INFO  : 'bpremove $bp_12_9_fsbl_bp' command is executed.
14:12:10 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:12:10 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:12:13 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:12:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_12_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_9_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:13 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:12:13 INFO  : 'con' command is executed.
14:12:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:12:13 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
18:00:31 INFO  : Disconnected from the channel tcfchan#10.
20:19:53 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
20:19:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
20:19:57 INFO  : XSCT server has started successfully.
20:19:57 INFO  : plnx-install-location is set to ''
20:19:57 INFO  : Successfully done setting XSCT server connection channel  
20:19:57 INFO  : Successfully done setting workspace for the tool. 
20:19:57 INFO  : Registering command handlers for Vitis TCF services
20:19:58 INFO  : Successfully done query RDI_DATADIR 
20:19:58 INFO  : Platform repository initialization has completed.
21:14:19 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
05:02:27 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
05:13:51 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
05:18:22 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
05:27:06 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
05:28:15 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
05:30:01 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
05:44:17 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
05:46:00 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
05:47:18 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
05:48:54 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
05:51:16 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
05:51:38 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
05:52:10 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
06:49:56 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
06:51:27 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
07:07:15 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
07:07:34 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
07:18:50 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
07:24:19 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
07:24:56 INFO  : Result from executing command 'removePlatformRepo': 
07:26:32 INFO  : Result from executing command 'getProjects': platform_freertos
07:26:32 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
07:26:33 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
07:27:42 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
07:40:34 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
07:48:28 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
07:53:23 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
07:58:54 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
07:59:39 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
08:01:50 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
08:03:29 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
08:05:17 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
08:08:31 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
08:11:15 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
08:13:03 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
08:24:34 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
08:25:42 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
08:27:23 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
08:27:43 INFO  : Result from executing command 'removePlatformRepo': 
08:29:24 INFO  : Result from executing command 'getProjects': platform_freertos
08:29:24 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
08:29:25 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
09:21:28 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
09:21:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
09:21:31 INFO  : XSCT server has started successfully.
09:21:31 INFO  : Successfully done setting XSCT server connection channel  
09:21:31 INFO  : plnx-install-location is set to ''
09:21:31 INFO  : Successfully done setting workspace for the tool. 
09:21:32 INFO  : Platform repository initialization has completed.
09:21:32 INFO  : Registering command handlers for Vitis TCF services
09:21:32 INFO  : Successfully done query RDI_DATADIR 
10:17:44 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
10:21:53 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
10:25:43 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
10:28:23 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
10:29:28 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
10:30:48 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
10:31:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:31:13 INFO  : 'jtag frequency' command is executed.
10:31:13 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:31:13 INFO  : Context for 'APU' is selected.
10:31:14 INFO  : System reset is completed.
10:31:17 INFO  : 'after 3000' command is executed.
10:31:17 INFO  : Context for 'RPU' is selected.
10:31:17 INFO  : Split mode is enabled for R5#1
10:31:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:31:19 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
10:31:19 INFO  : Context for 'APU' is selected.
10:31:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
10:31:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:20 INFO  : Context for 'APU' is selected.
10:31:20 INFO  : Boot mode is read from the target.
10:31:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:31:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:31:21 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:31:21 INFO  : 'set bp_31_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:31:21 INFO  : 'con -block -timeout 60' command is executed.
10:31:21 INFO  : 'bpremove $bp_31_21_fsbl_bp' command is executed.
10:31:21 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:31:21 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:31:24 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
10:31:24 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_31_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_21_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:24 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:31:24 INFO  : 'con' command is executed.
10:31:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

10:31:24 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
10:40:57 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
10:41:29 INFO  : Disconnected from the channel tcfchan#1.
10:41:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:41:31 INFO  : 'jtag frequency' command is executed.
10:41:31 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:41:31 INFO  : Context for 'APU' is selected.
10:41:31 INFO  : System reset is completed.
10:41:34 INFO  : 'after 3000' command is executed.
10:41:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:34 INFO  : Context for 'RPU' is selected.
10:41:34 INFO  : Split mode is enabled for R5#1
10:41:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:41:36 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
10:41:36 INFO  : Context for 'APU' is selected.
10:41:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
10:41:41 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:41 INFO  : Context for 'APU' is selected.
10:41:41 INFO  : Boot mode is read from the target.
10:41:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:41:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:41:42 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:41:42 INFO  : 'set bp_41_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:41:43 INFO  : 'con -block -timeout 60' command is executed.
10:41:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:41:43 INFO  : 'bpremove $bp_41_42_fsbl_bp' command is executed.
10:41:43 INFO  : 'jtag frequency' command is executed.
10:41:43 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:41:43 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:41:43 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:41:43 INFO  : Context for 'APU' is selected.
10:41:44 ERROR : Code 16 Time 1737139303795 Format {Invalid context}
10:41:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_41_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_42_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
----------------End of Script----------------

10:41:44 ERROR : Code 16 Time 1737139303795 Format {Invalid context}
10:41:48 INFO  : System reset is completed.
10:41:51 INFO  : 'after 3000' command is executed.
10:41:51 INFO  : Context for 'RPU' is selected.
10:41:51 INFO  : Split mode is enabled for R5#1
10:41:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:41:53 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
10:41:53 INFO  : Context for 'APU' is selected.
10:41:53 ERROR : can't read "map": no such variable
10:41:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

10:41:53 ERROR : can't read "map": no such variable
10:47:31 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
10:55:35 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
10:55:58 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
11:02:05 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
11:02:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:02:43 INFO  : 'jtag frequency' command is executed.
11:02:43 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:02:43 INFO  : Context for 'APU' is selected.
11:02:44 INFO  : System reset is completed.
11:02:47 INFO  : 'after 3000' command is executed.
11:02:47 INFO  : Context for 'RPU' is selected.
11:02:47 INFO  : Split mode is enabled for R5#1
11:02:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:02:48 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:02:48 INFO  : Context for 'APU' is selected.
11:02:48 ERROR : can't read "map": no such variable
11:02:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

11:02:48 ERROR : can't read "map": no such variable
11:03:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:09 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:03:09 INFO  : 'jtag frequency' command is executed.
11:03:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:03:09 INFO  : Context for 'APU' is selected.
11:03:10 INFO  : System reset is completed.
11:03:13 INFO  : 'after 3000' command is executed.
11:03:13 INFO  : Context for 'RPU' is selected.
11:03:13 INFO  : Split mode is enabled for R5#1
11:03:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:03:14 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:03:14 INFO  : Context for 'APU' is selected.
11:03:14 ERROR : can't read "map": no such variable
11:03:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

11:03:14 ERROR : can't read "map": no such variable
11:04:04 INFO  : Result from executing command 'removePlatformRepo': 
11:05:10 INFO  : Result from executing command 'getProjects': platform_freertos
11:05:10 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:05:10 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
11:07:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:07:35 INFO  : 'jtag frequency' command is executed.
11:07:35 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:07:35 INFO  : Context for 'APU' is selected.
11:07:36 INFO  : System reset is completed.
11:07:39 INFO  : 'after 3000' command is executed.
11:07:39 INFO  : Context for 'RPU' is selected.
11:07:39 INFO  : Split mode is enabled for R5#1
11:07:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:07:40 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:07:40 INFO  : Context for 'APU' is selected.
11:07:40 ERROR : can't read "map": no such variable
11:07:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

11:07:40 ERROR : can't read "map": no such variable
11:08:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:08:03 INFO  : 'jtag frequency' command is executed.
11:08:03 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:08:03 INFO  : Context for 'APU' is selected.
11:08:03 INFO  : System reset is completed.
11:08:06 INFO  : 'after 3000' command is executed.
11:08:06 INFO  : Context for 'RPU' is selected.
11:08:06 INFO  : Split mode is enabled for R5#1
11:08:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:08:08 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:08:08 INFO  : Context for 'APU' is selected.
11:08:08 ERROR : can't read "map": no such variable
11:08:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

11:08:08 ERROR : can't read "map": no such variable
11:09:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:38 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:09:38 INFO  : 'jtag frequency' command is executed.
11:09:38 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:09:38 INFO  : Context for 'APU' is selected.
11:09:38 INFO  : System reset is completed.
11:09:42 INFO  : 'after 3000' command is executed.
11:09:42 INFO  : Context for 'RPU' is selected.
11:09:42 INFO  : Split mode is enabled for R5#1
11:09:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:09:43 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:09:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:43 INFO  : Context for 'APU' is selected.
11:09:43 ERROR : can't read "map": no such variable
11:09:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

11:09:43 ERROR : can't read "map": no such variable
11:09:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:09:43 INFO  : 'jtag frequency' command is executed.
11:09:43 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:09:43 INFO  : Context for 'APU' is selected.
11:09:44 INFO  : System reset is completed.
11:09:47 INFO  : 'after 3000' command is executed.
11:09:47 INFO  : Context for 'RPU' is selected.
11:09:47 INFO  : Split mode is enabled for R5#1
11:09:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:09:48 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:09:48 INFO  : Context for 'APU' is selected.
11:09:48 ERROR : can't read "map": no such variable
11:09:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

11:09:48 ERROR : can't read "map": no such variable
11:10:15 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
11:10:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
11:10:17 INFO  : Platform repository initialization has completed.
11:10:17 INFO  : XSCT server has started successfully.
11:10:17 INFO  : plnx-install-location is set to ''
11:10:17 INFO  : Successfully done setting XSCT server connection channel  
11:10:17 INFO  : Successfully done setting workspace for the tool. 
11:10:18 INFO  : Successfully done query RDI_DATADIR 
11:10:19 INFO  : Registering command handlers for Vitis TCF services
11:10:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:10:56 INFO  : 'jtag frequency' command is executed.
11:10:56 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:10:56 INFO  : Context for 'APU' is selected.
11:10:56 INFO  : System reset is completed.
11:10:59 INFO  : 'after 3000' command is executed.
11:10:59 INFO  : Context for 'RPU' is selected.
11:10:59 INFO  : Split mode is enabled for R5#1
11:10:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:11:01 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:11:01 INFO  : Context for 'APU' is selected.
11:11:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:11:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:01 INFO  : Context for 'APU' is selected.
11:11:01 INFO  : Boot mode is read from the target.
11:11:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:11:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:11:02 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:11:02 INFO  : 'set bp_11_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:11:03 INFO  : 'con -block -timeout 60' command is executed.
11:11:03 INFO  : 'bpremove $bp_11_2_fsbl_bp' command is executed.
11:11:03 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:11:03 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:11:05 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:11:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_11_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_2_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:05 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:11:05 INFO  : 'con' command is executed.
11:11:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:11:05 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
11:11:53 INFO  : Disconnected from the channel tcfchan#1.
11:11:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:11:56 INFO  : 'jtag frequency' command is executed.
11:11:56 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:11:56 INFO  : Context for 'APU' is selected.
11:11:56 INFO  : System reset is completed.
11:11:59 INFO  : 'after 3000' command is executed.
11:11:59 INFO  : Context for 'RPU' is selected.
11:11:59 INFO  : Split mode is enabled for R5#1
11:11:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:12:01 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:12:01 INFO  : Context for 'APU' is selected.
11:12:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:12:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:06 INFO  : Context for 'APU' is selected.
11:12:06 INFO  : Boot mode is read from the target.
11:12:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:12:07 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:12:07 INFO  : 'set bp_12_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:12:07 INFO  : 'con -block -timeout 60' command is executed.
11:12:07 INFO  : 'bpremove $bp_12_7_fsbl_bp' command is executed.
11:12:07 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:12:07 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:12:09 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:12:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_12_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_7_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:09 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:12:09 INFO  : 'con' command is executed.
11:12:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:12:09 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
11:24:23 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
11:39:28 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
11:40:04 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
11:44:55 INFO  : Disconnected from the channel tcfchan#2.
11:44:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:57 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:44:57 INFO  : 'jtag frequency' command is executed.
11:44:57 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:44:57 INFO  : Context for 'APU' is selected.
11:44:57 INFO  : System reset is completed.
11:45:00 INFO  : 'after 3000' command is executed.
11:45:00 INFO  : Context for 'RPU' is selected.
11:45:00 INFO  : Split mode is enabled for R5#1
11:45:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:45:02 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:45:02 INFO  : Context for 'APU' is selected.
11:45:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:45:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:07 INFO  : Context for 'APU' is selected.
11:45:07 INFO  : Boot mode is read from the target.
11:45:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:45:08 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:45:08 INFO  : 'set bp_45_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:45:09 INFO  : 'con -block -timeout 60' command is executed.
11:45:09 INFO  : 'bpremove $bp_45_8_fsbl_bp' command is executed.
11:45:09 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:45:09 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:45:11 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:45:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_45_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_8_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:11 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:45:11 INFO  : 'con' command is executed.
11:45:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:45:11 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
12:13:46 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
12:14:32 INFO  : Disconnected from the channel tcfchan#3.
12:14:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:14:34 INFO  : 'jtag frequency' command is executed.
12:14:34 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:14:34 INFO  : Context for 'APU' is selected.
12:14:34 INFO  : System reset is completed.
12:14:37 INFO  : 'after 3000' command is executed.
12:14:37 INFO  : Context for 'RPU' is selected.
12:14:37 INFO  : Split mode is enabled for R5#1
12:14:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:14:39 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
12:14:39 INFO  : Context for 'APU' is selected.
12:14:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
12:14:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:44 INFO  : Context for 'APU' is selected.
12:14:44 INFO  : Boot mode is read from the target.
12:14:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:14:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:14:44 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:14:44 INFO  : 'set bp_14_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:14:45 INFO  : 'con -block -timeout 60' command is executed.
12:14:45 INFO  : 'bpremove $bp_14_44_fsbl_bp' command is executed.
12:14:45 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:14:45 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
12:14:47 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
12:14:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_14_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_44_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:47 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:14:48 INFO  : 'con' command is executed.
12:14:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

12:14:48 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
12:35:24 INFO  : Disconnected from the channel tcfchan#4.
12:35:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:35:48 INFO  : 'jtag frequency' command is executed.
12:35:48 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:35:48 INFO  : Context for 'APU' is selected.
12:35:49 INFO  : System reset is completed.
12:35:52 INFO  : 'after 3000' command is executed.
12:35:52 INFO  : Context for 'RPU' is selected.
12:35:52 INFO  : Split mode is enabled for R5#1
12:35:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:35:53 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
12:35:53 INFO  : Context for 'APU' is selected.
12:35:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
12:35:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:59 INFO  : Context for 'APU' is selected.
12:35:59 INFO  : Boot mode is read from the target.
12:35:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:35:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:36:00 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:36:00 INFO  : 'set bp_36_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:36:01 INFO  : 'con -block -timeout 60' command is executed.
12:36:01 INFO  : 'bpremove $bp_36_0_fsbl_bp' command is executed.
12:36:01 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:36:01 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
12:36:03 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
12:36:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_36_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_0_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

12:36:03 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:36:03 INFO  : 'con' command is executed.
12:36:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

12:36:03 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
13:07:58 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:09:06 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:09:17 INFO  : Disconnected from the channel tcfchan#5.
13:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:09:19 INFO  : 'jtag frequency' command is executed.
13:09:19 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:09:19 INFO  : Context for 'APU' is selected.
13:09:19 INFO  : System reset is completed.
13:09:22 INFO  : 'after 3000' command is executed.
13:09:22 INFO  : Context for 'RPU' is selected.
13:09:22 INFO  : Split mode is enabled for R5#1
13:09:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:09:24 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:09:24 INFO  : Context for 'APU' is selected.
13:09:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:09:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:29 INFO  : Context for 'APU' is selected.
13:09:29 INFO  : Boot mode is read from the target.
13:09:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:09:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:09:30 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:09:30 INFO  : 'set bp_9_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:09:30 INFO  : 'con -block -timeout 60' command is executed.
13:09:30 INFO  : 'bpremove $bp_9_30_fsbl_bp' command is executed.
13:09:30 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:09:30 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:09:32 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:09:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_9_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_30_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:33 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:09:33 INFO  : 'con' command is executed.
13:09:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:09:33 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:24:44 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:25:09 INFO  : Disconnected from the channel tcfchan#6.
14:25:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:25:25 INFO  : 'jtag frequency' command is executed.
14:25:25 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:25:25 INFO  : Context for 'APU' is selected.
14:25:25 INFO  : System reset is completed.
14:25:28 INFO  : 'after 3000' command is executed.
14:25:28 INFO  : Context for 'RPU' is selected.
14:25:28 INFO  : Split mode is enabled for R5#1
14:25:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:25:30 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:25:30 INFO  : Context for 'APU' is selected.
14:25:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:25:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:35 INFO  : Context for 'APU' is selected.
14:25:35 INFO  : Boot mode is read from the target.
14:25:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:25:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:25:35 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:25:35 INFO  : 'set bp_25_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:25:35 INFO  : 'con -block -timeout 60' command is executed.
14:25:35 INFO  : 'bpremove $bp_25_35_fsbl_bp' command is executed.
14:25:35 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:25:36 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:25:38 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:25:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_25_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_35_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:38 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:25:38 INFO  : 'con' command is executed.
14:25:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:25:38 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:29:33 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:29:44 INFO  : Disconnected from the channel tcfchan#7.
14:29:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:29:52 INFO  : 'jtag frequency' command is executed.
14:29:52 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:29:52 INFO  : Context for 'APU' is selected.
14:29:53 INFO  : System reset is completed.
14:29:56 INFO  : 'after 3000' command is executed.
14:29:56 INFO  : Context for 'RPU' is selected.
14:29:56 INFO  : Split mode is enabled for R5#1
14:29:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:29:57 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:29:57 INFO  : Context for 'APU' is selected.
14:30:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:30:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:03 INFO  : Context for 'APU' is selected.
14:30:03 INFO  : Boot mode is read from the target.
14:30:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:30:04 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:30:04 INFO  : 'set bp_30_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:30:05 INFO  : 'con -block -timeout 60' command is executed.
14:30:05 INFO  : 'bpremove $bp_30_4_fsbl_bp' command is executed.
14:30:05 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:30:05 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:30:07 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:30:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_30_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_4_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:07 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:30:07 INFO  : 'con' command is executed.
14:30:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:30:07 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:30:47 INFO  : Disconnected from the channel tcfchan#8.
14:31:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:31:05 INFO  : 'jtag frequency' command is executed.
14:31:05 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:31:05 INFO  : Context for 'APU' is selected.
14:31:06 INFO  : System reset is completed.
14:31:09 INFO  : 'after 3000' command is executed.
14:31:09 INFO  : Context for 'RPU' is selected.
14:31:09 INFO  : Split mode is enabled for R5#1
14:31:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:31:10 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:31:10 INFO  : Context for 'APU' is selected.
14:31:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:31:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:16 INFO  : Context for 'APU' is selected.
14:31:16 INFO  : Boot mode is read from the target.
14:31:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:31:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:31:17 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:31:17 INFO  : 'set bp_31_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:31:18 INFO  : 'con -block -timeout 60' command is executed.
14:31:18 INFO  : 'bpremove $bp_31_17_fsbl_bp' command is executed.
14:31:18 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:31:18 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:31:20 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:31:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_31_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_17_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:20 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:31:20 INFO  : 'con' command is executed.
14:31:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:31:20 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:49:55 INFO  : Disconnected from the channel tcfchan#9.
17:02:19 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
17:02:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
17:02:23 INFO  : XSCT server has started successfully.
17:02:23 INFO  : Successfully done setting XSCT server connection channel  
17:02:23 INFO  : plnx-install-location is set to ''
17:02:23 INFO  : Successfully done setting workspace for the tool. 
17:02:24 INFO  : Registering command handlers for Vitis TCF services
17:02:24 INFO  : Platform repository initialization has completed.
17:02:25 INFO  : Successfully done query RDI_DATADIR 
17:02:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:02:49 INFO  : 'jtag frequency' command is executed.
17:02:49 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:02:49 INFO  : Context for 'APU' is selected.
17:02:50 INFO  : System reset is completed.
17:02:53 INFO  : 'after 3000' command is executed.
17:02:53 INFO  : Context for 'RPU' is selected.
17:02:53 INFO  : Split mode is enabled for R5#1
17:02:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:02:56 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
17:02:56 INFO  : Context for 'APU' is selected.
17:02:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
17:02:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:57 INFO  : Context for 'APU' is selected.
17:02:57 INFO  : Boot mode is read from the target.
17:02:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:02:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:02:58 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:02:59 INFO  : 'set bp_2_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:02:59 INFO  : 'con -block -timeout 60' command is executed.
17:02:59 INFO  : 'bpremove $bp_2_58_fsbl_bp' command is executed.
17:02:59 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:02:59 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
17:03:01 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
17:03:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_2_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_58_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:02 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:03:02 INFO  : 'con' command is executed.
17:03:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

17:03:02 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
06:23:49 INFO  : Disconnected from the channel tcfchan#1.
07:38:46 INFO  : Result from executing command 'getProjects': platform_freertos
07:38:46 INFO  : Result from executing command 'getPlatforms': platform_freertos|C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/platform_freertos.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
07:38:47 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
12:10:24 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
12:10:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
12:10:26 INFO  : XSCT server has started successfully.
12:10:26 INFO  : plnx-install-location is set to ''
12:10:26 INFO  : Successfully done setting XSCT server connection channel  
12:10:27 INFO  : Registering command handlers for Vitis TCF services
12:10:27 INFO  : Successfully done setting workspace for the tool. 
12:10:27 INFO  : Successfully done query RDI_DATADIR 
12:10:27 INFO  : Platform repository initialization has completed.
22:46:12 INFO  : No changes in MSS file content so sources will not be generated.
08:42:06 ERROR : Emulation support is not available for Windows OS. 
10:42:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:44 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:42:44 INFO  : 'jtag frequency' command is executed.
10:42:44 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:42:44 INFO  : Context for 'APU' is selected.
10:42:44 INFO  : System reset is completed.
10:42:47 INFO  : 'after 3000' command is executed.
10:42:48 INFO  : Context for 'RPU' is selected.
10:42:48 INFO  : Split mode is enabled for R5#1
10:42:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:42:50 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
10:42:50 INFO  : Context for 'APU' is selected.
10:42:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
10:42:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:50 INFO  : Context for 'APU' is selected.
10:42:50 INFO  : Boot mode is read from the target.
10:42:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:42:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:42:51 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:42:51 INFO  : 'set bp_42_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:42:53 INFO  : 'con -block -timeout 60' command is executed.
10:42:53 INFO  : 'bpremove $bp_42_51_fsbl_bp' command is executed.
10:42:53 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:42:53 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:42:55 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
10:42:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_42_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_51_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:55 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:42:55 INFO  : 'con' command is executed.
10:42:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

10:42:55 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
11:00:59 INFO  : Disconnected from the channel tcfchan#1.
11:02:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:02:03 INFO  : 'jtag frequency' command is executed.
11:02:03 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:02:03 INFO  : Context for 'APU' is selected.
11:02:03 INFO  : System reset is completed.
11:02:06 INFO  : 'after 3000' command is executed.
11:02:07 INFO  : Context for 'RPU' is selected.
11:02:07 INFO  : Split mode is enabled for R5#1
11:02:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:02:08 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:02:08 INFO  : Context for 'APU' is selected.
11:02:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:02:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:08 INFO  : Context for 'APU' is selected.
11:02:08 INFO  : Boot mode is read from the target.
11:02:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:02:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:02:09 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:02:09 INFO  : 'set bp_2_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:02:10 INFO  : 'con -block -timeout 60' command is executed.
11:02:10 INFO  : 'bpremove $bp_2_9_fsbl_bp' command is executed.
11:02:10 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:02:10 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:02:12 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:02:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_2_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_9_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:12 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:02:12 INFO  : 'con' command is executed.
11:02:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:02:12 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
13:18:43 INFO  : Disconnected from the channel tcfchan#2.
13:19:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:19:01 INFO  : 'jtag frequency' command is executed.
13:19:01 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:19:01 INFO  : Context for 'APU' is selected.
13:19:01 INFO  : System reset is completed.
13:19:04 INFO  : 'after 3000' command is executed.
13:19:04 INFO  : Context for 'RPU' is selected.
13:19:04 INFO  : Split mode is enabled for R5#1
13:19:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:19:06 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:19:06 INFO  : Context for 'APU' is selected.
13:19:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:06 INFO  : Context for 'APU' is selected.
13:19:06 INFO  : Boot mode is read from the target.
13:19:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:19:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:19:07 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:19:07 INFO  : 'set bp_19_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:19:08 INFO  : 'con -block -timeout 60' command is executed.
13:19:08 INFO  : 'bpremove $bp_19_7_fsbl_bp' command is executed.
13:19:08 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:19:08 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:19:10 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:19:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_19_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_7_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:10 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:19:10 INFO  : 'con' command is executed.
13:19:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:19:10 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:05:57 INFO  : Disconnected from the channel tcfchan#3.
01:17:45 INFO  : Result from executing command 'getProjects': platform_freertos
01:17:45 INFO  : Result from executing command 'getPlatforms': platform_freertos|C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/platform_freertos.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
01:17:46 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
07:27:35 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
07:28:11 INFO  : Build configuration of 'system_bex' is updated to 'Release'
07:28:11 INFO  : Build configuration of system project is automatically updated to 'Release'.
07:28:12 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
10:14:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:14:29 INFO  : 'jtag frequency' command is executed.
10:14:29 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:14:29 INFO  : Context for 'APU' is selected.
10:14:29 INFO  : System reset is completed.
10:14:32 INFO  : 'after 3000' command is executed.
10:14:32 INFO  : Context for 'RPU' is selected.
10:14:32 INFO  : Split mode is enabled for R5#1
10:14:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:14:34 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
10:14:34 INFO  : Context for 'APU' is selected.
10:14:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
10:14:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:14:34 INFO  : Context for 'APU' is selected.
10:14:34 INFO  : Boot mode is read from the target.
10:14:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:14:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:14:35 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:14:35 INFO  : 'set bp_14_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:14:36 INFO  : 'con -block -timeout 60' command is executed.
10:14:36 INFO  : 'bpremove $bp_14_35_fsbl_bp' command is executed.
10:14:36 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:14:36 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:14:38 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
10:14:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:14:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_14_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_35_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

10:14:38 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:14:38 INFO  : 'con' command is executed.
10:14:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

10:14:38 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
13:51:16 INFO  : Disconnected from the channel tcfchan#5.
13:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:51:18 INFO  : 'jtag frequency' command is executed.
13:51:18 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:51:18 INFO  : Context for 'APU' is selected.
13:51:18 INFO  : System reset is completed.
13:51:21 INFO  : 'after 3000' command is executed.
13:51:21 INFO  : Context for 'RPU' is selected.
13:51:21 INFO  : Split mode is enabled for R5#1
13:51:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:51:23 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:51:24 INFO  : Context for 'APU' is selected.
13:51:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:51:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:24 INFO  : Context for 'APU' is selected.
13:51:24 INFO  : Boot mode is read from the target.
13:51:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:51:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:51:24 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:51:24 INFO  : 'set bp_51_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:51:25 INFO  : 'con -block -timeout 60' command is executed.
13:51:25 INFO  : 'bpremove $bp_51_24_fsbl_bp' command is executed.
13:51:25 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:51:25 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:51:28 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:51:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_51_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_24_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:28 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:51:28 INFO  : 'con' command is executed.
13:51:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:51:28 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:03:15 INFO  : Disconnected from the channel tcfchan#6.
14:03:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:03:59 INFO  : 'jtag frequency' command is executed.
14:03:59 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:03:59 INFO  : Context for 'APU' is selected.
14:03:59 INFO  : System reset is completed.
14:04:02 INFO  : 'after 3000' command is executed.
14:04:02 INFO  : Context for 'RPU' is selected.
14:04:02 INFO  : Split mode is enabled for R5#1
14:04:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:04:04 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:04:04 INFO  : Context for 'APU' is selected.
14:04:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:04 INFO  : Context for 'APU' is selected.
14:04:04 INFO  : Boot mode is read from the target.
14:04:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:04:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:04:04 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:04:04 INFO  : 'set bp_4_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:04:06 INFO  : 'con -block -timeout 60' command is executed.
14:04:06 INFO  : 'bpremove $bp_4_4_fsbl_bp' command is executed.
14:04:06 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:04:06 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:04:08 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:04:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_4_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_4_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:08 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:04:08 INFO  : 'con' command is executed.
14:04:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:04:08 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:07:50 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:08:11 INFO  : Disconnected from the channel tcfchan#7.
14:08:34 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:09:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:09:01 INFO  : 'jtag frequency' command is executed.
14:09:01 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:09:01 INFO  : Context for 'APU' is selected.
14:09:01 INFO  : System reset is completed.
14:09:04 INFO  : 'after 3000' command is executed.
14:09:04 INFO  : Context for 'RPU' is selected.
14:09:04 INFO  : Split mode is enabled for R5#1
14:09:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:09:06 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:09:06 INFO  : Context for 'APU' is selected.
14:09:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:09:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:06 INFO  : Context for 'APU' is selected.
14:09:06 INFO  : Boot mode is read from the target.
14:09:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:09:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:09:06 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:09:06 INFO  : 'set bp_9_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:09:08 INFO  : 'con -block -timeout 60' command is executed.
14:09:08 INFO  : 'bpremove $bp_9_6_fsbl_bp' command is executed.
14:09:08 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:09:08 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:09:10 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:09:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_9_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_6_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:10 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:09:10 INFO  : 'con' command is executed.
14:09:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:09:10 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:14:05 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:14:18 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:14:51 INFO  : Disconnected from the channel tcfchan#9.
14:14:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:14:53 INFO  : 'jtag frequency' command is executed.
14:14:53 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:14:53 INFO  : Context for 'APU' is selected.
14:14:53 INFO  : System reset is completed.
14:14:56 INFO  : 'after 3000' command is executed.
14:14:56 INFO  : Context for 'RPU' is selected.
14:14:56 INFO  : Split mode is enabled for R5#1
14:14:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:14:57 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:14:57 INFO  : Context for 'APU' is selected.
14:14:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:14:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:58 INFO  : Context for 'APU' is selected.
14:14:58 INFO  : Boot mode is read from the target.
14:14:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:14:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:14:58 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:14:58 INFO  : 'set bp_14_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:14:59 INFO  : 'con -block -timeout 60' command is executed.
14:14:59 INFO  : 'bpremove $bp_14_58_fsbl_bp' command is executed.
14:14:59 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:14:59 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:15:01 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:15:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_14_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_58_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:02 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:15:02 INFO  : 'con' command is executed.
14:15:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:15:02 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:19:56 INFO  : Disconnected from the channel tcfchan#11.
14:20:06 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:20:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:20:33 INFO  : 'jtag frequency' command is executed.
14:20:33 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:20:33 INFO  : Context for 'APU' is selected.
14:20:34 INFO  : System reset is completed.
14:20:37 INFO  : 'after 3000' command is executed.
14:20:37 INFO  : Context for 'RPU' is selected.
14:20:37 INFO  : Split mode is enabled for R5#1
14:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:20:38 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:20:38 INFO  : Context for 'APU' is selected.
14:20:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:20:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:38 INFO  : Context for 'APU' is selected.
14:20:38 INFO  : Boot mode is read from the target.
14:20:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:20:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:20:39 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:20:39 INFO  : 'set bp_20_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:20:40 INFO  : 'con -block -timeout 60' command is executed.
14:20:40 INFO  : 'bpremove $bp_20_39_fsbl_bp' command is executed.
14:20:40 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:20:40 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:20:42 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_20_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_39_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:42 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:20:42 INFO  : 'con' command is executed.
14:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:20:42 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:27:14 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:31:00 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:31:35 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:31:50 INFO  : Result from executing command 'removePlatformRepo': 
14:33:09 INFO  : Result from executing command 'getProjects': platform_freertos
14:33:09 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:33:10 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:33:51 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:34:10 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:34:33 INFO  : Build configuration of 'app_bex' is updated to 'Debug'
14:34:33 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:35:15 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:35:30 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:37:10 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:38:01 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:41:13 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:42:57 INFO  : Result from executing command 'removePlatformRepo': 
14:43:11 INFO  : Disconnected from the channel tcfchan#13.
14:44:18 INFO  : Result from executing command 'getProjects': platform_freertos
14:44:18 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:44:19 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:45:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:45:01 INFO  : 'jtag frequency' command is executed.
14:45:01 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:45:01 INFO  : Context for 'APU' is selected.
14:45:01 INFO  : System reset is completed.
14:45:04 INFO  : 'after 3000' command is executed.
14:45:04 INFO  : Context for 'RPU' is selected.
14:45:04 INFO  : Split mode is enabled for R5#1
14:45:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:45:06 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:45:06 INFO  : Context for 'APU' is selected.
14:45:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:45:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:06 INFO  : Context for 'APU' is selected.
14:45:06 INFO  : Boot mode is read from the target.
14:45:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:45:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:45:07 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:45:07 INFO  : 'set bp_45_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:45:08 INFO  : 'con -block -timeout 60' command is executed.
14:45:08 INFO  : 'bpremove $bp_45_7_fsbl_bp' command is executed.
14:45:08 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:45:08 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:45:10 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:45:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_45_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_7_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:10 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:45:10 INFO  : 'con' command is executed.
14:45:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:45:10 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:48:33 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:49:52 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:50:56 INFO  : Disconnected from the channel tcfchan#20.
14:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:58 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:50:58 INFO  : 'jtag frequency' command is executed.
14:50:58 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:50:58 INFO  : Context for 'APU' is selected.
14:50:58 INFO  : System reset is completed.
14:51:01 INFO  : 'after 3000' command is executed.
14:51:01 INFO  : Context for 'RPU' is selected.
14:51:01 INFO  : Split mode is enabled for R5#1
14:51:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:51:02 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:51:03 INFO  : Context for 'APU' is selected.
14:51:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:03 INFO  : Context for 'APU' is selected.
14:51:03 INFO  : Boot mode is read from the target.
14:51:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:51:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:51:03 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:51:03 INFO  : 'set bp_51_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:51:04 INFO  : 'con -block -timeout 60' command is executed.
14:51:04 INFO  : 'bpremove $bp_51_3_fsbl_bp' command is executed.
14:51:04 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:51:04 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:51:06 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:51:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_51_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_3_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:07 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:51:07 INFO  : 'con' command is executed.
14:51:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:51:07 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:53:30 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:53:47 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:53:55 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:56:28 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:57:00 INFO  : Disconnected from the channel tcfchan#23.
14:57:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:02 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:57:02 INFO  : 'jtag frequency' command is executed.
14:57:02 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:57:02 INFO  : Context for 'APU' is selected.
14:57:03 INFO  : System reset is completed.
14:57:06 INFO  : 'after 3000' command is executed.
14:57:06 INFO  : Context for 'RPU' is selected.
14:57:06 INFO  : Split mode is enabled for R5#1
14:57:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:57:07 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:57:07 INFO  : Context for 'APU' is selected.
14:57:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:57:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:08 INFO  : Context for 'APU' is selected.
14:57:08 INFO  : Boot mode is read from the target.
14:57:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:57:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:57:08 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:57:08 INFO  : 'set bp_57_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:57:09 INFO  : 'con -block -timeout 60' command is executed.
14:57:09 INFO  : 'bpremove $bp_57_8_fsbl_bp' command is executed.
14:57:09 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:57:09 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:57:11 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:57:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_57_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_8_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:12 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:57:12 INFO  : 'con' command is executed.
14:57:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:57:12 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:59:48 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:01:46 INFO  : Disconnected from the channel tcfchan#25.
15:01:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:01:55 INFO  : 'jtag frequency' command is executed.
15:01:55 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:01:55 INFO  : Context for 'APU' is selected.
15:01:56 INFO  : System reset is completed.
15:01:59 INFO  : 'after 3000' command is executed.
15:01:59 INFO  : Context for 'RPU' is selected.
15:01:59 INFO  : Split mode is enabled for R5#1
15:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:02:00 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:02:00 INFO  : Context for 'APU' is selected.
15:02:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:02:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:00 INFO  : Context for 'APU' is selected.
15:02:00 INFO  : Boot mode is read from the target.
15:02:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:02:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:02:01 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:02:01 INFO  : 'set bp_2_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:02:02 INFO  : 'con -block -timeout 60' command is executed.
15:02:02 INFO  : 'bpremove $bp_2_1_fsbl_bp' command is executed.
15:02:02 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:02:02 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:02:04 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:02:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_2_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_1_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:04 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:02:04 INFO  : 'con' command is executed.
15:02:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:02:04 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:03:44 INFO  : Disconnected from the channel tcfchan#27.
15:04:16 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:04:35 INFO  : Result from executing command 'removePlatformRepo': 
15:05:57 INFO  : Result from executing command 'getProjects': platform_freertos
15:05:57 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:05:58 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:06:38 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:07:03 INFO  : Result from executing command 'removePlatformRepo': 
15:08:28 INFO  : Result from executing command 'getProjects': platform_freertos
15:08:28 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:08:28 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:09:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:09:07 INFO  : 'jtag frequency' command is executed.
15:09:07 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:09:07 INFO  : Context for 'APU' is selected.
15:09:08 INFO  : System reset is completed.
15:09:11 INFO  : 'after 3000' command is executed.
15:09:11 INFO  : Context for 'RPU' is selected.
15:09:11 INFO  : Split mode is enabled for R5#1
15:09:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:09:12 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:09:12 INFO  : Context for 'APU' is selected.
15:09:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:09:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:12 INFO  : Context for 'APU' is selected.
15:09:12 INFO  : Boot mode is read from the target.
15:09:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:09:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:09:13 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:09:13 INFO  : 'set bp_9_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:09:14 INFO  : 'con -block -timeout 60' command is executed.
15:09:14 INFO  : 'bpremove $bp_9_13_fsbl_bp' command is executed.
15:09:14 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:09:14 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:09:16 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:09:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_9_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_13_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:16 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:09:16 INFO  : 'con' command is executed.
15:09:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:09:16 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:15:41 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:16:02 INFO  : Result from executing command 'removePlatformRepo': 
15:17:22 INFO  : Result from executing command 'getProjects': platform_freertos
15:17:22 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:17:23 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:17:55 INFO  : Disconnected from the channel tcfchan#34.
15:17:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:57 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:17:57 INFO  : 'jtag frequency' command is executed.
15:17:57 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:17:57 INFO  : Context for 'APU' is selected.
15:17:57 INFO  : System reset is completed.
15:18:00 INFO  : 'after 3000' command is executed.
15:18:00 INFO  : Context for 'RPU' is selected.
15:18:00 INFO  : Split mode is enabled for R5#1
15:18:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:18:02 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:18:02 INFO  : Context for 'APU' is selected.
15:18:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:18:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:02 INFO  : Context for 'APU' is selected.
15:18:02 INFO  : Boot mode is read from the target.
15:18:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:18:03 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:18:03 INFO  : 'set bp_18_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:18:04 INFO  : 'con -block -timeout 60' command is executed.
15:18:04 INFO  : 'bpremove $bp_18_3_fsbl_bp' command is executed.
15:18:04 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:18:04 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:18:06 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:18:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_18_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_3_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:06 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:18:06 INFO  : 'con' command is executed.
15:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:18:06 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:24:35 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:25:15 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:25:42 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:26:10 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:26:45 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:27:44 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:28:27 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:31:41 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:32:30 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:33:05 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:33:24 INFO  : Disconnected from the channel tcfchan#38.
15:33:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:38 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:33:38 INFO  : 'jtag frequency' command is executed.
15:33:38 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:33:38 INFO  : Context for 'APU' is selected.
15:33:38 INFO  : System reset is completed.
15:33:41 INFO  : 'after 3000' command is executed.
15:33:41 INFO  : Context for 'RPU' is selected.
15:33:41 INFO  : Split mode is enabled for R5#1
15:33:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:33:43 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:33:43 INFO  : Context for 'APU' is selected.
15:33:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:33:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:43 INFO  : Context for 'APU' is selected.
15:33:43 INFO  : Boot mode is read from the target.
15:33:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:43 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:43 INFO  : 'set bp_33_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:33:44 INFO  : 'con -block -timeout 60' command is executed.
15:33:45 INFO  : 'bpremove $bp_33_43_fsbl_bp' command is executed.
15:33:45 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:33:45 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:33:47 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:33:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_33_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_43_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:47 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:33:47 INFO  : 'con' command is executed.
15:33:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:33:47 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:41:36 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:41:51 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:42:14 INFO  : Disconnected from the channel tcfchan#40.
15:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:42:16 INFO  : 'jtag frequency' command is executed.
15:42:16 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:42:16 INFO  : Context for 'APU' is selected.
15:42:16 INFO  : System reset is completed.
15:42:19 INFO  : 'after 3000' command is executed.
15:42:19 INFO  : Context for 'RPU' is selected.
15:42:19 INFO  : Split mode is enabled for R5#1
15:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:42:21 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:42:21 INFO  : Context for 'APU' is selected.
15:42:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:42:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:21 INFO  : Context for 'APU' is selected.
15:42:21 INFO  : Boot mode is read from the target.
15:42:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:42:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:42:21 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:42:21 INFO  : 'set bp_42_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:42:22 INFO  : 'con -block -timeout 60' command is executed.
15:42:22 INFO  : 'bpremove $bp_42_21_fsbl_bp' command is executed.
15:42:23 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:42:23 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:42:25 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:42:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_42_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_21_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:25 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:42:25 INFO  : 'con' command is executed.
15:42:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:42:25 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:43:54 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:44:37 INFO  : Disconnected from the channel tcfchan#42.
15:44:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:40 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:44:40 INFO  : 'jtag frequency' command is executed.
15:44:40 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:44:40 INFO  : Context for 'APU' is selected.
15:44:40 INFO  : System reset is completed.
15:44:43 INFO  : 'after 3000' command is executed.
15:44:43 INFO  : Context for 'RPU' is selected.
15:44:43 INFO  : Split mode is enabled for R5#1
15:44:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:44:44 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:44:45 INFO  : Context for 'APU' is selected.
15:44:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:44:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:45 INFO  : Context for 'APU' is selected.
15:44:45 INFO  : Boot mode is read from the target.
15:44:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:44:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:44:45 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:44:45 INFO  : 'set bp_44_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:44:46 INFO  : 'con -block -timeout 60' command is executed.
15:44:46 INFO  : 'bpremove $bp_44_45_fsbl_bp' command is executed.
15:44:46 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:44:46 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:44:48 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:44:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_44_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_45_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:44:49 INFO  : 'con' command is executed.
15:44:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:44:49 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:44:56 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:45:14 INFO  : Disconnected from the channel tcfchan#44.
15:45:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:45:16 INFO  : 'jtag frequency' command is executed.
15:45:16 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:45:16 INFO  : Context for 'APU' is selected.
15:45:16 INFO  : System reset is completed.
15:45:19 INFO  : 'after 3000' command is executed.
15:45:19 INFO  : Context for 'RPU' is selected.
15:45:19 INFO  : Split mode is enabled for R5#1
15:45:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:45:21 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:45:21 INFO  : Context for 'APU' is selected.
15:45:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:45:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:21 INFO  : Context for 'APU' is selected.
15:45:21 INFO  : Boot mode is read from the target.
15:45:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:45:22 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:45:22 INFO  : 'set bp_45_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:45:23 INFO  : 'con -block -timeout 60' command is executed.
15:45:23 INFO  : 'bpremove $bp_45_22_fsbl_bp' command is executed.
15:45:23 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:45:23 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:45:25 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:45:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_45_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_22_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:25 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:45:25 INFO  : 'con' command is executed.
15:45:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:45:25 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:10:25 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
16:11:39 INFO  : Disconnected from the channel tcfchan#46.
16:11:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:11:41 INFO  : 'jtag frequency' command is executed.
16:11:41 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:11:41 INFO  : Context for 'APU' is selected.
16:11:41 INFO  : System reset is completed.
16:11:44 INFO  : 'after 3000' command is executed.
16:11:44 INFO  : Context for 'RPU' is selected.
16:11:44 INFO  : Split mode is enabled for R5#1
16:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:11:46 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:11:46 INFO  : Context for 'APU' is selected.
16:11:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:11:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:46 INFO  : Context for 'APU' is selected.
16:11:46 INFO  : Boot mode is read from the target.
16:11:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:11:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:11:46 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:11:46 INFO  : 'set bp_11_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:11:47 INFO  : 'con -block -timeout 60' command is executed.
16:11:47 INFO  : 'bpremove $bp_11_46_fsbl_bp' command is executed.
16:11:47 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:11:47 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:11:50 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:11:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_11_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_46_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:50 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:11:50 INFO  : 'con' command is executed.
16:11:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:11:50 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:14:21 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
16:14:47 INFO  : Disconnected from the channel tcfchan#48.
16:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:14:49 INFO  : 'jtag frequency' command is executed.
16:14:49 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:14:49 INFO  : Context for 'APU' is selected.
16:14:49 INFO  : System reset is completed.
16:14:52 INFO  : 'after 3000' command is executed.
16:14:52 INFO  : Context for 'RPU' is selected.
16:14:52 INFO  : Split mode is enabled for R5#1
16:14:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:14:54 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:14:54 INFO  : Context for 'APU' is selected.
16:14:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:14:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:54 INFO  : Context for 'APU' is selected.
16:14:54 INFO  : Boot mode is read from the target.
16:14:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:14:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:14:55 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:14:55 INFO  : 'set bp_14_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:14:56 INFO  : 'con -block -timeout 60' command is executed.
16:14:56 INFO  : 'bpremove $bp_14_55_fsbl_bp' command is executed.
16:14:56 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:14:56 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:14:58 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:14:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_14_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_55_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:58 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:14:58 INFO  : 'con' command is executed.
16:14:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:14:58 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:16:23 INFO  : Disconnected from the channel tcfchan#50.
16:16:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:39 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:16:39 INFO  : 'jtag frequency' command is executed.
16:16:39 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:16:39 INFO  : Context for 'APU' is selected.
16:16:39 INFO  : System reset is completed.
16:16:42 INFO  : 'after 3000' command is executed.
16:16:42 INFO  : Context for 'RPU' is selected.
16:16:42 INFO  : Split mode is enabled for R5#1
16:16:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:16:44 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:16:44 INFO  : Context for 'APU' is selected.
16:16:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:16:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:44 INFO  : Context for 'APU' is selected.
16:16:44 INFO  : Boot mode is read from the target.
16:16:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:16:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:16:45 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:16:45 INFO  : 'set bp_16_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:16:45 INFO  : 'con -block -timeout 60' command is executed.
16:16:45 INFO  : 'bpremove $bp_16_45_fsbl_bp' command is executed.
16:16:45 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:16:45 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:16:47 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:16:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_16_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_45_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:47 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:16:47 INFO  : 'con' command is executed.
16:16:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:16:47 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:19:02 INFO  : Disconnected from the channel tcfchan#51.
16:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:19:18 INFO  : 'jtag frequency' command is executed.
16:19:18 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:19:19 INFO  : Context for 'APU' is selected.
16:19:19 INFO  : System reset is completed.
16:19:22 INFO  : 'after 3000' command is executed.
16:19:22 INFO  : Context for 'RPU' is selected.
16:19:22 INFO  : Split mode is enabled for R5#1
16:19:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:19:24 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:19:24 INFO  : Context for 'APU' is selected.
16:19:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:19:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:24 INFO  : Context for 'APU' is selected.
16:19:24 INFO  : Boot mode is read from the target.
16:19:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:24 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:24 INFO  : 'set bp_19_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:19:25 INFO  : 'con -block -timeout 60' command is executed.
16:19:25 INFO  : 'bpremove $bp_19_24_fsbl_bp' command is executed.
16:19:25 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:19:25 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:19:28 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:19:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_19_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_24_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:28 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:19:28 INFO  : 'con' command is executed.
16:19:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:19:28 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:21:50 INFO  : Disconnected from the channel tcfchan#52.
16:22:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:06 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:22:06 INFO  : 'jtag frequency' command is executed.
16:22:06 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:22:06 INFO  : Context for 'APU' is selected.
16:22:07 INFO  : System reset is completed.
16:22:10 INFO  : 'after 3000' command is executed.
16:22:10 INFO  : Context for 'RPU' is selected.
16:22:10 INFO  : Split mode is enabled for R5#1
16:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:22:11 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:22:12 INFO  : Context for 'APU' is selected.
16:22:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:22:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:12 INFO  : Context for 'APU' is selected.
16:22:12 INFO  : Boot mode is read from the target.
16:22:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:22:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:22:12 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:22:12 INFO  : 'set bp_22_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:22:13 INFO  : 'con -block -timeout 60' command is executed.
16:22:13 INFO  : 'bpremove $bp_22_12_fsbl_bp' command is executed.
16:22:13 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:22:13 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:22:16 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:22:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_22_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_12_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:16 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:22:16 INFO  : 'con' command is executed.
16:22:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:22:16 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:25:27 INFO  : Disconnected from the channel tcfchan#53.
16:25:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:25:46 INFO  : 'jtag frequency' command is executed.
16:25:46 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:25:46 INFO  : Context for 'APU' is selected.
16:25:46 INFO  : System reset is completed.
16:25:49 INFO  : 'after 3000' command is executed.
16:25:49 INFO  : Context for 'RPU' is selected.
16:25:49 INFO  : Split mode is enabled for R5#1
16:25:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:25:51 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:25:51 INFO  : Context for 'APU' is selected.
16:25:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:25:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:51 INFO  : Context for 'APU' is selected.
16:25:51 INFO  : Boot mode is read from the target.
16:25:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:25:51 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:25:51 INFO  : 'set bp_25_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:25:52 INFO  : 'con -block -timeout 60' command is executed.
16:25:52 INFO  : 'bpremove $bp_25_51_fsbl_bp' command is executed.
16:25:52 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:25:53 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:25:55 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:25:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_25_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_51_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:55 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:25:55 INFO  : 'con' command is executed.
16:25:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:25:55 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:26:56 INFO  : Disconnected from the channel tcfchan#54.
16:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:26:59 INFO  : 'jtag frequency' command is executed.
16:26:59 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:26:59 INFO  : Context for 'APU' is selected.
16:26:59 INFO  : System reset is completed.
16:27:02 INFO  : 'after 3000' command is executed.
16:27:02 INFO  : Context for 'RPU' is selected.
16:27:02 INFO  : Split mode is enabled for R5#1
16:27:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:27:04 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:27:04 INFO  : Context for 'APU' is selected.
16:27:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:27:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:04 INFO  : Context for 'APU' is selected.
16:27:04 INFO  : Boot mode is read from the target.
16:27:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:27:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:27:04 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:27:05 INFO  : 'set bp_27_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:27:06 INFO  : 'con -block -timeout 60' command is executed.
16:27:06 INFO  : 'bpremove $bp_27_4_fsbl_bp' command is executed.
16:27:06 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:27:06 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:27:08 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:27:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_27_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_4_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:08 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:27:08 INFO  : 'con' command is executed.
16:27:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:27:08 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:27:44 INFO  : Disconnected from the channel tcfchan#55.
16:28:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:28:05 INFO  : 'jtag frequency' command is executed.
16:28:05 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:28:05 INFO  : Context for 'APU' is selected.
16:28:05 INFO  : System reset is completed.
16:28:08 INFO  : 'after 3000' command is executed.
16:28:09 INFO  : Context for 'RPU' is selected.
16:28:09 INFO  : Split mode is enabled for R5#1
16:28:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:28:10 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:28:10 INFO  : Context for 'APU' is selected.
16:28:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:28:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:10 INFO  : Context for 'APU' is selected.
16:28:10 INFO  : Boot mode is read from the target.
16:28:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:11 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:11 INFO  : 'set bp_28_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:28:12 INFO  : 'con -block -timeout 60' command is executed.
16:28:12 INFO  : 'bpremove $bp_28_11_fsbl_bp' command is executed.
16:28:12 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:28:12 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:28:14 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:28:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_28_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_11_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:15 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:28:15 INFO  : 'con' command is executed.
16:28:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:28:15 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:31:00 INFO  : Disconnected from the channel tcfchan#56.
16:31:12 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
16:32:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:32:01 INFO  : 'jtag frequency' command is executed.
16:32:01 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:32:01 INFO  : Context for 'APU' is selected.
16:32:02 INFO  : System reset is completed.
16:32:05 INFO  : 'after 3000' command is executed.
16:32:05 INFO  : Context for 'RPU' is selected.
16:32:05 INFO  : Split mode is enabled for R5#1
16:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:32:06 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:32:06 INFO  : Context for 'APU' is selected.
16:32:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:32:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:06 INFO  : Context for 'APU' is selected.
16:32:06 INFO  : Boot mode is read from the target.
16:32:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:07 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:07 INFO  : 'set bp_32_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:32:08 INFO  : 'con -block -timeout 60' command is executed.
16:32:08 INFO  : 'bpremove $bp_32_7_fsbl_bp' command is executed.
16:32:08 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:32:08 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:32:10 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:32:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_32_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_7_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:11 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:32:11 INFO  : 'con' command is executed.
16:32:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:32:11 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:37:58 INFO  : Disconnected from the channel tcfchan#58.
16:38:03 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
16:38:39 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
16:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:08 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:39:08 INFO  : 'jtag frequency' command is executed.
16:39:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:39:08 INFO  : Context for 'APU' is selected.
16:39:08 INFO  : System reset is completed.
16:39:11 INFO  : 'after 3000' command is executed.
16:39:11 INFO  : Context for 'RPU' is selected.
16:39:11 INFO  : Split mode is enabled for R5#1
16:39:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:39:13 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:39:13 INFO  : Context for 'APU' is selected.
16:39:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:39:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:13 INFO  : Context for 'APU' is selected.
16:39:13 INFO  : Boot mode is read from the target.
16:39:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:39:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:39:13 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:39:14 INFO  : 'set bp_39_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:39:15 INFO  : 'con -block -timeout 60' command is executed.
16:39:15 INFO  : 'bpremove $bp_39_13_fsbl_bp' command is executed.
16:39:15 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:39:15 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:39:17 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_39_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_13_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:17 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:39:17 INFO  : 'con' command is executed.
16:39:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:39:17 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:42:04 INFO  : Disconnected from the channel tcfchan#60.
16:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:06 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:42:06 INFO  : 'jtag frequency' command is executed.
16:42:06 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:42:06 INFO  : Context for 'APU' is selected.
16:42:06 INFO  : System reset is completed.
16:42:09 INFO  : 'after 3000' command is executed.
16:42:09 INFO  : Context for 'RPU' is selected.
16:42:09 INFO  : Split mode is enabled for R5#1
16:42:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:42:11 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:42:11 INFO  : Context for 'APU' is selected.
16:42:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:42:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:11 INFO  : Context for 'APU' is selected.
16:42:11 INFO  : Boot mode is read from the target.
16:42:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:42:12 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:42:12 INFO  : 'set bp_42_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:42:13 INFO  : 'con -block -timeout 60' command is executed.
16:42:13 INFO  : 'bpremove $bp_42_12_fsbl_bp' command is executed.
16:42:13 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:42:13 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:42:15 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:42:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_42_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_12_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:15 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:42:15 INFO  : 'con' command is executed.
16:42:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:42:15 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:48:33 INFO  : Disconnected from the channel tcfchan#61.
16:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:49:10 INFO  : 'jtag frequency' command is executed.
16:49:10 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:49:10 INFO  : Context for 'APU' is selected.
16:49:10 INFO  : System reset is completed.
16:49:13 INFO  : 'after 3000' command is executed.
16:49:13 INFO  : Context for 'RPU' is selected.
16:49:13 INFO  : Split mode is enabled for R5#1
16:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:49:15 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:49:15 INFO  : Context for 'APU' is selected.
16:49:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:49:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:15 INFO  : Context for 'APU' is selected.
16:49:15 INFO  : Boot mode is read from the target.
16:49:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:49:15 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:49:16 INFO  : 'set bp_49_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:49:17 INFO  : 'con -block -timeout 60' command is executed.
16:49:17 INFO  : 'bpremove $bp_49_15_fsbl_bp' command is executed.
16:49:17 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:49:17 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:49:19 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:49:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_49_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_15_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:19 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:49:19 INFO  : 'con' command is executed.
16:49:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:49:19 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:56:12 INFO  : Disconnected from the channel tcfchan#62.
16:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:40 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:56:40 INFO  : 'jtag frequency' command is executed.
16:56:40 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:56:40 INFO  : Context for 'APU' is selected.
16:56:40 INFO  : System reset is completed.
16:56:43 INFO  : 'after 3000' command is executed.
16:56:43 INFO  : Context for 'RPU' is selected.
16:56:43 INFO  : Split mode is enabled for R5#1
16:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:56:45 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:56:45 INFO  : Context for 'APU' is selected.
16:56:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:45 INFO  : Context for 'APU' is selected.
16:56:45 INFO  : Boot mode is read from the target.
16:56:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:56:46 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:56:46 INFO  : 'set bp_56_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:56:47 INFO  : 'con -block -timeout 60' command is executed.
16:56:47 INFO  : 'bpremove $bp_56_46_fsbl_bp' command is executed.
16:56:47 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:56:47 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:56:49 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:56:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_56_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_46_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:56:49 INFO  : 'con' command is executed.
16:56:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:56:49 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
08:22:53 INFO  : Disconnected from the channel tcfchan#63.
09:33:14 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
09:33:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
09:33:17 INFO  : XSCT server has started successfully.
09:33:17 INFO  : Successfully done setting XSCT server connection channel  
09:33:17 INFO  : plnx-install-location is set to ''
09:33:17 INFO  : Successfully done setting workspace for the tool. 
09:33:18 INFO  : Registering command handlers for Vitis TCF services
09:33:19 INFO  : Platform repository initialization has completed.
09:33:19 INFO  : Successfully done query RDI_DATADIR 
09:44:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:38 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:44:38 INFO  : 'jtag frequency' command is executed.
09:44:38 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:44:38 INFO  : Context for 'APU' is selected.
09:44:39 INFO  : System reset is completed.
09:44:42 INFO  : 'after 3000' command is executed.
09:44:42 INFO  : Context for 'RPU' is selected.
09:44:42 INFO  : Split mode is enabled for R5#1
09:44:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:44:44 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:44:45 INFO  : Context for 'APU' is selected.
09:44:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:44:45 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:45 INFO  : Context for 'APU' is selected.
09:44:45 INFO  : Boot mode is read from the target.
09:44:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:44:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:44:46 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:44:46 INFO  : 'set bp_44_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:44:46 INFO  : 'con -block -timeout 60' command is executed.
09:44:46 INFO  : 'bpremove $bp_44_46_fsbl_bp' command is executed.
09:44:47 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:44:47 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:44:49 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:44:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_44_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_46_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:44:49 INFO  : 'con' command is executed.
09:44:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:44:49 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
09:49:00 INFO  : Disconnected from the channel tcfchan#1.
09:49:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:49:33 INFO  : 'jtag frequency' command is executed.
09:49:33 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:49:33 INFO  : Context for 'APU' is selected.
09:49:33 INFO  : System reset is completed.
09:49:36 INFO  : 'after 3000' command is executed.
09:49:36 INFO  : Context for 'RPU' is selected.
09:49:36 INFO  : Split mode is enabled for R5#1
09:49:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:49:38 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:49:38 INFO  : Context for 'APU' is selected.
09:49:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:49:46 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:46 INFO  : Context for 'APU' is selected.
09:49:46 INFO  : Boot mode is read from the target.
09:49:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:49:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:49:47 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:49:47 INFO  : 'set bp_49_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:49:47 INFO  : 'con -block -timeout 60' command is executed.
09:49:47 INFO  : 'bpremove $bp_49_47_fsbl_bp' command is executed.
09:49:47 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:49:47 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:49:49 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:49:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_49_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_47_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:49:49 INFO  : 'con' command is executed.
09:49:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:49:49 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
09:52:04 INFO  : Disconnected from the channel tcfchan#2.
09:52:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:52:07 INFO  : 'jtag frequency' command is executed.
09:52:07 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:52:07 INFO  : Context for 'APU' is selected.
09:52:07 INFO  : System reset is completed.
09:52:10 INFO  : 'after 3000' command is executed.
09:52:10 INFO  : Context for 'RPU' is selected.
09:52:10 INFO  : Split mode is enabled for R5#1
09:52:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:52:12 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:52:12 INFO  : Context for 'APU' is selected.
09:52:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:52:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:52:19 INFO  : Context for 'APU' is selected.
09:52:19 INFO  : Boot mode is read from the target.
09:52:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:52:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:52:19 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:52:19 INFO  : 'set bp_52_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:52:20 INFO  : 'con -block -timeout 60' command is executed.
09:52:20 INFO  : 'bpremove $bp_52_19_fsbl_bp' command is executed.
09:52:20 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:52:20 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:52:22 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:52:22 INFO  : 'configparams force-mem-access 0' command is executed.
09:52:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_52_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_19_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:52:22 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:52:22 INFO  : 'con' command is executed.
09:52:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:52:22 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
09:54:11 INFO  : Disconnected from the channel tcfchan#3.
09:54:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:54:13 INFO  : 'jtag frequency' command is executed.
09:54:13 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:54:13 INFO  : Context for 'APU' is selected.
09:54:14 INFO  : System reset is completed.
09:54:17 INFO  : 'after 3000' command is executed.
09:54:17 INFO  : Context for 'RPU' is selected.
09:54:17 INFO  : Split mode is enabled for R5#1
09:54:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:54:18 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:54:18 INFO  : Context for 'APU' is selected.
09:54:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:54:27 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:27 INFO  : Context for 'APU' is selected.
09:54:27 INFO  : Boot mode is read from the target.
09:54:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:54:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:54:27 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:54:27 INFO  : 'set bp_54_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:54:28 INFO  : 'con -block -timeout 60' command is executed.
09:54:28 INFO  : 'bpremove $bp_54_27_fsbl_bp' command is executed.
09:54:28 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:54:29 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:54:31 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_54_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_27_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:54:31 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:54:31 INFO  : 'con' command is executed.
09:54:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:54:31 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
10:24:25 INFO  : Disconnected from the channel tcfchan#4.
10:25:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:25:13 INFO  : 'jtag frequency' command is executed.
10:25:13 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:25:13 INFO  : Context for 'APU' is selected.
10:25:13 INFO  : System reset is completed.
10:25:16 INFO  : 'after 3000' command is executed.
10:25:16 INFO  : Context for 'RPU' is selected.
10:25:16 INFO  : Split mode is enabled for R5#1
10:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:25:18 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
10:25:18 INFO  : Context for 'APU' is selected.
10:25:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
10:25:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:25:26 INFO  : Context for 'APU' is selected.
10:25:26 INFO  : Boot mode is read from the target.
10:25:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:25:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:25:26 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:25:26 INFO  : 'set bp_25_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:25:27 INFO  : 'con -block -timeout 60' command is executed.
10:25:27 INFO  : 'bpremove $bp_25_26_fsbl_bp' command is executed.
10:25:27 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:25:27 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:25:30 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
10:25:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:25:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_25_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_26_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

10:25:30 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:25:30 INFO  : 'con' command is executed.
10:25:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

10:25:30 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
10:29:26 INFO  : Disconnected from the channel tcfchan#5.
10:29:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:29:56 INFO  : 'jtag frequency' command is executed.
10:29:56 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:29:56 INFO  : Context for 'APU' is selected.
10:29:57 INFO  : System reset is completed.
10:30:00 INFO  : 'after 3000' command is executed.
10:30:00 INFO  : Context for 'RPU' is selected.
10:30:00 INFO  : Split mode is enabled for R5#1
10:30:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:30:01 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
10:30:01 INFO  : Context for 'APU' is selected.
10:30:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
10:30:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:09 INFO  : Context for 'APU' is selected.
10:30:09 INFO  : Boot mode is read from the target.
10:30:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:30:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:30:09 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:30:09 INFO  : 'set bp_30_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:30:10 INFO  : 'con -block -timeout 60' command is executed.
10:30:10 INFO  : 'bpremove $bp_30_9_fsbl_bp' command is executed.
10:30:10 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:30:10 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:30:13 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
10:30:13 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_30_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_9_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:13 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:30:13 INFO  : 'con' command is executed.
10:30:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

10:30:13 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
10:33:15 INFO  : Disconnected from the channel tcfchan#6.
10:33:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:33:25 INFO  : 'jtag frequency' command is executed.
10:33:25 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:33:25 INFO  : Context for 'APU' is selected.
10:33:26 INFO  : System reset is completed.
10:33:29 INFO  : 'after 3000' command is executed.
10:33:29 INFO  : Context for 'RPU' is selected.
10:33:29 INFO  : Split mode is enabled for R5#1
10:33:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:33:30 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
10:33:30 INFO  : Context for 'APU' is selected.
10:33:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
10:33:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:37 INFO  : Context for 'APU' is selected.
10:33:37 INFO  : Boot mode is read from the target.
10:33:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:33:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:33:38 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:33:38 INFO  : 'set bp_33_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:33:39 INFO  : 'con -block -timeout 60' command is executed.
10:33:39 INFO  : 'bpremove $bp_33_38_fsbl_bp' command is executed.
10:33:39 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:33:39 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:33:41 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
10:33:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_33_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_38_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:42 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:33:42 INFO  : 'con' command is executed.
10:33:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

10:33:42 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
10:35:20 INFO  : Disconnected from the channel tcfchan#7.
10:35:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:38 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:35:38 INFO  : 'jtag frequency' command is executed.
10:35:38 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:35:38 INFO  : Context for 'APU' is selected.
10:35:38 INFO  : System reset is completed.
10:35:41 INFO  : 'after 3000' command is executed.
10:35:41 INFO  : Context for 'RPU' is selected.
10:35:41 INFO  : Split mode is enabled for R5#1
10:35:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:35:43 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
10:35:43 INFO  : Context for 'APU' is selected.
10:35:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
10:35:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:52 INFO  : Context for 'APU' is selected.
10:35:52 INFO  : Boot mode is read from the target.
10:35:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:35:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:35:52 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:35:52 INFO  : 'set bp_35_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:35:53 INFO  : 'con -block -timeout 60' command is executed.
10:35:53 INFO  : 'bpremove $bp_35_52_fsbl_bp' command is executed.
10:35:53 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:35:53 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:35:56 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
10:35:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_35_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_52_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:56 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:35:56 INFO  : 'con' command is executed.
10:35:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

10:35:56 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
10:41:39 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
10:41:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

10:42:18 INFO  : Disconnected from the channel tcfchan#8.
10:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:20 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:42:20 INFO  : 'jtag frequency' command is executed.
10:42:20 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:42:20 INFO  : Context for 'APU' is selected.
10:42:21 INFO  : System reset is completed.
10:42:24 INFO  : 'after 3000' command is executed.
10:42:24 INFO  : Context for 'RPU' is selected.
10:42:24 INFO  : Split mode is enabled for R5#1
10:42:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:42:25 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
10:42:25 INFO  : Context for 'APU' is selected.
10:42:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
10:42:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:34 INFO  : Context for 'APU' is selected.
10:42:34 INFO  : Boot mode is read from the target.
10:42:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:42:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:42:34 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:42:34 INFO  : 'set bp_42_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:42:35 INFO  : 'con -block -timeout 60' command is executed.
10:42:35 INFO  : 'bpremove $bp_42_34_fsbl_bp' command is executed.
10:42:35 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:42:35 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:42:38 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
10:42:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_42_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_34_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:38 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:42:38 INFO  : 'con' command is executed.
10:42:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

10:42:38 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
11:07:55 INFO  : Disconnected from the channel tcfchan#10.
11:08:03 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
11:08:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

11:08:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:45 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:08:45 INFO  : 'jtag frequency' command is executed.
11:08:45 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:08:45 INFO  : Context for 'APU' is selected.
11:08:45 INFO  : System reset is completed.
11:08:48 INFO  : 'after 3000' command is executed.
11:08:48 INFO  : Context for 'RPU' is selected.
11:08:48 INFO  : Split mode is enabled for R5#1
11:08:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:08:50 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:08:50 INFO  : Context for 'APU' is selected.
11:08:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:08:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:51 INFO  : Context for 'APU' is selected.
11:08:51 INFO  : Boot mode is read from the target.
11:08:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:08:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:08:51 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:08:51 INFO  : 'set bp_8_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:08:52 INFO  : 'con -block -timeout 60' command is executed.
11:08:52 INFO  : 'bpremove $bp_8_51_fsbl_bp' command is executed.
11:08:52 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:08:52 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:08:55 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:08:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_8_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_51_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:55 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:08:55 INFO  : 'con' command is executed.
11:08:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:08:55 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
11:15:06 INFO  : Disconnected from the channel tcfchan#12.
11:15:13 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
11:15:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

11:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:16:12 INFO  : 'jtag frequency' command is executed.
11:16:12 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:16:12 INFO  : Context for 'APU' is selected.
11:16:12 INFO  : System reset is completed.
11:16:15 INFO  : 'after 3000' command is executed.
11:16:15 INFO  : Context for 'RPU' is selected.
11:16:15 INFO  : Split mode is enabled for R5#1
11:16:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:16:17 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:16:17 INFO  : Context for 'APU' is selected.
11:16:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:16:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:17 INFO  : Context for 'APU' is selected.
11:16:18 INFO  : Boot mode is read from the target.
11:16:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:16:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:16:18 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:16:18 INFO  : 'set bp_16_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:16:19 INFO  : 'con -block -timeout 60' command is executed.
11:16:19 INFO  : 'bpremove $bp_16_18_fsbl_bp' command is executed.
11:16:19 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:16:19 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:16:22 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:16:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_16_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_18_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:22 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:16:22 INFO  : 'con' command is executed.
11:16:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:16:22 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
11:20:34 INFO  : Disconnected from the channel tcfchan#14.
11:20:42 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
11:20:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

11:23:28 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
11:23:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

11:24:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:24:01 INFO  : 'jtag frequency' command is executed.
11:24:01 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:24:01 INFO  : Context for 'APU' is selected.
11:24:01 INFO  : System reset is completed.
11:24:04 INFO  : 'after 3000' command is executed.
11:24:04 INFO  : Context for 'RPU' is selected.
11:24:04 INFO  : Split mode is enabled for R5#1
11:24:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:24:06 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:24:06 INFO  : Context for 'APU' is selected.
11:24:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:24:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:06 INFO  : Context for 'APU' is selected.
11:24:06 INFO  : Boot mode is read from the target.
11:24:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:24:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:24:07 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:24:07 INFO  : 'set bp_24_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:24:08 INFO  : 'con -block -timeout 60' command is executed.
11:24:08 INFO  : 'bpremove $bp_24_7_fsbl_bp' command is executed.
11:24:08 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:24:08 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:24:10 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:24:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_24_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_7_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:10 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:24:10 INFO  : 'con' command is executed.
11:24:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:24:10 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
11:34:23 INFO  : Disconnected from the channel tcfchan#17.
11:35:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:35:05 INFO  : 'jtag frequency' command is executed.
11:35:05 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:35:05 INFO  : Context for 'APU' is selected.
11:35:05 INFO  : System reset is completed.
11:35:08 INFO  : 'after 3000' command is executed.
11:35:08 INFO  : Context for 'RPU' is selected.
11:35:08 INFO  : Split mode is enabled for R5#1
11:35:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:35:10 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:35:10 INFO  : Context for 'APU' is selected.
11:35:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:35:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:18 INFO  : Context for 'APU' is selected.
11:35:18 INFO  : Boot mode is read from the target.
11:35:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:35:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:35:19 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:35:19 INFO  : 'set bp_35_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:35:20 INFO  : 'con -block -timeout 60' command is executed.
11:35:20 INFO  : 'bpremove $bp_35_19_fsbl_bp' command is executed.
11:35:20 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:35:20 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:35:22 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:35:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_35_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_19_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:22 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:35:22 INFO  : 'con' command is executed.
11:35:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:35:22 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
11:52:13 INFO  : Disconnected from the channel tcfchan#18.
11:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:52:51 INFO  : 'jtag frequency' command is executed.
11:52:51 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:52:51 INFO  : Context for 'APU' is selected.
11:52:52 INFO  : System reset is completed.
11:52:55 INFO  : 'after 3000' command is executed.
11:52:55 INFO  : Context for 'RPU' is selected.
11:52:55 INFO  : Split mode is enabled for R5#1
11:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:52:56 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:52:56 INFO  : Context for 'APU' is selected.
11:53:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:53:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:04 INFO  : Context for 'APU' is selected.
11:53:04 INFO  : Boot mode is read from the target.
11:53:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:53:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:53:05 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:53:05 INFO  : 'set bp_53_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:53:06 INFO  : 'con -block -timeout 60' command is executed.
11:53:06 INFO  : 'bpremove $bp_53_5_fsbl_bp' command is executed.
11:53:06 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:53:06 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:53:08 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:53:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_53_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_5_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:08 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:53:08 INFO  : 'con' command is executed.
11:53:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:53:08 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
12:02:01 INFO  : Disconnected from the channel tcfchan#19.
12:06:29 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
12:06:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

12:07:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:07:10 INFO  : 'jtag frequency' command is executed.
12:07:10 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:07:10 INFO  : Context for 'APU' is selected.
12:07:10 INFO  : System reset is completed.
12:07:13 INFO  : 'after 3000' command is executed.
12:07:13 INFO  : Context for 'RPU' is selected.
12:07:13 INFO  : Split mode is enabled for R5#1
12:07:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:07:15 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
12:07:15 INFO  : Context for 'APU' is selected.
12:07:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
12:07:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:15 INFO  : Context for 'APU' is selected.
12:07:15 INFO  : Boot mode is read from the target.
12:07:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:07:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:07:16 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:07:16 INFO  : 'set bp_7_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:07:16 INFO  : 'con -block -timeout 60' command is executed.
12:07:16 INFO  : 'bpremove $bp_7_16_fsbl_bp' command is executed.
12:07:16 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:07:16 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
12:07:18 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
12:07:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_7_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_16_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:19 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:07:19 INFO  : 'con' command is executed.
12:07:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

12:07:19 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
12:30:49 INFO  : Disconnected from the channel tcfchan#21.
12:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:30:51 INFO  : 'jtag frequency' command is executed.
12:30:51 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:30:51 INFO  : Context for 'APU' is selected.
12:30:52 INFO  : System reset is completed.
12:30:55 INFO  : 'after 3000' command is executed.
12:30:55 INFO  : Context for 'RPU' is selected.
12:30:55 INFO  : Split mode is enabled for R5#1
12:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:30:56 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
12:30:56 INFO  : Context for 'APU' is selected.
12:31:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
12:31:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:06 INFO  : Context for 'APU' is selected.
12:31:06 INFO  : Boot mode is read from the target.
12:31:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:31:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:31:07 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:31:07 INFO  : 'set bp_31_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:31:08 INFO  : 'con -block -timeout 60' command is executed.
12:31:08 INFO  : 'bpremove $bp_31_7_fsbl_bp' command is executed.
12:31:08 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:31:08 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
12:31:10 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
12:31:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_31_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_7_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:10 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:31:11 INFO  : 'con' command is executed.
12:31:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

12:31:11 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
12:47:47 INFO  : Disconnected from the channel tcfchan#22.
12:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:47:49 INFO  : 'jtag frequency' command is executed.
12:47:49 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:47:49 INFO  : Context for 'APU' is selected.
12:47:49 INFO  : System reset is completed.
12:47:52 INFO  : 'after 3000' command is executed.
12:47:53 INFO  : Context for 'RPU' is selected.
12:47:53 INFO  : Split mode is enabled for R5#1
12:47:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:47:55 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
12:47:55 INFO  : Context for 'APU' is selected.
12:48:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
12:48:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:04 INFO  : Context for 'APU' is selected.
12:48:04 INFO  : Boot mode is read from the target.
12:48:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:48:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:48:05 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:48:05 INFO  : 'set bp_48_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:48:06 INFO  : 'con -block -timeout 60' command is executed.
12:48:06 INFO  : 'bpremove $bp_48_5_fsbl_bp' command is executed.
12:48:06 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:48:06 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
12:48:08 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
12:48:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_48_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_5_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:08 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:48:08 INFO  : 'con' command is executed.
12:48:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

12:48:08 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
13:16:33 INFO  : Disconnected from the channel tcfchan#23.
13:16:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:16:35 INFO  : 'jtag frequency' command is executed.
13:16:35 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:16:38 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
13:16:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

13:16:38 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
13:16:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:50 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:16:50 INFO  : 'jtag frequency' command is executed.
13:16:50 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:16:53 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
13:16:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

13:16:53 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
13:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:17 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:17:17 INFO  : 'jtag frequency' command is executed.
13:17:17 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:17:20 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
13:17:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

13:17:20 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
14:31:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:00 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:31:00 INFO  : 'jtag frequency' command is executed.
14:31:00 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:31:03 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
14:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

14:31:03 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
14:32:31 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
14:32:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
14:32:34 INFO  : XSCT server has started successfully.
14:32:34 INFO  : plnx-install-location is set to ''
14:32:34 INFO  : Successfully done setting XSCT server connection channel  
14:32:34 INFO  : Successfully done setting workspace for the tool. 
14:32:36 INFO  : Registering command handlers for Vitis TCF services
14:32:36 INFO  : Successfully done query RDI_DATADIR 
14:32:36 INFO  : Platform repository initialization has completed.
14:32:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:00 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:33:00 INFO  : 'jtag frequency' command is executed.
14:33:00 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:33:03 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
14:33:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

14:33:03 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
14:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:33:56 INFO  : 'jtag frequency' command is executed.
14:33:56 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:33:56 INFO  : Context for 'APU' is selected.
14:33:56 INFO  : System reset is completed.
14:33:59 INFO  : 'after 3000' command is executed.
14:33:59 INFO  : Context for 'RPU' is selected.
14:33:59 INFO  : Split mode is enabled for R5#1
14:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:34:01 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:34:01 INFO  : Context for 'APU' is selected.
14:34:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:34:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:01 INFO  : Context for 'APU' is selected.
14:34:01 INFO  : Boot mode is read from the target.
14:34:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:34:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:34:02 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:34:02 INFO  : 'set bp_34_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:34:02 INFO  : 'con -block -timeout 60' command is executed.
14:34:02 INFO  : 'bpremove $bp_34_2_fsbl_bp' command is executed.
14:34:02 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:34:02 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:34:04 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:34:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_34_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_2_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:05 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:34:05 INFO  : 'con' command is executed.
14:34:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:34:05 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:43:23 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:48:09 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:48:49 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:48:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

15:49:18 INFO  : Disconnected from the channel tcfchan#1.
15:49:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:20 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:49:20 INFO  : 'jtag frequency' command is executed.
15:49:20 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:49:20 INFO  : Context for 'APU' is selected.
15:49:20 INFO  : System reset is completed.
15:49:23 INFO  : 'after 3000' command is executed.
15:49:23 INFO  : Context for 'RPU' is selected.
15:49:23 INFO  : Split mode is enabled for R5#1
15:49:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:49:25 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:49:25 INFO  : Context for 'APU' is selected.
15:49:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:49:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:34 INFO  : Context for 'APU' is selected.
15:49:34 INFO  : Boot mode is read from the target.
15:49:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:34 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:34 INFO  : 'set bp_49_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:49:34 INFO  : 'con -block -timeout 60' command is executed.
15:49:34 INFO  : 'bpremove $bp_49_34_fsbl_bp' command is executed.
15:49:34 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:49:34 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:49:37 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:49:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_49_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_34_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:37 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:49:37 INFO  : 'con' command is executed.
15:49:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:49:37 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:57:10 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:57:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

15:57:53 INFO  : Disconnected from the channel tcfchan#3.
15:57:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:57:55 INFO  : 'jtag frequency' command is executed.
15:57:55 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:57:55 INFO  : Context for 'APU' is selected.
15:57:55 INFO  : System reset is completed.
15:57:59 INFO  : 'after 3000' command is executed.
15:57:59 INFO  : Context for 'RPU' is selected.
15:57:59 INFO  : Split mode is enabled for R5#1
15:57:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:58:00 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:58:00 INFO  : Context for 'APU' is selected.
15:58:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:58:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:08 INFO  : Context for 'APU' is selected.
15:58:08 INFO  : Boot mode is read from the target.
15:58:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:58:09 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:58:09 INFO  : 'set bp_58_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:58:10 INFO  : 'con -block -timeout 60' command is executed.
15:58:10 INFO  : 'bpremove $bp_58_9_fsbl_bp' command is executed.
15:58:10 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:58:10 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:58:12 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:58:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_58_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_9_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:13 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:58:13 INFO  : 'con' command is executed.
15:58:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:58:13 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:02:15 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
16:02:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

16:02:44 INFO  : Disconnected from the channel tcfchan#5.
16:02:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:02:46 INFO  : 'jtag frequency' command is executed.
16:02:46 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:02:46 INFO  : Context for 'APU' is selected.
16:02:46 INFO  : System reset is completed.
16:02:49 INFO  : 'after 3000' command is executed.
16:02:49 INFO  : Context for 'RPU' is selected.
16:02:49 INFO  : Split mode is enabled for R5#1
16:02:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:02:51 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:02:51 INFO  : Context for 'APU' is selected.
16:02:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:02:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:59 INFO  : Context for 'APU' is selected.
16:02:59 INFO  : Boot mode is read from the target.
16:02:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:02:59 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:59 INFO  : 'set bp_2_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:03:00 INFO  : 'con -block -timeout 60' command is executed.
16:03:00 INFO  : 'bpremove $bp_2_59_fsbl_bp' command is executed.
16:03:00 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:03:00 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:03:03 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:03:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_2_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_59_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:03 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:03:03 INFO  : 'con' command is executed.
16:03:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:03:03 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:13:13 INFO  : Disconnected from the channel tcfchan#7.
16:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:15 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:13:15 INFO  : 'jtag frequency' command is executed.
16:13:15 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:13:15 INFO  : Context for 'APU' is selected.
16:13:15 INFO  : System reset is completed.
16:13:18 INFO  : 'after 3000' command is executed.
16:13:18 INFO  : Context for 'RPU' is selected.
16:13:18 INFO  : Split mode is enabled for R5#1
16:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:13:20 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:13:20 INFO  : Context for 'APU' is selected.
16:13:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:13:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:31 INFO  : Context for 'APU' is selected.
16:13:31 INFO  : Boot mode is read from the target.
16:13:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:13:31 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:13:31 INFO  : 'set bp_13_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:13:32 INFO  : 'con -block -timeout 60' command is executed.
16:13:32 INFO  : 'bpremove $bp_13_31_fsbl_bp' command is executed.
16:13:32 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:13:32 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:13:34 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:13:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_13_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_31_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:34 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:13:34 INFO  : 'con' command is executed.
16:13:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:13:34 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:31:30 INFO  : Disconnected from the channel tcfchan#8.
16:31:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:31:56 INFO  : 'jtag frequency' command is executed.
16:31:56 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:31:56 INFO  : Context for 'APU' is selected.
16:31:57 INFO  : System reset is completed.
16:32:00 INFO  : 'after 3000' command is executed.
16:32:00 INFO  : Context for 'RPU' is selected.
16:32:00 INFO  : Split mode is enabled for R5#1
16:32:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:32:01 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:32:01 INFO  : Context for 'APU' is selected.
16:32:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:32:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:10 INFO  : Context for 'APU' is selected.
16:32:10 INFO  : Boot mode is read from the target.
16:32:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:10 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:10 INFO  : 'set bp_32_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:32:12 INFO  : 'con -block -timeout 60' command is executed.
16:32:12 INFO  : 'bpremove $bp_32_10_fsbl_bp' command is executed.
16:32:12 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:32:12 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:32:14 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:32:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_32_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_10_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:14 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:32:14 INFO  : 'con' command is executed.
16:32:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:32:14 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:49:26 INFO  : Disconnected from the channel tcfchan#9.
16:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:49:28 INFO  : 'jtag frequency' command is executed.
16:49:28 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:49:28 INFO  : Context for 'APU' is selected.
16:49:29 INFO  : System reset is completed.
16:49:32 INFO  : 'after 3000' command is executed.
16:49:32 INFO  : Context for 'RPU' is selected.
16:49:32 INFO  : Split mode is enabled for R5#1
16:49:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:49:33 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:49:33 INFO  : Context for 'APU' is selected.
16:49:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:49:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:41 INFO  : Context for 'APU' is selected.
16:49:41 INFO  : Boot mode is read from the target.
16:49:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:49:42 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:49:42 INFO  : 'set bp_49_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:49:43 INFO  : 'con -block -timeout 60' command is executed.
16:49:43 INFO  : 'bpremove $bp_49_42_fsbl_bp' command is executed.
16:49:43 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:49:43 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:49:45 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:49:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_49_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_42_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:46 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:49:46 INFO  : 'con' command is executed.
16:49:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:49:46 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
17:25:25 INFO  : Disconnected from the channel tcfchan#10.
17:25:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:27 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:25:27 INFO  : 'jtag frequency' command is executed.
17:25:27 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:25:27 INFO  : Context for 'APU' is selected.
17:25:27 INFO  : System reset is completed.
17:25:30 INFO  : 'after 3000' command is executed.
17:25:30 INFO  : Context for 'RPU' is selected.
17:25:30 INFO  : Split mode is enabled for R5#1
17:25:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:25:32 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
17:25:32 INFO  : Context for 'APU' is selected.
17:25:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
17:25:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:42 INFO  : Context for 'APU' is selected.
17:25:42 INFO  : Boot mode is read from the target.
17:25:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:25:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:25:42 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:25:43 INFO  : 'set bp_25_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:25:43 INFO  : 'con -block -timeout 60' command is executed.
17:25:43 INFO  : 'bpremove $bp_25_42_fsbl_bp' command is executed.
17:25:43 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:25:43 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
17:25:45 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
17:25:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_25_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_42_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:45 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:25:45 INFO  : 'con' command is executed.
17:25:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

17:25:45 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
18:05:41 INFO  : Disconnected from the channel tcfchan#11.
07:40:18 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
07:40:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
07:40:22 INFO  : XSCT server has started successfully.
07:40:22 INFO  : plnx-install-location is set to ''
07:40:22 INFO  : Successfully done setting XSCT server connection channel  
07:40:22 INFO  : Successfully done setting workspace for the tool. 
07:40:27 INFO  : Registering command handlers for Vitis TCF services
07:40:27 INFO  : Platform repository initialization has completed.
07:40:27 INFO  : Successfully done query RDI_DATADIR 
08:23:19 INFO  : Hardware specification for platform project 'platform_freertos' is updated.
08:24:52 INFO  : Result from executing command 'getProjects': platform_freertos
08:24:52 INFO  : Result from executing command 'getPlatforms': platform_freertos|C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/platform_freertos.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
08:25:06 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
08:28:29 INFO  : Result from executing command 'removePlatformRepo': 
08:31:00 INFO  : Result from executing command 'getProjects': platform_freertos
08:31:00 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
08:31:02 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
08:33:20 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
08:36:22 INFO  : Result from executing command 'removePlatformRepo': 
08:38:12 INFO  : Result from executing command 'getProjects': platform_freertos
08:38:12 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
08:38:13 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
08:38:46 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
09:30:28 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
09:30:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
09:30:31 INFO  : Platform repository initialization has completed.
09:30:31 INFO  : XSCT server has started successfully.
09:30:31 INFO  : Successfully done setting XSCT server connection channel  
09:30:31 INFO  : plnx-install-location is set to ''
09:30:31 INFO  : Successfully done setting workspace for the tool. 
09:30:32 INFO  : Registering command handlers for Vitis TCF services
09:30:32 INFO  : Successfully done query RDI_DATADIR 
09:31:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:31:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:31:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:31:54 INFO  : 'jtag frequency' command is executed.
09:31:54 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:31:54 INFO  : Context for 'APU' is selected.
09:31:54 INFO  : System reset is completed.
09:31:57 INFO  : 'after 3000' command is executed.
09:31:57 INFO  : Context for 'RPU' is selected.
09:31:57 INFO  : Split mode is enabled for R5#1
09:31:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:31:59 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:31:59 INFO  : Context for 'APU' is selected.
09:31:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:31:59 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:59 INFO  : Context for 'APU' is selected.
09:31:59 INFO  : Boot mode is read from the target.
09:31:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:31:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:32:00 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:32:00 INFO  : 'set bp_32_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:32:01 INFO  : 'con -block -timeout 60' command is executed.
09:32:01 INFO  : 'bpremove $bp_32_0_fsbl_bp' command is executed.
09:32:01 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:32:01 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:32:03 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:32:03 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_32_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_0_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:03 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:32:03 INFO  : 'con' command is executed.
09:32:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:32:03 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
09:42:14 INFO  : Disconnected from the channel tcfchan#1.
09:42:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:42:16 INFO  : 'jtag frequency' command is executed.
09:42:16 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:42:16 INFO  : Context for 'APU' is selected.
09:42:17 INFO  : System reset is completed.
09:42:20 INFO  : 'after 3000' command is executed.
09:42:20 INFO  : Context for 'RPU' is selected.
09:42:20 INFO  : Split mode is enabled for R5#1
09:42:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:42:21 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:42:21 INFO  : Context for 'APU' is selected.
09:42:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:42:29 INFO  : 'configparams force-mem-access 1' command is executed.
09:42:29 INFO  : Context for 'APU' is selected.
09:42:29 INFO  : Boot mode is read from the target.
09:42:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:42:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:42:30 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:42:30 INFO  : 'set bp_42_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:42:31 INFO  : 'con -block -timeout 60' command is executed.
09:42:31 INFO  : 'bpremove $bp_42_30_fsbl_bp' command is executed.
09:42:31 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:42:31 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:42:33 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:42:33 INFO  : 'configparams force-mem-access 0' command is executed.
09:42:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_42_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_30_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:42:33 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:42:33 INFO  : 'con' command is executed.
09:42:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:42:33 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
12:44:03 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
12:44:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

12:45:46 INFO  : Disconnected from the channel tcfchan#2.
12:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:45:48 INFO  : 'jtag frequency' command is executed.
12:45:48 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:45:48 INFO  : Context for 'APU' is selected.
12:45:49 INFO  : System reset is completed.
12:45:52 INFO  : 'after 3000' command is executed.
12:45:52 INFO  : Context for 'RPU' is selected.
12:45:52 INFO  : Split mode is enabled for R5#1
12:45:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:45:53 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
12:45:53 INFO  : Context for 'APU' is selected.
12:45:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
12:45:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:59 INFO  : Context for 'APU' is selected.
12:45:59 INFO  : Boot mode is read from the target.
12:45:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:45:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:45:59 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:45:59 INFO  : 'set bp_45_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:45:59 INFO  : 'con -block -timeout 60' command is executed.
12:45:59 INFO  : 'bpremove $bp_45_59_fsbl_bp' command is executed.
12:45:59 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:45:59 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
12:46:02 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
12:46:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_45_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_59_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:02 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:46:02 INFO  : 'con' command is executed.
12:46:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

12:46:02 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
12:52:39 INFO  : Disconnected from the channel tcfchan#4.
12:52:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:52:41 INFO  : 'jtag frequency' command is executed.
12:52:41 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:52:41 INFO  : Context for 'APU' is selected.
12:52:41 INFO  : System reset is completed.
12:52:45 INFO  : 'after 3000' command is executed.
12:52:45 INFO  : Context for 'RPU' is selected.
12:52:45 INFO  : Split mode is enabled for R5#1
12:52:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:52:46 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
12:52:46 INFO  : Context for 'APU' is selected.
12:52:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
12:52:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:55 INFO  : Context for 'APU' is selected.
12:52:55 INFO  : Boot mode is read from the target.
12:52:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:52:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:52:55 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:52:56 INFO  : 'set bp_52_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:52:57 INFO  : 'con -block -timeout 60' command is executed.
12:52:57 INFO  : 'bpremove $bp_52_55_fsbl_bp' command is executed.
12:52:57 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:52:57 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
12:52:59 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
12:52:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_52_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_55_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:59 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:52:59 INFO  : 'con' command is executed.
12:52:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

12:52:59 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
12:55:50 INFO  : Disconnected from the channel tcfchan#5.
12:55:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:55:52 INFO  : 'jtag frequency' command is executed.
12:55:52 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:55:52 INFO  : Context for 'APU' is selected.
12:55:52 INFO  : System reset is completed.
12:55:55 INFO  : 'after 3000' command is executed.
12:55:55 INFO  : Context for 'RPU' is selected.
12:55:55 INFO  : Split mode is enabled for R5#1
12:55:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:55:57 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
12:55:57 INFO  : Context for 'APU' is selected.
12:56:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
12:56:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:04 INFO  : Context for 'APU' is selected.
12:56:04 INFO  : Boot mode is read from the target.
12:56:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:56:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:56:05 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:56:05 INFO  : 'set bp_56_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:56:06 INFO  : 'con -block -timeout 60' command is executed.
12:56:06 INFO  : 'bpremove $bp_56_5_fsbl_bp' command is executed.
12:56:06 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:56:06 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
12:56:09 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
12:56:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_56_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_5_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:09 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:56:09 INFO  : 'con' command is executed.
12:56:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

12:56:09 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\systemdebugger_system_bex_standalone.tcl'
13:00:18 INFO  : Disconnected from the channel tcfchan#6.
13:00:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:00:21 INFO  : 'jtag frequency' command is executed.
13:00:21 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:00:21 INFO  : Context for 'APU' is selected.
13:00:21 INFO  : System reset is completed.
13:00:24 INFO  : 'after 3000' command is executed.
13:00:24 INFO  : Context for 'RPU' is selected.
13:00:24 INFO  : Split mode is enabled for R5#1
13:00:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:00:26 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:00:26 INFO  : Context for 'APU' is selected.
13:00:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:00:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:33 INFO  : Context for 'APU' is selected.
13:00:33 INFO  : Boot mode is read from the target.
13:00:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:00:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:00:34 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:00:34 INFO  : 'set bp_0_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:00:34 INFO  : 'con -block -timeout 60' command is executed.
13:00:34 INFO  : 'bpremove $bp_0_34_fsbl_bp' command is executed.
13:00:34 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:00:34 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:00:36 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:00:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_0_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_34_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:36 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:00:36 INFO  : 'con' command is executed.
13:00:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:00:36 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
13:14:39 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:14:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

13:15:57 INFO  : Disconnected from the channel tcfchan#7.
13:15:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:15:59 INFO  : 'jtag frequency' command is executed.
13:15:59 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:15:59 INFO  : Context for 'APU' is selected.
13:15:59 INFO  : System reset is completed.
13:16:02 INFO  : 'after 3000' command is executed.
13:16:02 INFO  : Context for 'RPU' is selected.
13:16:02 INFO  : Split mode is enabled for R5#1
13:16:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:16:04 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:16:04 INFO  : Context for 'APU' is selected.
13:16:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:16:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:11 INFO  : Context for 'APU' is selected.
13:16:11 INFO  : Boot mode is read from the target.
13:16:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:16:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:16:12 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:16:12 INFO  : 'set bp_16_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:16:13 INFO  : 'con -block -timeout 60' command is executed.
13:16:13 INFO  : 'bpremove $bp_16_12_fsbl_bp' command is executed.
13:16:13 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:16:13 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:16:15 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:16:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_16_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_12_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:15 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:16:15 INFO  : 'con' command is executed.
13:16:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:16:15 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
13:18:44 INFO  : Disconnected from the channel tcfchan#9.
13:18:56 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:19:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

13:20:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:20:12 INFO  : 'jtag frequency' command is executed.
13:20:12 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:20:12 INFO  : Context for 'APU' is selected.
13:20:12 INFO  : System reset is completed.
13:20:15 INFO  : 'after 3000' command is executed.
13:20:15 INFO  : Context for 'RPU' is selected.
13:20:15 INFO  : Split mode is enabled for R5#1
13:20:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:20:17 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:20:17 INFO  : Context for 'APU' is selected.
13:20:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:20:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:18 INFO  : Context for 'APU' is selected.
13:20:18 INFO  : Boot mode is read from the target.
13:20:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:20:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:20:18 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:20:18 INFO  : 'set bp_20_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:20:19 INFO  : 'con -block -timeout 60' command is executed.
13:20:19 INFO  : 'bpremove $bp_20_18_fsbl_bp' command is executed.
13:20:19 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:20:19 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:20:22 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:20:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_20_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_18_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:22 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:20:22 INFO  : 'con' command is executed.
13:20:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:20:22 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
13:23:15 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:23:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

13:23:57 INFO  : Disconnected from the channel tcfchan#11.
13:23:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:00 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:24:00 INFO  : 'jtag frequency' command is executed.
13:24:00 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:24:00 INFO  : Context for 'APU' is selected.
13:24:00 INFO  : System reset is completed.
13:24:03 INFO  : 'after 3000' command is executed.
13:24:03 INFO  : Context for 'RPU' is selected.
13:24:03 INFO  : Split mode is enabled for R5#1
13:24:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:24:04 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:24:04 INFO  : Context for 'APU' is selected.
13:24:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:24:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:13 INFO  : Context for 'APU' is selected.
13:24:13 INFO  : Boot mode is read from the target.
13:24:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:24:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:24:13 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:24:13 INFO  : 'set bp_24_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:24:13 INFO  : 'con -block -timeout 60' command is executed.
13:24:13 INFO  : 'bpremove $bp_24_13_fsbl_bp' command is executed.
13:24:13 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:24:14 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:24:16 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:24:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_24_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_13_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:16 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:24:16 INFO  : 'con' command is executed.
13:24:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:24:16 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
13:26:26 INFO  : Disconnected from the channel tcfchan#13.
13:26:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:26:29 INFO  : 'jtag frequency' command is executed.
13:26:29 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:26:29 INFO  : Context for 'APU' is selected.
13:26:29 INFO  : System reset is completed.
13:26:32 INFO  : 'after 3000' command is executed.
13:26:32 INFO  : Context for 'RPU' is selected.
13:26:32 INFO  : Split mode is enabled for R5#1
13:26:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:26:33 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:26:34 INFO  : Context for 'APU' is selected.
13:26:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:26:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:42 INFO  : Context for 'APU' is selected.
13:26:42 INFO  : Boot mode is read from the target.
13:26:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:26:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:26:43 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:26:43 INFO  : 'set bp_26_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:26:43 INFO  : 'con -block -timeout 60' command is executed.
13:26:43 INFO  : 'bpremove $bp_26_43_fsbl_bp' command is executed.
13:26:43 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:26:43 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:26:46 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:26:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_26_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_43_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:46 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:26:46 INFO  : 'con' command is executed.
13:26:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:26:46 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
13:28:47 INFO  : Disconnected from the channel tcfchan#14.
13:29:09 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:29:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

13:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:29:52 INFO  : 'jtag frequency' command is executed.
13:29:52 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:29:52 INFO  : Context for 'APU' is selected.
13:29:52 INFO  : System reset is completed.
13:29:55 INFO  : 'after 3000' command is executed.
13:29:55 INFO  : Context for 'RPU' is selected.
13:29:55 INFO  : Split mode is enabled for R5#1
13:29:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:29:57 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:29:57 INFO  : Context for 'APU' is selected.
13:29:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:29:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:57 INFO  : Context for 'APU' is selected.
13:29:57 INFO  : Boot mode is read from the target.
13:29:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:29:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:29:58 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:29:58 INFO  : 'set bp_29_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:29:59 INFO  : 'con -block -timeout 60' command is executed.
13:29:59 INFO  : 'bpremove $bp_29_58_fsbl_bp' command is executed.
13:29:59 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:29:59 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:30:01 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:30:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_29_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_58_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:01 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:30:01 INFO  : 'con' command is executed.
13:30:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:30:01 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
13:32:40 INFO  : Disconnected from the channel tcfchan#16.
13:32:51 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:33:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

13:33:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:33:42 INFO  : 'jtag frequency' command is executed.
13:33:42 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:33:42 INFO  : Context for 'APU' is selected.
13:33:42 INFO  : System reset is completed.
13:33:45 INFO  : 'after 3000' command is executed.
13:33:45 INFO  : Context for 'RPU' is selected.
13:33:45 INFO  : Split mode is enabled for R5#1
13:33:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:33:47 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:33:47 INFO  : Context for 'APU' is selected.
13:33:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:33:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:47 INFO  : Context for 'APU' is selected.
13:33:47 INFO  : Boot mode is read from the target.
13:33:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:33:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:33:48 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:33:48 INFO  : 'set bp_33_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:33:48 INFO  : 'con -block -timeout 60' command is executed.
13:33:48 INFO  : 'bpremove $bp_33_48_fsbl_bp' command is executed.
13:33:48 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:33:48 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:33:50 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:33:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_33_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_48_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:50 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:33:50 INFO  : 'con' command is executed.
13:33:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:33:50 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
13:43:16 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:43:53 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:43:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

13:44:22 INFO  : Disconnected from the channel tcfchan#18.
13:44:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:44:24 INFO  : 'jtag frequency' command is executed.
13:44:24 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:44:24 INFO  : Context for 'APU' is selected.
13:44:25 INFO  : System reset is completed.
13:44:28 INFO  : 'after 3000' command is executed.
13:44:28 INFO  : Context for 'RPU' is selected.
13:44:28 INFO  : Split mode is enabled for R5#1
13:44:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:44:29 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:44:29 INFO  : Context for 'APU' is selected.
13:44:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:44:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:38 INFO  : Context for 'APU' is selected.
13:44:38 INFO  : Boot mode is read from the target.
13:44:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:44:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:44:38 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:44:39 INFO  : 'set bp_44_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:44:40 INFO  : 'con -block -timeout 60' command is executed.
13:44:40 INFO  : 'bpremove $bp_44_38_fsbl_bp' command is executed.
13:44:40 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:44:40 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:44:42 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:44:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_44_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_38_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:42 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:44:42 INFO  : 'con' command is executed.
13:44:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:44:42 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
13:52:13 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:53:09 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:53:40 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:53:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

13:57:41 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:57:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

13:58:01 INFO  : Disconnected from the channel tcfchan#20.
13:58:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:58:16 INFO  : 'jtag frequency' command is executed.
13:58:16 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:58:16 INFO  : Context for 'APU' is selected.
13:58:16 INFO  : System reset is completed.
13:58:19 INFO  : 'after 3000' command is executed.
13:58:19 INFO  : Context for 'RPU' is selected.
13:58:19 INFO  : Split mode is enabled for R5#1
13:58:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:58:21 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:58:21 INFO  : Context for 'APU' is selected.
13:58:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:58:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:29 INFO  : Context for 'APU' is selected.
13:58:29 INFO  : Boot mode is read from the target.
13:58:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:58:29 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:58:29 INFO  : 'set bp_58_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:58:30 INFO  : 'con -block -timeout 60' command is executed.
13:58:30 INFO  : 'bpremove $bp_58_29_fsbl_bp' command is executed.
13:58:30 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:58:30 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:58:33 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:58:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_58_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_29_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:33 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:58:33 INFO  : 'con' command is executed.
13:58:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:58:33 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:00:35 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:01:45 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:02:56 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:03:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

14:05:29 INFO  : Disconnected from the channel tcfchan#23.
14:05:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:32 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:05:32 INFO  : 'jtag frequency' command is executed.
14:05:32 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:05:32 INFO  : Context for 'APU' is selected.
14:05:32 INFO  : System reset is completed.
14:05:35 INFO  : 'after 3000' command is executed.
14:05:35 INFO  : Context for 'RPU' is selected.
14:05:35 INFO  : Split mode is enabled for R5#1
14:05:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:05:37 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:05:37 INFO  : Context for 'APU' is selected.
14:05:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:05:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:43 INFO  : Context for 'APU' is selected.
14:05:43 INFO  : Boot mode is read from the target.
14:05:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:05:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:05:43 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:05:43 INFO  : 'set bp_5_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:05:44 INFO  : 'con -block -timeout 60' command is executed.
14:05:44 INFO  : 'bpremove $bp_5_43_fsbl_bp' command is executed.
14:05:44 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:05:44 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:05:47 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:05:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_5_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_43_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:47 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:05:47 INFO  : 'con' command is executed.
14:05:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:05:47 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:04:26 INFO  : Disconnected from the channel tcfchan#25.
15:05:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:05:13 INFO  : 'jtag frequency' command is executed.
15:05:13 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:05:13 INFO  : Context for 'APU' is selected.
15:05:13 INFO  : System reset is completed.
15:05:16 INFO  : 'after 3000' command is executed.
15:05:16 INFO  : Context for 'RPU' is selected.
15:05:16 INFO  : Split mode is enabled for R5#1
15:05:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:05:18 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:05:18 INFO  : Context for 'APU' is selected.
15:05:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:05:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:26 INFO  : Context for 'APU' is selected.
15:05:26 INFO  : Boot mode is read from the target.
15:05:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:05:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:05:27 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:05:27 INFO  : 'set bp_5_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:05:27 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:05:28 INFO  : 'con -block -timeout 60' command is executed.
15:05:28 INFO  : 'bpremove $bp_5_27_fsbl_bp' command is executed.
15:05:28 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:05:28 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:05:30 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:05:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_5_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_27_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:30 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:05:30 INFO  : 'con' command is executed.
15:05:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:05:30 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:05:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

15:05:56 INFO  : Disconnected from the channel tcfchan#26.
15:05:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:58 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:05:58 INFO  : 'jtag frequency' command is executed.
15:05:58 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:05:58 INFO  : Context for 'APU' is selected.
15:05:58 INFO  : System reset is completed.
15:06:01 INFO  : 'after 3000' command is executed.
15:06:01 INFO  : Context for 'RPU' is selected.
15:06:01 INFO  : Split mode is enabled for R5#1
15:06:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:06:03 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:06:03 INFO  : Context for 'APU' is selected.
15:06:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:06:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:11 INFO  : Context for 'APU' is selected.
15:06:11 INFO  : Boot mode is read from the target.
15:06:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:06:11 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:06:11 INFO  : 'set bp_6_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:06:12 INFO  : 'con -block -timeout 60' command is executed.
15:06:12 INFO  : 'bpremove $bp_6_11_fsbl_bp' command is executed.
15:06:12 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:06:12 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:06:15 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:06:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_6_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_11_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:15 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:06:15 INFO  : 'con' command is executed.
15:06:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:06:15 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:20:21 INFO  : Disconnected from the channel tcfchan#28.
15:21:15 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:21:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

15:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:22:01 INFO  : 'jtag frequency' command is executed.
15:22:01 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:22:01 INFO  : Context for 'APU' is selected.
15:22:02 INFO  : System reset is completed.
15:22:05 INFO  : 'after 3000' command is executed.
15:22:05 INFO  : Context for 'RPU' is selected.
15:22:05 INFO  : Split mode is enabled for R5#1
15:22:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:22:06 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:22:06 INFO  : Context for 'APU' is selected.
15:22:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:22:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:07 INFO  : Context for 'APU' is selected.
15:22:07 INFO  : Boot mode is read from the target.
15:22:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:07 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:07 INFO  : 'set bp_22_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:22:08 INFO  : 'con -block -timeout 60' command is executed.
15:22:08 INFO  : 'bpremove $bp_22_7_fsbl_bp' command is executed.
15:22:08 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:22:08 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:22:11 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:22:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_22_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_7_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:11 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:22:11 INFO  : 'con' command is executed.
15:22:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:22:11 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:24:03 INFO  : Disconnected from the channel tcfchan#30.
15:24:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:24:19 INFO  : 'jtag frequency' command is executed.
15:24:19 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:24:19 INFO  : Context for 'APU' is selected.
15:24:19 INFO  : System reset is completed.
15:24:22 INFO  : 'after 3000' command is executed.
15:24:22 INFO  : Context for 'RPU' is selected.
15:24:22 INFO  : Split mode is enabled for R5#1
15:24:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:24:24 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:24:24 INFO  : Context for 'APU' is selected.
15:24:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:24:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:32 INFO  : Context for 'APU' is selected.
15:24:32 INFO  : Boot mode is read from the target.
15:24:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:24:32 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:24:33 INFO  : 'set bp_24_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:24:34 INFO  : 'con -block -timeout 60' command is executed.
15:24:34 INFO  : 'bpremove $bp_24_32_fsbl_bp' command is executed.
15:24:34 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:24:34 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:24:36 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:24:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_24_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_32_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:36 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:24:36 INFO  : 'con' command is executed.
15:24:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:24:36 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:31:39 INFO  : Disconnected from the channel tcfchan#31.
18:09:35 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
18:09:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
18:09:38 INFO  : XSCT server has started successfully.
18:09:38 INFO  : Successfully done setting XSCT server connection channel  
18:09:38 INFO  : plnx-install-location is set to ''
18:09:38 INFO  : Successfully done setting workspace for the tool. 
18:09:42 INFO  : Registering command handlers for Vitis TCF services
18:09:43 INFO  : Platform repository initialization has completed.
18:09:43 INFO  : Successfully done query RDI_DATADIR 
18:27:58 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
18:28:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

18:28:38 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port

18:28:38 ERROR : (XRT Server)  -I<idle-seconds> exit if there are no connections for the specified time

18:29:38 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
18:29:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:29:42 INFO  : 'jtag frequency' command is executed.
18:29:42 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:29:42 INFO  : Context for 'APU' is selected.
18:29:43 INFO  : System reset is completed.
18:29:46 INFO  : 'after 3000' command is executed.
18:29:46 INFO  : Context for 'RPU' is selected.
18:29:46 INFO  : Split mode is enabled for R5#1
18:29:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:29:47 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
18:29:47 INFO  : Context for 'APU' is selected.
18:29:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
18:29:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:48 INFO  : Context for 'APU' is selected.
18:29:48 INFO  : Boot mode is read from the target.
18:29:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:29:48 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:29:48 INFO  : 'set bp_29_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:29:49 INFO  : 'con -block -timeout 60' command is executed.
18:29:49 INFO  : 'bpremove $bp_29_48_fsbl_bp' command is executed.
18:29:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
18:29:50 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
18:29:52 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
18:29:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_29_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_48_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:52 INFO  : Context for processor 'psu_cortexr5_0' is selected.
18:29:52 INFO  : 'con' command is executed.
18:29:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

18:29:52 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\systemdebugger_system_bex_standalone.tcl'
21:24:10 INFO  : Disconnected from the channel tcfchan#2.
09:23:10 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

09:24:09 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
09:24:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:24:14 INFO  : 'jtag frequency' command is executed.
09:24:14 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:24:14 INFO  : Context for 'APU' is selected.
09:24:15 INFO  : System reset is completed.
09:24:18 INFO  : 'after 3000' command is executed.
09:24:18 INFO  : Context for 'RPU' is selected.
09:24:18 INFO  : Split mode is enabled for R5#1
09:24:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:24:20 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:20 INFO  : Context for 'APU' is selected.
09:24:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:24:26 INFO  : 'configparams force-mem-access 1' command is executed.
09:24:26 INFO  : Context for 'APU' is selected.
09:24:26 INFO  : Boot mode is read from the target.
09:24:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:24:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:24:26 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:24:26 INFO  : 'set bp_24_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:24:27 INFO  : 'con -block -timeout 60' command is executed.
09:24:27 INFO  : 'bpremove $bp_24_26_fsbl_bp' command is executed.
09:24:28 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:24:28 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:24:30 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:24:30 INFO  : 'configparams force-mem-access 0' command is executed.
09:24:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_24_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_26_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:24:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:24:30 INFO  : 'jtag frequency' command is executed.
09:24:30 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:24:30 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:24:30 INFO  : 'con' command is executed.
09:24:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:24:30 INFO  : Context for 'APU' is selected.
09:24:30 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
09:24:30 INFO  : System reset is completed.
09:24:34 INFO  : 'after 3000' command is executed.
09:24:34 INFO  : Context for 'RPU' is selected.
09:24:34 INFO  : Split mode is enabled for R5#1
09:24:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:24:35 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:24:35 INFO  : Context for 'APU' is selected.
09:24:35 ERROR : can't read "map": no such variable
09:24:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

09:24:35 ERROR : can't read "map": no such variable
09:24:59 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
09:25:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
09:25:03 INFO  : XSCT server has started successfully.
09:25:03 INFO  : plnx-install-location is set to ''
09:25:03 INFO  : Successfully done setting XSCT server connection channel  
09:25:03 INFO  : Successfully done setting workspace for the tool. 
09:25:04 INFO  : Registering command handlers for Vitis TCF services
09:25:04 INFO  : Successfully done query RDI_DATADIR 
09:25:04 INFO  : Platform repository initialization has completed.
09:25:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:38 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:25:38 INFO  : 'jtag frequency' command is executed.
09:25:38 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:25:38 INFO  : Context for 'APU' is selected.
09:25:38 INFO  : System reset is completed.
09:25:41 INFO  : 'after 3000' command is executed.
09:25:42 INFO  : Context for 'RPU' is selected.
09:25:42 INFO  : Split mode is enabled for R5#1
09:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:25:44 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:25:44 INFO  : Context for 'APU' is selected.
09:25:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:25:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:25:45 INFO  : Context for 'APU' is selected.
09:25:45 INFO  : Boot mode is read from the target.
09:25:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:25:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:25:46 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:25:46 INFO  : 'set bp_25_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:25:47 INFO  : 'con -block -timeout 60' command is executed.
09:25:47 INFO  : 'bpremove $bp_25_46_fsbl_bp' command is executed.
09:25:47 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:25:47 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:25:49 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:25:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:25:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_25_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_46_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:25:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:25:49 INFO  : 'con' command is executed.
09:25:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:25:49 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
12:52:06 INFO  : Disconnected from the channel tcfchan#1.
12:52:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:52:28 INFO  : 'jtag frequency' command is executed.
12:52:28 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:52:28 INFO  : Context for 'APU' is selected.
12:52:29 INFO  : System reset is completed.
12:52:32 INFO  : 'after 3000' command is executed.
12:52:32 INFO  : Context for 'RPU' is selected.
12:52:32 INFO  : Split mode is enabled for R5#1
12:52:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:52:33 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
12:52:34 INFO  : Context for 'APU' is selected.
12:52:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
12:52:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:40 INFO  : Context for 'APU' is selected.
12:52:40 INFO  : Boot mode is read from the target.
12:52:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:52:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:52:41 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:52:41 INFO  : 'set bp_52_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:52:42 INFO  : 'con -block -timeout 60' command is executed.
12:52:42 INFO  : 'bpremove $bp_52_41_fsbl_bp' command is executed.
12:52:42 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:52:42 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
12:52:44 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
12:52:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_52_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_41_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:44 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:52:44 INFO  : 'con' command is executed.
12:52:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

12:52:44 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
12:58:44 INFO  : Disconnected from the channel tcfchan#2.
12:58:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:58:46 INFO  : 'jtag frequency' command is executed.
12:58:46 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:58:46 INFO  : Context for 'APU' is selected.
12:58:46 INFO  : System reset is completed.
12:58:49 INFO  : 'after 3000' command is executed.
12:58:49 INFO  : Context for 'RPU' is selected.
12:58:49 INFO  : Split mode is enabled for R5#1
12:58:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:58:51 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
12:58:51 INFO  : Context for 'APU' is selected.
12:58:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
12:58:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:57 INFO  : Context for 'APU' is selected.
12:58:57 INFO  : Boot mode is read from the target.
12:58:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:58:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:58:57 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:58:57 INFO  : 'set bp_58_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:58:57 INFO  : 'con -block -timeout 60' command is executed.
12:58:57 INFO  : 'bpremove $bp_58_57_fsbl_bp' command is executed.
12:58:57 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:58:57 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
12:58:59 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
12:58:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_58_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_57_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:00 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:59:00 INFO  : 'con' command is executed.
12:59:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

12:59:00 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:12:44 INFO  : Disconnected from the channel tcfchan#3.
14:12:59 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:13:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

14:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:13:59 INFO  : 'jtag frequency' command is executed.
14:13:59 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:13:59 INFO  : Context for 'APU' is selected.
14:14:00 INFO  : System reset is completed.
14:14:03 INFO  : 'after 3000' command is executed.
14:14:03 INFO  : Context for 'RPU' is selected.
14:14:03 INFO  : Split mode is enabled for R5#1
14:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:14:04 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:14:04 INFO  : Context for 'APU' is selected.
14:14:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:14:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:05 INFO  : Context for 'APU' is selected.
14:14:05 INFO  : Boot mode is read from the target.
14:14:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:14:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:14:05 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:14:05 INFO  : 'set bp_14_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:14:06 INFO  : 'con -block -timeout 60' command is executed.
14:14:06 INFO  : 'bpremove $bp_14_5_fsbl_bp' command is executed.
14:14:06 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:14:06 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:14:09 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:14:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_14_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_5_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:09 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:14:09 INFO  : 'con' command is executed.
14:14:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:14:09 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:16:07 INFO  : Disconnected from the channel tcfchan#5.
14:16:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:16:24 INFO  : 'jtag frequency' command is executed.
14:16:24 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:16:24 INFO  : Context for 'APU' is selected.
14:16:25 INFO  : System reset is completed.
14:16:28 INFO  : 'after 3000' command is executed.
14:16:28 INFO  : Context for 'RPU' is selected.
14:16:28 INFO  : Split mode is enabled for R5#1
14:16:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:16:29 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:16:29 INFO  : Context for 'APU' is selected.
14:16:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:16:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:36 INFO  : Context for 'APU' is selected.
14:16:36 INFO  : Boot mode is read from the target.
14:16:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:16:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:16:37 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:16:37 INFO  : 'set bp_16_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:16:38 INFO  : 'con -block -timeout 60' command is executed.
14:16:38 INFO  : 'bpremove $bp_16_37_fsbl_bp' command is executed.
14:16:38 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:16:38 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:16:40 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:16:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_16_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_37_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:40 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:16:40 INFO  : 'con' command is executed.
14:16:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:16:40 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:18:00 INFO  : Disconnected from the channel tcfchan#6.
14:30:07 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:30:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

14:30:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:30:41 INFO  : 'jtag frequency' command is executed.
14:30:41 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:30:41 INFO  : Context for 'APU' is selected.
14:30:42 INFO  : System reset is completed.
14:30:45 INFO  : 'after 3000' command is executed.
14:30:45 INFO  : Context for 'RPU' is selected.
14:30:45 INFO  : Split mode is enabled for R5#1
14:30:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:30:46 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:30:46 INFO  : Context for 'APU' is selected.
14:30:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:30:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:47 INFO  : Context for 'APU' is selected.
14:30:47 INFO  : Boot mode is read from the target.
14:30:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:30:47 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:30:47 INFO  : 'set bp_30_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:30:48 INFO  : 'con -block -timeout 60' command is executed.
14:30:48 INFO  : 'bpremove $bp_30_47_fsbl_bp' command is executed.
14:30:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:30:49 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:30:51 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:30:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_30_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_47_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:51 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:30:51 INFO  : 'con' command is executed.
14:30:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:30:51 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:36:36 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:36:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

14:37:05 INFO  : Disconnected from the channel tcfchan#8.
14:37:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:37:07 INFO  : 'jtag frequency' command is executed.
14:37:07 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:37:07 INFO  : Context for 'APU' is selected.
14:37:07 INFO  : System reset is completed.
14:37:10 INFO  : 'after 3000' command is executed.
14:37:10 INFO  : Context for 'RPU' is selected.
14:37:10 INFO  : Split mode is enabled for R5#1
14:37:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:37:12 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:37:12 INFO  : Context for 'APU' is selected.
14:37:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:37:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:18 INFO  : Context for 'APU' is selected.
14:37:19 INFO  : Boot mode is read from the target.
14:37:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:37:19 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:37:19 INFO  : 'set bp_37_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:37:20 INFO  : 'con -block -timeout 60' command is executed.
14:37:20 INFO  : 'bpremove $bp_37_19_fsbl_bp' command is executed.
14:37:20 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:37:20 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:37:22 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:37:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_37_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_19_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:23 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:37:23 INFO  : 'con' command is executed.
14:37:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:37:23 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:38:15 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
16:38:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

16:39:17 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
16:39:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

16:41:04 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
16:41:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

16:41:50 INFO  : Disconnected from the channel tcfchan#10.
16:41:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:41:59 INFO  : 'jtag frequency' command is executed.
16:41:59 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:41:59 INFO  : Context for 'APU' is selected.
16:42:00 INFO  : System reset is completed.
16:42:03 INFO  : 'after 3000' command is executed.
16:42:03 INFO  : Context for 'RPU' is selected.
16:42:03 INFO  : Split mode is enabled for R5#1
16:42:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:42:04 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:42:04 INFO  : Context for 'APU' is selected.
16:42:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:42:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:11 INFO  : Context for 'APU' is selected.
16:42:11 INFO  : Boot mode is read from the target.
16:42:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:42:11 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:42:11 INFO  : 'set bp_42_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:42:12 INFO  : 'con -block -timeout 60' command is executed.
16:42:12 INFO  : 'bpremove $bp_42_11_fsbl_bp' command is executed.
16:42:12 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:42:12 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:42:15 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:42:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_42_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_11_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:15 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:42:15 INFO  : 'con' command is executed.
16:42:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:42:15 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
17:01:51 INFO  : Disconnected from the channel tcfchan#14.
17:57:37 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
17:57:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
17:57:41 INFO  : XSCT server has started successfully.
17:57:41 INFO  : plnx-install-location is set to ''
17:57:41 INFO  : Successfully done setting XSCT server connection channel  
17:57:41 INFO  : Successfully done setting workspace for the tool. 
17:57:45 INFO  : Registering command handlers for Vitis TCF services
17:57:46 INFO  : Platform repository initialization has completed.
17:57:46 INFO  : Successfully done query RDI_DATADIR 
19:44:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:27 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:44:27 INFO  : 'jtag frequency' command is executed.
19:44:27 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:44:27 INFO  : Context for 'APU' is selected.
19:44:28 INFO  : System reset is completed.
19:44:31 INFO  : 'after 3000' command is executed.
19:44:31 INFO  : Context for 'RPU' is selected.
19:44:31 INFO  : Split mode is enabled for R5#1
19:44:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:44:33 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
19:44:34 INFO  : Context for 'APU' is selected.
19:44:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
19:44:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:34 INFO  : Context for 'APU' is selected.
19:44:34 INFO  : Boot mode is read from the target.
19:44:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:44:35 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:44:35 INFO  : 'set bp_44_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:44:36 INFO  : 'con -block -timeout 60' command is executed.
19:44:36 INFO  : 'bpremove $bp_44_35_fsbl_bp' command is executed.
19:44:36 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:44:36 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
19:44:39 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
19:44:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_44_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_35_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:39 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:44:39 INFO  : 'con' command is executed.
19:44:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

19:44:39 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
19:48:08 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
19:48:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

19:48:35 INFO  : Disconnected from the channel tcfchan#1.
19:48:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:48:37 INFO  : 'jtag frequency' command is executed.
19:48:37 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:48:37 INFO  : Context for 'APU' is selected.
19:48:37 INFO  : System reset is completed.
19:48:40 INFO  : 'after 3000' command is executed.
19:48:40 INFO  : Context for 'RPU' is selected.
19:48:40 INFO  : Split mode is enabled for R5#1
19:48:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:48:42 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
19:48:42 INFO  : Context for 'APU' is selected.
19:48:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
19:48:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:50 INFO  : Context for 'APU' is selected.
19:48:50 INFO  : Boot mode is read from the target.
19:48:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:48:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:48:50 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:48:50 INFO  : 'set bp_48_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:48:51 INFO  : 'con -block -timeout 60' command is executed.
19:48:51 INFO  : 'bpremove $bp_48_50_fsbl_bp' command is executed.
19:48:51 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:48:51 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
19:48:54 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
19:48:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_48_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_50_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:54 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:48:54 INFO  : 'con' command is executed.
19:48:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

19:48:54 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
23:30:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
09:04:59 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
09:05:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
09:05:02 INFO  : XSCT server has started successfully.
09:05:02 INFO  : plnx-install-location is set to ''
09:05:02 INFO  : Successfully done setting XSCT server connection channel  
09:05:02 INFO  : Successfully done setting workspace for the tool. 
09:05:07 INFO  : Registering command handlers for Vitis TCF services
09:05:08 INFO  : Platform repository initialization has completed.
09:05:08 INFO  : Successfully done query RDI_DATADIR 
09:06:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:06:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:06:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:06:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:06:12 INFO  : 'jtag frequency' command is executed.
09:06:12 INFO  : 'jtag frequency' command is executed.
09:06:12 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:06:12 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:06:12 INFO  : Context for 'APU' is selected.
09:06:12 INFO  : Context for 'APU' is selected.
09:06:13 INFO  : System reset is completed.
09:06:13 INFO  : System reset is completed.
09:06:16 INFO  : 'after 3000' command is executed.
09:06:19 INFO  : 'after 3000' command is executed.
09:06:19 INFO  : Context for 'RPU' is selected.
09:06:20 INFO  : Context for 'RPU' is selected.
09:06:20 INFO  : Split mode is enabled for R5#1
09:06:20 INFO  : Split mode is enabled for R5#1
09:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:06:22 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:06:23 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:06:23 INFO  : Context for 'APU' is selected.
09:06:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:06:24 INFO  : Context for 'APU' is selected.
09:06:24 INFO  : 'configparams force-mem-access 1' command is executed.
09:06:24 ERROR : can't read "map": no such variable
09:06:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

09:06:24 ERROR : can't read "map": no such variable
09:06:24 INFO  : Context for 'APU' is selected.
09:06:24 INFO  : Boot mode is read from the target.
09:06:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:06:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:06:24 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:06:24 INFO  : 'set bp_6_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:06:25 INFO  : 'con -block -timeout 60' command is executed.
09:06:25 INFO  : 'bpremove $bp_6_24_fsbl_bp' command is executed.
09:06:25 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:06:26 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:06:28 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:06:28 INFO  : 'configparams force-mem-access 0' command is executed.
09:06:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_6_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_24_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:06:28 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:06:28 INFO  : 'con' command is executed.
09:06:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:06:28 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
09:07:01 INFO  : Disconnected from the channel tcfchan#1.
09:07:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:07:15 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:07:15 INFO  : 'jtag frequency' command is executed.
09:07:15 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:07:15 INFO  : Context for 'APU' is selected.
09:07:15 INFO  : System reset is completed.
09:07:18 INFO  : 'after 3000' command is executed.
09:07:19 INFO  : Context for 'RPU' is selected.
09:07:19 INFO  : Split mode is enabled for R5#1
09:07:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:07:20 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:07:20 INFO  : Context for 'APU' is selected.
09:07:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:07:26 INFO  : 'configparams force-mem-access 1' command is executed.
09:07:26 INFO  : Context for 'APU' is selected.
09:07:26 INFO  : Boot mode is read from the target.
09:07:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:07:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:07:26 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:07:26 INFO  : 'set bp_7_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:07:27 INFO  : 'con -block -timeout 60' command is executed.
09:07:27 INFO  : 'bpremove $bp_7_26_fsbl_bp' command is executed.
09:07:27 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:07:27 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:07:30 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:07:30 INFO  : 'configparams force-mem-access 0' command is executed.
09:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_7_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_26_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:07:30 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:07:30 INFO  : 'con' command is executed.
09:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:07:30 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
09:07:59 INFO  : Disconnected from the channel tcfchan#2.
09:08:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:08:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:08:26 INFO  : 'jtag frequency' command is executed.
09:08:26 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:08:26 INFO  : Context for 'APU' is selected.
09:08:26 INFO  : System reset is completed.
09:08:29 INFO  : 'after 3000' command is executed.
09:08:30 INFO  : Context for 'RPU' is selected.
09:08:30 INFO  : Split mode is enabled for R5#1
09:08:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:08:31 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:08:31 INFO  : Context for 'APU' is selected.
09:08:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:08:36 INFO  : 'configparams force-mem-access 1' command is executed.
09:08:36 INFO  : Context for 'APU' is selected.
09:08:36 INFO  : Boot mode is read from the target.
09:08:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:08:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:08:37 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:08:37 INFO  : 'set bp_8_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:08:38 INFO  : 'con -block -timeout 60' command is executed.
09:08:38 INFO  : 'bpremove $bp_8_37_fsbl_bp' command is executed.
09:08:38 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:08:38 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:08:40 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:08:40 INFO  : 'configparams force-mem-access 0' command is executed.
09:08:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_8_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_37_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:08:40 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:08:40 INFO  : 'con' command is executed.
09:08:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:08:40 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
09:09:01 INFO  : Disconnected from the channel tcfchan#3.
09:10:35 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
09:10:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

09:11:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:11:29 INFO  : 'jtag frequency' command is executed.
09:11:29 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:11:29 INFO  : Context for 'APU' is selected.
09:11:30 INFO  : System reset is completed.
09:11:33 INFO  : 'after 3000' command is executed.
09:11:33 INFO  : Context for 'RPU' is selected.
09:11:33 INFO  : Split mode is enabled for R5#1
09:11:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:11:34 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:11:34 INFO  : Context for 'APU' is selected.
09:11:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:11:35 INFO  : 'configparams force-mem-access 1' command is executed.
09:11:35 INFO  : Context for 'APU' is selected.
09:11:35 INFO  : Boot mode is read from the target.
09:11:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:11:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:11:35 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:11:35 INFO  : 'set bp_11_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:11:36 INFO  : 'con -block -timeout 60' command is executed.
09:11:36 INFO  : 'bpremove $bp_11_35_fsbl_bp' command is executed.
09:11:36 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:11:36 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:11:38 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:11:38 INFO  : 'configparams force-mem-access 0' command is executed.
09:11:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_11_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_35_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:11:38 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:11:38 INFO  : 'con' command is executed.
09:11:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:11:38 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
09:47:55 INFO  : Projects exported to 'C:\Users\john.meisner\OneDrive\Documents\IonQ\vitis_export_archive.ide.zip'
10:37:08 INFO  : Result from executing command 'getProjects': platform_freertos
10:37:08 INFO  : Result from executing command 'getPlatforms': platform_freertos|C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/platform_freertos.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
10:37:09 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
10:37:42 INFO  : Disconnected from the channel tcfchan#5.
10:37:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:45 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:37:45 INFO  : 'jtag frequency' command is executed.
10:37:45 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:37:45 INFO  : Context for 'APU' is selected.
10:37:45 INFO  : System reset is completed.
10:37:48 INFO  : 'after 3000' command is executed.
10:37:48 INFO  : Context for 'RPU' is selected.
10:37:48 INFO  : Split mode is enabled for R5#1
10:37:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:37:50 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
10:37:50 INFO  : Context for 'APU' is selected.
10:37:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
10:37:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:57 INFO  : Context for 'APU' is selected.
10:37:57 INFO  : Boot mode is read from the target.
10:37:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:37:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:37:58 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:37:58 INFO  : 'set bp_37_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:37:59 INFO  : 'con -block -timeout 60' command is executed.
10:37:59 INFO  : 'bpremove $bp_37_58_fsbl_bp' command is executed.
10:37:59 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:37:59 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:38:02 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
10:38:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_37_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_58_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:02 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:38:02 INFO  : 'con' command is executed.
10:38:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

10:38:02 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
13:32:24 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:33:01 INFO  : Disconnected from the channel tcfchan#8.
13:33:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:33:03 INFO  : 'jtag frequency' command is executed.
13:33:03 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:33:03 INFO  : Context for 'APU' is selected.
13:33:03 INFO  : System reset is completed.
13:33:06 INFO  : 'after 3000' command is executed.
13:33:06 INFO  : Context for 'RPU' is selected.
13:33:06 INFO  : Split mode is enabled for R5#1
13:33:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:33:08 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:33:08 INFO  : Context for 'APU' is selected.
13:33:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:33:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:08 INFO  : Context for 'APU' is selected.
13:33:08 INFO  : Boot mode is read from the target.
13:33:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:33:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:33:09 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:33:09 INFO  : 'set bp_33_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:33:09 INFO  : 'con -block -timeout 60' command is executed.
13:33:09 INFO  : 'bpremove $bp_33_9_fsbl_bp' command is executed.
13:33:09 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:33:09 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:33:11 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:33:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_33_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_9_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:12 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:33:12 INFO  : 'con' command is executed.
13:33:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:33:12 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:51:03 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
14:51:39 INFO  : Disconnected from the channel tcfchan#10.
14:51:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:50 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:51:50 INFO  : 'jtag frequency' command is executed.
14:51:50 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:51:50 INFO  : Context for 'APU' is selected.
14:51:50 INFO  : System reset is completed.
14:51:53 INFO  : 'after 3000' command is executed.
14:51:53 INFO  : Context for 'RPU' is selected.
14:51:53 INFO  : Split mode is enabled for R5#1
14:51:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:51:54 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:51:54 INFO  : Context for 'APU' is selected.
14:51:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:51:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:55 INFO  : Context for 'APU' is selected.
14:51:55 INFO  : Boot mode is read from the target.
14:51:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:51:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:51:55 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:51:55 INFO  : 'set bp_51_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:51:56 INFO  : 'con -block -timeout 60' command is executed.
14:51:56 INFO  : 'bpremove $bp_51_55_fsbl_bp' command is executed.
14:51:56 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:51:56 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:51:59 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:51:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_51_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_55_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:59 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:51:59 INFO  : 'con' command is executed.
14:51:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:51:59 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:56:26 INFO  : Disconnected from the channel tcfchan#12.
14:56:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:45 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:56:45 INFO  : 'jtag frequency' command is executed.
14:56:45 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:56:48 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
14:56:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

14:56:48 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
15:29:56 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
15:29:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
15:30:01 INFO  : XSCT server has started successfully.
15:30:01 INFO  : plnx-install-location is set to ''
15:30:01 INFO  : Successfully done setting XSCT server connection channel  
15:30:01 INFO  : Successfully done setting workspace for the tool. 
15:30:06 INFO  : Registering command handlers for Vitis TCF services
15:30:06 INFO  : Platform repository initialization has completed.
15:30:06 INFO  : Successfully done query RDI_DATADIR 
15:30:18 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:30:44 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:30:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

15:31:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:31:26 INFO  : 'jtag frequency' command is executed.
15:31:26 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:31:26 INFO  : Context for 'APU' is selected.
15:31:27 INFO  : System reset is completed.
15:31:30 INFO  : 'after 3000' command is executed.
15:31:30 INFO  : Context for 'RPU' is selected.
15:31:30 INFO  : Split mode is enabled for R5#1
15:31:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:31:32 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:31:32 INFO  : Context for 'APU' is selected.
15:31:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:31:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:32 INFO  : Context for 'APU' is selected.
15:31:32 INFO  : Boot mode is read from the target.
15:31:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:33 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:34 INFO  : 'set bp_31_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:31:34 INFO  : 'con -block -timeout 60' command is executed.
15:31:34 INFO  : 'bpremove $bp_31_33_fsbl_bp' command is executed.
15:31:34 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:31:34 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:31:37 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:31:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_31_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_33_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:37 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:31:37 INFO  : 'con' command is executed.
15:31:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:31:37 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:14:36 INFO  : Disconnected from the channel tcfchan#2.
16:17:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:17:47 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:18:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:18:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:20:14 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
16:20:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
16:20:18 INFO  : XSCT server has started successfully.
16:20:18 INFO  : plnx-install-location is set to ''
16:20:18 INFO  : Successfully done setting XSCT server connection channel  
16:20:18 INFO  : Successfully done setting workspace for the tool. 
16:20:19 INFO  : Registering command handlers for Vitis TCF services
16:20:19 INFO  : Platform repository initialization has completed.
16:20:20 INFO  : Successfully done query RDI_DATADIR 
16:20:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:21:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:22:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:22:05 INFO  : 'jtag frequency' command is executed.
16:22:05 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:22:05 INFO  : Context for 'APU' is selected.
16:22:05 INFO  : System reset is completed.
16:22:08 INFO  : 'after 3000' command is executed.
16:22:08 INFO  : Context for 'RPU' is selected.
16:22:08 INFO  : Split mode is enabled for R5#1
16:22:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:22:10 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:22:10 INFO  : Context for 'APU' is selected.
16:22:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:22:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:11 INFO  : Context for 'APU' is selected.
16:22:11 INFO  : Boot mode is read from the target.
16:22:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:22:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:22:12 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:22:12 INFO  : 'set bp_22_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:22:12 INFO  : 'con -block -timeout 60' command is executed.
16:22:12 INFO  : 'bpremove $bp_22_12_fsbl_bp' command is executed.
16:22:12 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:22:12 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:22:16 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:22:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_22_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_12_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:16 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:22:16 INFO  : 'con' command is executed.
16:22:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:22:16 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:24:57 INFO  : Disconnected from the channel tcfchan#1.
16:25:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:25:12 INFO  : 'jtag frequency' command is executed.
16:25:12 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:25:12 INFO  : Context for 'APU' is selected.
16:25:13 INFO  : System reset is completed.
16:25:16 INFO  : 'after 3000' command is executed.
16:25:16 INFO  : Context for 'RPU' is selected.
16:25:16 INFO  : Split mode is enabled for R5#1
16:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:25:17 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
16:25:17 INFO  : Context for 'APU' is selected.
16:25:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
16:25:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:27 INFO  : Context for 'APU' is selected.
16:25:27 INFO  : Boot mode is read from the target.
16:25:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:25:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:25:28 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:25:28 INFO  : 'set bp_25_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:25:28 INFO  : 'con -block -timeout 60' command is executed.
16:25:28 INFO  : 'bpremove $bp_25_28_fsbl_bp' command is executed.
16:25:28 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:25:28 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
16:25:32 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
16:25:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_25_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_28_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:32 INFO  : Context for processor 'psu_cortexr5_0' is selected.
16:25:32 INFO  : 'con' command is executed.
16:25:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

16:25:32 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
17:30:07 INFO  : Disconnected from the channel tcfchan#2.
17:30:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:30:28 INFO  : 'jtag frequency' command is executed.
17:30:28 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:30:28 INFO  : Context for 'APU' is selected.
17:30:28 INFO  : System reset is completed.
17:30:31 INFO  : 'after 3000' command is executed.
17:30:31 INFO  : Context for 'RPU' is selected.
17:30:31 INFO  : Split mode is enabled for R5#1
17:30:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:30:33 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
17:30:33 INFO  : Context for 'APU' is selected.
17:30:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
17:30:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:41 INFO  : Context for 'APU' is selected.
17:30:41 INFO  : Boot mode is read from the target.
17:30:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:42 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:43 INFO  : 'set bp_30_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:30:43 INFO  : 'con -block -timeout 60' command is executed.
17:30:43 INFO  : 'bpremove $bp_30_42_fsbl_bp' command is executed.
17:30:43 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:30:43 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
17:30:46 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
17:30:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_30_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_42_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:47 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:30:47 INFO  : 'con' command is executed.
17:30:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

17:30:47 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
18:19:57 INFO  : Disconnected from the channel tcfchan#3.
19:54:29 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
19:54:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
19:54:32 INFO  : XSCT server has started successfully.
19:54:32 INFO  : Successfully done setting XSCT server connection channel  
19:54:32 INFO  : plnx-install-location is set to ''
19:54:32 INFO  : Successfully done setting workspace for the tool. 
19:54:34 INFO  : Registering command handlers for Vitis TCF services
19:54:34 INFO  : Platform repository initialization has completed.
19:54:35 INFO  : Successfully done query RDI_DATADIR 
19:55:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:55:19 INFO  : 'jtag frequency' command is executed.
19:55:19 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:55:19 INFO  : Context for 'APU' is selected.
19:55:20 INFO  : System reset is completed.
19:55:23 INFO  : 'after 3000' command is executed.
19:55:23 INFO  : Context for 'RPU' is selected.
19:55:23 INFO  : Split mode is enabled for R5#1
19:55:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:55:25 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
19:55:25 INFO  : Context for 'APU' is selected.
19:55:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
19:55:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:25 INFO  : Context for 'APU' is selected.
19:55:25 INFO  : Boot mode is read from the target.
19:55:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:55:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:55:26 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:55:26 INFO  : 'set bp_55_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:55:27 INFO  : 'con -block -timeout 60' command is executed.
19:55:27 INFO  : 'bpremove $bp_55_26_fsbl_bp' command is executed.
19:55:27 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:55:27 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
19:55:29 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
19:55:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_55_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_26_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:29 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:55:29 INFO  : 'con' command is executed.
19:55:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

19:55:30 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
20:09:20 INFO  : Disconnected from the channel tcfchan#1.
20:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:22 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:09:22 INFO  : 'jtag frequency' command is executed.
20:09:22 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:09:22 INFO  : Context for 'APU' is selected.
20:09:22 INFO  : System reset is completed.
20:09:25 INFO  : 'after 3000' command is executed.
20:09:25 INFO  : Context for 'RPU' is selected.
20:09:25 INFO  : Split mode is enabled for R5#1
20:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:09:27 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
20:09:27 INFO  : Context for 'APU' is selected.
20:09:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
20:09:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:32 INFO  : Context for 'APU' is selected.
20:09:32 INFO  : Boot mode is read from the target.
20:09:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:09:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:09:33 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:09:33 INFO  : 'set bp_9_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:09:34 INFO  : 'con -block -timeout 60' command is executed.
20:09:34 INFO  : 'bpremove $bp_9_33_fsbl_bp' command is executed.
20:09:34 INFO  : Context for processor 'psu_cortexr5_0' is selected.
20:09:34 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
20:09:36 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
20:09:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_9_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_33_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:36 INFO  : Context for processor 'psu_cortexr5_0' is selected.
20:09:36 INFO  : 'con' command is executed.
20:09:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

20:09:36 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
20:09:37 INFO  : Disconnected from the channel tcfchan#2.
20:15:28 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
20:15:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
20:15:31 INFO  : XSCT server has started successfully.
20:15:31 INFO  : plnx-install-location is set to ''
20:15:31 INFO  : Successfully done setting XSCT server connection channel  
20:15:31 INFO  : Successfully done setting workspace for the tool. 
20:15:32 INFO  : Registering command handlers for Vitis TCF services
20:15:32 INFO  : Successfully done query RDI_DATADIR 
20:15:32 INFO  : Platform repository initialization has completed.
20:16:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:16:16 INFO  : 'jtag frequency' command is executed.
20:16:16 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:16:16 INFO  : Context for 'APU' is selected.
20:16:16 INFO  : System reset is completed.
20:16:19 INFO  : 'after 3000' command is executed.
20:16:19 INFO  : Context for 'RPU' is selected.
20:16:19 INFO  : Split mode is enabled for R5#1
20:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:16:21 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
20:16:21 INFO  : Context for 'APU' is selected.
20:16:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
20:16:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:21 INFO  : Context for 'APU' is selected.
20:16:21 INFO  : Boot mode is read from the target.
20:16:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:16:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:16:22 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:16:22 INFO  : 'set bp_16_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:16:23 INFO  : 'con -block -timeout 60' command is executed.
20:16:23 INFO  : 'bpremove $bp_16_22_fsbl_bp' command is executed.
20:16:23 INFO  : Context for processor 'psu_cortexr5_0' is selected.
20:16:23 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
20:16:25 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
20:16:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_16_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_22_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:25 INFO  : Context for processor 'psu_cortexr5_0' is selected.
20:16:25 INFO  : 'con' command is executed.
20:16:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

20:16:25 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
07:30:37 INFO  : Disconnected from the channel tcfchan#1.
11:08:39 INFO  : Result from executing command 'getProjects': platform_freertos
11:08:39 INFO  : Result from executing command 'getPlatforms': platform_freertos|C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/platform_freertos.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:08:40 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
12:26:27 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
12:26:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
12:26:30 INFO  : XSCT server has started successfully.
12:26:30 INFO  : plnx-install-location is set to ''
12:26:30 INFO  : Successfully done setting XSCT server connection channel  
12:26:30 INFO  : Successfully done setting workspace for the tool. 
12:26:34 INFO  : Registering command handlers for Vitis TCF services
12:26:35 INFO  : Successfully done query RDI_DATADIR 
12:26:35 INFO  : Platform repository initialization has completed.
12:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:27:49 INFO  : 'jtag frequency' command is executed.
12:27:49 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:27:49 INFO  : Context for 'APU' is selected.
12:27:49 INFO  : System reset is completed.
12:27:52 INFO  : 'after 3000' command is executed.
12:27:52 INFO  : Context for 'RPU' is selected.
12:27:52 INFO  : Split mode is enabled for R5#1
12:27:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:27:54 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
12:27:54 INFO  : Context for 'APU' is selected.
12:27:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
12:27:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:55 INFO  : Context for 'APU' is selected.
12:27:55 INFO  : Boot mode is read from the target.
12:27:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:27:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:27:55 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:27:56 INFO  : 'set bp_27_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:27:57 INFO  : 'con -block -timeout 60' command is executed.
12:27:57 INFO  : 'bpremove $bp_27_55_fsbl_bp' command is executed.
12:27:57 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:27:57 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
12:27:59 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
12:27:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_27_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_55_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:59 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:27:59 INFO  : 'con' command is executed.
12:27:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

12:27:59 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:34:17 INFO  : Disconnected from the channel tcfchan#1.
15:34:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:34:35 INFO  : 'jtag frequency' command is executed.
15:34:35 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:34:35 INFO  : Context for 'APU' is selected.
15:34:35 INFO  : System reset is completed.
15:34:38 INFO  : 'after 3000' command is executed.
15:34:38 INFO  : Context for 'RPU' is selected.
15:34:38 INFO  : Split mode is enabled for R5#1
15:34:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:34:40 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:34:40 INFO  : Context for 'APU' is selected.
15:34:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:46 INFO  : Context for 'APU' is selected.
15:34:46 INFO  : Boot mode is read from the target.
15:34:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:34:47 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:34:47 INFO  : 'set bp_34_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:34:48 INFO  : 'con -block -timeout 60' command is executed.
15:34:48 INFO  : 'bpremove $bp_34_47_fsbl_bp' command is executed.
15:34:48 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:34:48 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:34:50 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:34:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_34_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_47_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:50 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:34:50 INFO  : 'con' command is executed.
15:34:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:34:50 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
20:12:18 INFO  : Disconnected from the channel tcfchan#2.
17:12:29 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
17:12:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
17:12:33 INFO  : XSCT server has started successfully.
17:12:33 INFO  : plnx-install-location is set to ''
17:12:33 INFO  : Successfully done setting XSCT server connection channel  
17:12:33 INFO  : Successfully done setting workspace for the tool. 
17:12:35 INFO  : Registering command handlers for Vitis TCF services
17:12:35 INFO  : Platform repository initialization has completed.
17:12:36 INFO  : Successfully done query RDI_DATADIR 
17:17:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:17:43 INFO  : 'jtag frequency' command is executed.
17:17:43 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:17:44 INFO  : Context for 'APU' is selected.
17:17:44 INFO  : System reset is completed.
17:17:47 INFO  : 'after 3000' command is executed.
17:17:47 INFO  : Context for 'RPU' is selected.
17:17:47 INFO  : Split mode is enabled for R5#1
17:17:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:17:49 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
17:17:49 INFO  : Context for 'APU' is selected.
17:17:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
17:17:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:50 INFO  : Context for 'APU' is selected.
17:17:50 INFO  : Boot mode is read from the target.
17:17:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:17:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:17:51 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:17:51 INFO  : 'set bp_17_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:17:51 INFO  : 'con -block -timeout 60' command is executed.
17:17:51 INFO  : 'bpremove $bp_17_51_fsbl_bp' command is executed.
17:17:51 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:17:51 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
17:17:55 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
17:17:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_17_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_51_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:55 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:17:55 INFO  : 'con' command is executed.
17:17:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

17:17:55 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
17:41:27 INFO  : Disconnected from the channel tcfchan#1.
17:42:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:42:13 INFO  : 'jtag frequency' command is executed.
17:42:13 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:42:16 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
17:42:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

17:42:16 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
17:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:42:49 INFO  : 'jtag frequency' command is executed.
17:42:49 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:42:52 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
17:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

17:42:52 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
18:26:01 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
18:26:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
18:26:03 INFO  : XSCT server has started successfully.
18:26:03 INFO  : Successfully done setting XSCT server connection channel  
18:26:03 INFO  : plnx-install-location is set to ''
18:26:03 INFO  : Successfully done setting workspace for the tool. 
18:26:05 INFO  : Registering command handlers for Vitis TCF services
18:26:05 INFO  : Successfully done query RDI_DATADIR 
18:26:05 INFO  : Platform repository initialization has completed.
18:28:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:28:42 INFO  : 'jtag frequency' command is executed.
18:28:42 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:28:45 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
18:28:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

18:28:45 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
18:29:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:29:37 INFO  : 'jtag frequency' command is executed.
18:29:37 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:29:40 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
18:29:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

18:29:40 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
18:30:22 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
18:30:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
18:30:25 INFO  : XSCT server has started successfully.
18:30:25 INFO  : plnx-install-location is set to ''
18:30:25 INFO  : Successfully done setting XSCT server connection channel  
18:30:25 INFO  : Successfully done setting workspace for the tool. 
18:30:26 INFO  : Registering command handlers for Vitis TCF services
18:30:26 INFO  : Successfully done query RDI_DATADIR 
18:30:26 INFO  : Platform repository initialization has completed.
18:31:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:31:13 INFO  : 'jtag frequency' command is executed.
18:31:13 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:31:16 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
18:31:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

18:31:16 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4  DAP (APB AP transaction error, DAP status 0x30000021)
18:36:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:20 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:36:20 INFO  : 'jtag frequency' command is executed.
18:36:20 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:36:20 INFO  : Context for 'APU' is selected.
18:36:20 INFO  : System reset is completed.
18:36:23 INFO  : 'after 3000' command is executed.
18:36:23 INFO  : Context for 'RPU' is selected.
18:36:23 INFO  : Split mode is enabled for R5#1
18:36:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:36:25 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
18:36:25 INFO  : Context for 'APU' is selected.
18:36:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
18:36:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:25 INFO  : Context for 'APU' is selected.
18:36:25 INFO  : Boot mode is read from the target.
18:36:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:36:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:36:26 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:36:26 INFO  : 'set bp_36_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:36:26 INFO  : 'con -block -timeout 60' command is executed.
18:36:26 INFO  : 'bpremove $bp_36_26_fsbl_bp' command is executed.
18:36:26 INFO  : Context for processor 'psu_cortexr5_0' is selected.
18:36:26 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
18:36:29 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
18:36:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_36_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_26_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:29 INFO  : Context for processor 'psu_cortexr5_0' is selected.
18:36:29 INFO  : 'con' command is executed.
18:36:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

18:36:29 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
19:31:45 INFO  : Disconnected from the channel tcfchan#1.
19:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:04 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:32:04 INFO  : 'jtag frequency' command is executed.
19:32:04 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:32:04 INFO  : Context for 'APU' is selected.
19:32:05 INFO  : System reset is completed.
19:32:08 INFO  : 'after 3000' command is executed.
19:32:08 INFO  : Context for 'RPU' is selected.
19:32:08 INFO  : Split mode is enabled for R5#1
19:32:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:32:09 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
19:32:09 INFO  : Context for 'APU' is selected.
19:32:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
19:32:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:16 INFO  : Context for 'APU' is selected.
19:32:16 INFO  : Boot mode is read from the target.
19:32:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:32:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:32:17 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:32:17 INFO  : 'set bp_32_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:32:18 INFO  : 'con -block -timeout 60' command is executed.
19:32:18 INFO  : 'bpremove $bp_32_17_fsbl_bp' command is executed.
19:32:18 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:32:18 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
19:32:20 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
19:32:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_32_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_17_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:20 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:32:20 INFO  : 'con' command is executed.
19:32:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

19:32:20 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
19:35:58 INFO  : Disconnected from the channel tcfchan#2.
19:36:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:36:23 INFO  : 'jtag frequency' command is executed.
19:36:23 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:36:23 INFO  : Context for 'APU' is selected.
19:36:24 INFO  : System reset is completed.
19:36:27 INFO  : 'after 3000' command is executed.
19:36:27 INFO  : Context for 'RPU' is selected.
19:36:27 INFO  : Split mode is enabled for R5#1
19:36:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:36:28 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
19:36:28 INFO  : Context for 'APU' is selected.
19:36:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
19:36:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:34 INFO  : Context for 'APU' is selected.
19:36:34 INFO  : Boot mode is read from the target.
19:36:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:36:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:36:34 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:36:34 INFO  : 'set bp_36_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:36:35 INFO  : 'con -block -timeout 60' command is executed.
19:36:35 INFO  : 'bpremove $bp_36_34_fsbl_bp' command is executed.
19:36:35 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:36:35 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
19:36:38 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
19:36:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_36_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_34_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:38 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:36:38 INFO  : 'con' command is executed.
19:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

19:36:38 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
21:46:14 INFO  : Result from executing command 'getProjects': platform_freertos
21:46:14 INFO  : Result from executing command 'getPlatforms': platform_freertos|C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/platform_freertos.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:46:16 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
21:56:12 INFO  : Disconnected from the channel tcfchan#3.
21:56:18 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
21:56:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:56:37 INFO  : 'jtag frequency' command is executed.
21:56:37 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:56:37 INFO  : Context for 'APU' is selected.
21:56:38 INFO  : System reset is completed.
21:56:41 INFO  : 'after 3000' command is executed.
21:56:41 INFO  : Context for 'RPU' is selected.
21:56:41 INFO  : Split mode is enabled for R5#1
21:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
21:56:42 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
21:56:42 INFO  : Context for 'APU' is selected.
21:56:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
21:56:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:43 INFO  : Context for 'APU' is selected.
21:56:43 INFO  : Boot mode is read from the target.
21:56:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:56:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:56:44 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:56:44 INFO  : 'set bp_56_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:56:45 INFO  : 'con -block -timeout 60' command is executed.
21:56:45 INFO  : 'bpremove $bp_56_44_fsbl_bp' command is executed.
21:56:45 INFO  : Context for processor 'psu_cortexr5_0' is selected.
21:56:45 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
21:56:47 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
21:56:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_56_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_44_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:47 INFO  : Context for processor 'psu_cortexr5_0' is selected.
21:56:47 INFO  : 'con' command is executed.
21:56:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

21:56:47 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
21:58:08 INFO  : Disconnected from the channel tcfchan#6.
21:58:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:58:25 INFO  : 'jtag frequency' command is executed.
21:58:25 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:58:25 INFO  : Context for 'APU' is selected.
21:58:25 INFO  : System reset is completed.
21:58:28 INFO  : 'after 3000' command is executed.
21:58:28 INFO  : Context for 'RPU' is selected.
21:58:28 INFO  : Split mode is enabled for R5#1
21:58:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
21:58:30 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
21:58:30 INFO  : Context for 'APU' is selected.
21:58:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
21:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:30 INFO  : Context for 'APU' is selected.
21:58:30 INFO  : Boot mode is read from the target.
21:58:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:58:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:58:31 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:58:31 INFO  : 'set bp_58_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:58:32 INFO  : 'con -block -timeout 60' command is executed.
21:58:32 INFO  : 'bpremove $bp_58_31_fsbl_bp' command is executed.
21:58:32 INFO  : Context for processor 'psu_cortexr5_0' is selected.
21:58:32 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
21:58:34 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
21:58:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_58_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_31_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:35 INFO  : Context for processor 'psu_cortexr5_0' is selected.
21:58:35 INFO  : 'con' command is executed.
21:58:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

21:58:35 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
22:39:36 INFO  : Disconnected from the channel tcfchan#7.
22:39:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:39:56 INFO  : 'jtag frequency' command is executed.
22:39:56 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:39:56 INFO  : Context for 'APU' is selected.
22:39:56 INFO  : System reset is completed.
22:39:59 INFO  : 'after 3000' command is executed.
22:39:59 INFO  : Context for 'RPU' is selected.
22:39:59 INFO  : Split mode is enabled for R5#1
22:39:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
22:40:01 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
22:40:01 INFO  : Context for 'APU' is selected.
22:40:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
22:40:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:01 INFO  : Context for 'APU' is selected.
22:40:01 INFO  : Boot mode is read from the target.
22:40:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:40:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:40:02 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:40:02 INFO  : 'set bp_40_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:40:02 INFO  : 'con -block -timeout 60' command is executed.
22:40:02 INFO  : 'bpremove $bp_40_2_fsbl_bp' command is executed.
22:40:02 INFO  : Context for processor 'psu_cortexr5_0' is selected.
22:40:02 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
22:40:04 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
22:40:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_40_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_2_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:04 INFO  : Context for processor 'psu_cortexr5_0' is selected.
22:40:04 INFO  : 'con' command is executed.
22:40:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

22:40:04 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
22:43:48 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
22:44:37 INFO  : Disconnected from the channel tcfchan#8.
22:44:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:39 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:44:39 INFO  : 'jtag frequency' command is executed.
22:44:39 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:44:39 INFO  : Context for 'APU' is selected.
22:44:39 INFO  : System reset is completed.
22:44:42 INFO  : 'after 3000' command is executed.
22:44:42 INFO  : Context for 'RPU' is selected.
22:44:42 INFO  : Split mode is enabled for R5#1
22:44:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
22:44:44 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
22:44:44 INFO  : Context for 'APU' is selected.
22:44:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
22:44:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:44:44 INFO  : Context for 'APU' is selected.
22:44:44 INFO  : Boot mode is read from the target.
22:44:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:44:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:44:45 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:44:45 INFO  : 'set bp_44_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:44:46 INFO  : 'con -block -timeout 60' command is executed.
22:44:46 INFO  : 'bpremove $bp_44_45_fsbl_bp' command is executed.
22:44:46 INFO  : Context for processor 'psu_cortexr5_0' is selected.
22:44:46 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
22:44:48 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
22:44:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_44_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_45_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

22:44:48 INFO  : Context for processor 'psu_cortexr5_0' is selected.
22:44:49 INFO  : 'con' command is executed.
22:44:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

22:44:49 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
22:49:38 INFO  : Disconnected from the channel tcfchan#10.
22:49:48 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
22:50:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:32 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:50:32 INFO  : 'jtag frequency' command is executed.
22:50:32 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:50:32 INFO  : Context for 'APU' is selected.
22:50:32 INFO  : System reset is completed.
22:50:35 INFO  : 'after 3000' command is executed.
22:50:35 INFO  : Context for 'RPU' is selected.
22:50:35 INFO  : Split mode is enabled for R5#1
22:50:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
22:50:37 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
22:50:37 INFO  : Context for 'APU' is selected.
22:50:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
22:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:37 INFO  : Context for 'APU' is selected.
22:50:37 INFO  : Boot mode is read from the target.
22:50:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:50:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:50:37 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:50:38 INFO  : 'set bp_50_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:50:38 INFO  : 'con -block -timeout 60' command is executed.
22:50:38 INFO  : 'bpremove $bp_50_37_fsbl_bp' command is executed.
22:50:38 INFO  : Context for processor 'psu_cortexr5_0' is selected.
22:50:38 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
22:50:40 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
22:50:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_50_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_37_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:40 INFO  : Context for processor 'psu_cortexr5_0' is selected.
22:50:40 INFO  : 'con' command is executed.
22:50:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

22:50:40 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
23:10:47 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
23:11:57 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
23:12:34 INFO  : Disconnected from the channel tcfchan#12.
23:12:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:36 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:12:36 INFO  : 'jtag frequency' command is executed.
23:12:36 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:12:36 INFO  : Context for 'APU' is selected.
23:12:36 INFO  : System reset is completed.
23:12:39 INFO  : 'after 3000' command is executed.
23:12:39 INFO  : Context for 'RPU' is selected.
23:12:39 INFO  : Split mode is enabled for R5#1
23:12:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
23:12:41 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
23:12:41 INFO  : Context for 'APU' is selected.
23:12:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
23:12:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:41 INFO  : Context for 'APU' is selected.
23:12:41 INFO  : Boot mode is read from the target.
23:12:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:12:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:12:42 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:12:42 INFO  : 'set bp_12_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:12:42 INFO  : 'con -block -timeout 60' command is executed.
23:12:42 INFO  : 'bpremove $bp_12_42_fsbl_bp' command is executed.
23:12:42 INFO  : Context for processor 'psu_cortexr5_0' is selected.
23:12:42 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
23:12:44 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
23:12:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_12_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_42_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:44 INFO  : Context for processor 'psu_cortexr5_0' is selected.
23:12:44 INFO  : 'con' command is executed.
23:12:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

23:12:44 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
08:43:07 INFO  : Disconnected from the channel tcfchan#15.
09:31:40 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
09:31:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
09:31:43 INFO  : XSCT server has started successfully.
09:31:43 INFO  : Successfully done setting XSCT server connection channel  
09:31:43 INFO  : plnx-install-location is set to ''
09:31:43 INFO  : Successfully done setting workspace for the tool. 
09:31:45 INFO  : Registering command handlers for Vitis TCF services
09:31:45 INFO  : Platform repository initialization has completed.
09:31:46 INFO  : Successfully done query RDI_DATADIR 
09:34:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:34:12 INFO  : 'jtag frequency' command is executed.
09:34:12 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:34:12 INFO  : Context for 'APU' is selected.
09:34:13 INFO  : System reset is completed.
09:34:16 INFO  : 'after 3000' command is executed.
09:34:16 INFO  : Context for 'RPU' is selected.
09:34:16 INFO  : Split mode is enabled for R5#1
09:34:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:34:18 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:34:18 INFO  : Context for 'APU' is selected.
09:34:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:34:18 INFO  : 'configparams force-mem-access 1' command is executed.
09:34:18 INFO  : Context for 'APU' is selected.
09:34:18 INFO  : Boot mode is read from the target.
09:34:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:34:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:34:19 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:34:19 INFO  : 'set bp_34_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:34:20 INFO  : 'con -block -timeout 60' command is executed.
09:34:20 INFO  : 'bpremove $bp_34_19_fsbl_bp' command is executed.
09:34:20 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:34:20 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:34:22 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:34:22 INFO  : 'configparams force-mem-access 0' command is executed.
09:34:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_34_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_19_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:34:22 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:34:22 INFO  : 'con' command is executed.
09:34:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:34:22 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
11:26:56 INFO  : Disconnected from the channel tcfchan#1.
11:28:44 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
11:28:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
11:28:47 INFO  : XSCT server has started successfully.
11:28:47 INFO  : Successfully done setting XSCT server connection channel  
11:28:47 INFO  : plnx-install-location is set to ''
11:28:47 INFO  : Successfully done setting workspace for the tool. 
11:28:50 INFO  : Registering command handlers for Vitis TCF services
11:28:50 INFO  : Successfully done query RDI_DATADIR 
11:28:50 INFO  : Platform repository initialization has completed.
11:31:25 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
11:31:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
11:31:29 INFO  : XSCT server has started successfully.
11:31:29 INFO  : Successfully done setting XSCT server connection channel  
11:31:29 INFO  : plnx-install-location is set to ''
11:31:29 INFO  : Successfully done setting workspace for the tool. 
11:31:29 INFO  : Registering command handlers for Vitis TCF services
11:31:30 INFO  : Successfully done query RDI_DATADIR 
11:31:30 INFO  : Platform repository initialization has completed.
11:32:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:08 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:32:08 INFO  : 'jtag frequency' command is executed.
11:32:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:32:08 INFO  : Context for 'APU' is selected.
11:32:09 INFO  : System reset is completed.
11:32:12 INFO  : 'after 3000' command is executed.
11:32:12 INFO  : Context for 'RPU' is selected.
11:32:12 INFO  : Split mode is enabled for R5#1
11:32:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:32:13 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
11:32:14 INFO  : Context for 'APU' is selected.
11:32:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
11:32:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:14 INFO  : Context for 'APU' is selected.
11:32:14 INFO  : Boot mode is read from the target.
11:32:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:32:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:32:14 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:32:15 INFO  : 'set bp_32_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:32:16 INFO  : 'con -block -timeout 60' command is executed.
11:32:16 INFO  : 'bpremove $bp_32_14_fsbl_bp' command is executed.
11:32:16 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:32:16 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:32:18 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
11:32:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_32_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_14_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:18 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:32:18 INFO  : 'con' command is executed.
11:32:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:32:18 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
13:35:27 INFO  : Disconnected from the channel tcfchan#1.
13:35:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:35:29 INFO  : 'jtag frequency' command is executed.
13:35:29 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:35:29 INFO  : Context for 'APU' is selected.
13:35:29 INFO  : System reset is completed.
13:35:32 INFO  : 'after 3000' command is executed.
13:35:32 INFO  : Context for 'RPU' is selected.
13:35:32 INFO  : Split mode is enabled for R5#1
13:35:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:35:34 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:35:34 INFO  : Context for 'APU' is selected.
13:35:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:35:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:40 INFO  : Context for 'APU' is selected.
13:35:40 INFO  : Boot mode is read from the target.
13:35:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:35:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:35:41 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:35:41 INFO  : 'set bp_35_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:35:42 INFO  : 'con -block -timeout 60' command is executed.
13:35:42 INFO  : 'bpremove $bp_35_41_fsbl_bp' command is executed.
13:35:42 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:35:42 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:35:44 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:35:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_35_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_41_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:44 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:35:44 INFO  : 'con' command is executed.
13:35:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:35:44 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:46:52 INFO  : Result from executing command 'getProjects': platform_freertos
15:46:52 INFO  : Result from executing command 'getPlatforms': platform_freertos|C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/platform_freertos.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:46:53 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
15:47:59 INFO  : Disconnected from the channel tcfchan#2.
15:48:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:48:01 INFO  : 'jtag frequency' command is executed.
15:48:01 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:48:01 INFO  : Context for 'APU' is selected.
15:48:01 INFO  : System reset is completed.
15:48:04 INFO  : 'after 3000' command is executed.
15:48:04 INFO  : Context for 'RPU' is selected.
15:48:04 INFO  : Split mode is enabled for R5#1
15:48:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:48:06 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
15:48:06 INFO  : Context for 'APU' is selected.
15:48:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
15:48:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:12 INFO  : Context for 'APU' is selected.
15:48:12 INFO  : Boot mode is read from the target.
15:48:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:48:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:48:13 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:48:13 INFO  : 'set bp_48_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:48:14 INFO  : 'con -block -timeout 60' command is executed.
15:48:14 INFO  : 'bpremove $bp_48_13_fsbl_bp' command is executed.
15:48:14 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:48:14 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:48:16 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
15:48:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_48_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_13_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:16 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:48:16 INFO  : 'con' command is executed.
15:48:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:48:16 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
16:49:45 INFO  : Disconnected from the channel tcfchan#5.
06:49:13 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
06:49:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
06:49:18 INFO  : XSCT server has started successfully.
06:49:18 INFO  : Successfully done setting XSCT server connection channel  
06:49:18 INFO  : plnx-install-location is set to ''
06:49:18 INFO  : Successfully done setting workspace for the tool. 
06:49:24 INFO  : Registering command handlers for Vitis TCF services
06:49:25 INFO  : Platform repository initialization has completed.
06:49:25 INFO  : Successfully done query RDI_DATADIR 
09:35:35 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
09:35:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
09:35:38 INFO  : XSCT server has started successfully.
09:35:38 INFO  : plnx-install-location is set to ''
09:35:38 INFO  : Successfully done setting XSCT server connection channel  
09:35:38 INFO  : Successfully done setting workspace for the tool. 
09:35:39 INFO  : Registering command handlers for Vitis TCF services
09:35:40 INFO  : Platform repository initialization has completed.
09:35:40 INFO  : Successfully done query RDI_DATADIR 
09:55:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
09:55:07 INFO  : 'jtag frequency' command is executed.
09:55:07 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:55:07 INFO  : Context for 'APU' is selected.
09:55:08 INFO  : System reset is completed.
09:55:11 INFO  : 'after 3000' command is executed.
09:55:11 INFO  : Context for 'RPU' is selected.
09:55:11 INFO  : Split mode is enabled for R5#1
09:55:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
09:55:13 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
09:55:13 INFO  : Context for 'APU' is selected.
09:55:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
09:55:13 INFO  : 'configparams force-mem-access 1' command is executed.
09:55:13 INFO  : Context for 'APU' is selected.
09:55:13 INFO  : Boot mode is read from the target.
09:55:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:55:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:55:14 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:55:14 INFO  : 'set bp_55_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:55:15 INFO  : 'con -block -timeout 60' command is executed.
09:55:15 INFO  : 'bpremove $bp_55_14_fsbl_bp' command is executed.
09:55:15 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:55:15 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:55:17 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
09:55:17 INFO  : 'configparams force-mem-access 0' command is executed.
09:55:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_55_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_14_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

09:55:17 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:55:17 INFO  : 'con' command is executed.
09:55:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:55:17 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
10:26:32 INFO  : Disconnected from the channel tcfchan#1.
10:27:30 INFO  : Result from executing command 'getProjects': platform_freertos
10:27:30 INFO  : Result from executing command 'getPlatforms': platform_freertos|C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/platform_freertos.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
10:27:31 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
10:28:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:09 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:28:09 INFO  : 'jtag frequency' command is executed.
10:28:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:28:09 INFO  : Context for 'APU' is selected.
10:28:10 INFO  : System reset is completed.
10:28:13 INFO  : 'after 3000' command is executed.
10:28:13 INFO  : Context for 'RPU' is selected.
10:28:13 INFO  : Split mode is enabled for R5#1
10:28:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:28:14 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
10:28:14 INFO  : Context for 'APU' is selected.
10:28:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
10:28:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:15 INFO  : Context for 'APU' is selected.
10:28:15 INFO  : Boot mode is read from the target.
10:28:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:28:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:28:15 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:28:15 INFO  : 'set bp_28_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:28:16 INFO  : 'con -block -timeout 60' command is executed.
10:28:16 INFO  : 'bpremove $bp_28_15_fsbl_bp' command is executed.
10:28:16 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:28:16 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:28:19 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
10:28:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_28_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_15_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:19 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:28:19 INFO  : 'con' command is executed.
10:28:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

10:28:19 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
12:10:59 ERROR : (XSDB Server)Invalid arguments, specify name of the application

12:11:23 ERROR : (XSDB Server)unknown command or category "app build -all": must be categories, commands, connections, breakpoints, download, memory, registers, running, reset, ipi, streams, projects, petalinux, hsi, miscellaneous, connect, disconnect, targets, rrd, rwr, state, stop, con, stp, nxt, stpi, nxti, stpout, dis, mrd, mwr, osa, memmap, dow, verify, mask_poll, mask_write, init_ps, rst, pmc, plm, plm copy-debug-log, plm set-debug-log, plm set-log-level, plm log, fpga, bpadd, bpremove, bpenable, bpdisable, bplist, bpstatus, jtagterminal, readjtaguart, loadhw, loadipxact, unloadhw, mdm_drwr, mb_drwr, mdm_drrd, mb_drrd, print, locals, backtrace, bt, configparams, version, profile, mbprofile, mbtrace, jtag, jtag targets, jtag sequence, jtag device_properties, jtag lock, jtag unlock, jtag claim, jtag disclaim, jtag frequency, jtag skew, jtag servers, tfile, tfile open, tfile close, tfile read, tfile write, tfile stat, tfile lstat, tfile fstat, tfile setstat, tfile fsetstat, tfile remove, tfile rmdir, tfile mkdir, tfile realpath, tfile rename, tfile readlink, tfile symlink, tfile opendir, tfile readdir, tfile copy, tfile user, tfile roots, tfile ls, xsdbserver start, xsdbserver stop, xsdbserver disconnect, xsdbserver version, gdbremote connect, gdbremote disconnect, svf, svf config, svf generate, svf mwr, svf dow, svf stop, svf con, svf delay, svf rst, device, device program, device status, device authjtag, stapl, stapl config, stapl start, stapl stop, openhw, closehw, getaddrmap, getperipherals, getprocessors, repo, lscript, lscript memory, lscript section, lscript def-mem, lscript generate, sdtgen, sdtgen set_dt_param, sdtgen generate_sdt, sdtgen get_dt_param, sdtgen copy_hw_files, platform, platform active, platform clean, platform config, platform create, platform generate, platform list, platform read, platform remove, platform report, platform write, domain, domain active, domain config, domain create, domain list, domain remove, domain report, bsp, bsp config, bsp getdrivers, bsp getlibs, bsp getos, bsp listparams, bsp removelib, bsp reload, bsp write, bsp regenerate, bsp setdriver, bsp setlib, bsp setosversion, library, library build, library clean, library config, library create, library list, library remove, library report, driver, checkvalidrmxsa, isstaticxsa, ishwexpandable, createdts, setws, getws, app, app build, app clean, app config, app create, app list, app remove, app report, app switch, sysproj, sysproj build, sysproj clean, sysproj list, sysproj remove, sysproj report, importprojects, importsources, toolchain, petalinux-install-path, hsi create_dt_node, hsi create_dt_tree, hsi current_dt_tree, hsi get_dt_nodes, hsi get_dt_trees, hsi close_hw_design, hsi current_hw_design, hsi get_cells, hsi get_hw_designs, hsi get_hw_files, hsi get_intf_nets, hsi get_intf_pins, hsi get_intf_ports, hsi get_mem_ranges, hsi get_nets, hsi get_pins, hsi get_ports, hsi open_hw_design, hsi write_ps_configuration, hsi add_library, hsi close_sw_design, hsi create_comp_param, hsi create_node, hsi create_sw_design, hsi current_sw_design, hsi delete_objs, hsi generate_app, hsi generate_bsp, hsi generate_target, hsi get_arrays, hsi get_comp_params, hsi get_drivers, hsi get_fields, hsi get_libs, hsi get_nodes, hsi get_os, hsi get_registers, hsi get_sw_cores, hsi get_sw_designs, hsi get_sw_interfaces, hsi get_sw_processor, hsi open_sw_design, hsi set_repo_path, hsi create_property, hsi get_property, hsi list_property, hsi list_property_value, hsi report_property, hsi reset_property, hsi set_property, hsi get_param, hsi list_param, hsi report_param, hsi reset_param, hsi set_param, hsi get_msg_config, hsi report_environment, hsi reset_msg_config, hsi reset_msg_count, hsi set_msg_config, hsi list_features, hsi load_features, hsi register_proc, hsi unregister_proc

12:11:33 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:36:57 INFO  : Disconnected from the channel tcfchan#4.
13:37:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:37:18 INFO  : 'jtag frequency' command is executed.
13:37:18 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:37:18 INFO  : Context for 'APU' is selected.
13:37:19 INFO  : System reset is completed.
13:37:22 INFO  : 'after 3000' command is executed.
13:37:22 INFO  : Context for 'RPU' is selected.
13:37:22 INFO  : Split mode is enabled for R5#1
13:37:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:37:23 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:37:23 INFO  : Context for 'APU' is selected.
13:37:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:37:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:37:24 INFO  : Context for 'APU' is selected.
13:37:24 INFO  : Boot mode is read from the target.
13:37:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:37:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:37:24 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:37:24 INFO  : 'set bp_37_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:37:25 INFO  : 'con -block -timeout 60' command is executed.
13:37:25 INFO  : 'bpremove $bp_37_24_fsbl_bp' command is executed.
13:37:25 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:37:25 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:37:28 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:37:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:37:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_37_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_24_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:37:28 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:37:28 INFO  : 'con' command is executed.
13:37:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:37:28 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
13:42:37 INFO  : Disconnected from the channel tcfchan#6.
13:43:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:43:05 INFO  : 'jtag frequency' command is executed.
13:43:05 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:43:05 INFO  : Context for 'APU' is selected.
13:43:05 INFO  : System reset is completed.
13:43:08 INFO  : 'after 3000' command is executed.
13:43:08 INFO  : Context for 'RPU' is selected.
13:43:08 INFO  : Split mode is enabled for R5#1
13:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:43:10 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:43:10 INFO  : Context for 'APU' is selected.
13:43:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:43:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:10 INFO  : Context for 'APU' is selected.
13:43:10 INFO  : Boot mode is read from the target.
13:43:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:43:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:43:11 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:43:11 INFO  : 'set bp_43_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:43:12 INFO  : 'con -block -timeout 60' command is executed.
13:43:12 INFO  : 'bpremove $bp_43_11_fsbl_bp' command is executed.
13:43:12 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:43:12 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:43:14 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:43:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_43_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_11_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:14 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:43:14 INFO  : 'con' command is executed.
13:43:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:43:14 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:05:07 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

14:06:07 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
14:07:25 INFO  : Disconnected from the channel tcfchan#7.
14:07:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:27 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:07:27 INFO  : 'jtag frequency' command is executed.
14:07:27 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:07:27 INFO  : Context for 'APU' is selected.
14:07:27 INFO  : System reset is completed.
14:07:30 INFO  : 'after 3000' command is executed.
14:07:30 INFO  : Context for 'RPU' is selected.
14:07:30 INFO  : Split mode is enabled for R5#1
14:07:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:07:32 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:07:32 INFO  : Context for 'APU' is selected.
14:07:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:07:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:32 INFO  : Context for 'APU' is selected.
14:07:32 INFO  : Boot mode is read from the target.
14:07:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:07:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:07:32 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:07:32 INFO  : 'set bp_7_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:07:33 INFO  : 'con -block -timeout 60' command is executed.
14:07:33 INFO  : 'bpremove $bp_7_32_fsbl_bp' command is executed.
14:07:33 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:07:33 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:07:35 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:07:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_7_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_32_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:35 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:07:35 INFO  : 'con' command is executed.
14:07:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:07:35 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\systemdebugger_system_bex_standalone.tcl'
14:16:27 INFO  : Disconnected from the channel tcfchan#8.
14:16:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:50 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:16:50 INFO  : 'jtag frequency' command is executed.
14:16:50 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:16:50 INFO  : Context for 'APU' is selected.
14:16:50 INFO  : System reset is completed.
14:16:53 INFO  : 'after 3000' command is executed.
14:16:53 INFO  : Context for 'RPU' is selected.
14:16:53 INFO  : Split mode is enabled for R5#1
14:16:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:16:55 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:16:55 INFO  : Context for 'APU' is selected.
14:16:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:16:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:55 INFO  : Context for 'APU' is selected.
14:16:55 INFO  : Boot mode is read from the target.
14:16:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:16:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:16:56 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:16:56 INFO  : 'set bp_16_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:16:57 INFO  : 'con -block -timeout 60' command is executed.
14:16:57 INFO  : 'bpremove $bp_16_56_fsbl_bp' command is executed.
14:16:57 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:16:57 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:16:59 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:16:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_16_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_56_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:59 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:16:59 INFO  : 'con' command is executed.
14:16:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:16:59 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
14:22:16 INFO  : Disconnected from the channel tcfchan#9.
14:22:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:32 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:22:32 INFO  : 'jtag frequency' command is executed.
14:22:32 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:22:32 INFO  : Context for 'APU' is selected.
14:22:32 INFO  : System reset is completed.
14:22:35 INFO  : 'after 3000' command is executed.
14:22:35 INFO  : Context for 'RPU' is selected.
14:22:35 INFO  : Split mode is enabled for R5#1
14:22:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:22:37 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
14:22:37 INFO  : Context for 'APU' is selected.
14:22:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
14:22:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:37 INFO  : Context for 'APU' is selected.
14:22:37 INFO  : Boot mode is read from the target.
14:22:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:22:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:22:38 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:22:38 INFO  : 'set bp_22_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:22:39 INFO  : 'con -block -timeout 60' command is executed.
14:22:39 INFO  : 'bpremove $bp_22_38_fsbl_bp' command is executed.
14:22:39 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:22:39 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:22:41 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
14:22:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_22_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_38_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:41 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:22:41 INFO  : 'con' command is executed.
14:22:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:22:41 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:39:00 INFO  : Disconnected from the channel tcfchan#10.
18:29:48 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
18:29:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
18:29:52 INFO  : XSCT server has started successfully.
18:29:52 INFO  : Successfully done setting XSCT server connection channel  
18:29:52 INFO  : plnx-install-location is set to ''
18:29:52 INFO  : Successfully done setting workspace for the tool. 
18:29:54 INFO  : Registering command handlers for Vitis TCF services
18:29:54 INFO  : Platform repository initialization has completed.
18:29:54 INFO  : Successfully done query RDI_DATADIR 
18:51:11 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
18:51:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa is already opened

18:53:12 INFO  : Result from executing command 'removePlatformRepo': 
18:55:09 INFO  : Result from executing command 'getProjects': platform_freertos
18:55:09 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:55:11 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
18:56:41 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
19:16:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:16:30 INFO  : 'jtag frequency' command is executed.
19:16:30 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:16:30 INFO  : Context for 'APU' is selected.
19:16:30 INFO  : System reset is completed.
19:16:33 INFO  : 'after 3000' command is executed.
19:16:33 INFO  : Context for 'RPU' is selected.
19:16:33 INFO  : Split mode is enabled for R5#1
19:16:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:16:35 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
19:16:35 INFO  : Context for 'APU' is selected.
19:16:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
19:16:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:35 INFO  : Context for 'APU' is selected.
19:16:35 INFO  : Boot mode is read from the target.
19:16:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:16:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:16:36 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:16:36 INFO  : 'set bp_16_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:16:37 INFO  : 'con -block -timeout 60' command is executed.
19:16:37 INFO  : 'bpremove $bp_16_36_fsbl_bp' command is executed.
19:16:37 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:16:37 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
19:16:40 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
19:16:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_16_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_36_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:40 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:16:40 INFO  : 'con' command is executed.
19:16:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

19:16:40 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
19:25:54 INFO  : Disconnected from the channel tcfchan#5.
19:26:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:26:05 INFO  : 'jtag frequency' command is executed.
19:26:05 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:26:05 INFO  : Context for 'APU' is selected.
19:26:05 INFO  : System reset is completed.
19:26:08 INFO  : 'after 3000' command is executed.
19:26:08 INFO  : Context for 'RPU' is selected.
19:26:08 INFO  : Split mode is enabled for R5#1
19:26:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:26:10 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
19:26:10 INFO  : Context for 'APU' is selected.
19:26:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
19:26:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:15 INFO  : Context for 'APU' is selected.
19:26:15 INFO  : Boot mode is read from the target.
19:26:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:26:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:26:16 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:26:16 INFO  : 'set bp_26_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:26:16 INFO  : 'con -block -timeout 60' command is executed.
19:26:16 INFO  : 'bpremove $bp_26_16_fsbl_bp' command is executed.
19:26:16 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:26:16 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
19:26:18 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
19:26:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_26_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_16_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:18 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:26:19 INFO  : 'con' command is executed.
19:26:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

19:26:19 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
19:35:10 INFO  : Disconnected from the channel tcfchan#6.
19:35:15 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
19:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:40 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:35:40 INFO  : 'jtag frequency' command is executed.
19:35:40 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:35:40 INFO  : Context for 'APU' is selected.
19:35:40 INFO  : System reset is completed.
19:35:43 INFO  : 'after 3000' command is executed.
19:35:43 INFO  : Context for 'RPU' is selected.
19:35:43 INFO  : Split mode is enabled for R5#1
19:35:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:35:45 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
19:35:45 INFO  : Context for 'APU' is selected.
19:35:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
19:35:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:45 INFO  : Context for 'APU' is selected.
19:35:45 INFO  : Boot mode is read from the target.
19:35:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:35:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:35:45 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:35:46 INFO  : 'set bp_35_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:35:47 INFO  : 'con -block -timeout 60' command is executed.
19:35:47 INFO  : 'bpremove $bp_35_45_fsbl_bp' command is executed.
19:35:47 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:35:47 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
19:35:49 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
19:35:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_35_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_45_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:35:49 INFO  : 'con' command is executed.
19:35:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

19:35:49 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
19:51:59 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
19:52:22 INFO  : Disconnected from the channel tcfchan#8.
19:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:52:24 INFO  : 'jtag frequency' command is executed.
19:52:24 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:52:24 INFO  : Context for 'APU' is selected.
19:52:24 INFO  : System reset is completed.
19:52:27 INFO  : 'after 3000' command is executed.
19:52:27 INFO  : Context for 'RPU' is selected.
19:52:27 INFO  : Split mode is enabled for R5#1
19:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:52:29 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
19:52:29 INFO  : Context for 'APU' is selected.
19:52:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
19:52:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:29 INFO  : Context for 'APU' is selected.
19:52:29 INFO  : Boot mode is read from the target.
19:52:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:52:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:52:30 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:52:30 INFO  : 'set bp_52_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:52:31 INFO  : 'con -block -timeout 60' command is executed.
19:52:31 INFO  : 'bpremove $bp_52_30_fsbl_bp' command is executed.
19:52:31 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:52:31 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
19:52:33 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
19:52:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_52_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_30_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:33 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:52:33 INFO  : 'con' command is executed.
19:52:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

19:52:33 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
19:58:51 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
19:59:44 INFO  : Disconnected from the channel tcfchan#10.
19:59:50 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
20:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:00:24 INFO  : 'jtag frequency' command is executed.
20:00:24 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:00:24 INFO  : Context for 'APU' is selected.
20:00:24 INFO  : System reset is completed.
20:00:27 INFO  : 'after 3000' command is executed.
20:00:27 INFO  : Context for 'RPU' is selected.
20:00:27 INFO  : Split mode is enabled for R5#1
20:00:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:00:29 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
20:00:29 INFO  : Context for 'APU' is selected.
20:00:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
20:00:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:29 INFO  : Context for 'APU' is selected.
20:00:29 INFO  : Boot mode is read from the target.
20:00:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:00:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:00:30 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:00:30 INFO  : 'set bp_0_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:00:30 INFO  : 'con -block -timeout 60' command is executed.
20:00:30 INFO  : 'bpremove $bp_0_30_fsbl_bp' command is executed.
20:00:30 INFO  : Context for processor 'psu_cortexr5_0' is selected.
20:00:30 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
20:00:32 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
20:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_0_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_30_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:33 INFO  : Context for processor 'psu_cortexr5_0' is selected.
20:00:33 INFO  : 'con' command is executed.
20:00:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

20:00:33 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
20:07:12 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
20:07:40 INFO  : Disconnected from the channel tcfchan#13.
20:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:07:42 INFO  : 'jtag frequency' command is executed.
20:07:42 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:07:42 INFO  : Context for 'APU' is selected.
20:07:42 INFO  : System reset is completed.
20:07:45 INFO  : 'after 3000' command is executed.
20:07:45 INFO  : Context for 'RPU' is selected.
20:07:45 INFO  : Split mode is enabled for R5#1
20:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:07:47 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
20:07:47 INFO  : Context for 'APU' is selected.
20:07:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
20:07:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:47 INFO  : Context for 'APU' is selected.
20:07:47 INFO  : Boot mode is read from the target.
20:07:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:07:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:07:48 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:07:48 INFO  : 'set bp_7_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:07:49 INFO  : 'con -block -timeout 60' command is executed.
20:07:49 INFO  : 'bpremove $bp_7_48_fsbl_bp' command is executed.
20:07:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
20:07:49 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
20:07:51 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
20:07:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_7_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_48_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:51 INFO  : Context for processor 'psu_cortexr5_0' is selected.
20:07:51 INFO  : 'con' command is executed.
20:07:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

20:07:51 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
20:19:33 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
20:20:00 INFO  : Disconnected from the channel tcfchan#15.
20:20:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:02 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:20:02 INFO  : 'jtag frequency' command is executed.
20:20:02 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:20:02 INFO  : Context for 'APU' is selected.
20:20:03 INFO  : System reset is completed.
20:20:06 INFO  : 'after 3000' command is executed.
20:20:06 INFO  : Context for 'RPU' is selected.
20:20:06 INFO  : Split mode is enabled for R5#1
20:20:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:20:07 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
20:20:07 INFO  : Context for 'APU' is selected.
20:20:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
20:20:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:07 INFO  : Context for 'APU' is selected.
20:20:08 INFO  : Boot mode is read from the target.
20:20:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:20:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:20:08 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:20:08 INFO  : 'set bp_20_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:20:09 INFO  : 'con -block -timeout 60' command is executed.
20:20:09 INFO  : 'bpremove $bp_20_8_fsbl_bp' command is executed.
20:20:09 INFO  : Context for processor 'psu_cortexr5_0' is selected.
20:20:09 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
20:20:12 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
20:20:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_20_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_8_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:12 INFO  : Context for processor 'psu_cortexr5_0' is selected.
20:20:12 INFO  : 'con' command is executed.
20:20:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

20:20:12 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
08:55:47 INFO  : Disconnected from the channel tcfchan#17.
13:44:37 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Workspace/ultra96_bex/IDE.log'.
13:44:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
13:44:41 INFO  : XSCT server has started successfully.
13:44:41 INFO  : plnx-install-location is set to ''
13:44:41 INFO  : Successfully done setting XSCT server connection channel  
13:44:41 INFO  : Successfully done setting workspace for the tool. 
13:44:43 INFO  : Platform repository initialization has completed.
13:44:43 INFO  : Registering command handlers for Vitis TCF services
13:44:43 INFO  : Successfully done query RDI_DATADIR 
13:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:45:14 INFO  : 'jtag frequency' command is executed.
13:45:14 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:45:14 INFO  : Context for 'APU' is selected.
13:45:15 INFO  : System reset is completed.
13:45:18 INFO  : 'after 3000' command is executed.
13:45:18 INFO  : Context for 'RPU' is selected.
13:45:18 INFO  : Split mode is enabled for R5#1
13:45:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:45:20 INFO  : Device configured successfully with "C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit"
13:45:20 INFO  : Context for 'APU' is selected.
13:45:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa'.
13:45:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:20 INFO  : Context for 'APU' is selected.
13:45:20 INFO  : Boot mode is read from the target.
13:45:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:45:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:45:21 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:45:21 INFO  : 'set bp_45_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:45:22 INFO  : 'con -block -timeout 60' command is executed.
13:45:22 INFO  : 'bpremove $bp_45_21_fsbl_bp' command is executed.
13:45:22 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:45:22 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:45:24 INFO  : The application 'C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf' is downloaded to processor 'psu_cortexr5_0'.
13:45:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/_ide/bitstream/zusys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/hw/zusys_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/platform_freertos/export/platform_freertos/sw/platform_freertos/boot/fsbl.elf
set bp_45_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_21_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow C:/Users/john.meisner/Workspace/ultra96_bex/app_bex/Debug/app_bex.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:24 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:45:25 INFO  : 'con' command is executed.
13:45:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:45:25 INFO  : Launch script is exported to file 'C:\Users\john.meisner\Workspace\ultra96_bex\system_bex\_ide\scripts\debugger_app_bex-debug.tcl'
15:44:36 INFO  : Disconnected from the channel tcfchan#1.
06:33:34 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Backup/Workspace/ultra96_bex/IDE.log'.
13:33:35 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Backup/Workspace/ultra96_bex/IDE.log'.
13:33:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Backup\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
13:33:38 INFO  : XSCT server has started successfully.
13:33:38 INFO  : plnx-install-location is set to ''
13:33:38 INFO  : Successfully done setting XSCT server connection channel  
13:33:38 INFO  : Successfully done setting workspace for the tool. 
13:33:40 INFO  : Platform repository initialization has completed.
13:33:41 INFO  : Successfully done query RDI_DATADIR 
13:33:41 INFO  : Registering command handlers for Vitis TCF services
13:35:28 INFO  : Result from executing command 'removePlatformRepo': 
13:37:11 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:38:42 INFO  : Result from executing command 'removePlatformRepo': 
13:56:46 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
13:57:28 INFO  : Result from executing command 'removePlatformRepo': 
19:45:27 INFO  : Checking for BSP changes to sync application flags for project 'app_bex'...
19:46:06 INFO  : Result from executing command 'removePlatformRepo': 
16:34:05 DEBUG : Logs will be stored at 'C:/Users/john.meisner/Backup/Workspace/ultra96_bex/IDE.log'.
16:34:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\john.meisner\Backup\Workspace\ultra96_bex\temp_xsdb_launch_script.tcl
16:34:07 INFO  : XSCT server has started successfully.
16:34:07 INFO  : plnx-install-location is set to ''
16:34:07 INFO  : Successfully done setting XSCT server connection channel  
16:34:07 INFO  : Successfully done setting workspace for the tool. 
16:34:09 INFO  : Registering command handlers for Vitis TCF services
16:34:09 INFO  : Successfully done query RDI_DATADIR 
16:34:10 INFO  : Platform repository initialization has completed.
