Release 14.7 par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

<<<<<<< HEAD
work::  Thu Aug 25 14:49:43 2022

par -w -intstyle ise -pl std -rl std -t 1 Top_map.ncd Top.ncd Top.pcf 
=======
work::  Sun Aug 14 23:17:44 2022

par -w -intstyle ise -pl high -rl high -xe n -t 1 Top_map.ncd Top.ncd Top.pcf 
>>>>>>> r1/cc_spi_wo_dcm


Constraints file: Top.pcf.
Loading device for application Rf_Device from file '3s1200e.nph' in environment
/home/user/.local/Xilinx/14.7/ISE_DS/ISE/.
   "Top" is an NCD, version 3.2, device xc3s1200e, package fg320, speed -4
INFO:Par:469 - Although the Overall Effort Level (-ol) for this implementation has been set to Standard, Placer will run
   at effort level High. To override this, please set the Placer Effort Level (-pl) to Standard.

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.27 2013-10-13".



Design Summary Report:

<<<<<<< HEAD
 Number of External IOBs                         118 out of 250    47%

   Number of External Input IOBs                 50

      Number of External Input IBUFs             50
        Number of LOCed External Input IBUFs     39 out of 50     78%


   Number of External Output IOBs                68

      Number of External Output IOBs             68
        Number of LOCed External Output IOBs     52 out of 68     76%
=======
 Number of External IOBs                          88 out of 250    35%

   Number of External Input IOBs                 51

      Number of External Input IBUFs             51
        Number of LOCed External Input IBUFs     40 out of 51     78%


   Number of External Output IOBs                37

      Number of External Output IOBs             37
        Number of LOCed External Output IOBs     32 out of 37     86%
>>>>>>> r1/cc_spi_wo_dcm


   Number of External Bidir IOBs                  0


   Number of BUFGMUXs                        8 out of 24     33%
<<<<<<< HEAD
   Number of RAMB16s                        19 out of 28     67%
   Number of Slices                        765 out of 8672    8%
=======
   Number of DCMs                            1 out of 8      12%
   Number of RAMB16s                        19 out of 28     67%
   Number of Slices                        790 out of 8672    9%
>>>>>>> r1/cc_spi_wo_dcm
      Number of SLICEMs                     64 out of 4336    1%



Overall effort level (-ol):   Not applicable because -pl and -rl switches are used
<<<<<<< HEAD
Router effort level (-rl):    Standard 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

Starting Router


Phase  1  : 5021 unrouted;      REAL time: 12 secs 

Phase  2  : 4540 unrouted;      REAL time: 12 secs 

Phase  3  : 755 unrouted;      REAL time: 13 secs 

Phase  4  : 755 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 14 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 14 secs 

Updating file: Top.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 
WARNING:Route:455 - CLK Net:u1/clockp<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:u1/clockp<1> may have excessive skew because 
      2 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:u1/clockp<2> may have excessive skew because 
      2 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:u1/clockp<3> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 15 secs 
Total CPU time to Router completion: 15 secs 
=======
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 

WARNING:Par:288 - The signal clk50_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 5429 unrouted;      REAL time: 10 secs 

Phase  2  : 4927 unrouted;      REAL time: 11 secs 

Phase  3  : 1235 unrouted;      REAL time: 11 secs 

Phase  4  : 1278 unrouted; (Setup:155125, Hold:0, Component Switching Limit:0)     REAL time: 12 secs 

Phase  5  : 0 unrouted; (Setup:155282, Hold:0, Component Switching Limit:0)     REAL time: 13 secs 

Updating file: Top.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:155282, Hold:0, Component Switching Limit:0)     REAL time: 14 secs 

Phase  7  : 0 unrouted; (Setup:153165, Hold:0, Component Switching Limit:0)     REAL time: 18 secs 

Phase  8  : 0 unrouted; (Setup:153165, Hold:0, Component Switching Limit:0)     REAL time: 18 secs 

Phase  9  : 0 unrouted; (Setup:153165, Hold:0, Component Switching Limit:0)     REAL time: 18 secs 
WARNING:Route:455 - CLK Net:c0/clock_data may have excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:c0/clock_divider may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 18 secs 
Total CPU time to Router completion: 18 secs 
>>>>>>> r1/cc_spi_wo_dcm

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
<<<<<<< HEAD
|           clkcambuf |  BUFGMUX_X1Y1| No   |  166 |  0.162     |  0.337      |
+---------------------+--------------+------+------+------------+-------------+
|                 cc4 | BUFGMUX_X1Y11| No   |   57 |  0.187     |  0.371      |
+---------------------+--------------+------+------+------------+-------------+
|               clk25 |  BUFGMUX_X2Y0| No   |  107 |  0.188     |  0.370      |
+---------------------+--------------+------+------+------------+-------------+
|   ov7670_pclkbufmux |  BUFGMUX_X1Y0| No   |   57 |  0.199     |  0.371      |
+---------------------+--------------+------+------+------------+-------------+
|        u1/clockp<0> |         Local|      |    3 |  0.000     |  0.726      |
+---------------------+--------------+------+------+------------+-------------+
|        u1/clockp<1> |         Local|      |    3 |  0.705     |  1.656      |
+---------------------+--------------+------+------+------------+-------------+
|        u1/clockp<2> |         Local|      |    3 |  0.488     |  1.208      |
+---------------------+--------------+------+------+------------+-------------+
|        u1/clockp<3> |         Local|      |    3 |  0.000     |  1.517      |
=======
|           clkcambuf |  BUFGMUX_X1Y1| No   |  181 |  0.145     |  0.314      |
+---------------------+--------------+------+------+------------+-------------+
|         o_jc_0_OBUF |  BUFGMUX_X2Y0| No   |   57 |  0.194     |  0.370      |
+---------------------+--------------+------+------+------------+-------------+
|                  cc | BUFGMUX_X1Y10| No   |  174 |  0.201     |  0.376      |
+---------------------+--------------+------+------+------------+-------------+
|    c0/clock_divider |         Local|      |    4 |  0.282     |  2.389      |
+---------------------+--------------+------+------+------------+-------------+
|       c0/clock_data |         Local|      |    2 |  0.000     |  1.234      |
>>>>>>> r1/cc_spi_wo_dcm
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

<<<<<<< HEAD
Timing Score: 0 (Setup: 0, Hold: 0)
=======
Timing Score: 153165 (Setup: 153165, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Increase the PAR Effort Level setting to "high"

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.
>>>>>>> r1/cc_spi_wo_dcm

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
  TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns | SETUP       |     0.544ns|     8.912ns|       0|           0
   HIGH 50% INPUT_JITTER 0.08 ns            | HOLD        |     0.658ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_ | MINLOWPULSE |   329.808ns|     3.192ns|       0|           0
  pclk1" 333 ns HIGH 50% INPUT_JITTER       |             |            |            |        |            
     0.1 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_ | MINLOWPULSE |   329.808ns|     3.192ns|       0|           0
  pclk2" 333 ns HIGH 50% INPUT_JITTER       |             |            |            |        |            
     0.1 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_ | MINLOWPULSE |   329.808ns|     3.192ns|       0|           0
  pclk3" 333 ns HIGH 50% INPUT_JITTER       |             |            |            |        |            
     0.1 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_ | MINLOWPULSE |   329.808ns|     3.192ns|       0|           0
  pclk4" 333 ns HIGH 50% INPUT_JITTER       |             |            |            |        |            
     0.1 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.
=======
* TS_cc1 = PERIOD TIMEGRP "cc1" TS_clkcam / | SETUP       |    -4.060ns|   143.204ns|      66|      150001
   0.24 HIGH 50% INPUT_JITTER 0.08 ns       | HOLD        |     1.032ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
* TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns | SETUP       |    -1.582ns|    19.490ns|       2|        3164
   HIGH 50% INPUT_JITTER 0.08 ns            | HOLD        |     1.010ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|     19.490ns|     34.369ns|            2|           66|         6282|        14607|
| TS_cc1                        |     41.667ns|    143.204ns|          N/A|           66|            0|        14607|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
>>>>>>> r1/cc_spi_wo_dcm


Generating Pad Report.

All signals are completely routed.

<<<<<<< HEAD

Total REAL time to PAR completion: 16 secs 
Total CPU time to PAR completion: 16 secs 

Peak Memory Usage:  535 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
=======
WARNING:Par:283 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 19 secs 
Total CPU time to PAR completion: 18 secs 

Peak Memory Usage:  589 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 68 errors found.

Number of error messages: 0
Number of warning messages: 6
>>>>>>> r1/cc_spi_wo_dcm
Number of info messages: 0

Writing design to file Top.ncd



PAR done!
