// Seed: 2481044989
module module_0;
  assign module_2.type_20 = 0;
  assign id_1 = id_1 - 1 ^ id_1;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input supply0 id_2,
    input tri0 id_3,
    output wand id_4
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    output supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    output tri id_4,
    input supply1 id_5,
    input tri0 id_6
    , id_17,
    output uwire id_7,
    output tri0 id_8,
    output tri0 id_9,
    output uwire id_10,
    input wire id_11,
    input uwire id_12,
    input uwire id_13,
    output wor id_14,
    input supply0 id_15
);
  supply0 id_18 = id_13;
  module_0 modCall_1 ();
endmodule
