<stg><name>mmult_accel</name>


<trans_list>

<trans id="606" from="1" to="2">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="2" to="4">
<condition id="297">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="2" to="3">
<condition id="299">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="3" to="2">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="4" to="6">
<condition id="300">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="4" to="5">
<condition id="302">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="5" to="4">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="6" to="159">
<condition id="303">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="6" to="7">
<condition id="456">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="7" to="8">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="8" to="9">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="9" to="10">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="10" to="11">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="11" to="12">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="12" to="13">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="13" to="14">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="14" to="15">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="15" to="16">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="16" to="17">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="17" to="18">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="18" to="19">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="19" to="20">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="20" to="21">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="21" to="22">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="22" to="23">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="23" to="24">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="24" to="25">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="25" to="26">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="26" to="27">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="27" to="28">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="28" to="29">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="29" to="30">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="30" to="31">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="31" to="32">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="32" to="33">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="33" to="34">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="34" to="35">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="35" to="36">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="36" to="37">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="37" to="38">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="38" to="39">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="39" to="40">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="40" to="41">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="41" to="42">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="42" to="43">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="43" to="44">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="44" to="45">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="45" to="46">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="46" to="47">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="47" to="48">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="48" to="49">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="49" to="50">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="50" to="51">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="51" to="52">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="52" to="53">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="53" to="54">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="54" to="55">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="55" to="56">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="56" to="57">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="57" to="58">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="58" to="59">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="59" to="60">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="60" to="61">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="61" to="62">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="62" to="63">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="63" to="64">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="64" to="65">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="65" to="66">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="66" to="67">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="67" to="68">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="68" to="69">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="69" to="70">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="70" to="71">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="71" to="72">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="72" to="73">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="73" to="74">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="74" to="75">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="75" to="76">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="76" to="77">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="77" to="78">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="78" to="79">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="79" to="80">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="80" to="81">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="81" to="82">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="82" to="83">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="83" to="84">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="84" to="85">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="85" to="86">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="86" to="87">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="87" to="88">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="88" to="89">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="89" to="90">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="90" to="91">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="91" to="92">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="92" to="93">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="93" to="94">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="94" to="95">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="95" to="96">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="96" to="97">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="97" to="98">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="98" to="99">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="99" to="100">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="100" to="101">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="101" to="102">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="102" to="103">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="103" to="104">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="104" to="105">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="105" to="106">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="106" to="107">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="107" to="108">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="108" to="109">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="109" to="110">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="110" to="111">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="111" to="112">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="112" to="113">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="113" to="114">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="114" to="115">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="115" to="116">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="116" to="117">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="117" to="118">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="118" to="119">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="119" to="120">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="120" to="121">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="121" to="122">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="122" to="123">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="123" to="124">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="124" to="125">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="125" to="126">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="126" to="127">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="127" to="128">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="128" to="129">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="129" to="130">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="130" to="131">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="131" to="132">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="132" to="133">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="133" to="134">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="134" to="135">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="135" to="136">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="136" to="137">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="137" to="138">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="138" to="139">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="139" to="140">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="140" to="141">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="141" to="142">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="142" to="143">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="143" to="144">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="144" to="145">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="145" to="146">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="146" to="147">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="147" to="148">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="148" to="149">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="149" to="150">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="150" to="151">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="151" to="152">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="152" to="153">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="153" to="154">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="154" to="155">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="155" to="156">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="156" to="157">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="157" to="158">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="158" to="6">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %in_A), !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %in_B), !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %out_C), !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="64">
<![CDATA[
:4  %a_buf_0 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="64">
<![CDATA[
:5  %a_buf_1 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_1"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="64">
<![CDATA[
:6  %a_buf_2 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_2"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="64">
<![CDATA[
:7  %a_buf_3 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_3"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="64">
<![CDATA[
:8  %b_buf_0 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="64">
<![CDATA[
:9  %b_buf_1 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_1"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="64">
<![CDATA[
:10  %b_buf_2 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_2"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="64">
<![CDATA[
:11  %b_buf_3 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_3"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(float* %in_A, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(float* %in_B, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(float* %out_C, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %.preheader5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader5:0  %indvar_flatten = phi i9 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5:1  %i = phi i5 [ 0, %0 ], [ %i_mid2, %1 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5:2  %j = phi i5 [ 0, %0 ], [ %j_2, %1 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:3  %exitcond_flatten = icmp eq i9 %indvar_flatten, -256

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:4  %indvar_flatten_next = add i9 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %exitcond_flatten, label %.preheader, label %.preheader5.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5.preheader:1  %exitcond = icmp eq i5 %j, -16

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader5.preheader:2  %j_mid2 = select i1 %exitcond, i5 0, i5 %j

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5.preheader:3  %i_s = add i5 %i, 1

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader5.preheader:4  %i_mid2 = select i1 %exitcond, i5 %i_s, i5 %i

]]></node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader5.preheader:5  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:8  %arrayNo_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %j_mid2, i32 2, i32 4)

]]></node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="2" op_0_bw="5">
<![CDATA[
.preheader5.preheader:9  %tmp_4 = trunc i5 %j_mid2 to i2

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
.preheader5.preheader:16  switch i3 %arrayNo_cast, label %branch3 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %j_2 = add i5 %j_mid2, 1

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5.preheader:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader5.preheader:6  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:7  %in_A_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %in_A)

]]></node>
<StgValue><ssdm name="in_A_read"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader5.preheader:10  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_mid2, i2 %tmp_4)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:11  %tmp_1 = zext i7 %tmp to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:12  %a_buf_0_addr = getelementptr [64 x float]* %a_buf_0, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_0_addr"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:13  %a_buf_1_addr = getelementptr [64 x float]* %a_buf_1, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_1_addr"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:14  %a_buf_2_addr = getelementptr [64 x float]* %a_buf_2, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_2_addr"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:15  %a_buf_3_addr = getelementptr [64 x float]* %a_buf_3, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_3_addr"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch2:0  store float %in_A_read, float* %a_buf_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1:0  store float %in_A_read, float* %a_buf_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch0:0  store float %in_A_read, float* %a_buf_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="arrayNo_cast" val="!2"/>
<literal name="arrayNo_cast" val="!1"/>
<literal name="arrayNo_cast" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch3:0  store float %in_A_read, float* %a_buf_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="arrayNo_cast" val="!2"/>
<literal name="arrayNo_cast" val="!1"/>
<literal name="arrayNo_cast" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten6 = phi i9 [ %indvar_flatten_next7, %2 ], [ 0, %.preheader5 ]

]]></node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:1  %i_1 = phi i5 [ %i_1_mid2, %2 ], [ 0, %.preheader5 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:2  %j_1 = phi i5 [ %j_3, %2 ], [ 0, %.preheader5 ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %exitcond_flatten8 = icmp eq i9 %indvar_flatten6, -256

]]></node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:4  %indvar_flatten_next7 = add i9 %indvar_flatten6, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_flatten8, label %.preheader.i, label %.preheader4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:1  %exitcond1 = icmp eq i5 %j_1, -16

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4:2  %j_1_mid2 = select i1 %exitcond1, i5 0, i5 %j_1

]]></node>
<StgValue><ssdm name="j_1_mid2"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:3  %i_2 = add i5 %i_1, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4:4  %i_1_mid2 = select i1 %exitcond1, i5 %i_2, i5 %i_1

]]></node>
<StgValue><ssdm name="i_1_mid2"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4:5  %arrayNo1_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %i_1_mid2, i32 2, i32 4)

]]></node>
<StgValue><ssdm name="arrayNo1_cast"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader4:6  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="2" op_0_bw="5">
<![CDATA[
.preheader4:10  %tmp_20 = trunc i5 %i_1_mid2 to i2

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
.preheader4:19  switch i3 %arrayNo1_cast, label %branch7 [
    i3 0, label %branch4
    i3 1, label %branch5
    i3 2, label %branch6
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_7) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %j_3 = add i5 %j_1_mid2, 1

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader4:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4:8  %in_B_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %in_B)

]]></node>
<StgValue><ssdm name="in_B_read"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="7" op_0_bw="5">
<![CDATA[
.preheader4:9  %tmp_trn_cast = zext i5 %j_1_mid2 to i7

]]></node>
<StgValue><ssdm name="tmp_trn_cast"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader4:11  %tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_20, i4 0)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="7" op_0_bw="6">
<![CDATA[
.preheader4:12  %p_addr_cast = zext i6 %tmp_5 to i7

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4:13  %p_addr1 = add i7 %p_addr_cast, %tmp_trn_cast

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="64" op_0_bw="7">
<![CDATA[
.preheader4:14  %tmp_6 = zext i7 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:15  %b_buf_0_addr = getelementptr [64 x float]* %b_buf_0, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_0_addr"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:16  %b_buf_1_addr = getelementptr [64 x float]* %b_buf_1, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_1_addr"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:17  %b_buf_2_addr = getelementptr [64 x float]* %b_buf_2, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_2_addr"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:18  %b_buf_3_addr = getelementptr [64 x float]* %b_buf_3, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_3_addr"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="arrayNo1_cast" val="2"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch6:0  store float %in_B_read, float* %b_buf_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="arrayNo1_cast" val="2"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="arrayNo1_cast" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch5:0  store float %in_B_read, float* %b_buf_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="arrayNo1_cast" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="arrayNo1_cast" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch4:0  store float %in_B_read, float* %b_buf_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="arrayNo1_cast" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="arrayNo1_cast" val="!2"/>
<literal name="arrayNo1_cast" val="!1"/>
<literal name="arrayNo1_cast" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch7:0  store float %in_B_read, float* %b_buf_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="arrayNo1_cast" val="!2"/>
<literal name="arrayNo1_cast" val="!1"/>
<literal name="arrayNo1_cast" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader.i:0  %indvar_flatten1 = phi i9 [ %indvar_flatten_next1, %.preheader179 ], [ 0, %.preheader ]

]]></node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i:1  %index_a_0_i = phi i5 [ %index_a_0_i_mid2, %.preheader179 ], [ 0, %.preheader ]

]]></node>
<StgValue><ssdm name="index_a_0_i"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i:2  %index_b_0_i = phi i5 [ %index_b, %.preheader179 ], [ 0, %.preheader ]

]]></node>
<StgValue><ssdm name="index_b_0_i"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.i:3  %exitcond_flatten1 = icmp eq i9 %indvar_flatten1, -256

]]></node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.i:4  %indvar_flatten_next1 = add i9 %indvar_flatten1, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %exitcond_flatten1, label %mmult_kernel.exit, label %.preheader179

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader179:1  %exitcond1_i = icmp eq i5 %index_b_0_i, -16

]]></node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader179:2  %index_b_0_i_mid2 = select i1 %exitcond1_i, i5 0, i5 %index_b_0_i

]]></node>
<StgValue><ssdm name="index_b_0_i_mid2"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader179:3  %index_a = add i5 %index_a_0_i, 1

]]></node>
<StgValue><ssdm name="index_a"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader179:4  %index_a_0_i_mid2 = select i1 %exitcond1_i, i5 %index_a, i5 %index_a_0_i

]]></node>
<StgValue><ssdm name="index_a_0_i_mid2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader179:5  %tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %index_a_0_i_mid2, i2 0)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="7">
<![CDATA[
.preheader179:6  %tmp_9 = zext i7 %tmp_8 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:7  %a_buf_0_addr_1 = getelementptr [64 x float]* %a_buf_0, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_0_addr_1"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:8  %a_buf_0_load = load float* %a_buf_0_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_0_load"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader179:9  %tmp_s = or i7 %tmp_8, 1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.preheader179:10  %p_addr2 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_s)

]]></node>
<StgValue><ssdm name="p_addr2"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="32">
<![CDATA[
.preheader179:11  %tmp_10 = zext i32 %p_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:12  %a_buf_0_addr_2 = getelementptr [64 x float]* %a_buf_0, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_0_addr_2"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:13  %a_buf_0_load_1 = load float* %a_buf_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_0_load_1"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:24  %a_buf_1_addr_1 = getelementptr [64 x float]* %a_buf_1, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_1_addr_1"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:25  %a_buf_1_load = load float* %a_buf_1_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_1_load"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:26  %a_buf_1_addr_2 = getelementptr [64 x float]* %a_buf_1, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_1_addr_2"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:27  %a_buf_1_load_1 = load float* %a_buf_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_1_load_1"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:32  %a_buf_2_addr_1 = getelementptr [64 x float]* %a_buf_2, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_2_addr_1"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:33  %a_buf_2_load = load float* %a_buf_2_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_2_load"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:34  %a_buf_2_addr_2 = getelementptr [64 x float]* %a_buf_2, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_2_addr_2"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:35  %a_buf_2_load_1 = load float* %a_buf_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_2_load_1"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:40  %a_buf_3_addr_1 = getelementptr [64 x float]* %a_buf_3, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_3_addr_1"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:41  %a_buf_3_load = load float* %a_buf_3_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_3_load"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:42  %a_buf_3_addr_2 = getelementptr [64 x float]* %a_buf_3, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_3_addr_2"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:43  %a_buf_3_load_1 = load float* %a_buf_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_3_load_1"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="6" op_0_bw="5">
<![CDATA[
.preheader179:51  %tmp_4_trn_cast = zext i5 %index_b_0_i_mid2 to i6

]]></node>
<StgValue><ssdm name="tmp_4_trn_cast"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="5">
<![CDATA[
.preheader179:52  %tmp_15 = zext i5 %index_b_0_i_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:53  %b_buf_0_addr_1 = getelementptr [64 x float]* %b_buf_0, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="b_buf_0_addr_1"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:54  %b_buf_0_load = load float* %b_buf_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_0_load"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader179:57  %p_addr5 = add i6 %tmp_4_trn_cast, 16

]]></node>
<StgValue><ssdm name="p_addr5"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="64" op_0_bw="6">
<![CDATA[
.preheader179:58  %tmp_16 = zext i6 %p_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:59  %b_buf_0_addr_2 = getelementptr [64 x float]* %b_buf_0, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="b_buf_0_addr_2"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:60  %b_buf_0_load_1 = load float* %b_buf_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_0_load_1"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:75  %b_buf_1_addr_1 = getelementptr [64 x float]* %b_buf_1, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="b_buf_1_addr_1"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:76  %b_buf_1_load = load float* %b_buf_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_1_load"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:79  %b_buf_1_addr_2 = getelementptr [64 x float]* %b_buf_1, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="b_buf_1_addr_2"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:80  %b_buf_1_load_1 = load float* %b_buf_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_1_load_1"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:91  %b_buf_2_addr_1 = getelementptr [64 x float]* %b_buf_2, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="b_buf_2_addr_1"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:92  %b_buf_2_load = load float* %b_buf_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_2_load"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:95  %b_buf_2_addr_2 = getelementptr [64 x float]* %b_buf_2, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="b_buf_2_addr_2"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:96  %b_buf_2_load_1 = load float* %b_buf_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_2_load_1"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:107  %b_buf_3_addr_1 = getelementptr [64 x float]* %b_buf_3, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="b_buf_3_addr_1"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:108  %b_buf_3_load = load float* %b_buf_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_3_load"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:111  %b_buf_3_addr_2 = getelementptr [64 x float]* %b_buf_3, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="b_buf_3_addr_2"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:112  %b_buf_3_load_1 = load float* %b_buf_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_3_load_1"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader179:125  %index_b = add i5 %index_b_0_i_mid2, 1

]]></node>
<StgValue><ssdm name="index_b"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="300" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:8  %a_buf_0_load = load float* %a_buf_0_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_0_load"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:13  %a_buf_0_load_1 = load float* %a_buf_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_0_load_1"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader179:14  %tmp_11 = or i7 %tmp_8, 2

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.preheader179:15  %p_addr3 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_11)

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="32">
<![CDATA[
.preheader179:16  %tmp_12 = zext i32 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:17  %a_buf_0_addr_3 = getelementptr [64 x float]* %a_buf_0, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="a_buf_0_addr_3"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:18  %a_buf_0_load_2 = load float* %a_buf_0_addr_3, align 8

]]></node>
<StgValue><ssdm name="a_buf_0_load_2"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader179:19  %tmp_13 = or i7 %tmp_8, 3

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.preheader179:20  %p_addr4 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_13)

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="32">
<![CDATA[
.preheader179:21  %tmp_14 = zext i32 %p_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:22  %a_buf_0_addr_4 = getelementptr [64 x float]* %a_buf_0, i64 0, i64 %tmp_14

]]></node>
<StgValue><ssdm name="a_buf_0_addr_4"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:23  %a_buf_0_load_3 = load float* %a_buf_0_addr_4, align 4

]]></node>
<StgValue><ssdm name="a_buf_0_load_3"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:25  %a_buf_1_load = load float* %a_buf_1_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_1_load"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:27  %a_buf_1_load_1 = load float* %a_buf_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_1_load_1"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:28  %a_buf_1_addr_3 = getelementptr [64 x float]* %a_buf_1, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="a_buf_1_addr_3"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:29  %a_buf_1_load_2 = load float* %a_buf_1_addr_3, align 8

]]></node>
<StgValue><ssdm name="a_buf_1_load_2"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:30  %a_buf_1_addr_4 = getelementptr [64 x float]* %a_buf_1, i64 0, i64 %tmp_14

]]></node>
<StgValue><ssdm name="a_buf_1_addr_4"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:31  %a_buf_1_load_3 = load float* %a_buf_1_addr_4, align 4

]]></node>
<StgValue><ssdm name="a_buf_1_load_3"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:33  %a_buf_2_load = load float* %a_buf_2_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_2_load"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:35  %a_buf_2_load_1 = load float* %a_buf_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_2_load_1"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:36  %a_buf_2_addr_3 = getelementptr [64 x float]* %a_buf_2, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="a_buf_2_addr_3"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:37  %a_buf_2_load_2 = load float* %a_buf_2_addr_3, align 8

]]></node>
<StgValue><ssdm name="a_buf_2_load_2"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:38  %a_buf_2_addr_4 = getelementptr [64 x float]* %a_buf_2, i64 0, i64 %tmp_14

]]></node>
<StgValue><ssdm name="a_buf_2_addr_4"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:39  %a_buf_2_load_3 = load float* %a_buf_2_addr_4, align 4

]]></node>
<StgValue><ssdm name="a_buf_2_load_3"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:41  %a_buf_3_load = load float* %a_buf_3_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_3_load"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:43  %a_buf_3_load_1 = load float* %a_buf_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_3_load_1"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:44  %a_buf_3_addr_3 = getelementptr [64 x float]* %a_buf_3, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="a_buf_3_addr_3"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:45  %a_buf_3_load_2 = load float* %a_buf_3_addr_3, align 8

]]></node>
<StgValue><ssdm name="a_buf_3_load_2"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:46  %a_buf_3_addr_4 = getelementptr [64 x float]* %a_buf_3, i64 0, i64 %tmp_14

]]></node>
<StgValue><ssdm name="a_buf_3_addr_4"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:47  %a_buf_3_load_3 = load float* %a_buf_3_addr_4, align 4

]]></node>
<StgValue><ssdm name="a_buf_3_load_3"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="7" op_0_bw="5">
<![CDATA[
.preheader179:50  %tmp_4_trn_cast1 = zext i5 %index_b_0_i_mid2 to i7

]]></node>
<StgValue><ssdm name="tmp_4_trn_cast1"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:54  %b_buf_0_load = load float* %b_buf_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_0_load"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:60  %b_buf_0_load_1 = load float* %b_buf_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_0_load_1"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader179:63  %p_addr6 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 1, i5 %index_b_0_i_mid2)

]]></node>
<StgValue><ssdm name="p_addr6"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="64" op_0_bw="32">
<![CDATA[
.preheader179:64  %tmp_17 = zext i32 %p_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:65  %b_buf_0_addr_3 = getelementptr [64 x float]* %b_buf_0, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="b_buf_0_addr_3"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:66  %b_buf_0_load_2 = load float* %b_buf_0_addr_3, align 4

]]></node>
<StgValue><ssdm name="b_buf_0_load_2"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader179:69  %p_addr7 = add i7 %tmp_4_trn_cast1, 48

]]></node>
<StgValue><ssdm name="p_addr7"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="64" op_0_bw="7">
<![CDATA[
.preheader179:70  %tmp_18 = zext i7 %p_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:71  %b_buf_0_addr_4 = getelementptr [64 x float]* %b_buf_0, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="b_buf_0_addr_4"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:72  %b_buf_0_load_3 = load float* %b_buf_0_addr_4, align 4

]]></node>
<StgValue><ssdm name="b_buf_0_load_3"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:76  %b_buf_1_load = load float* %b_buf_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_1_load"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:80  %b_buf_1_load_1 = load float* %b_buf_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_1_load_1"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:83  %b_buf_1_addr_3 = getelementptr [64 x float]* %b_buf_1, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="b_buf_1_addr_3"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:84  %b_buf_1_load_2 = load float* %b_buf_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="b_buf_1_load_2"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:87  %b_buf_1_addr_4 = getelementptr [64 x float]* %b_buf_1, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="b_buf_1_addr_4"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:88  %b_buf_1_load_3 = load float* %b_buf_1_addr_4, align 4

]]></node>
<StgValue><ssdm name="b_buf_1_load_3"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:92  %b_buf_2_load = load float* %b_buf_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_2_load"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:96  %b_buf_2_load_1 = load float* %b_buf_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_2_load_1"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:99  %b_buf_2_addr_3 = getelementptr [64 x float]* %b_buf_2, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="b_buf_2_addr_3"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:100  %b_buf_2_load_2 = load float* %b_buf_2_addr_3, align 4

]]></node>
<StgValue><ssdm name="b_buf_2_load_2"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:103  %b_buf_2_addr_4 = getelementptr [64 x float]* %b_buf_2, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="b_buf_2_addr_4"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:104  %b_buf_2_load_3 = load float* %b_buf_2_addr_4, align 4

]]></node>
<StgValue><ssdm name="b_buf_2_load_3"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:108  %b_buf_3_load = load float* %b_buf_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_3_load"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:112  %b_buf_3_load_1 = load float* %b_buf_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_3_load_1"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:115  %b_buf_3_addr_3 = getelementptr [64 x float]* %b_buf_3, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="b_buf_3_addr_3"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:116  %b_buf_3_load_2 = load float* %b_buf_3_addr_3, align 4

]]></node>
<StgValue><ssdm name="b_buf_3_load_2"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader179:119  %b_buf_3_addr_4 = getelementptr [64 x float]* %b_buf_3, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="b_buf_3_addr_4"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:120  %b_buf_3_load_3 = load float* %b_buf_3_addr_4, align 4

]]></node>
<StgValue><ssdm name="b_buf_3_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="359" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:18  %a_buf_0_load_2 = load float* %a_buf_0_addr_3, align 8

]]></node>
<StgValue><ssdm name="a_buf_0_load_2"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:23  %a_buf_0_load_3 = load float* %a_buf_0_addr_4, align 4

]]></node>
<StgValue><ssdm name="a_buf_0_load_3"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:29  %a_buf_1_load_2 = load float* %a_buf_1_addr_3, align 8

]]></node>
<StgValue><ssdm name="a_buf_1_load_2"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:31  %a_buf_1_load_3 = load float* %a_buf_1_addr_4, align 4

]]></node>
<StgValue><ssdm name="a_buf_1_load_3"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:37  %a_buf_2_load_2 = load float* %a_buf_2_addr_3, align 8

]]></node>
<StgValue><ssdm name="a_buf_2_load_2"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:39  %a_buf_2_load_3 = load float* %a_buf_2_addr_4, align 4

]]></node>
<StgValue><ssdm name="a_buf_2_load_3"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:45  %a_buf_3_load_2 = load float* %a_buf_3_addr_3, align 8

]]></node>
<StgValue><ssdm name="a_buf_3_load_2"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:47  %a_buf_3_load_3 = load float* %a_buf_3_addr_4, align 4

]]></node>
<StgValue><ssdm name="a_buf_3_load_3"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:55  %product_term = fmul float %a_buf_0_load, %b_buf_0_load

]]></node>
<StgValue><ssdm name="product_term"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:61  %product_term_1 = fmul float %a_buf_0_load_1, %b_buf_0_load_1

]]></node>
<StgValue><ssdm name="product_term_1"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:66  %b_buf_0_load_2 = load float* %b_buf_0_addr_3, align 4

]]></node>
<StgValue><ssdm name="b_buf_0_load_2"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:72  %b_buf_0_load_3 = load float* %b_buf_0_addr_4, align 4

]]></node>
<StgValue><ssdm name="b_buf_0_load_3"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:77  %product_term_4 = fmul float %a_buf_1_load, %b_buf_1_load

]]></node>
<StgValue><ssdm name="product_term_4"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:81  %product_term_5 = fmul float %a_buf_1_load_1, %b_buf_1_load_1

]]></node>
<StgValue><ssdm name="product_term_5"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:84  %b_buf_1_load_2 = load float* %b_buf_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="b_buf_1_load_2"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:88  %b_buf_1_load_3 = load float* %b_buf_1_addr_4, align 4

]]></node>
<StgValue><ssdm name="b_buf_1_load_3"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:93  %product_term_8 = fmul float %a_buf_2_load, %b_buf_2_load

]]></node>
<StgValue><ssdm name="product_term_8"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:97  %product_term_9 = fmul float %a_buf_2_load_1, %b_buf_2_load_1

]]></node>
<StgValue><ssdm name="product_term_9"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:100  %b_buf_2_load_2 = load float* %b_buf_2_addr_3, align 4

]]></node>
<StgValue><ssdm name="b_buf_2_load_2"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:104  %b_buf_2_load_3 = load float* %b_buf_2_addr_4, align 4

]]></node>
<StgValue><ssdm name="b_buf_2_load_3"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:109  %product_term_11 = fmul float %a_buf_3_load, %b_buf_3_load

]]></node>
<StgValue><ssdm name="product_term_11"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:113  %product_term_12 = fmul float %a_buf_3_load_1, %b_buf_3_load_1

]]></node>
<StgValue><ssdm name="product_term_12"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:116  %b_buf_3_load_2 = load float* %b_buf_3_addr_3, align 4

]]></node>
<StgValue><ssdm name="b_buf_3_load_2"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="6">
<![CDATA[
.preheader179:120  %b_buf_3_load_3 = load float* %b_buf_3_addr_4, align 4

]]></node>
<StgValue><ssdm name="b_buf_3_load_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="383" st_id="10" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:55  %product_term = fmul float %a_buf_0_load, %b_buf_0_load

]]></node>
<StgValue><ssdm name="product_term"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:61  %product_term_1 = fmul float %a_buf_0_load_1, %b_buf_0_load_1

]]></node>
<StgValue><ssdm name="product_term_1"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:67  %product_term_2 = fmul float %a_buf_0_load_2, %b_buf_0_load_2

]]></node>
<StgValue><ssdm name="product_term_2"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:73  %product_term_3 = fmul float %a_buf_0_load_3, %b_buf_0_load_3

]]></node>
<StgValue><ssdm name="product_term_3"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:77  %product_term_4 = fmul float %a_buf_1_load, %b_buf_1_load

]]></node>
<StgValue><ssdm name="product_term_4"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:81  %product_term_5 = fmul float %a_buf_1_load_1, %b_buf_1_load_1

]]></node>
<StgValue><ssdm name="product_term_5"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:85  %product_term_6 = fmul float %a_buf_1_load_2, %b_buf_1_load_2

]]></node>
<StgValue><ssdm name="product_term_6"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:89  %product_term_7 = fmul float %a_buf_1_load_3, %b_buf_1_load_3

]]></node>
<StgValue><ssdm name="product_term_7"/></StgValue>
</operation>

<operation id="391" st_id="10" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:93  %product_term_8 = fmul float %a_buf_2_load, %b_buf_2_load

]]></node>
<StgValue><ssdm name="product_term_8"/></StgValue>
</operation>

<operation id="392" st_id="10" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:97  %product_term_9 = fmul float %a_buf_2_load_1, %b_buf_2_load_1

]]></node>
<StgValue><ssdm name="product_term_9"/></StgValue>
</operation>

<operation id="393" st_id="10" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:101  %product_term_s = fmul float %a_buf_2_load_2, %b_buf_2_load_2

]]></node>
<StgValue><ssdm name="product_term_s"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:105  %product_term_10 = fmul float %a_buf_2_load_3, %b_buf_2_load_3

]]></node>
<StgValue><ssdm name="product_term_10"/></StgValue>
</operation>

<operation id="395" st_id="10" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:109  %product_term_11 = fmul float %a_buf_3_load, %b_buf_3_load

]]></node>
<StgValue><ssdm name="product_term_11"/></StgValue>
</operation>

<operation id="396" st_id="10" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:113  %product_term_12 = fmul float %a_buf_3_load_1, %b_buf_3_load_1

]]></node>
<StgValue><ssdm name="product_term_12"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:117  %product_term_13 = fmul float %a_buf_3_load_2, %b_buf_3_load_2

]]></node>
<StgValue><ssdm name="product_term_13"/></StgValue>
</operation>

<operation id="398" st_id="10" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:121  %product_term_14 = fmul float %a_buf_3_load_3, %b_buf_3_load_3

]]></node>
<StgValue><ssdm name="product_term_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="399" st_id="11" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:55  %product_term = fmul float %a_buf_0_load, %b_buf_0_load

]]></node>
<StgValue><ssdm name="product_term"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:61  %product_term_1 = fmul float %a_buf_0_load_1, %b_buf_0_load_1

]]></node>
<StgValue><ssdm name="product_term_1"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:67  %product_term_2 = fmul float %a_buf_0_load_2, %b_buf_0_load_2

]]></node>
<StgValue><ssdm name="product_term_2"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:73  %product_term_3 = fmul float %a_buf_0_load_3, %b_buf_0_load_3

]]></node>
<StgValue><ssdm name="product_term_3"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:77  %product_term_4 = fmul float %a_buf_1_load, %b_buf_1_load

]]></node>
<StgValue><ssdm name="product_term_4"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:81  %product_term_5 = fmul float %a_buf_1_load_1, %b_buf_1_load_1

]]></node>
<StgValue><ssdm name="product_term_5"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:85  %product_term_6 = fmul float %a_buf_1_load_2, %b_buf_1_load_2

]]></node>
<StgValue><ssdm name="product_term_6"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:89  %product_term_7 = fmul float %a_buf_1_load_3, %b_buf_1_load_3

]]></node>
<StgValue><ssdm name="product_term_7"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:93  %product_term_8 = fmul float %a_buf_2_load, %b_buf_2_load

]]></node>
<StgValue><ssdm name="product_term_8"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:97  %product_term_9 = fmul float %a_buf_2_load_1, %b_buf_2_load_1

]]></node>
<StgValue><ssdm name="product_term_9"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:101  %product_term_s = fmul float %a_buf_2_load_2, %b_buf_2_load_2

]]></node>
<StgValue><ssdm name="product_term_s"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:105  %product_term_10 = fmul float %a_buf_2_load_3, %b_buf_2_load_3

]]></node>
<StgValue><ssdm name="product_term_10"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:109  %product_term_11 = fmul float %a_buf_3_load, %b_buf_3_load

]]></node>
<StgValue><ssdm name="product_term_11"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:113  %product_term_12 = fmul float %a_buf_3_load_1, %b_buf_3_load_1

]]></node>
<StgValue><ssdm name="product_term_12"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:117  %product_term_13 = fmul float %a_buf_3_load_2, %b_buf_3_load_2

]]></node>
<StgValue><ssdm name="product_term_13"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:121  %product_term_14 = fmul float %a_buf_3_load_3, %b_buf_3_load_3

]]></node>
<StgValue><ssdm name="product_term_14"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="415" st_id="12" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:55  %product_term = fmul float %a_buf_0_load, %b_buf_0_load

]]></node>
<StgValue><ssdm name="product_term"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:61  %product_term_1 = fmul float %a_buf_0_load_1, %b_buf_0_load_1

]]></node>
<StgValue><ssdm name="product_term_1"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:67  %product_term_2 = fmul float %a_buf_0_load_2, %b_buf_0_load_2

]]></node>
<StgValue><ssdm name="product_term_2"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:73  %product_term_3 = fmul float %a_buf_0_load_3, %b_buf_0_load_3

]]></node>
<StgValue><ssdm name="product_term_3"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:77  %product_term_4 = fmul float %a_buf_1_load, %b_buf_1_load

]]></node>
<StgValue><ssdm name="product_term_4"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:81  %product_term_5 = fmul float %a_buf_1_load_1, %b_buf_1_load_1

]]></node>
<StgValue><ssdm name="product_term_5"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:85  %product_term_6 = fmul float %a_buf_1_load_2, %b_buf_1_load_2

]]></node>
<StgValue><ssdm name="product_term_6"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:89  %product_term_7 = fmul float %a_buf_1_load_3, %b_buf_1_load_3

]]></node>
<StgValue><ssdm name="product_term_7"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:93  %product_term_8 = fmul float %a_buf_2_load, %b_buf_2_load

]]></node>
<StgValue><ssdm name="product_term_8"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:97  %product_term_9 = fmul float %a_buf_2_load_1, %b_buf_2_load_1

]]></node>
<StgValue><ssdm name="product_term_9"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:101  %product_term_s = fmul float %a_buf_2_load_2, %b_buf_2_load_2

]]></node>
<StgValue><ssdm name="product_term_s"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:105  %product_term_10 = fmul float %a_buf_2_load_3, %b_buf_2_load_3

]]></node>
<StgValue><ssdm name="product_term_10"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:109  %product_term_11 = fmul float %a_buf_3_load, %b_buf_3_load

]]></node>
<StgValue><ssdm name="product_term_11"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:113  %product_term_12 = fmul float %a_buf_3_load_1, %b_buf_3_load_1

]]></node>
<StgValue><ssdm name="product_term_12"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:117  %product_term_13 = fmul float %a_buf_3_load_2, %b_buf_3_load_2

]]></node>
<StgValue><ssdm name="product_term_13"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:121  %product_term_14 = fmul float %a_buf_3_load_3, %b_buf_3_load_3

]]></node>
<StgValue><ssdm name="product_term_14"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="431" st_id="13" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:55  %product_term = fmul float %a_buf_0_load, %b_buf_0_load

]]></node>
<StgValue><ssdm name="product_term"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:61  %product_term_1 = fmul float %a_buf_0_load_1, %b_buf_0_load_1

]]></node>
<StgValue><ssdm name="product_term_1"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:67  %product_term_2 = fmul float %a_buf_0_load_2, %b_buf_0_load_2

]]></node>
<StgValue><ssdm name="product_term_2"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:73  %product_term_3 = fmul float %a_buf_0_load_3, %b_buf_0_load_3

]]></node>
<StgValue><ssdm name="product_term_3"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:77  %product_term_4 = fmul float %a_buf_1_load, %b_buf_1_load

]]></node>
<StgValue><ssdm name="product_term_4"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:81  %product_term_5 = fmul float %a_buf_1_load_1, %b_buf_1_load_1

]]></node>
<StgValue><ssdm name="product_term_5"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:85  %product_term_6 = fmul float %a_buf_1_load_2, %b_buf_1_load_2

]]></node>
<StgValue><ssdm name="product_term_6"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:89  %product_term_7 = fmul float %a_buf_1_load_3, %b_buf_1_load_3

]]></node>
<StgValue><ssdm name="product_term_7"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:93  %product_term_8 = fmul float %a_buf_2_load, %b_buf_2_load

]]></node>
<StgValue><ssdm name="product_term_8"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:97  %product_term_9 = fmul float %a_buf_2_load_1, %b_buf_2_load_1

]]></node>
<StgValue><ssdm name="product_term_9"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:101  %product_term_s = fmul float %a_buf_2_load_2, %b_buf_2_load_2

]]></node>
<StgValue><ssdm name="product_term_s"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:105  %product_term_10 = fmul float %a_buf_2_load_3, %b_buf_2_load_3

]]></node>
<StgValue><ssdm name="product_term_10"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:109  %product_term_11 = fmul float %a_buf_3_load, %b_buf_3_load

]]></node>
<StgValue><ssdm name="product_term_11"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:113  %product_term_12 = fmul float %a_buf_3_load_1, %b_buf_3_load_1

]]></node>
<StgValue><ssdm name="product_term_12"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:117  %product_term_13 = fmul float %a_buf_3_load_2, %b_buf_3_load_2

]]></node>
<StgValue><ssdm name="product_term_13"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:121  %product_term_14 = fmul float %a_buf_3_load_3, %b_buf_3_load_3

]]></node>
<StgValue><ssdm name="product_term_14"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="447" st_id="14" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:56  %result = fadd float %product_term, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:67  %product_term_2 = fmul float %a_buf_0_load_2, %b_buf_0_load_2

]]></node>
<StgValue><ssdm name="product_term_2"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:73  %product_term_3 = fmul float %a_buf_0_load_3, %b_buf_0_load_3

]]></node>
<StgValue><ssdm name="product_term_3"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:85  %product_term_6 = fmul float %a_buf_1_load_2, %b_buf_1_load_2

]]></node>
<StgValue><ssdm name="product_term_6"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:89  %product_term_7 = fmul float %a_buf_1_load_3, %b_buf_1_load_3

]]></node>
<StgValue><ssdm name="product_term_7"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:101  %product_term_s = fmul float %a_buf_2_load_2, %b_buf_2_load_2

]]></node>
<StgValue><ssdm name="product_term_s"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:105  %product_term_10 = fmul float %a_buf_2_load_3, %b_buf_2_load_3

]]></node>
<StgValue><ssdm name="product_term_10"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:117  %product_term_13 = fmul float %a_buf_3_load_2, %b_buf_3_load_2

]]></node>
<StgValue><ssdm name="product_term_13"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:121  %product_term_14 = fmul float %a_buf_3_load_3, %b_buf_3_load_3

]]></node>
<StgValue><ssdm name="product_term_14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="456" st_id="15" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:56  %result = fadd float %product_term, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="457" st_id="16" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:56  %result = fadd float %product_term, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="458" st_id="17" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:56  %result = fadd float %product_term, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="459" st_id="18" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:56  %result = fadd float %product_term, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="460" st_id="19" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:56  %result = fadd float %product_term, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="461" st_id="20" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:56  %result = fadd float %product_term, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="462" st_id="21" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:56  %result = fadd float %product_term, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="463" st_id="22" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:56  %result = fadd float %product_term, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="464" st_id="23" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:62  %result_1 = fadd float %result, %product_term_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="465" st_id="24" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:62  %result_1 = fadd float %result, %product_term_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="466" st_id="25" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:62  %result_1 = fadd float %result, %product_term_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="467" st_id="26" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:62  %result_1 = fadd float %result, %product_term_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="468" st_id="27" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:62  %result_1 = fadd float %result, %product_term_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="469" st_id="28" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:62  %result_1 = fadd float %result, %product_term_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="470" st_id="29" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:62  %result_1 = fadd float %result, %product_term_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="471" st_id="30" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:62  %result_1 = fadd float %result, %product_term_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="472" st_id="31" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:62  %result_1 = fadd float %result, %product_term_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="473" st_id="32" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:68  %result_2 = fadd float %result_1, %product_term_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="474" st_id="33" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:68  %result_2 = fadd float %result_1, %product_term_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="475" st_id="34" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:68  %result_2 = fadd float %result_1, %product_term_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="476" st_id="35" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:68  %result_2 = fadd float %result_1, %product_term_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="477" st_id="36" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:68  %result_2 = fadd float %result_1, %product_term_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="478" st_id="37" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:68  %result_2 = fadd float %result_1, %product_term_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="479" st_id="38" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:68  %result_2 = fadd float %result_1, %product_term_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="480" st_id="39" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:68  %result_2 = fadd float %result_1, %product_term_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="481" st_id="40" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:68  %result_2 = fadd float %result_1, %product_term_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="482" st_id="41" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:74  %result_3 = fadd float %result_2, %product_term_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="483" st_id="42" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:74  %result_3 = fadd float %result_2, %product_term_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="484" st_id="43" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:74  %result_3 = fadd float %result_2, %product_term_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="485" st_id="44" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:74  %result_3 = fadd float %result_2, %product_term_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="486" st_id="45" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:74  %result_3 = fadd float %result_2, %product_term_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="487" st_id="46" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:74  %result_3 = fadd float %result_2, %product_term_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="488" st_id="47" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:74  %result_3 = fadd float %result_2, %product_term_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="489" st_id="48" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:74  %result_3 = fadd float %result_2, %product_term_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="490" st_id="49" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:74  %result_3 = fadd float %result_2, %product_term_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="491" st_id="50" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:78  %result_4 = fadd float %result_3, %product_term_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="492" st_id="51" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:78  %result_4 = fadd float %result_3, %product_term_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="493" st_id="52" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:78  %result_4 = fadd float %result_3, %product_term_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="494" st_id="53" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:78  %result_4 = fadd float %result_3, %product_term_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="495" st_id="54" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:78  %result_4 = fadd float %result_3, %product_term_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="496" st_id="55" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:78  %result_4 = fadd float %result_3, %product_term_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="497" st_id="56" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:78  %result_4 = fadd float %result_3, %product_term_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="498" st_id="57" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:78  %result_4 = fadd float %result_3, %product_term_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="499" st_id="58" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:78  %result_4 = fadd float %result_3, %product_term_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="500" st_id="59" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:82  %result_5 = fadd float %result_4, %product_term_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="501" st_id="60" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:82  %result_5 = fadd float %result_4, %product_term_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="502" st_id="61" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:82  %result_5 = fadd float %result_4, %product_term_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="503" st_id="62" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:82  %result_5 = fadd float %result_4, %product_term_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="504" st_id="63" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:82  %result_5 = fadd float %result_4, %product_term_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="505" st_id="64" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:82  %result_5 = fadd float %result_4, %product_term_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="506" st_id="65" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:82  %result_5 = fadd float %result_4, %product_term_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="507" st_id="66" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:82  %result_5 = fadd float %result_4, %product_term_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="508" st_id="67" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:82  %result_5 = fadd float %result_4, %product_term_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="509" st_id="68" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:86  %result_6 = fadd float %result_5, %product_term_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="510" st_id="69" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:86  %result_6 = fadd float %result_5, %product_term_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="511" st_id="70" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:86  %result_6 = fadd float %result_5, %product_term_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="512" st_id="71" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:86  %result_6 = fadd float %result_5, %product_term_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="513" st_id="72" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:86  %result_6 = fadd float %result_5, %product_term_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="514" st_id="73" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:86  %result_6 = fadd float %result_5, %product_term_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="515" st_id="74" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:86  %result_6 = fadd float %result_5, %product_term_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="516" st_id="75" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:86  %result_6 = fadd float %result_5, %product_term_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="517" st_id="76" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:86  %result_6 = fadd float %result_5, %product_term_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="518" st_id="77" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:90  %result_7 = fadd float %result_6, %product_term_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="519" st_id="78" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:90  %result_7 = fadd float %result_6, %product_term_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="520" st_id="79" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:90  %result_7 = fadd float %result_6, %product_term_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="521" st_id="80" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:90  %result_7 = fadd float %result_6, %product_term_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="522" st_id="81" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:90  %result_7 = fadd float %result_6, %product_term_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="523" st_id="82" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:90  %result_7 = fadd float %result_6, %product_term_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="524" st_id="83" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:90  %result_7 = fadd float %result_6, %product_term_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="525" st_id="84" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:90  %result_7 = fadd float %result_6, %product_term_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="526" st_id="85" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:90  %result_7 = fadd float %result_6, %product_term_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="527" st_id="86" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:94  %result_8 = fadd float %result_7, %product_term_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="528" st_id="87" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:94  %result_8 = fadd float %result_7, %product_term_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="529" st_id="88" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:94  %result_8 = fadd float %result_7, %product_term_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="530" st_id="89" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:94  %result_8 = fadd float %result_7, %product_term_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="531" st_id="90" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:94  %result_8 = fadd float %result_7, %product_term_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="532" st_id="91" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:94  %result_8 = fadd float %result_7, %product_term_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="533" st_id="92" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:94  %result_8 = fadd float %result_7, %product_term_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="534" st_id="93" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:94  %result_8 = fadd float %result_7, %product_term_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="535" st_id="94" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:94  %result_8 = fadd float %result_7, %product_term_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="536" st_id="95" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:98  %result_9 = fadd float %result_8, %product_term_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="537" st_id="96" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:98  %result_9 = fadd float %result_8, %product_term_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="538" st_id="97" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:98  %result_9 = fadd float %result_8, %product_term_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="539" st_id="98" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:98  %result_9 = fadd float %result_8, %product_term_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="540" st_id="99" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:98  %result_9 = fadd float %result_8, %product_term_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="541" st_id="100" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:98  %result_9 = fadd float %result_8, %product_term_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="542" st_id="101" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:98  %result_9 = fadd float %result_8, %product_term_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="543" st_id="102" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:98  %result_9 = fadd float %result_8, %product_term_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="544" st_id="103" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:98  %result_9 = fadd float %result_8, %product_term_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="545" st_id="104" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:102  %result_s = fadd float %result_9, %product_term_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="546" st_id="105" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:102  %result_s = fadd float %result_9, %product_term_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="547" st_id="106" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:102  %result_s = fadd float %result_9, %product_term_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="548" st_id="107" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:102  %result_s = fadd float %result_9, %product_term_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="549" st_id="108" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:102  %result_s = fadd float %result_9, %product_term_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="550" st_id="109" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:102  %result_s = fadd float %result_9, %product_term_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="551" st_id="110" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:102  %result_s = fadd float %result_9, %product_term_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="552" st_id="111" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:102  %result_s = fadd float %result_9, %product_term_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="553" st_id="112" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:102  %result_s = fadd float %result_9, %product_term_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="554" st_id="113" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:106  %result_10 = fadd float %result_s, %product_term_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="555" st_id="114" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:106  %result_10 = fadd float %result_s, %product_term_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="556" st_id="115" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:106  %result_10 = fadd float %result_s, %product_term_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="557" st_id="116" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:106  %result_10 = fadd float %result_s, %product_term_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="558" st_id="117" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:106  %result_10 = fadd float %result_s, %product_term_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="559" st_id="118" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:106  %result_10 = fadd float %result_s, %product_term_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="560" st_id="119" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:106  %result_10 = fadd float %result_s, %product_term_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="561" st_id="120" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:106  %result_10 = fadd float %result_s, %product_term_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="562" st_id="121" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:106  %result_10 = fadd float %result_s, %product_term_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="563" st_id="122" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:110  %result_11 = fadd float %result_10, %product_term_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="564" st_id="123" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:110  %result_11 = fadd float %result_10, %product_term_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="565" st_id="124" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:110  %result_11 = fadd float %result_10, %product_term_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="566" st_id="125" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:110  %result_11 = fadd float %result_10, %product_term_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="567" st_id="126" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:110  %result_11 = fadd float %result_10, %product_term_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="568" st_id="127" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:110  %result_11 = fadd float %result_10, %product_term_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="569" st_id="128" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:110  %result_11 = fadd float %result_10, %product_term_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="570" st_id="129" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:110  %result_11 = fadd float %result_10, %product_term_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="571" st_id="130" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:110  %result_11 = fadd float %result_10, %product_term_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="572" st_id="131" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:114  %result_12 = fadd float %result_11, %product_term_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="573" st_id="132" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:114  %result_12 = fadd float %result_11, %product_term_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="574" st_id="133" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:114  %result_12 = fadd float %result_11, %product_term_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="575" st_id="134" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:114  %result_12 = fadd float %result_11, %product_term_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="576" st_id="135" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:114  %result_12 = fadd float %result_11, %product_term_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="577" st_id="136" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:114  %result_12 = fadd float %result_11, %product_term_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="578" st_id="137" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:114  %result_12 = fadd float %result_11, %product_term_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="579" st_id="138" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:114  %result_12 = fadd float %result_11, %product_term_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="580" st_id="139" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:114  %result_12 = fadd float %result_11, %product_term_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="581" st_id="140" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:118  %result_13 = fadd float %result_12, %product_term_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="582" st_id="141" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:118  %result_13 = fadd float %result_12, %product_term_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="583" st_id="142" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:118  %result_13 = fadd float %result_12, %product_term_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="584" st_id="143" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:118  %result_13 = fadd float %result_12, %product_term_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="585" st_id="144" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:118  %result_13 = fadd float %result_12, %product_term_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="586" st_id="145" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:118  %result_13 = fadd float %result_12, %product_term_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="587" st_id="146" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:118  %result_13 = fadd float %result_12, %product_term_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="588" st_id="147" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:118  %result_13 = fadd float %result_12, %product_term_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="589" st_id="148" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:118  %result_13 = fadd float %result_12, %product_term_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="590" st_id="149" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:122  %result_14 = fadd float %result_13, %product_term_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="591" st_id="150" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:122  %result_14 = fadd float %result_13, %product_term_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="592" st_id="151" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:122  %result_14 = fadd float %result_13, %product_term_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="593" st_id="152" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:122  %result_14 = fadd float %result_13, %product_term_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="594" st_id="153" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:122  %result_14 = fadd float %result_13, %product_term_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="595" st_id="154" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:122  %result_14 = fadd float %result_13, %product_term_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="596" st_id="155" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:122  %result_14 = fadd float %result_13, %product_term_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="597" st_id="156" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:122  %result_14 = fadd float %result_13, %product_term_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="598" st_id="157" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader179:122  %result_14 = fadd float %result_13, %product_term_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="599" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader179:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="600" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader179:48  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="601" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader179:49  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="158" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader179:123  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %out_C, float %result_14)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader179:124  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="604" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="0">
<![CDATA[
.preheader179:126  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="605" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="0">
<![CDATA[
mmult_kernel.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
