{
  "module_name": "qcom-rpmh-regulator.c",
  "hash_id": "e757a7c7ff2d68cecd777e7ca219a13bb90841d86698a18410a5c6829479ce40",
  "original_prompt": "Ingested from linux-6.6.14/drivers/regulator/qcom-rpmh-regulator.c",
  "human_readable_source": "\n\n\n#define pr_fmt(fmt) \"%s: \" fmt, __func__\n\n#include <linux/err.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/slab.h>\n#include <linux/string.h>\n#include <linux/regulator/driver.h>\n#include <linux/regulator/machine.h>\n#include <linux/regulator/of_regulator.h>\n\n#include <soc/qcom/cmd-db.h>\n#include <soc/qcom/rpmh.h>\n\n#include <dt-bindings/regulator/qcom,rpmh-regulator.h>\n\n \nenum rpmh_regulator_type {\n\tVRM,\n\tXOB,\n};\n\n#define RPMH_REGULATOR_REG_VRM_VOLTAGE\t\t0x0\n#define RPMH_REGULATOR_REG_ENABLE\t\t0x4\n#define RPMH_REGULATOR_REG_VRM_MODE\t\t0x8\n\n#define PMIC4_LDO_MODE_RETENTION\t\t4\n#define PMIC4_LDO_MODE_LPM\t\t\t5\n#define PMIC4_LDO_MODE_HPM\t\t\t7\n\n#define PMIC4_SMPS_MODE_RETENTION\t\t4\n#define PMIC4_SMPS_MODE_PFM\t\t\t5\n#define PMIC4_SMPS_MODE_AUTO\t\t\t6\n#define PMIC4_SMPS_MODE_PWM\t\t\t7\n\n#define PMIC4_BOB_MODE_PASS\t\t\t0\n#define PMIC4_BOB_MODE_PFM\t\t\t1\n#define PMIC4_BOB_MODE_AUTO\t\t\t2\n#define PMIC4_BOB_MODE_PWM\t\t\t3\n\n#define PMIC5_LDO_MODE_RETENTION\t\t3\n#define PMIC5_LDO_MODE_LPM\t\t\t4\n#define PMIC5_LDO_MODE_HPM\t\t\t7\n\n#define PMIC5_SMPS_MODE_RETENTION\t\t3\n#define PMIC5_SMPS_MODE_PFM\t\t\t4\n#define PMIC5_SMPS_MODE_AUTO\t\t\t6\n#define PMIC5_SMPS_MODE_PWM\t\t\t7\n\n#define PMIC5_BOB_MODE_PASS\t\t\t2\n#define PMIC5_BOB_MODE_PFM\t\t\t4\n#define PMIC5_BOB_MODE_AUTO\t\t\t6\n#define PMIC5_BOB_MODE_PWM\t\t\t7\n\n \nstruct rpmh_vreg_hw_data {\n\tenum rpmh_regulator_type\t\tregulator_type;\n\tconst struct regulator_ops\t\t*ops;\n\tconst struct linear_range\tvoltage_range;\n\tint\t\t\t\t\tn_voltages;\n\tint\t\t\t\t\thpm_min_load_uA;\n\tconst int\t\t\t\t*pmic_mode_map;\n\tunsigned int\t\t\t      (*of_map_mode)(unsigned int mode);\n};\n\n \nstruct rpmh_vreg {\n\tstruct device\t\t\t*dev;\n\tu32\t\t\t\taddr;\n\tstruct regulator_desc\t\trdesc;\n\tconst struct rpmh_vreg_hw_data\t*hw_data;\n\tbool\t\t\t\talways_wait_for_ack;\n\n\tint\t\t\t\tenabled;\n\tbool\t\t\t\tbypassed;\n\tint\t\t\t\tvoltage_selector;\n\tunsigned int\t\t\tmode;\n};\n\n \nstruct rpmh_vreg_init_data {\n\tconst char\t\t\t*name;\n\tconst char\t\t\t*resource_name;\n\tconst char\t\t\t*supply_name;\n\tconst struct rpmh_vreg_hw_data\t*hw_data;\n};\n\n \nstatic int rpmh_regulator_send_request(struct rpmh_vreg *vreg,\n\t\t\tstruct tcs_cmd *cmd, bool wait_for_ack)\n{\n\tint ret;\n\n\tif (wait_for_ack || vreg->always_wait_for_ack)\n\t\tret = rpmh_write(vreg->dev, RPMH_ACTIVE_ONLY_STATE, cmd, 1);\n\telse\n\t\tret = rpmh_write_async(vreg->dev, RPMH_ACTIVE_ONLY_STATE, cmd,\n\t\t\t\t\t1);\n\n\treturn ret;\n}\n\nstatic int _rpmh_regulator_vrm_set_voltage_sel(struct regulator_dev *rdev,\n\t\t\t\tunsigned int selector, bool wait_for_ack)\n{\n\tstruct rpmh_vreg *vreg = rdev_get_drvdata(rdev);\n\tstruct tcs_cmd cmd = {\n\t\t.addr = vreg->addr + RPMH_REGULATOR_REG_VRM_VOLTAGE,\n\t};\n\tint ret;\n\n\t \n\tcmd.data = DIV_ROUND_UP(regulator_list_voltage_linear_range(rdev,\n\t\t\t\t\t\t\tselector), 1000);\n\n\tret = rpmh_regulator_send_request(vreg, &cmd, wait_for_ack);\n\tif (!ret)\n\t\tvreg->voltage_selector = selector;\n\n\treturn ret;\n}\n\nstatic int rpmh_regulator_vrm_set_voltage_sel(struct regulator_dev *rdev,\n\t\t\t\t\tunsigned int selector)\n{\n\tstruct rpmh_vreg *vreg = rdev_get_drvdata(rdev);\n\n\tif (vreg->enabled == -EINVAL) {\n\t\t \n\t\tvreg->voltage_selector = selector;\n\t\treturn 0;\n\t}\n\n\treturn _rpmh_regulator_vrm_set_voltage_sel(rdev, selector,\n\t\t\t\t\tselector > vreg->voltage_selector);\n}\n\nstatic int rpmh_regulator_vrm_get_voltage_sel(struct regulator_dev *rdev)\n{\n\tstruct rpmh_vreg *vreg = rdev_get_drvdata(rdev);\n\n\treturn vreg->voltage_selector;\n}\n\nstatic int rpmh_regulator_is_enabled(struct regulator_dev *rdev)\n{\n\tstruct rpmh_vreg *vreg = rdev_get_drvdata(rdev);\n\n\treturn vreg->enabled;\n}\n\nstatic int rpmh_regulator_set_enable_state(struct regulator_dev *rdev,\n\t\t\t\t\tbool enable)\n{\n\tstruct rpmh_vreg *vreg = rdev_get_drvdata(rdev);\n\tstruct tcs_cmd cmd = {\n\t\t.addr = vreg->addr + RPMH_REGULATOR_REG_ENABLE,\n\t\t.data = enable,\n\t};\n\tint ret;\n\n\tif (vreg->enabled == -EINVAL &&\n\t    vreg->voltage_selector != -ENOTRECOVERABLE) {\n\t\tret = _rpmh_regulator_vrm_set_voltage_sel(rdev,\n\t\t\t\t\t\tvreg->voltage_selector, true);\n\t\tif (ret < 0)\n\t\t\treturn ret;\n\t}\n\n\tret = rpmh_regulator_send_request(vreg, &cmd, enable);\n\tif (!ret)\n\t\tvreg->enabled = enable;\n\n\treturn ret;\n}\n\nstatic int rpmh_regulator_enable(struct regulator_dev *rdev)\n{\n\treturn rpmh_regulator_set_enable_state(rdev, true);\n}\n\nstatic int rpmh_regulator_disable(struct regulator_dev *rdev)\n{\n\treturn rpmh_regulator_set_enable_state(rdev, false);\n}\n\nstatic int rpmh_regulator_vrm_set_mode_bypass(struct rpmh_vreg *vreg,\n\t\t\t\t\tunsigned int mode, bool bypassed)\n{\n\tstruct tcs_cmd cmd = {\n\t\t.addr = vreg->addr + RPMH_REGULATOR_REG_VRM_MODE,\n\t};\n\tint pmic_mode;\n\n\tif (mode > REGULATOR_MODE_STANDBY)\n\t\treturn -EINVAL;\n\n\tpmic_mode = vreg->hw_data->pmic_mode_map[mode];\n\tif (pmic_mode < 0)\n\t\treturn pmic_mode;\n\n\tif (bypassed)\n\t\tcmd.data = PMIC4_BOB_MODE_PASS;\n\telse\n\t\tcmd.data = pmic_mode;\n\n\treturn rpmh_regulator_send_request(vreg, &cmd, true);\n}\n\nstatic int rpmh_regulator_vrm_set_mode(struct regulator_dev *rdev,\n\t\t\t\t\tunsigned int mode)\n{\n\tstruct rpmh_vreg *vreg = rdev_get_drvdata(rdev);\n\tint ret;\n\n\tif (mode == vreg->mode)\n\t\treturn 0;\n\n\tret = rpmh_regulator_vrm_set_mode_bypass(vreg, mode, vreg->bypassed);\n\tif (!ret)\n\t\tvreg->mode = mode;\n\n\treturn ret;\n}\n\nstatic unsigned int rpmh_regulator_vrm_get_mode(struct regulator_dev *rdev)\n{\n\tstruct rpmh_vreg *vreg = rdev_get_drvdata(rdev);\n\n\treturn vreg->mode;\n}\n\n \nstatic unsigned int rpmh_regulator_vrm_get_optimum_mode(\n\tstruct regulator_dev *rdev, int input_uV, int output_uV, int load_uA)\n{\n\tstruct rpmh_vreg *vreg = rdev_get_drvdata(rdev);\n\n\tif (load_uA >= vreg->hw_data->hpm_min_load_uA)\n\t\treturn REGULATOR_MODE_NORMAL;\n\telse\n\t\treturn REGULATOR_MODE_IDLE;\n}\n\nstatic int rpmh_regulator_vrm_set_bypass(struct regulator_dev *rdev,\n\t\t\t\tbool enable)\n{\n\tstruct rpmh_vreg *vreg = rdev_get_drvdata(rdev);\n\tint ret;\n\n\tif (vreg->bypassed == enable)\n\t\treturn 0;\n\n\tret = rpmh_regulator_vrm_set_mode_bypass(vreg, vreg->mode, enable);\n\tif (!ret)\n\t\tvreg->bypassed = enable;\n\n\treturn ret;\n}\n\nstatic int rpmh_regulator_vrm_get_bypass(struct regulator_dev *rdev,\n\t\t\t\tbool *enable)\n{\n\tstruct rpmh_vreg *vreg = rdev_get_drvdata(rdev);\n\n\t*enable = vreg->bypassed;\n\n\treturn 0;\n}\n\nstatic const struct regulator_ops rpmh_regulator_vrm_ops = {\n\t.enable\t\t\t= rpmh_regulator_enable,\n\t.disable\t\t= rpmh_regulator_disable,\n\t.is_enabled\t\t= rpmh_regulator_is_enabled,\n\t.set_voltage_sel\t= rpmh_regulator_vrm_set_voltage_sel,\n\t.get_voltage_sel\t= rpmh_regulator_vrm_get_voltage_sel,\n\t.list_voltage\t\t= regulator_list_voltage_linear_range,\n\t.set_mode\t\t= rpmh_regulator_vrm_set_mode,\n\t.get_mode\t\t= rpmh_regulator_vrm_get_mode,\n};\n\nstatic const struct regulator_ops rpmh_regulator_vrm_drms_ops = {\n\t.enable\t\t\t= rpmh_regulator_enable,\n\t.disable\t\t= rpmh_regulator_disable,\n\t.is_enabled\t\t= rpmh_regulator_is_enabled,\n\t.set_voltage_sel\t= rpmh_regulator_vrm_set_voltage_sel,\n\t.get_voltage_sel\t= rpmh_regulator_vrm_get_voltage_sel,\n\t.list_voltage\t\t= regulator_list_voltage_linear_range,\n\t.set_mode\t\t= rpmh_regulator_vrm_set_mode,\n\t.get_mode\t\t= rpmh_regulator_vrm_get_mode,\n\t.get_optimum_mode\t= rpmh_regulator_vrm_get_optimum_mode,\n};\n\nstatic const struct regulator_ops rpmh_regulator_vrm_bypass_ops = {\n\t.enable\t\t\t= rpmh_regulator_enable,\n\t.disable\t\t= rpmh_regulator_disable,\n\t.is_enabled\t\t= rpmh_regulator_is_enabled,\n\t.set_voltage_sel\t= rpmh_regulator_vrm_set_voltage_sel,\n\t.get_voltage_sel\t= rpmh_regulator_vrm_get_voltage_sel,\n\t.list_voltage\t\t= regulator_list_voltage_linear_range,\n\t.set_mode\t\t= rpmh_regulator_vrm_set_mode,\n\t.get_mode\t\t= rpmh_regulator_vrm_get_mode,\n\t.set_bypass\t\t= rpmh_regulator_vrm_set_bypass,\n\t.get_bypass\t\t= rpmh_regulator_vrm_get_bypass,\n};\n\nstatic const struct regulator_ops rpmh_regulator_xob_ops = {\n\t.enable\t\t\t= rpmh_regulator_enable,\n\t.disable\t\t= rpmh_regulator_disable,\n\t.is_enabled\t\t= rpmh_regulator_is_enabled,\n};\n\n \nstatic int rpmh_regulator_init_vreg(struct rpmh_vreg *vreg, struct device *dev,\n\t\t\tstruct device_node *node, const char *pmic_id,\n\t\t\tconst struct rpmh_vreg_init_data *pmic_rpmh_data)\n{\n\tstruct regulator_config reg_config = {};\n\tchar rpmh_resource_name[20] = \"\";\n\tconst struct rpmh_vreg_init_data *rpmh_data;\n\tstruct regulator_init_data *init_data;\n\tstruct regulator_dev *rdev;\n\tint ret;\n\n\tvreg->dev = dev;\n\n\tfor (rpmh_data = pmic_rpmh_data; rpmh_data->name; rpmh_data++)\n\t\tif (of_node_name_eq(node, rpmh_data->name))\n\t\t\tbreak;\n\n\tif (!rpmh_data->name) {\n\t\tdev_err(dev, \"Unknown regulator %pOFn\\n\", node);\n\t\treturn -EINVAL;\n\t}\n\n\tscnprintf(rpmh_resource_name, sizeof(rpmh_resource_name),\n\t\trpmh_data->resource_name, pmic_id);\n\n\tvreg->addr = cmd_db_read_addr(rpmh_resource_name);\n\tif (!vreg->addr) {\n\t\tdev_err(dev, \"%pOFn: could not find RPMh address for resource %s\\n\",\n\t\t\tnode, rpmh_resource_name);\n\t\treturn -ENODEV;\n\t}\n\n\tvreg->rdesc.name = rpmh_data->name;\n\tvreg->rdesc.supply_name = rpmh_data->supply_name;\n\tvreg->hw_data = rpmh_data->hw_data;\n\n\tvreg->enabled = -EINVAL;\n\tvreg->voltage_selector = -ENOTRECOVERABLE;\n\tvreg->mode = REGULATOR_MODE_INVALID;\n\n\tif (rpmh_data->hw_data->n_voltages) {\n\t\tvreg->rdesc.linear_ranges = &rpmh_data->hw_data->voltage_range;\n\t\tvreg->rdesc.n_linear_ranges = 1;\n\t\tvreg->rdesc.n_voltages = rpmh_data->hw_data->n_voltages;\n\t}\n\n\tvreg->always_wait_for_ack = of_property_read_bool(node,\n\t\t\t\t\t\t\"qcom,always-wait-for-ack\");\n\n\tvreg->rdesc.owner\t= THIS_MODULE;\n\tvreg->rdesc.type\t= REGULATOR_VOLTAGE;\n\tvreg->rdesc.ops\t\t= vreg->hw_data->ops;\n\tvreg->rdesc.of_map_mode\t= vreg->hw_data->of_map_mode;\n\n\tinit_data = of_get_regulator_init_data(dev, node, &vreg->rdesc);\n\tif (!init_data)\n\t\treturn -ENOMEM;\n\n\tif (rpmh_data->hw_data->regulator_type == XOB &&\n\t    init_data->constraints.min_uV &&\n\t    init_data->constraints.min_uV == init_data->constraints.max_uV) {\n\t\tvreg->rdesc.fixed_uV = init_data->constraints.min_uV;\n\t\tvreg->rdesc.n_voltages = 1;\n\t}\n\n\treg_config.dev\t\t= dev;\n\treg_config.init_data\t= init_data;\n\treg_config.of_node\t= node;\n\treg_config.driver_data\t= vreg;\n\n\trdev = devm_regulator_register(dev, &vreg->rdesc, &reg_config);\n\tif (IS_ERR(rdev)) {\n\t\tret = PTR_ERR(rdev);\n\t\tdev_err(dev, \"%pOFn: devm_regulator_register() failed, ret=%d\\n\",\n\t\t\tnode, ret);\n\t\treturn ret;\n\t}\n\n\tdev_dbg(dev, \"%pOFn regulator registered for RPMh resource %s @ 0x%05X\\n\",\n\t\tnode, rpmh_resource_name, vreg->addr);\n\n\treturn 0;\n}\n\nstatic const int pmic_mode_map_pmic4_ldo[REGULATOR_MODE_STANDBY + 1] = {\n\t[REGULATOR_MODE_INVALID] = -EINVAL,\n\t[REGULATOR_MODE_STANDBY] = PMIC4_LDO_MODE_RETENTION,\n\t[REGULATOR_MODE_IDLE]    = PMIC4_LDO_MODE_LPM,\n\t[REGULATOR_MODE_NORMAL]  = PMIC4_LDO_MODE_HPM,\n\t[REGULATOR_MODE_FAST]    = -EINVAL,\n};\n\nstatic const int pmic_mode_map_pmic5_ldo[REGULATOR_MODE_STANDBY + 1] = {\n\t[REGULATOR_MODE_INVALID] = -EINVAL,\n\t[REGULATOR_MODE_STANDBY] = PMIC5_LDO_MODE_RETENTION,\n\t[REGULATOR_MODE_IDLE]    = PMIC5_LDO_MODE_LPM,\n\t[REGULATOR_MODE_NORMAL]  = PMIC5_LDO_MODE_HPM,\n\t[REGULATOR_MODE_FAST]    = -EINVAL,\n};\n\nstatic unsigned int rpmh_regulator_pmic4_ldo_of_map_mode(unsigned int rpmh_mode)\n{\n\tunsigned int mode;\n\n\tswitch (rpmh_mode) {\n\tcase RPMH_REGULATOR_MODE_HPM:\n\t\tmode = REGULATOR_MODE_NORMAL;\n\t\tbreak;\n\tcase RPMH_REGULATOR_MODE_LPM:\n\t\tmode = REGULATOR_MODE_IDLE;\n\t\tbreak;\n\tcase RPMH_REGULATOR_MODE_RET:\n\t\tmode = REGULATOR_MODE_STANDBY;\n\t\tbreak;\n\tdefault:\n\t\tmode = REGULATOR_MODE_INVALID;\n\t\tbreak;\n\t}\n\n\treturn mode;\n}\n\nstatic const int pmic_mode_map_pmic4_smps[REGULATOR_MODE_STANDBY + 1] = {\n\t[REGULATOR_MODE_INVALID] = -EINVAL,\n\t[REGULATOR_MODE_STANDBY] = PMIC4_SMPS_MODE_RETENTION,\n\t[REGULATOR_MODE_IDLE]    = PMIC4_SMPS_MODE_PFM,\n\t[REGULATOR_MODE_NORMAL]  = PMIC4_SMPS_MODE_AUTO,\n\t[REGULATOR_MODE_FAST]    = PMIC4_SMPS_MODE_PWM,\n};\n\nstatic const int pmic_mode_map_pmic5_smps[REGULATOR_MODE_STANDBY + 1] = {\n\t[REGULATOR_MODE_INVALID] = -EINVAL,\n\t[REGULATOR_MODE_STANDBY] = PMIC5_SMPS_MODE_RETENTION,\n\t[REGULATOR_MODE_IDLE]    = PMIC5_SMPS_MODE_PFM,\n\t[REGULATOR_MODE_NORMAL]  = PMIC5_SMPS_MODE_AUTO,\n\t[REGULATOR_MODE_FAST]    = PMIC5_SMPS_MODE_PWM,\n};\n\nstatic unsigned int\nrpmh_regulator_pmic4_smps_of_map_mode(unsigned int rpmh_mode)\n{\n\tunsigned int mode;\n\n\tswitch (rpmh_mode) {\n\tcase RPMH_REGULATOR_MODE_HPM:\n\t\tmode = REGULATOR_MODE_FAST;\n\t\tbreak;\n\tcase RPMH_REGULATOR_MODE_AUTO:\n\t\tmode = REGULATOR_MODE_NORMAL;\n\t\tbreak;\n\tcase RPMH_REGULATOR_MODE_LPM:\n\t\tmode = REGULATOR_MODE_IDLE;\n\t\tbreak;\n\tcase RPMH_REGULATOR_MODE_RET:\n\t\tmode = REGULATOR_MODE_STANDBY;\n\t\tbreak;\n\tdefault:\n\t\tmode = REGULATOR_MODE_INVALID;\n\t\tbreak;\n\t}\n\n\treturn mode;\n}\n\nstatic const int pmic_mode_map_pmic4_bob[REGULATOR_MODE_STANDBY + 1] = {\n\t[REGULATOR_MODE_INVALID] = -EINVAL,\n\t[REGULATOR_MODE_STANDBY] = -EINVAL,\n\t[REGULATOR_MODE_IDLE]    = PMIC4_BOB_MODE_PFM,\n\t[REGULATOR_MODE_NORMAL]  = PMIC4_BOB_MODE_AUTO,\n\t[REGULATOR_MODE_FAST]    = PMIC4_BOB_MODE_PWM,\n};\n\nstatic const int pmic_mode_map_pmic5_bob[REGULATOR_MODE_STANDBY + 1] = {\n\t[REGULATOR_MODE_INVALID] = -EINVAL,\n\t[REGULATOR_MODE_STANDBY] = -EINVAL,\n\t[REGULATOR_MODE_IDLE]    = PMIC5_BOB_MODE_PFM,\n\t[REGULATOR_MODE_NORMAL]  = PMIC5_BOB_MODE_AUTO,\n\t[REGULATOR_MODE_FAST]    = PMIC5_BOB_MODE_PWM,\n};\n\nstatic unsigned int rpmh_regulator_pmic4_bob_of_map_mode(unsigned int rpmh_mode)\n{\n\tunsigned int mode;\n\n\tswitch (rpmh_mode) {\n\tcase RPMH_REGULATOR_MODE_HPM:\n\t\tmode = REGULATOR_MODE_FAST;\n\t\tbreak;\n\tcase RPMH_REGULATOR_MODE_AUTO:\n\t\tmode = REGULATOR_MODE_NORMAL;\n\t\tbreak;\n\tcase RPMH_REGULATOR_MODE_LPM:\n\t\tmode = REGULATOR_MODE_IDLE;\n\t\tbreak;\n\tdefault:\n\t\tmode = REGULATOR_MODE_INVALID;\n\t\tbreak;\n\t}\n\n\treturn mode;\n}\n\nstatic const struct rpmh_vreg_hw_data pmic4_pldo = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_drms_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(1664000, 0, 255, 8000),\n\t.n_voltages = 256,\n\t.hpm_min_load_uA = 10000,\n\t.pmic_mode_map = pmic_mode_map_pmic4_ldo,\n\t.of_map_mode = rpmh_regulator_pmic4_ldo_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic4_pldo_lv = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_drms_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(1256000, 0, 127, 8000),\n\t.n_voltages = 128,\n\t.hpm_min_load_uA = 10000,\n\t.pmic_mode_map = pmic_mode_map_pmic4_ldo,\n\t.of_map_mode = rpmh_regulator_pmic4_ldo_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic4_nldo = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_drms_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(312000, 0, 127, 8000),\n\t.n_voltages = 128,\n\t.hpm_min_load_uA = 30000,\n\t.pmic_mode_map = pmic_mode_map_pmic4_ldo,\n\t.of_map_mode = rpmh_regulator_pmic4_ldo_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic4_hfsmps3 = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(320000, 0, 215, 8000),\n\t.n_voltages = 216,\n\t.pmic_mode_map = pmic_mode_map_pmic4_smps,\n\t.of_map_mode = rpmh_regulator_pmic4_smps_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic4_ftsmps426 = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(320000, 0, 258, 4000),\n\t.n_voltages = 259,\n\t.pmic_mode_map = pmic_mode_map_pmic4_smps,\n\t.of_map_mode = rpmh_regulator_pmic4_smps_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic4_bob = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_bypass_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(1824000, 0, 83, 32000),\n\t.n_voltages = 84,\n\t.pmic_mode_map = pmic_mode_map_pmic4_bob,\n\t.of_map_mode = rpmh_regulator_pmic4_bob_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic4_lvs = {\n\t.regulator_type = XOB,\n\t.ops = &rpmh_regulator_xob_ops,\n\t \n};\n\nstatic const struct rpmh_vreg_hw_data pmic5_pldo = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_drms_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(1504000, 0, 255, 8000),\n\t.n_voltages = 256,\n\t.hpm_min_load_uA = 10000,\n\t.pmic_mode_map = pmic_mode_map_pmic5_ldo,\n\t.of_map_mode = rpmh_regulator_pmic4_ldo_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic5_pldo_lv = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_drms_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(1504000, 0, 62, 8000),\n\t.n_voltages = 63,\n\t.hpm_min_load_uA = 10000,\n\t.pmic_mode_map = pmic_mode_map_pmic5_ldo,\n\t.of_map_mode = rpmh_regulator_pmic4_ldo_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic5_pldo515_mv = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_drms_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(1800000, 0, 187, 8000),\n\t.n_voltages = 188,\n\t.hpm_min_load_uA = 10000,\n\t.pmic_mode_map = pmic_mode_map_pmic5_ldo,\n\t.of_map_mode = rpmh_regulator_pmic4_ldo_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic5_nldo = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_drms_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(320000, 0, 123, 8000),\n\t.n_voltages = 124,\n\t.hpm_min_load_uA = 30000,\n\t.pmic_mode_map = pmic_mode_map_pmic5_ldo,\n\t.of_map_mode = rpmh_regulator_pmic4_ldo_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic5_nldo515 = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_drms_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(320000, 0, 210, 8000),\n\t.n_voltages = 211,\n\t.hpm_min_load_uA = 30000,\n\t.pmic_mode_map = pmic_mode_map_pmic5_ldo,\n\t.of_map_mode = rpmh_regulator_pmic4_ldo_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic5_hfsmps510 = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(320000, 0, 215, 8000),\n\t.n_voltages = 216,\n\t.pmic_mode_map = pmic_mode_map_pmic5_smps,\n\t.of_map_mode = rpmh_regulator_pmic4_smps_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic5_ftsmps510 = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(300000, 0, 263, 4000),\n\t.n_voltages = 264,\n\t.pmic_mode_map = pmic_mode_map_pmic5_smps,\n\t.of_map_mode = rpmh_regulator_pmic4_smps_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic5_ftsmps520 = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(300000, 0, 263, 4000),\n\t.n_voltages = 264,\n\t.pmic_mode_map = pmic_mode_map_pmic5_smps,\n\t.of_map_mode = rpmh_regulator_pmic4_smps_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic5_ftsmps525_lv = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(300000, 0, 267, 4000),\n\t.n_voltages = 268,\n\t.pmic_mode_map = pmic_mode_map_pmic5_smps,\n\t.of_map_mode = rpmh_regulator_pmic4_smps_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic5_ftsmps525_mv = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(600000, 0, 267, 8000),\n\t.n_voltages = 268,\n\t.pmic_mode_map = pmic_mode_map_pmic5_smps,\n\t.of_map_mode = rpmh_regulator_pmic4_smps_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic5_ftsmps527 = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(320000, 0, 215, 8000),\n\t.n_voltages = 215,\n\t.pmic_mode_map = pmic_mode_map_pmic5_smps,\n\t.of_map_mode = rpmh_regulator_pmic4_smps_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic5_hfsmps515 = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(320000, 0, 235, 16000),\n\t.n_voltages = 236,\n\t.pmic_mode_map = pmic_mode_map_pmic5_smps,\n\t.of_map_mode = rpmh_regulator_pmic4_smps_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic5_hfsmps515_1 = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(900000, 0, 4, 16000),\n\t.n_voltages = 5,\n\t.pmic_mode_map = pmic_mode_map_pmic5_smps,\n\t.of_map_mode = rpmh_regulator_pmic4_smps_of_map_mode,\n};\n\nstatic const struct rpmh_vreg_hw_data pmic5_bob = {\n\t.regulator_type = VRM,\n\t.ops = &rpmh_regulator_vrm_bypass_ops,\n\t.voltage_range = REGULATOR_LINEAR_RANGE(3000000, 0, 31, 32000),\n\t.n_voltages = 32,\n\t.pmic_mode_map = pmic_mode_map_pmic5_bob,\n\t.of_map_mode = rpmh_regulator_pmic4_bob_of_map_mode,\n};\n\n#define RPMH_VREG(_name, _resource_name, _hw_data, _supply_name) \\\n{ \\\n\t.name\t\t= _name, \\\n\t.resource_name\t= _resource_name, \\\n\t.hw_data\t= _hw_data, \\\n\t.supply_name\t= _supply_name, \\\n}\n\nstatic const struct rpmh_vreg_init_data pm8998_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic4_ftsmps426, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic4_ftsmps426, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",  \"smp%s3\",  &pmic4_hfsmps3,   \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",  \"smp%s4\",  &pmic4_hfsmps3,   \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\",  \"smp%s5\",  &pmic4_hfsmps3,   \"vdd-s5\"),\n\tRPMH_VREG(\"smps6\",  \"smp%s6\",  &pmic4_ftsmps426, \"vdd-s6\"),\n\tRPMH_VREG(\"smps7\",  \"smp%s7\",  &pmic4_ftsmps426, \"vdd-s7\"),\n\tRPMH_VREG(\"smps8\",  \"smp%s8\",  &pmic4_ftsmps426, \"vdd-s8\"),\n\tRPMH_VREG(\"smps9\",  \"smp%s9\",  &pmic4_ftsmps426, \"vdd-s9\"),\n\tRPMH_VREG(\"smps10\", \"smp%s10\", &pmic4_ftsmps426, \"vdd-s10\"),\n\tRPMH_VREG(\"smps11\", \"smp%s11\", &pmic4_ftsmps426, \"vdd-s11\"),\n\tRPMH_VREG(\"smps12\", \"smp%s12\", &pmic4_ftsmps426, \"vdd-s12\"),\n\tRPMH_VREG(\"smps13\", \"smp%s13\", &pmic4_ftsmps426, \"vdd-s13\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic4_nldo,      \"vdd-l1-l27\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic4_nldo,      \"vdd-l2-l8-l17\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic4_nldo,      \"vdd-l3-l11\"),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic4_nldo,      \"vdd-l4-l5\"),\n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic4_nldo,      \"vdd-l4-l5\"),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic4_pldo,      \"vdd-l6\"),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic4_pldo_lv,   \"vdd-l7-l12-l14-l15\"),\n\tRPMH_VREG(\"ldo8\",   \"ldo%s8\",  &pmic4_nldo,      \"vdd-l2-l8-l17\"),\n\tRPMH_VREG(\"ldo9\",   \"ldo%s9\",  &pmic4_pldo,      \"vdd-l9\"),\n\tRPMH_VREG(\"ldo10\",  \"ldo%s10\", &pmic4_pldo,      \"vdd-l10-l23-l25\"),\n\tRPMH_VREG(\"ldo11\",  \"ldo%s11\", &pmic4_nldo,      \"vdd-l3-l11\"),\n\tRPMH_VREG(\"ldo12\",  \"ldo%s12\", &pmic4_pldo_lv,   \"vdd-l7-l12-l14-l15\"),\n\tRPMH_VREG(\"ldo13\",  \"ldo%s13\", &pmic4_pldo,      \"vdd-l13-l19-l21\"),\n\tRPMH_VREG(\"ldo14\",  \"ldo%s14\", &pmic4_pldo_lv,   \"vdd-l7-l12-l14-l15\"),\n\tRPMH_VREG(\"ldo15\",  \"ldo%s15\", &pmic4_pldo_lv,   \"vdd-l7-l12-l14-l15\"),\n\tRPMH_VREG(\"ldo16\",  \"ldo%s16\", &pmic4_pldo,      \"vdd-l16-l28\"),\n\tRPMH_VREG(\"ldo17\",  \"ldo%s17\", &pmic4_nldo,      \"vdd-l2-l8-l17\"),\n\tRPMH_VREG(\"ldo18\",  \"ldo%s18\", &pmic4_pldo,      \"vdd-l18-l22\"),\n\tRPMH_VREG(\"ldo19\",  \"ldo%s19\", &pmic4_pldo,      \"vdd-l13-l19-l21\"),\n\tRPMH_VREG(\"ldo20\",  \"ldo%s20\", &pmic4_pldo,      \"vdd-l20-l24\"),\n\tRPMH_VREG(\"ldo21\",  \"ldo%s21\", &pmic4_pldo,      \"vdd-l13-l19-l21\"),\n\tRPMH_VREG(\"ldo22\",  \"ldo%s22\", &pmic4_pldo,      \"vdd-l18-l22\"),\n\tRPMH_VREG(\"ldo23\",  \"ldo%s23\", &pmic4_pldo,      \"vdd-l10-l23-l25\"),\n\tRPMH_VREG(\"ldo24\",  \"ldo%s24\", &pmic4_pldo,      \"vdd-l20-l24\"),\n\tRPMH_VREG(\"ldo25\",  \"ldo%s25\", &pmic4_pldo,      \"vdd-l10-l23-l25\"),\n\tRPMH_VREG(\"ldo26\",  \"ldo%s26\", &pmic4_nldo,      \"vdd-l26\"),\n\tRPMH_VREG(\"ldo27\",  \"ldo%s27\", &pmic4_nldo,      \"vdd-l1-l27\"),\n\tRPMH_VREG(\"ldo28\",  \"ldo%s28\", &pmic4_pldo,      \"vdd-l16-l28\"),\n\tRPMH_VREG(\"lvs1\",   \"vs%s1\",   &pmic4_lvs,       \"vin-lvs-1-2\"),\n\tRPMH_VREG(\"lvs2\",   \"vs%s2\",   &pmic4_lvs,       \"vin-lvs-1-2\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pmg1110_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic5_ftsmps510,  \"vdd-s1\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pmi8998_vreg_data[] = {\n\tRPMH_VREG(\"bob\",    \"bob%s1\",  &pmic4_bob,       \"vdd-bob\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pm8005_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic4_ftsmps426, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic4_ftsmps426, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",  \"smp%s3\",  &pmic4_ftsmps426, \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",  \"smp%s4\",  &pmic4_ftsmps426, \"vdd-s4\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pm8150_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic5_ftsmps510, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic5_ftsmps510, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",  \"smp%s3\",  &pmic5_ftsmps510, \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",  \"smp%s4\",  &pmic5_hfsmps510,   \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\",  \"smp%s5\",  &pmic5_hfsmps510,   \"vdd-s5\"),\n\tRPMH_VREG(\"smps6\",  \"smp%s6\",  &pmic5_ftsmps510, \"vdd-s6\"),\n\tRPMH_VREG(\"smps7\",  \"smp%s7\",  &pmic5_ftsmps510, \"vdd-s7\"),\n\tRPMH_VREG(\"smps8\",  \"smp%s8\",  &pmic5_ftsmps510, \"vdd-s8\"),\n\tRPMH_VREG(\"smps9\",  \"smp%s9\",  &pmic5_ftsmps510, \"vdd-s9\"),\n\tRPMH_VREG(\"smps10\", \"smp%s10\", &pmic5_ftsmps510, \"vdd-s10\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic5_nldo,      \"vdd-l1-l8-l11\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic5_pldo,      \"vdd-l2-l10\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic5_nldo,      \"vdd-l3-l4-l5-l18\"),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic5_nldo,      \"vdd-l3-l4-l5-l18\"),\n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic5_nldo,      \"vdd-l3-l4-l5-l18\"),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic5_nldo,      \"vdd-l6-l9\"),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic5_pldo,      \"vdd-l7-l12-l14-l15\"),\n\tRPMH_VREG(\"ldo8\",   \"ldo%s8\",  &pmic5_nldo,      \"vdd-l1-l8-l11\"),\n\tRPMH_VREG(\"ldo9\",   \"ldo%s9\",  &pmic5_nldo,      \"vdd-l6-l9\"),\n\tRPMH_VREG(\"ldo10\",  \"ldo%s10\", &pmic5_pldo,      \"vdd-l2-l10\"),\n\tRPMH_VREG(\"ldo11\",  \"ldo%s11\", &pmic5_nldo,      \"vdd-l1-l8-l11\"),\n\tRPMH_VREG(\"ldo12\",  \"ldo%s12\", &pmic5_pldo_lv,   \"vdd-l7-l12-l14-l15\"),\n\tRPMH_VREG(\"ldo13\",  \"ldo%s13\", &pmic5_pldo,      \"vdd-l13-l16-l17\"),\n\tRPMH_VREG(\"ldo14\",  \"ldo%s14\", &pmic5_pldo_lv,   \"vdd-l7-l12-l14-l15\"),\n\tRPMH_VREG(\"ldo15\",  \"ldo%s15\", &pmic5_pldo_lv,   \"vdd-l7-l12-l14-l15\"),\n\tRPMH_VREG(\"ldo16\",  \"ldo%s16\", &pmic5_pldo,      \"vdd-l13-l16-l17\"),\n\tRPMH_VREG(\"ldo17\",  \"ldo%s17\", &pmic5_pldo,      \"vdd-l13-l16-l17\"),\n\tRPMH_VREG(\"ldo18\",  \"ldo%s18\", &pmic5_nldo,      \"vdd-l3-l4-l5-l18\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pm8150l_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic5_ftsmps510, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic5_ftsmps510, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",  \"smp%s3\",  &pmic5_ftsmps510, \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",  \"smp%s4\",  &pmic5_ftsmps510, \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\",  \"smp%s5\",  &pmic5_ftsmps510, \"vdd-s5\"),\n\tRPMH_VREG(\"smps6\",  \"smp%s6\",  &pmic5_ftsmps510, \"vdd-s6\"),\n\tRPMH_VREG(\"smps7\",  \"smp%s7\",  &pmic5_ftsmps510, \"vdd-s7\"),\n\tRPMH_VREG(\"smps8\",  \"smp%s8\",  &pmic5_hfsmps510, \"vdd-s8\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic5_pldo_lv,   \"vdd-l1-l8\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic5_nldo,      \"vdd-l2-l3\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic5_nldo,      \"vdd-l2-l3\"),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic5_pldo,      \"vdd-l4-l5-l6\"),\n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic5_pldo,      \"vdd-l4-l5-l6\"),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic5_pldo,      \"vdd-l4-l5-l6\"),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic5_pldo,      \"vdd-l7-l11\"),\n\tRPMH_VREG(\"ldo8\",   \"ldo%s8\",  &pmic5_pldo_lv,   \"vdd-l1-l8\"),\n\tRPMH_VREG(\"ldo9\",   \"ldo%s9\",  &pmic5_pldo,      \"vdd-l9-l10\"),\n\tRPMH_VREG(\"ldo10\",  \"ldo%s10\", &pmic5_pldo,      \"vdd-l9-l10\"),\n\tRPMH_VREG(\"ldo11\",  \"ldo%s11\", &pmic5_pldo,      \"vdd-l7-l11\"),\n\tRPMH_VREG(\"bob\",    \"bob%s1\",  &pmic5_bob,       \"vdd-bob\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pmm8155au_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic5_ftsmps510, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic5_ftsmps510, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",  \"smp%s3\",  &pmic5_ftsmps510, \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",  \"smp%s4\",  &pmic5_hfsmps510, \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\",  \"smp%s5\",  &pmic5_hfsmps510, \"vdd-s5\"),\n\tRPMH_VREG(\"smps6\",  \"smp%s6\",  &pmic5_ftsmps510, \"vdd-s6\"),\n\tRPMH_VREG(\"smps7\",  \"smp%s7\",  &pmic5_ftsmps510, \"vdd-s7\"),\n\tRPMH_VREG(\"smps8\",  \"smp%s8\",  &pmic5_ftsmps510, \"vdd-s8\"),\n\tRPMH_VREG(\"smps9\",  \"smp%s9\",  &pmic5_ftsmps510, \"vdd-s9\"),\n\tRPMH_VREG(\"smps10\", \"smp%s10\", &pmic5_ftsmps510, \"vdd-s10\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic5_nldo,      \"vdd-l1-l8-l11\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic5_pldo,      \"vdd-l2-l10\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic5_nldo,      \"vdd-l3-l4-l5-l18\"),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic5_nldo,      \"vdd-l3-l4-l5-l18\"),\n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic5_nldo,      \"vdd-l3-l4-l5-l18\"),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic5_nldo,      \"vdd-l6-l9\"),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic5_pldo_lv,   \"vdd-l7-l12-l14-l15\"),\n\tRPMH_VREG(\"ldo8\",   \"ldo%s8\",  &pmic5_nldo,      \"vdd-l1-l8-l11\"),\n\tRPMH_VREG(\"ldo9\",   \"ldo%s9\",  &pmic5_nldo,      \"vdd-l6-l9\"),\n\tRPMH_VREG(\"ldo10\",  \"ldo%s10\", &pmic5_pldo,      \"vdd-l2-l10\"),\n\tRPMH_VREG(\"ldo11\",  \"ldo%s11\", &pmic5_nldo,      \"vdd-l1-l8-l11\"),\n\tRPMH_VREG(\"ldo12\",  \"ldo%s12\", &pmic5_pldo_lv,   \"vdd-l7-l12-l14-l15\"),\n\tRPMH_VREG(\"ldo13\",  \"ldo%s13\", &pmic5_pldo,      \"vdd-l13-l16-l17\"),\n\tRPMH_VREG(\"ldo14\",  \"ldo%s14\", &pmic5_pldo_lv,   \"vdd-l7-l12-l14-l15\"),\n\tRPMH_VREG(\"ldo15\",  \"ldo%s15\", &pmic5_pldo_lv,   \"vdd-l7-l12-l14-l15\"),\n\tRPMH_VREG(\"ldo16\",  \"ldo%s16\", &pmic5_pldo,      \"vdd-l13-l16-l17\"),\n\tRPMH_VREG(\"ldo17\",  \"ldo%s17\", &pmic5_pldo,      \"vdd-l13-l16-l17\"),\n\tRPMH_VREG(\"ldo18\",  \"ldo%s18\", &pmic5_nldo,      \"vdd-l3-l4-l5-l18\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pmm8654au_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic5_ftsmps527,  \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic5_ftsmps527,  \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",  \"smp%s3\",  &pmic5_ftsmps527,  \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",  \"smp%s4\",  &pmic5_ftsmps527,  \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\",  \"smp%s5\",  &pmic5_ftsmps527,  \"vdd-s5\"),\n\tRPMH_VREG(\"smps6\",  \"smp%s6\",  &pmic5_ftsmps527,  \"vdd-s6\"),\n\tRPMH_VREG(\"smps7\",  \"smp%s7\",  &pmic5_ftsmps527,  \"vdd-s7\"),\n\tRPMH_VREG(\"smps8\",  \"smp%s8\",  &pmic5_ftsmps527,  \"vdd-s8\"),\n\tRPMH_VREG(\"smps9\",  \"smp%s9\",  &pmic5_ftsmps527,  \"vdd-s9\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic5_nldo515,    \"vdd-s9\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic5_nldo515,    \"vdd-l2-l3\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic5_nldo515,    \"vdd-l2-l3\"),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic5_nldo515,    \"vdd-s9\"),\n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic5_nldo515,    \"vdd-s9\"),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic5_nldo515,    \"vdd-l6-l7\"),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic5_nldo515,    \"vdd-l6-l7\"),\n\tRPMH_VREG(\"ldo8\",   \"ldo%s8\",  &pmic5_pldo515_mv, \"vdd-l8-l9\"),\n\tRPMH_VREG(\"ldo9\",   \"ldo%s9\",  &pmic5_pldo,       \"vdd-l8-l9\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pm8350_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic5_ftsmps510, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic5_ftsmps510, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",  \"smp%s3\",  &pmic5_ftsmps510, \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",  \"smp%s4\",  &pmic5_ftsmps510, \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\",  \"smp%s5\",  &pmic5_ftsmps510, \"vdd-s5\"),\n\tRPMH_VREG(\"smps6\",  \"smp%s6\",  &pmic5_ftsmps510, \"vdd-s6\"),\n\tRPMH_VREG(\"smps7\",  \"smp%s7\",  &pmic5_ftsmps510, \"vdd-s7\"),\n\tRPMH_VREG(\"smps8\",  \"smp%s8\",  &pmic5_ftsmps510, \"vdd-s8\"),\n\tRPMH_VREG(\"smps9\",  \"smp%s9\",  &pmic5_ftsmps510, \"vdd-s9\"),\n\tRPMH_VREG(\"smps10\", \"smp%s10\", &pmic5_hfsmps510, \"vdd-s10\"),\n\tRPMH_VREG(\"smps11\", \"smp%s11\", &pmic5_hfsmps510, \"vdd-s11\"),\n\tRPMH_VREG(\"smps12\", \"smp%s12\", &pmic5_hfsmps510, \"vdd-s12\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic5_nldo,      \"vdd-l1-l4\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic5_pldo,      \"vdd-l2-l7\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic5_nldo,      \"vdd-l3-l5\"),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic5_nldo,      \"vdd-l1-l4\"),\n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic5_nldo,      \"vdd-l3-l5\"),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic5_nldo,      \"vdd-l6-l9-l10\"),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic5_pldo,      \"vdd-l2-l7\"),\n\tRPMH_VREG(\"ldo8\",   \"ldo%s8\",  &pmic5_nldo,      \"vdd-l8\"),\n\tRPMH_VREG(\"ldo9\",   \"ldo%s9\",  &pmic5_nldo,      \"vdd-l6-l9-l10\"),\n\tRPMH_VREG(\"ldo10\",  \"ldo%s10\", &pmic5_nldo,      \"vdd-l6-l9-l10\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pm8350c_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic5_hfsmps515, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic5_ftsmps510, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",  \"smp%s3\",  &pmic5_ftsmps510, \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",  \"smp%s4\",  &pmic5_ftsmps510, \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\",  \"smp%s5\",  &pmic5_ftsmps510, \"vdd-s5\"),\n\tRPMH_VREG(\"smps6\",  \"smp%s6\",  &pmic5_ftsmps510, \"vdd-s6\"),\n\tRPMH_VREG(\"smps7\",  \"smp%s7\",  &pmic5_ftsmps510, \"vdd-s7\"),\n\tRPMH_VREG(\"smps8\",  \"smp%s8\",  &pmic5_ftsmps510, \"vdd-s8\"),\n\tRPMH_VREG(\"smps9\",  \"smp%s9\",  &pmic5_ftsmps510, \"vdd-s9\"),\n\tRPMH_VREG(\"smps10\", \"smp%s10\", &pmic5_ftsmps510, \"vdd-s10\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic5_pldo_lv,   \"vdd-l1-l12\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic5_pldo_lv,   \"vdd-l2-l8\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic5_pldo,      \"vdd-l3-l4-l5-l7-l13\"),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic5_pldo,      \"vdd-l3-l4-l5-l7-l13\"),\n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic5_pldo,      \"vdd-l3-l4-l5-l7-l13\"),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic5_pldo,      \"vdd-l6-l9-l11\"),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic5_pldo,      \"vdd-l3-l4-l5-l7-l13\"),\n\tRPMH_VREG(\"ldo8\",   \"ldo%s8\",  &pmic5_pldo_lv,   \"vdd-l2-l8\"),\n\tRPMH_VREG(\"ldo9\",   \"ldo%s9\",  &pmic5_pldo,      \"vdd-l6-l9-l11\"),\n\tRPMH_VREG(\"ldo10\",  \"ldo%s10\", &pmic5_nldo,      \"vdd-l10\"),\n\tRPMH_VREG(\"ldo11\",  \"ldo%s11\", &pmic5_pldo,      \"vdd-l6-l9-l11\"),\n\tRPMH_VREG(\"ldo12\",  \"ldo%s12\", &pmic5_pldo_lv,   \"vdd-l1-l12\"),\n\tRPMH_VREG(\"ldo13\",  \"ldo%s13\", &pmic5_pldo,      \"vdd-l3-l4-l5-l7-l13\"),\n\tRPMH_VREG(\"bob\",    \"bob%s1\",  &pmic5_bob,       \"vdd-bob\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pm8450_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic5_ftsmps520, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic5_ftsmps520, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",  \"smp%s3\",  &pmic5_ftsmps520, \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",  \"smp%s4\",  &pmic5_ftsmps520, \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\",  \"smp%s5\",  &pmic5_ftsmps520, \"vdd-s5\"),\n\tRPMH_VREG(\"smps6\",  \"smp%s6\",  &pmic5_ftsmps520, \"vdd-s6\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic5_nldo,      \"vdd-l1\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic5_nldo,      \"vdd-l2\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic5_nldo,      \"vdd-l3\"),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic5_pldo_lv,   \"vdd-l4\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pm8550_vreg_data[] = {\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic5_nldo515,    \"vdd-l1-l4-l10\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic5_pldo,    \"vdd-l2-l13-l14\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic5_nldo515,    \"vdd-l3\"),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic5_nldo515,    \"vdd-l1-l4-l10\"),\n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic5_pldo,    \"vdd-l5-l16\"),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic5_pldo, \"vdd-l6-l7\"),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic5_pldo, \"vdd-l6-l7\"),\n\tRPMH_VREG(\"ldo8\",   \"ldo%s8\",  &pmic5_pldo, \"vdd-l8-l9\"),\n\tRPMH_VREG(\"ldo9\",   \"ldo%s9\",  &pmic5_pldo,    \"vdd-l8-l9\"),\n\tRPMH_VREG(\"ldo10\",  \"ldo%s10\", &pmic5_nldo515,    \"vdd-l1-l4-l10\"),\n\tRPMH_VREG(\"ldo11\",  \"ldo%s11\", &pmic5_nldo515,    \"vdd-l11\"),\n\tRPMH_VREG(\"ldo12\",  \"ldo%s12\", &pmic5_nldo515,    \"vdd-l12\"),\n\tRPMH_VREG(\"ldo13\",  \"ldo%s13\", &pmic5_pldo,    \"vdd-l2-l13-l14\"),\n\tRPMH_VREG(\"ldo14\",  \"ldo%s14\", &pmic5_pldo,    \"vdd-l2-l13-l14\"),\n\tRPMH_VREG(\"ldo15\",  \"ldo%s15\", &pmic5_nldo515,    \"vdd-l15\"),\n\tRPMH_VREG(\"ldo16\",  \"ldo%s16\", &pmic5_pldo,    \"vdd-l5-l16\"),\n\tRPMH_VREG(\"ldo17\",  \"ldo%s17\", &pmic5_pldo,    \"vdd-l17\"),\n\tRPMH_VREG(\"bob1\",   \"bob%s1\",  &pmic5_bob,     \"vdd-bob1\"),\n\tRPMH_VREG(\"bob2\",   \"bob%s2\",  &pmic5_bob,     \"vdd-bob2\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pm8550vs_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic5_ftsmps525_lv, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic5_ftsmps525_lv, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",  \"smp%s3\",  &pmic5_ftsmps525_lv, \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",  \"smp%s4\",  &pmic5_ftsmps525_lv, \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\",  \"smp%s5\",  &pmic5_ftsmps525_lv, \"vdd-s5\"),\n\tRPMH_VREG(\"smps6\",  \"smp%s6\",  &pmic5_ftsmps525_mv, \"vdd-s6\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic5_nldo515,   \"vdd-l1\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic5_nldo515,   \"vdd-l2\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic5_nldo515,   \"vdd-l3\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pm8550ve_vreg_data[] = {\n\tRPMH_VREG(\"smps1\", \"smp%s1\", &pmic5_ftsmps525_lv, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\", \"smp%s2\", &pmic5_ftsmps525_lv, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\", \"smp%s3\", &pmic5_ftsmps525_lv, \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\", \"smp%s4\", &pmic5_ftsmps525_mv, \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\", \"smp%s5\", &pmic5_ftsmps525_lv, \"vdd-s5\"),\n\tRPMH_VREG(\"smps6\", \"smp%s6\", &pmic5_ftsmps525_lv, \"vdd-s6\"),\n\tRPMH_VREG(\"smps7\", \"smp%s7\", &pmic5_ftsmps525_lv, \"vdd-s7\"),\n\tRPMH_VREG(\"smps8\", \"smp%s8\", &pmic5_ftsmps525_lv, \"vdd-s8\"),\n\tRPMH_VREG(\"ldo1\",  \"ldo%s1\", &pmic5_nldo515,   \"vdd-l1\"),\n\tRPMH_VREG(\"ldo2\",  \"ldo%s2\", &pmic5_nldo515,   \"vdd-l2\"),\n\tRPMH_VREG(\"ldo3\",  \"ldo%s3\", &pmic5_nldo515,   \"vdd-l3\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pm8009_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic5_hfsmps510, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic5_hfsmps515, \"vdd-s2\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic5_nldo,      \"vdd-l1\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic5_nldo,      \"vdd-l2\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic5_nldo,      \"vdd-l3\"),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic5_nldo,      \"vdd-l4\"),\n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic5_pldo,      \"vdd-l5-l6\"),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic5_pldo,      \"vdd-l5-l6\"),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic5_pldo_lv,   \"vdd-l7\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pm8009_1_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic5_hfsmps510, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic5_hfsmps515_1, \"vdd-s2\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic5_nldo,      \"vdd-l1\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic5_nldo,      \"vdd-l2\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic5_nldo,      \"vdd-l3\"),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic5_nldo,      \"vdd-l4\"),\n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic5_pldo,      \"vdd-l5-l6\"),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic5_pldo,      \"vdd-l5-l6\"),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic5_pldo_lv,   \"vdd-l7\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pm6150_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic5_ftsmps510, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic5_ftsmps510, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",  \"smp%s3\",  &pmic5_ftsmps510, \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",  \"smp%s4\",  &pmic5_hfsmps510, \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\",  \"smp%s5\",  &pmic5_hfsmps510, \"vdd-s5\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic5_nldo,      \"vdd-l1\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic5_nldo,      \"vdd-l2-l3\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic5_nldo,      \"vdd-l2-l3\"),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic5_nldo,      \"vdd-l4-l7-l8\"),\n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic5_pldo,   \"vdd-l5-l16-l17-l18-l19\"),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic5_nldo,      \"vdd-l6\"),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic5_nldo,      \"vdd-l4-l7-l8\"),\n\tRPMH_VREG(\"ldo8\",   \"ldo%s8\",  &pmic5_nldo,      \"vdd-l4-l7-l8\"),\n\tRPMH_VREG(\"ldo9\",   \"ldo%s9\",  &pmic5_nldo,      \"vdd-l9\"),\n\tRPMH_VREG(\"ldo10\",  \"ldo%s10\", &pmic5_pldo_lv,   \"vdd-l10-l14-l15\"),\n\tRPMH_VREG(\"ldo11\",  \"ldo%s11\", &pmic5_pldo_lv,   \"vdd-l11-l12-l13\"),\n\tRPMH_VREG(\"ldo12\",  \"ldo%s12\", &pmic5_pldo_lv,   \"vdd-l11-l12-l13\"),\n\tRPMH_VREG(\"ldo13\",  \"ldo%s13\", &pmic5_pldo_lv,   \"vdd-l11-l12-l13\"),\n\tRPMH_VREG(\"ldo14\",  \"ldo%s14\", &pmic5_pldo_lv,   \"vdd-l10-l14-l15\"),\n\tRPMH_VREG(\"ldo15\",  \"ldo%s15\", &pmic5_pldo_lv,   \"vdd-l10-l14-l15\"),\n\tRPMH_VREG(\"ldo16\",  \"ldo%s16\", &pmic5_pldo,   \"vdd-l5-l16-l17-l18-l19\"),\n\tRPMH_VREG(\"ldo17\",  \"ldo%s17\", &pmic5_pldo,   \"vdd-l5-l16-l17-l18-l19\"),\n\tRPMH_VREG(\"ldo18\",  \"ldo%s18\", &pmic5_pldo,   \"vdd-l5-l16-l17-l18-l19\"),\n\tRPMH_VREG(\"ldo19\",  \"ldo%s19\", &pmic5_pldo,   \"vdd-l5-l16-l17-l18-l19\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pm6150l_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic5_ftsmps510, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic5_ftsmps510, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",  \"smp%s3\",  &pmic5_ftsmps510, \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",  \"smp%s4\",  &pmic5_ftsmps510, \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\",  \"smp%s5\",  &pmic5_ftsmps510, \"vdd-s5\"),\n\tRPMH_VREG(\"smps6\",  \"smp%s6\",  &pmic5_ftsmps510, \"vdd-s6\"),\n\tRPMH_VREG(\"smps7\",  \"smp%s7\",  &pmic5_ftsmps510, \"vdd-s7\"),\n\tRPMH_VREG(\"smps8\",  \"smp%s8\",  &pmic5_hfsmps510, \"vdd-s8\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic5_pldo_lv,   \"vdd-l1-l8\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic5_nldo,      \"vdd-l2-l3\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic5_nldo,      \"vdd-l2-l3\"),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic5_pldo,      \"vdd-l4-l5-l6\"),\n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic5_pldo,      \"vdd-l4-l5-l6\"),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic5_pldo,      \"vdd-l4-l5-l6\"),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic5_pldo,      \"vdd-l7-l11\"),\n\tRPMH_VREG(\"ldo8\",   \"ldo%s8\",  &pmic5_pldo,      \"vdd-l1-l8\"),\n\tRPMH_VREG(\"ldo9\",   \"ldo%s9\",  &pmic5_pldo,      \"vdd-l9-l10\"),\n\tRPMH_VREG(\"ldo10\",  \"ldo%s10\", &pmic5_pldo,      \"vdd-l9-l10\"),\n\tRPMH_VREG(\"ldo11\",  \"ldo%s11\", &pmic5_pldo,      \"vdd-l7-l11\"),\n\tRPMH_VREG(\"bob\",    \"bob%s1\",  &pmic5_bob,       \"vdd-bob\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pm6350_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic5_ftsmps510, NULL),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic5_hfsmps510, NULL),\n\t \n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic5_nldo,      NULL),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic5_pldo,      NULL),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic5_pldo,      NULL),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic5_nldo,      NULL),\n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic5_pldo,      NULL),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic5_pldo,      NULL),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic5_pldo,      NULL),\n\tRPMH_VREG(\"ldo8\",   \"ldo%s8\",  &pmic5_pldo,      NULL),\n\tRPMH_VREG(\"ldo9\",   \"ldo%s9\",  &pmic5_pldo,      NULL),\n\tRPMH_VREG(\"ldo10\",  \"ldo%s10\", &pmic5_pldo,      NULL),\n\tRPMH_VREG(\"ldo11\",  \"ldo%s11\", &pmic5_pldo,      NULL),\n\tRPMH_VREG(\"ldo12\",  \"ldo%s12\", &pmic5_pldo,      NULL),\n\tRPMH_VREG(\"ldo13\",  \"ldo%s13\", &pmic5_nldo,      NULL),\n\tRPMH_VREG(\"ldo14\",  \"ldo%s14\", &pmic5_pldo,      NULL),\n\tRPMH_VREG(\"ldo15\",  \"ldo%s15\", &pmic5_nldo,      NULL),\n\tRPMH_VREG(\"ldo16\",  \"ldo%s16\", &pmic5_nldo,      NULL),\n\t \n\tRPMH_VREG(\"ldo18\",  \"ldo%s18\", &pmic5_nldo,      NULL),\n\tRPMH_VREG(\"ldo19\",  \"ldo%s19\", &pmic5_nldo,      NULL),\n\tRPMH_VREG(\"ldo20\",  \"ldo%s20\", &pmic5_nldo,      NULL),\n\tRPMH_VREG(\"ldo21\",  \"ldo%s21\", &pmic5_nldo,      NULL),\n\tRPMH_VREG(\"ldo22\",  \"ldo%s22\", &pmic5_nldo,      NULL),\n};\n\nstatic const struct rpmh_vreg_init_data pmx55_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",   \"smp%s1\",    &pmic5_ftsmps510, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",   \"smp%s2\",    &pmic5_hfsmps510, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",   \"smp%s3\",    &pmic5_hfsmps510, \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",   \"smp%s4\",    &pmic5_hfsmps510, \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\",   \"smp%s5\",    &pmic5_hfsmps510, \"vdd-s5\"),\n\tRPMH_VREG(\"smps6\",   \"smp%s6\",    &pmic5_ftsmps510, \"vdd-s6\"),\n\tRPMH_VREG(\"smps7\",   \"smp%s7\",    &pmic5_hfsmps510, \"vdd-s7\"),\n\tRPMH_VREG(\"ldo1\",    \"ldo%s1\",    &pmic5_nldo,      \"vdd-l1-l2\"),\n\tRPMH_VREG(\"ldo2\",    \"ldo%s2\",    &pmic5_nldo,      \"vdd-l1-l2\"),\n\tRPMH_VREG(\"ldo3\",    \"ldo%s3\",    &pmic5_nldo,      \"vdd-l3-l9\"),\n\tRPMH_VREG(\"ldo4\",    \"ldo%s4\",    &pmic5_nldo,      \"vdd-l4-l12\"),\n\tRPMH_VREG(\"ldo5\",    \"ldo%s5\",    &pmic5_pldo,      \"vdd-l5-l6\"),\n\tRPMH_VREG(\"ldo6\",    \"ldo%s6\",    &pmic5_pldo,      \"vdd-l5-l6\"),\n\tRPMH_VREG(\"ldo7\",    \"ldo%s7\",    &pmic5_nldo,      \"vdd-l7-l8\"),\n\tRPMH_VREG(\"ldo8\",    \"ldo%s8\",    &pmic5_nldo,      \"vdd-l7-l8\"),\n\tRPMH_VREG(\"ldo9\",    \"ldo%s9\",    &pmic5_nldo,      \"vdd-l3-l9\"),\n\tRPMH_VREG(\"ldo10\",   \"ldo%s10\",   &pmic5_pldo,      \"vdd-l10-l11-l13\"),\n\tRPMH_VREG(\"ldo11\",   \"ldo%s11\",   &pmic5_pldo,      \"vdd-l10-l11-l13\"),\n\tRPMH_VREG(\"ldo12\",   \"ldo%s12\",   &pmic5_nldo,      \"vdd-l4-l12\"),\n\tRPMH_VREG(\"ldo13\",   \"ldo%s13\",   &pmic5_pldo,      \"vdd-l10-l11-l13\"),\n\tRPMH_VREG(\"ldo14\",   \"ldo%s14\",   &pmic5_nldo,      \"vdd-l14\"),\n\tRPMH_VREG(\"ldo15\",   \"ldo%s15\",   &pmic5_nldo,      \"vdd-l15\"),\n\tRPMH_VREG(\"ldo16\",   \"ldo%s16\",   &pmic5_pldo,      \"vdd-l16\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pmx65_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",   \"smp%s1\",    &pmic5_ftsmps510, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",   \"smp%s2\",    &pmic5_hfsmps510, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",   \"smp%s3\",    &pmic5_hfsmps510, \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",   \"smp%s4\",    &pmic5_hfsmps510, \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\",   \"smp%s5\",    &pmic5_hfsmps510, \"vdd-s5\"),\n\tRPMH_VREG(\"smps6\",   \"smp%s6\",    &pmic5_ftsmps510, \"vdd-s6\"),\n\tRPMH_VREG(\"smps7\",   \"smp%s7\",    &pmic5_hfsmps510, \"vdd-s7\"),\n\tRPMH_VREG(\"smps8\",   \"smp%s8\",    &pmic5_hfsmps510, \"vdd-s8\"),\n\tRPMH_VREG(\"ldo1\",    \"ldo%s1\",    &pmic5_nldo,      \"vdd-l1\"),\n\tRPMH_VREG(\"ldo2\",    \"ldo%s2\",    &pmic5_nldo,      \"vdd-l2-l18\"),\n\tRPMH_VREG(\"ldo3\",    \"ldo%s3\",    &pmic5_nldo,      \"vdd-l3\"),\n\tRPMH_VREG(\"ldo4\",    \"ldo%s4\",    &pmic5_nldo,      \"vdd-l4\"),\n\tRPMH_VREG(\"ldo5\",    \"ldo%s5\",    &pmic5_pldo,      \"vdd-l5-l6-l16\"),\n\tRPMH_VREG(\"ldo6\",    \"ldo%s6\",    &pmic5_pldo,      \"vdd-l5-l6-l16\"),\n\tRPMH_VREG(\"ldo7\",    \"ldo%s7\",    &pmic5_nldo,      \"vdd-l7\"),\n\tRPMH_VREG(\"ldo8\",    \"ldo%s8\",    &pmic5_nldo,      \"vdd-l8-l9\"),\n\tRPMH_VREG(\"ldo9\",    \"ldo%s9\",    &pmic5_nldo,      \"vdd-l8-l9\"),\n\tRPMH_VREG(\"ldo10\",   \"ldo%s10\",   &pmic5_pldo,      \"vdd-l10\"),\n\tRPMH_VREG(\"ldo11\",   \"ldo%s11\",   &pmic5_pldo,      \"vdd-l11-l13\"),\n\tRPMH_VREG(\"ldo12\",   \"ldo%s12\",   &pmic5_nldo,      \"vdd-l12\"),\n\tRPMH_VREG(\"ldo13\",   \"ldo%s13\",   &pmic5_pldo,      \"vdd-l11-l13\"),\n\tRPMH_VREG(\"ldo14\",   \"ldo%s14\",   &pmic5_nldo,      \"vdd-l14\"),\n\tRPMH_VREG(\"ldo15\",   \"ldo%s15\",   &pmic5_nldo,      \"vdd-l15\"),\n\tRPMH_VREG(\"ldo16\",   \"ldo%s16\",   &pmic5_pldo,      \"vdd-l5-l6-l16\"),\n\tRPMH_VREG(\"ldo17\",   \"ldo%s17\",   &pmic5_nldo,      \"vdd-l17\"),\n\t \n\tRPMH_VREG(\"ldo19\",   \"ldo%s19\",   &pmic5_nldo,      \"vdd-l19\"),\n\tRPMH_VREG(\"ldo20\",   \"ldo%s20\",   &pmic5_nldo,      \"vdd-l20\"),\n\tRPMH_VREG(\"ldo21\",   \"ldo%s21\",   &pmic5_nldo,      \"vdd-l21\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pmx75_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",   \"smp%s1\",    &pmic5_ftsmps525_lv, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",   \"smp%s2\",    &pmic5_ftsmps525_lv, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",   \"smp%s3\",    &pmic5_ftsmps525_lv, \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",   \"smp%s4\",    &pmic5_ftsmps525_mv, \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\",   \"smp%s5\",    &pmic5_ftsmps525_lv, \"vdd-s5\"),\n\tRPMH_VREG(\"smps6\",   \"smp%s6\",    &pmic5_ftsmps525_lv, \"vdd-s6\"),\n\tRPMH_VREG(\"smps7\",   \"smp%s7\",    &pmic5_ftsmps525_lv, \"vdd-s7\"),\n\tRPMH_VREG(\"smps8\",   \"smp%s8\",    &pmic5_ftsmps525_lv, \"vdd-s8\"),\n\tRPMH_VREG(\"smps9\",   \"smp%s9\",    &pmic5_ftsmps525_lv, \"vdd-s9\"),\n\tRPMH_VREG(\"smps10\",  \"smp%s10\",   &pmic5_ftsmps525_lv, \"vdd-s10\"),\n\tRPMH_VREG(\"ldo1\",    \"ldo%s1\",    &pmic5_nldo515,   \"vdd-l1\"),\n\tRPMH_VREG(\"ldo2\",    \"ldo%s2\",    &pmic5_nldo515,   \"vdd-l2-18\"),\n\tRPMH_VREG(\"ldo3\",    \"ldo%s3\",    &pmic5_nldo515,   \"vdd-l3\"),\n\tRPMH_VREG(\"ldo4\",    \"ldo%s4\",    &pmic5_nldo515,   \"vdd-l4-l16\"),\n\tRPMH_VREG(\"ldo5\",    \"ldo%s5\",    &pmic5_pldo_lv,   \"vdd-l5-l6\"),\n\tRPMH_VREG(\"ldo6\",    \"ldo%s6\",    &pmic5_pldo_lv,   \"vdd-l5-l6\"),\n\tRPMH_VREG(\"ldo7\",    \"ldo%s7\",    &pmic5_nldo515,   \"vdd-l7\"),\n\tRPMH_VREG(\"ldo8\",    \"ldo%s8\",    &pmic5_nldo515,   \"vdd-l8-l9\"),\n\tRPMH_VREG(\"ldo9\",    \"ldo%s9\",    &pmic5_nldo515,   \"vdd-l8-l9\"),\n\tRPMH_VREG(\"ldo10\",   \"ldo%s10\",   &pmic5_pldo,      \"vdd-l10\"),\n\tRPMH_VREG(\"ldo11\",   \"ldo%s11\",   &pmic5_pldo,      \"vdd-l11-l13\"),\n\tRPMH_VREG(\"ldo12\",   \"ldo%s12\",   &pmic5_nldo515,   \"vdd-l12\"),\n\tRPMH_VREG(\"ldo13\",   \"ldo%s13\",   &pmic5_pldo,      \"vdd-l11-l13\"),\n\tRPMH_VREG(\"ldo14\",   \"ldo%s14\",   &pmic5_nldo515,   \"vdd-l14\"),\n\tRPMH_VREG(\"ldo15\",   \"ldo%s15\",   &pmic5_nldo515,   \"vdd-l15\"),\n\tRPMH_VREG(\"ldo16\",   \"ldo%s16\",   &pmic5_nldo515,   \"vdd-l4-l16\"),\n\tRPMH_VREG(\"ldo17\",   \"ldo%s17\",   &pmic5_nldo515,   \"vdd-l17\"),\n\t \n\tRPMH_VREG(\"ldo19\",   \"ldo%s19\",   &pmic5_nldo515,   \"vdd-l19\"),\n\tRPMH_VREG(\"ldo20\",   \"ldo%s20\",   &pmic5_nldo515,   \"vdd-l20-l21\"),\n\tRPMH_VREG(\"ldo21\",   \"ldo%s21\",   &pmic5_nldo515,   \"vdd-l20-l21\"),\n};\n\nstatic const struct rpmh_vreg_init_data pm7325_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic5_hfsmps510, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic5_ftsmps520, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",  \"smp%s3\",  &pmic5_ftsmps520, \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",  \"smp%s4\",  &pmic5_ftsmps520, \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\",  \"smp%s5\",  &pmic5_ftsmps520, \"vdd-s5\"),\n\tRPMH_VREG(\"smps6\",  \"smp%s6\",  &pmic5_ftsmps520, \"vdd-s6\"),\n\tRPMH_VREG(\"smps7\",  \"smp%s7\",  &pmic5_ftsmps520, \"vdd-s7\"),\n\tRPMH_VREG(\"smps8\",  \"smp%s8\",  &pmic5_hfsmps510, \"vdd-s8\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic5_nldo,      \"vdd-l1-l4-l12-l15\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic5_pldo,      \"vdd-l2-l7\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic5_nldo,      \"vdd-l3\"),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic5_nldo,      \"vdd-l1-l4-l12-l15\"),\n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic5_nldo,      \"vdd-l5\"),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic5_nldo,      \"vdd-l6-l9-l10\"),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic5_pldo,      \"vdd-l2-l7\"),\n\tRPMH_VREG(\"ldo8\",   \"ldo%s8\",  &pmic5_nldo,      \"vdd-l8\"),\n\tRPMH_VREG(\"ldo9\",   \"ldo%s9\",  &pmic5_nldo,      \"vdd-l6-l9-l10\"),\n\tRPMH_VREG(\"ldo10\",  \"ldo%s10\", &pmic5_nldo,      \"vdd-l6-l9-l10\"),\n\tRPMH_VREG(\"ldo11\",  \"ldo%s11\", &pmic5_pldo_lv,   \"vdd-l11-l17-l18-l19\"),\n\tRPMH_VREG(\"ldo12\",  \"ldo%s12\", &pmic5_nldo,      \"vdd-l1-l4-l12-l15\"),\n\tRPMH_VREG(\"ldo13\",  \"ldo%s13\", &pmic5_nldo,      \"vdd-l13\"),\n\tRPMH_VREG(\"ldo14\",  \"ldo%s14\", &pmic5_nldo,      \"vdd-l14-l16\"),\n\tRPMH_VREG(\"ldo15\",  \"ldo%s15\", &pmic5_nldo,      \"vdd-l1-l4-l12-l15\"),\n\tRPMH_VREG(\"ldo16\",  \"ldo%s16\", &pmic5_nldo,      \"vdd-l14-l16\"),\n\tRPMH_VREG(\"ldo17\",  \"ldo%s17\", &pmic5_pldo_lv,   \"vdd-l11-l17-l18-l19\"),\n\tRPMH_VREG(\"ldo18\",  \"ldo%s18\", &pmic5_pldo_lv,   \"vdd-l11-l17-l18-l19\"),\n\tRPMH_VREG(\"ldo19\",  \"ldo%s19\", &pmic5_pldo_lv,   \"vdd-l11-l17-l18-l19\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pmr735a_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic5_ftsmps520, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic5_ftsmps520, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",  \"smp%s3\",  &pmic5_hfsmps515, \"vdd-s3\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic5_nldo,      \"vdd-l1-l2\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic5_nldo,      \"vdd-l1-l2\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic5_nldo,      \"vdd-l3\"),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic5_pldo_lv,   \"vdd-l4\"),\n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic5_nldo,      \"vdd-l5-l6\"),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic5_nldo,      \"vdd-l5-l6\"),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic5_pldo,      \"vdd-l7-bob\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pm660_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic4_ftsmps426, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic4_ftsmps426, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",  \"smp%s3\",  &pmic4_ftsmps426, \"vdd-s3\"),\n\tRPMH_VREG(\"smps4\",  \"smp%s4\",  &pmic4_hfsmps3,   \"vdd-s4\"),\n\tRPMH_VREG(\"smps5\",  \"smp%s5\",  &pmic4_hfsmps3,   \"vdd-s5\"),\n\tRPMH_VREG(\"smps6\",  \"smp%s6\",  &pmic4_hfsmps3,   \"vdd-s6\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic4_nldo,      \"vdd-l1-l6-l7\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic4_nldo,      \"vdd-l2-l3\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic4_nldo,      \"vdd-l2-l3\"),\n\t \n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic4_nldo,      \"vdd-l5\"),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic4_nldo,      \"vdd-l1-l6-l7\"),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic4_nldo,      \"vdd-l1-l6-l7\"),\n\tRPMH_VREG(\"ldo8\",   \"ldo%s8\",  &pmic4_pldo_lv,   \"vdd-l8-l9-l10-l11-l12-l13-l14\"),\n\tRPMH_VREG(\"ldo9\",   \"ldo%s9\",  &pmic4_pldo_lv,   \"vdd-l8-l9-l10-l11-l12-l13-l14\"),\n\tRPMH_VREG(\"ldo10\",  \"ldo%s10\", &pmic4_pldo_lv,   \"vdd-l8-l9-l10-l11-l12-l13-l14\"),\n\tRPMH_VREG(\"ldo11\",  \"ldo%s11\", &pmic4_pldo_lv,   \"vdd-l8-l9-l10-l11-l12-l13-l14\"),\n\tRPMH_VREG(\"ldo12\",  \"ldo%s12\", &pmic4_pldo_lv,   \"vdd-l8-l9-l10-l11-l12-l13-l14\"),\n\tRPMH_VREG(\"ldo13\",  \"ldo%s13\", &pmic4_pldo_lv,   \"vdd-l8-l9-l10-l11-l12-l13-l14\"),\n\tRPMH_VREG(\"ldo14\",  \"ldo%s14\", &pmic4_pldo_lv,   \"vdd-l8-l9-l10-l11-l12-l13-l14\"),\n\tRPMH_VREG(\"ldo15\",  \"ldo%s15\", &pmic4_pldo,      \"vdd-l15-l16-l17-l18-l19\"),\n\tRPMH_VREG(\"ldo16\",  \"ldo%s16\", &pmic4_pldo,      \"vdd-l15-l16-l17-l18-l19\"),\n\tRPMH_VREG(\"ldo17\",  \"ldo%s17\", &pmic4_pldo,      \"vdd-l15-l16-l17-l18-l19\"),\n\tRPMH_VREG(\"ldo18\",  \"ldo%s18\", &pmic4_pldo,      \"vdd-l15-l16-l17-l18-l19\"),\n\tRPMH_VREG(\"ldo19\",  \"ldo%s19\", &pmic4_pldo,      \"vdd-l15-l16-l17-l18-l19\"),\n\t{}\n};\n\nstatic const struct rpmh_vreg_init_data pm660l_vreg_data[] = {\n\tRPMH_VREG(\"smps1\",  \"smp%s1\",  &pmic4_ftsmps426, \"vdd-s1\"),\n\tRPMH_VREG(\"smps2\",  \"smp%s2\",  &pmic4_ftsmps426, \"vdd-s2\"),\n\tRPMH_VREG(\"smps3\",  \"smp%s3\",  &pmic4_ftsmps426, \"vdd-s3-s4\"),\n\tRPMH_VREG(\"smps5\",  \"smp%s5\",  &pmic4_ftsmps426, \"vdd-s5\"),\n\tRPMH_VREG(\"ldo1\",   \"ldo%s1\",  &pmic4_nldo,      \"vdd-l1-l9-l10\"),\n\tRPMH_VREG(\"ldo2\",   \"ldo%s2\",  &pmic4_pldo,      \"vdd-l2\"),\n\tRPMH_VREG(\"ldo3\",   \"ldo%s3\",  &pmic4_pldo,      \"vdd-l3-l5-l7-l8\"),\n\tRPMH_VREG(\"ldo4\",   \"ldo%s4\",  &pmic4_pldo,      \"vdd-l4-l6\"),\n\tRPMH_VREG(\"ldo5\",   \"ldo%s5\",  &pmic4_pldo,      \"vdd-l3-l5-l7-l8\"),\n\tRPMH_VREG(\"ldo6\",   \"ldo%s6\",  &pmic4_pldo,      \"vdd-l4-l6\"),\n\tRPMH_VREG(\"ldo7\",   \"ldo%s7\",  &pmic4_pldo,      \"vdd-l3-l5-l7-l8\"),\n\tRPMH_VREG(\"ldo8\",   \"ldo%s8\",  &pmic4_pldo,      \"vdd-l3-l5-l7-l8\"),\n\tRPMH_VREG(\"bob\",    \"bob%s1\",  &pmic4_bob,       \"vdd-bob\"),\n\t{}\n};\n\nstatic int rpmh_regulator_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tconst struct rpmh_vreg_init_data *vreg_data;\n\tstruct device_node *node;\n\tstruct rpmh_vreg *vreg;\n\tconst char *pmic_id;\n\tint ret;\n\n\tvreg_data = of_device_get_match_data(dev);\n\tif (!vreg_data)\n\t\treturn -ENODEV;\n\n\tret = of_property_read_string(dev->of_node, \"qcom,pmic-id\", &pmic_id);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"qcom,pmic-id missing in DT node\\n\");\n\t\treturn ret;\n\t}\n\n\tfor_each_available_child_of_node(dev->of_node, node) {\n\t\tvreg = devm_kzalloc(dev, sizeof(*vreg), GFP_KERNEL);\n\t\tif (!vreg) {\n\t\t\tof_node_put(node);\n\t\t\treturn -ENOMEM;\n\t\t}\n\n\t\tret = rpmh_regulator_init_vreg(vreg, dev, node, pmic_id,\n\t\t\t\t\t\tvreg_data);\n\t\tif (ret < 0) {\n\t\t\tof_node_put(node);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic const struct of_device_id __maybe_unused rpmh_regulator_match_table[] = {\n\t{\n\t\t.compatible = \"qcom,pm8005-rpmh-regulators\",\n\t\t.data = pm8005_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm8009-rpmh-regulators\",\n\t\t.data = pm8009_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm8009-1-rpmh-regulators\",\n\t\t.data = pm8009_1_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm8150-rpmh-regulators\",\n\t\t.data = pm8150_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm8150l-rpmh-regulators\",\n\t\t.data = pm8150l_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm8350-rpmh-regulators\",\n\t\t.data = pm8350_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm8350c-rpmh-regulators\",\n\t\t.data = pm8350c_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm8450-rpmh-regulators\",\n\t\t.data = pm8450_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm8550-rpmh-regulators\",\n\t\t.data = pm8550_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm8550ve-rpmh-regulators\",\n\t\t.data = pm8550ve_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm8550vs-rpmh-regulators\",\n\t\t.data = pm8550vs_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm8998-rpmh-regulators\",\n\t\t.data = pm8998_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pmg1110-rpmh-regulators\",\n\t\t.data = pmg1110_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pmi8998-rpmh-regulators\",\n\t\t.data = pmi8998_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm6150-rpmh-regulators\",\n\t\t.data = pm6150_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm6150l-rpmh-regulators\",\n\t\t.data = pm6150l_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm6350-rpmh-regulators\",\n\t\t.data = pm6350_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pmc8180-rpmh-regulators\",\n\t\t.data = pm8150_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pmc8180c-rpmh-regulators\",\n\t\t.data = pm8150l_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pmm8155au-rpmh-regulators\",\n\t\t.data = pmm8155au_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pmm8654au-rpmh-regulators\",\n\t\t.data = pmm8654au_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pmx55-rpmh-regulators\",\n\t\t.data = pmx55_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pmx65-rpmh-regulators\",\n\t\t.data = pmx65_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pmx75-rpmh-regulators\",\n\t\t.data = pmx75_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm7325-rpmh-regulators\",\n\t\t.data = pm7325_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pmr735a-rpmh-regulators\",\n\t\t.data = pmr735a_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm660-rpmh-regulators\",\n\t\t.data = pm660_vreg_data,\n\t},\n\t{\n\t\t.compatible = \"qcom,pm660l-rpmh-regulators\",\n\t\t.data = pm660l_vreg_data,\n\t},\n\t{}\n};\nMODULE_DEVICE_TABLE(of, rpmh_regulator_match_table);\n\nstatic struct platform_driver rpmh_regulator_driver = {\n\t.driver = {\n\t\t.name = \"qcom-rpmh-regulator\",\n\t\t.probe_type = PROBE_PREFER_ASYNCHRONOUS,\n\t\t.of_match_table\t= of_match_ptr(rpmh_regulator_match_table),\n\t},\n\t.probe = rpmh_regulator_probe,\n};\nmodule_platform_driver(rpmh_regulator_driver);\n\nMODULE_DESCRIPTION(\"Qualcomm RPMh regulator driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}