Classic Timing Analyzer report for bit16_value_save
Tue Dec 18 21:31:43 2018
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                            ;
+------------------------------+-------+---------------+-------------+--------------------+-------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From               ; To                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------------------+-------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.937 ns    ; sw_in[8]           ; d_latch_pro:ub8|q ; --         ; key1     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.245 ns    ; d_latch_pro:ub10|q ; hexout6[1]        ; key1       ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.249 ns    ; key0               ; hexout2[3]        ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.015 ns   ; sw_in[2]           ; d_latch_pro:ub2|q ; --         ; key1     ; 0            ;
; Total number of failed paths ;       ;               ;             ;                    ;                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------------------+-------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; key1            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+-----------+--------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                 ; To Clock ;
+-------+--------------+------------+-----------+--------------------+----------+
; N/A   ; None         ; 4.937 ns   ; sw_in[8]  ; d_latch_pro:ub8|q  ; key1     ;
; N/A   ; None         ; 4.903 ns   ; sw_in[8]  ; d_latch_pro:ua8|q  ; key1     ;
; N/A   ; None         ; 4.853 ns   ; sw_in[10] ; d_latch_pro:ua10|q ; key1     ;
; N/A   ; None         ; 4.759 ns   ; sw_in[10] ; d_latch_pro:ub10|q ; key1     ;
; N/A   ; None         ; 4.731 ns   ; sw_in[13] ; d_latch_pro:ua13|q ; key1     ;
; N/A   ; None         ; 4.661 ns   ; sw_in[11] ; d_latch_pro:ua11|q ; key1     ;
; N/A   ; None         ; 4.622 ns   ; sw_in[11] ; d_latch_pro:ub11|q ; key1     ;
; N/A   ; None         ; 4.580 ns   ; sw_in[9]  ; d_latch_pro:ub9|q  ; key1     ;
; N/A   ; None         ; 4.563 ns   ; sw_in[15] ; d_latch_pro:ua15|q ; key1     ;
; N/A   ; None         ; 4.493 ns   ; sw_in[9]  ; d_latch_pro:ua9|q  ; key1     ;
; N/A   ; None         ; 4.479 ns   ; sw_in[0]  ; d_latch_pro:ua0|q  ; key1     ;
; N/A   ; None         ; 4.468 ns   ; sw_in[13] ; d_latch_pro:ub13|q ; key1     ;
; N/A   ; None         ; 4.381 ns   ; sw_in[7]  ; d_latch_pro:ub7|q  ; key1     ;
; N/A   ; None         ; 4.370 ns   ; sw_in[7]  ; d_latch_pro:ua7|q  ; key1     ;
; N/A   ; None         ; 4.368 ns   ; sw_in[1]  ; d_latch_pro:ua1|q  ; key1     ;
; N/A   ; None         ; 4.352 ns   ; sw_in[5]  ; d_latch_pro:ub5|q  ; key1     ;
; N/A   ; None         ; 4.347 ns   ; sw_in[12] ; d_latch_pro:ua12|q ; key1     ;
; N/A   ; None         ; 4.323 ns   ; sw_in[1]  ; d_latch_pro:ub1|q  ; key1     ;
; N/A   ; None         ; 4.306 ns   ; sw_in[15] ; d_latch_pro:ub15|q ; key1     ;
; N/A   ; None         ; 4.296 ns   ; sw_in[14] ; d_latch_pro:ub14|q ; key1     ;
; N/A   ; None         ; 4.294 ns   ; sw_in[0]  ; d_latch_pro:ub0|q  ; key1     ;
; N/A   ; None         ; 4.288 ns   ; sw_in[14] ; d_latch_pro:ua14|q ; key1     ;
; N/A   ; None         ; 4.250 ns   ; sw_in[12] ; d_latch_pro:ub12|q ; key1     ;
; N/A   ; None         ; 4.198 ns   ; sw_in[6]  ; d_latch_pro:ub6|q  ; key1     ;
; N/A   ; None         ; 4.193 ns   ; sw_in[5]  ; d_latch_pro:ua5|q  ; key1     ;
; N/A   ; None         ; 4.189 ns   ; sw_in[6]  ; d_latch_pro:ua6|q  ; key1     ;
; N/A   ; None         ; 4.135 ns   ; sw_in[4]  ; d_latch_pro:ub4|q  ; key1     ;
; N/A   ; None         ; 4.104 ns   ; sw_in[4]  ; d_latch_pro:ua4|q  ; key1     ;
; N/A   ; None         ; 4.065 ns   ; sw_in[3]  ; d_latch_pro:ua3|q  ; key1     ;
; N/A   ; None         ; 3.988 ns   ; sw_in[3]  ; d_latch_pro:ub3|q  ; key1     ;
; N/A   ; None         ; 0.865 ns   ; sw_in[2]  ; d_latch_pro:ua2|q  ; key1     ;
; N/A   ; None         ; 0.832 ns   ; sw_in[2]  ; d_latch_pro:ub2|q  ; key1     ;
+-------+--------------+------------+-----------+--------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From               ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------+------------+------------+
; N/A                                     ; None                                                ; 9.245 ns   ; d_latch_pro:ub10|q ; hexout6[1] ; key1       ;
; N/A                                     ; None                                                ; 9.201 ns   ; d_latch_pro:ub10|q ; hexout6[0] ; key1       ;
; N/A                                     ; None                                                ; 9.159 ns   ; d_latch_pro:ub10|q ; hexout6[5] ; key1       ;
; N/A                                     ; None                                                ; 9.100 ns   ; d_latch_pro:ua9|q  ; hexout2[3] ; key1       ;
; N/A                                     ; None                                                ; 9.070 ns   ; d_latch_pro:ub10|q ; hexout6[4] ; key1       ;
; N/A                                     ; None                                                ; 9.062 ns   ; d_latch_pro:ub10|q ; hexout6[6] ; key1       ;
; N/A                                     ; None                                                ; 9.055 ns   ; d_latch_pro:ua11|q ; hexout2[0] ; key1       ;
; N/A                                     ; None                                                ; 9.046 ns   ; d_latch_pro:ub10|q ; hexout6[2] ; key1       ;
; N/A                                     ; None                                                ; 8.943 ns   ; d_latch_pro:ua8|q  ; hexout2[3] ; key1       ;
; N/A                                     ; None                                                ; 8.896 ns   ; d_latch_pro:ub8|q  ; hexout6[1] ; key1       ;
; N/A                                     ; None                                                ; 8.894 ns   ; d_latch_pro:ua9|q  ; hexout2[2] ; key1       ;
; N/A                                     ; None                                                ; 8.858 ns   ; d_latch_pro:ub8|q  ; hexout6[0] ; key1       ;
; N/A                                     ; None                                                ; 8.850 ns   ; d_latch_pro:ua10|q ; hexout2[0] ; key1       ;
; N/A                                     ; None                                                ; 8.834 ns   ; d_latch_pro:ua10|q ; hexout2[3] ; key1       ;
; N/A                                     ; None                                                ; 8.832 ns   ; d_latch_pro:ua8|q  ; hexout2[0] ; key1       ;
; N/A                                     ; None                                                ; 8.813 ns   ; d_latch_pro:ub8|q  ; hexout6[5] ; key1       ;
; N/A                                     ; None                                                ; 8.800 ns   ; d_latch_pro:ub10|q ; hexout6[3] ; key1       ;
; N/A                                     ; None                                                ; 8.798 ns   ; d_latch_pro:ua9|q  ; hexout2[6] ; key1       ;
; N/A                                     ; None                                                ; 8.783 ns   ; d_latch_pro:ua9|q  ; hexout2[4] ; key1       ;
; N/A                                     ; None                                                ; 8.782 ns   ; d_latch_pro:ub11|q ; hexout6[1] ; key1       ;
; N/A                                     ; None                                                ; 8.771 ns   ; d_latch_pro:ua9|q  ; hexout2[1] ; key1       ;
; N/A                                     ; None                                                ; 8.753 ns   ; d_latch_pro:ua9|q  ; hexout2[0] ; key1       ;
; N/A                                     ; None                                                ; 8.750 ns   ; d_latch_pro:ub8|q  ; hexout6[4] ; key1       ;
; N/A                                     ; None                                                ; 8.740 ns   ; d_latch_pro:ua8|q  ; hexout2[2] ; key1       ;
; N/A                                     ; None                                                ; 8.739 ns   ; d_latch_pro:ub11|q ; hexout6[0] ; key1       ;
; N/A                                     ; None                                                ; 8.726 ns   ; d_latch_pro:ua9|q  ; hexout2[5] ; key1       ;
; N/A                                     ; None                                                ; 8.716 ns   ; d_latch_pro:ub8|q  ; hexout6[6] ; key1       ;
; N/A                                     ; None                                                ; 8.701 ns   ; d_latch_pro:ub8|q  ; hexout6[2] ; key1       ;
; N/A                                     ; None                                                ; 8.699 ns   ; d_latch_pro:ua11|q ; hexout2[3] ; key1       ;
; N/A                                     ; None                                                ; 8.695 ns   ; d_latch_pro:ub11|q ; hexout6[5] ; key1       ;
; N/A                                     ; None                                                ; 8.644 ns   ; d_latch_pro:ua8|q  ; hexout2[6] ; key1       ;
; N/A                                     ; None                                                ; 8.636 ns   ; d_latch_pro:ub11|q ; hexout6[4] ; key1       ;
; N/A                                     ; None                                                ; 8.632 ns   ; d_latch_pro:ua10|q ; hexout2[2] ; key1       ;
; N/A                                     ; None                                                ; 8.625 ns   ; d_latch_pro:ua8|q  ; hexout2[4] ; key1       ;
; N/A                                     ; None                                                ; 8.623 ns   ; d_latch_pro:ub9|q  ; hexout6[1] ; key1       ;
; N/A                                     ; None                                                ; 8.614 ns   ; d_latch_pro:ua8|q  ; hexout2[1] ; key1       ;
; N/A                                     ; None                                                ; 8.598 ns   ; d_latch_pro:ub11|q ; hexout6[6] ; key1       ;
; N/A                                     ; None                                                ; 8.582 ns   ; d_latch_pro:ub11|q ; hexout6[2] ; key1       ;
; N/A                                     ; None                                                ; 8.577 ns   ; d_latch_pro:ub9|q  ; hexout6[0] ; key1       ;
; N/A                                     ; None                                                ; 8.565 ns   ; d_latch_pro:ua8|q  ; hexout2[5] ; key1       ;
; N/A                                     ; None                                                ; 8.544 ns   ; d_latch_pro:ub9|q  ; hexout6[5] ; key1       ;
; N/A                                     ; None                                                ; 8.541 ns   ; d_latch_pro:ua10|q ; hexout2[6] ; key1       ;
; N/A                                     ; None                                                ; 8.523 ns   ; d_latch_pro:ua10|q ; hexout2[4] ; key1       ;
; N/A                                     ; None                                                ; 8.510 ns   ; d_latch_pro:ua10|q ; hexout2[1] ; key1       ;
; N/A                                     ; None                                                ; 8.498 ns   ; d_latch_pro:ua11|q ; hexout2[2] ; key1       ;
; N/A                                     ; None                                                ; 8.481 ns   ; d_latch_pro:ub9|q  ; hexout6[4] ; key1       ;
; N/A                                     ; None                                                ; 8.461 ns   ; d_latch_pro:ua10|q ; hexout2[5] ; key1       ;
; N/A                                     ; None                                                ; 8.451 ns   ; d_latch_pro:ub8|q  ; hexout6[3] ; key1       ;
; N/A                                     ; None                                                ; 8.448 ns   ; d_latch_pro:ub9|q  ; hexout6[6] ; key1       ;
; N/A                                     ; None                                                ; 8.419 ns   ; d_latch_pro:ub9|q  ; hexout6[2] ; key1       ;
; N/A                                     ; None                                                ; 8.408 ns   ; d_latch_pro:ua0|q  ; hexout0[0] ; key1       ;
; N/A                                     ; None                                                ; 8.407 ns   ; d_latch_pro:ua11|q ; hexout2[6] ; key1       ;
; N/A                                     ; None                                                ; 8.392 ns   ; d_latch_pro:ua11|q ; hexout2[4] ; key1       ;
; N/A                                     ; None                                                ; 8.376 ns   ; d_latch_pro:ua11|q ; hexout2[1] ; key1       ;
; N/A                                     ; None                                                ; 8.332 ns   ; d_latch_pro:ub11|q ; hexout6[3] ; key1       ;
; N/A                                     ; None                                                ; 8.331 ns   ; d_latch_pro:ub5|q  ; hexout5[0] ; key1       ;
; N/A                                     ; None                                                ; 8.325 ns   ; d_latch_pro:ua11|q ; hexout2[5] ; key1       ;
; N/A                                     ; None                                                ; 8.294 ns   ; d_latch_pro:ua13|q ; hexout3[3] ; key1       ;
; N/A                                     ; None                                                ; 8.274 ns   ; d_latch_pro:ua13|q ; hexout3[0] ; key1       ;
; N/A                                     ; None                                                ; 8.242 ns   ; d_latch_pro:ua7|q  ; hexout1[5] ; key1       ;
; N/A                                     ; None                                                ; 8.197 ns   ; d_latch_pro:ub6|q  ; hexout5[0] ; key1       ;
; N/A                                     ; None                                                ; 8.189 ns   ; d_latch_pro:ua5|q  ; hexout1[5] ; key1       ;
; N/A                                     ; None                                                ; 8.188 ns   ; d_latch_pro:ub9|q  ; hexout6[3] ; key1       ;
; N/A                                     ; None                                                ; 8.177 ns   ; d_latch_pro:ub5|q  ; hexout5[5] ; key1       ;
; N/A                                     ; None                                                ; 8.163 ns   ; d_latch_pro:ua0|q  ; hexout0[2] ; key1       ;
; N/A                                     ; None                                                ; 8.142 ns   ; d_latch_pro:ua0|q  ; hexout0[3] ; key1       ;
; N/A                                     ; None                                                ; 8.121 ns   ; d_latch_pro:ua0|q  ; hexout0[6] ; key1       ;
; N/A                                     ; None                                                ; 8.045 ns   ; d_latch_pro:ub4|q  ; hexout5[0] ; key1       ;
; N/A                                     ; None                                                ; 8.044 ns   ; d_latch_pro:ub6|q  ; hexout5[5] ; key1       ;
; N/A                                     ; None                                                ; 8.042 ns   ; d_latch_pro:ua13|q ; hexout3[2] ; key1       ;
; N/A                                     ; None                                                ; 8.039 ns   ; d_latch_pro:ub1|q  ; hexout4[1] ; key1       ;
; N/A                                     ; None                                                ; 8.032 ns   ; d_latch_pro:ub3|q  ; hexout4[1] ; key1       ;
; N/A                                     ; None                                                ; 8.030 ns   ; d_latch_pro:ua15|q ; hexout3[3] ; key1       ;
; N/A                                     ; None                                                ; 8.020 ns   ; d_latch_pro:ua13|q ; hexout3[4] ; key1       ;
; N/A                                     ; None                                                ; 8.013 ns   ; d_latch_pro:ua15|q ; hexout3[0] ; key1       ;
; N/A                                     ; None                                                ; 8.012 ns   ; d_latch_pro:ua1|q  ; hexout0[0] ; key1       ;
; N/A                                     ; None                                                ; 8.009 ns   ; d_latch_pro:ua6|q  ; hexout1[5] ; key1       ;
; N/A                                     ; None                                                ; 7.994 ns   ; d_latch_pro:ub5|q  ; hexout5[4] ; key1       ;
; N/A                                     ; None                                                ; 7.993 ns   ; d_latch_pro:ua0|q  ; hexout0[4] ; key1       ;
; N/A                                     ; None                                                ; 7.978 ns   ; d_latch_pro:ua12|q ; hexout3[3] ; key1       ;
; N/A                                     ; None                                                ; 7.974 ns   ; d_latch_pro:ua3|q  ; hexout0[0] ; key1       ;
; N/A                                     ; None                                                ; 7.962 ns   ; d_latch_pro:ua12|q ; hexout3[0] ; key1       ;
; N/A                                     ; None                                                ; 7.957 ns   ; d_latch_pro:ub13|q ; hexout7[2] ; key1       ;
; N/A                                     ; None                                                ; 7.954 ns   ; d_latch_pro:ua4|q  ; hexout1[0] ; key1       ;
; N/A                                     ; None                                                ; 7.946 ns   ; d_latch_pro:ub5|q  ; hexout5[1] ; key1       ;
; N/A                                     ; None                                                ; 7.930 ns   ; d_latch_pro:ua0|q  ; hexout0[1] ; key1       ;
; N/A                                     ; None                                                ; 7.920 ns   ; d_latch_pro:ub5|q  ; hexout5[6] ; key1       ;
; N/A                                     ; None                                                ; 7.896 ns   ; d_latch_pro:ub5|q  ; hexout5[3] ; key1       ;
; N/A                                     ; None                                                ; 7.894 ns   ; d_latch_pro:ua0|q  ; hexout0[5] ; key1       ;
; N/A                                     ; None                                                ; 7.893 ns   ; d_latch_pro:ub4|q  ; hexout5[5] ; key1       ;
; N/A                                     ; None                                                ; 7.892 ns   ; d_latch_pro:ua14|q ; hexout3[3] ; key1       ;
; N/A                                     ; None                                                ; 7.881 ns   ; d_latch_pro:ua5|q  ; hexout1[0] ; key1       ;
; N/A                                     ; None                                                ; 7.880 ns   ; d_latch_pro:ua2|q  ; hexout0[0] ; key1       ;
; N/A                                     ; None                                                ; 7.875 ns   ; d_latch_pro:ub15|q ; hexout7[2] ; key1       ;
; N/A                                     ; None                                                ; 7.875 ns   ; d_latch_pro:ua14|q ; hexout3[0] ; key1       ;
; N/A                                     ; None                                                ; 7.862 ns   ; d_latch_pro:ub2|q  ; hexout4[1] ; key1       ;
; N/A                                     ; None                                                ; 7.860 ns   ; d_latch_pro:ub6|q  ; hexout5[4] ; key1       ;
; N/A                                     ; None                                                ; 7.816 ns   ; d_latch_pro:ua13|q ; hexout3[6] ; key1       ;
; N/A                                     ; None                                                ; 7.810 ns   ; d_latch_pro:ub5|q  ; hexout5[2] ; key1       ;
; N/A                                     ; None                                                ; 7.809 ns   ; d_latch_pro:ub6|q  ; hexout5[1] ; key1       ;
; N/A                                     ; None                                                ; 7.803 ns   ; d_latch_pro:ub14|q ; hexout7[2] ; key1       ;
; N/A                                     ; None                                                ; 7.785 ns   ; d_latch_pro:ub6|q  ; hexout5[6] ; key1       ;
; N/A                                     ; None                                                ; 7.785 ns   ; d_latch_pro:ua13|q ; hexout3[5] ; key1       ;
; N/A                                     ; None                                                ; 7.779 ns   ; d_latch_pro:ua15|q ; hexout3[2] ; key1       ;
; N/A                                     ; None                                                ; 7.767 ns   ; d_latch_pro:ub0|q  ; hexout4[1] ; key1       ;
; N/A                                     ; None                                                ; 7.759 ns   ; d_latch_pro:ub6|q  ; hexout5[3] ; key1       ;
; N/A                                     ; None                                                ; 7.758 ns   ; d_latch_pro:ub7|q  ; hexout5[0] ; key1       ;
; N/A                                     ; None                                                ; 7.757 ns   ; d_latch_pro:ua15|q ; hexout3[4] ; key1       ;
; N/A                                     ; None                                                ; 7.751 ns   ; d_latch_pro:ua1|q  ; hexout0[3] ; key1       ;
; N/A                                     ; None                                                ; 7.751 ns   ; d_latch_pro:ua1|q  ; hexout0[2] ; key1       ;
; N/A                                     ; None                                                ; 7.743 ns   ; d_latch_pro:ua13|q ; hexout3[1] ; key1       ;
; N/A                                     ; None                                                ; 7.729 ns   ; d_latch_pro:ua12|q ; hexout3[2] ; key1       ;
; N/A                                     ; None                                                ; 7.728 ns   ; d_latch_pro:ua4|q  ; hexout1[5] ; key1       ;
; N/A                                     ; None                                                ; 7.727 ns   ; d_latch_pro:ua3|q  ; hexout0[2] ; key1       ;
; N/A                                     ; None                                                ; 7.717 ns   ; d_latch_pro:ub1|q  ; hexout4[2] ; key1       ;
; N/A                                     ; None                                                ; 7.714 ns   ; d_latch_pro:ua1|q  ; hexout0[6] ; key1       ;
; N/A                                     ; None                                                ; 7.713 ns   ; d_latch_pro:ub3|q  ; hexout4[2] ; key1       ;
; N/A                                     ; None                                                ; 7.710 ns   ; d_latch_pro:ua6|q  ; hexout1[0] ; key1       ;
; N/A                                     ; None                                                ; 7.710 ns   ; d_latch_pro:ua3|q  ; hexout0[3] ; key1       ;
; N/A                                     ; None                                                ; 7.707 ns   ; d_latch_pro:ub4|q  ; hexout5[4] ; key1       ;
; N/A                                     ; None                                                ; 7.707 ns   ; d_latch_pro:ua12|q ; hexout3[4] ; key1       ;
; N/A                                     ; None                                                ; 7.692 ns   ; d_latch_pro:ub1|q  ; hexout4[4] ; key1       ;
; N/A                                     ; None                                                ; 7.687 ns   ; d_latch_pro:ua3|q  ; hexout0[6] ; key1       ;
; N/A                                     ; None                                                ; 7.685 ns   ; d_latch_pro:ub3|q  ; hexout4[4] ; key1       ;
; N/A                                     ; None                                                ; 7.679 ns   ; d_latch_pro:ub6|q  ; hexout5[2] ; key1       ;
; N/A                                     ; None                                                ; 7.661 ns   ; d_latch_pro:ub4|q  ; hexout5[1] ; key1       ;
; N/A                                     ; None                                                ; 7.643 ns   ; d_latch_pro:ua14|q ; hexout3[2] ; key1       ;
; N/A                                     ; None                                                ; 7.633 ns   ; d_latch_pro:ub4|q  ; hexout5[6] ; key1       ;
; N/A                                     ; None                                                ; 7.627 ns   ; d_latch_pro:ub0|q  ; hexout4[0] ; key1       ;
; N/A                                     ; None                                                ; 7.622 ns   ; d_latch_pro:ua14|q ; hexout3[4] ; key1       ;
; N/A                                     ; None                                                ; 7.620 ns   ; d_latch_pro:ua2|q  ; hexout0[3] ; key1       ;
; N/A                                     ; None                                                ; 7.619 ns   ; d_latch_pro:ua2|q  ; hexout0[2] ; key1       ;
; N/A                                     ; None                                                ; 7.611 ns   ; d_latch_pro:ub12|q ; hexout7[2] ; key1       ;
; N/A                                     ; None                                                ; 7.607 ns   ; d_latch_pro:ub7|q  ; hexout5[5] ; key1       ;
; N/A                                     ; None                                                ; 7.603 ns   ; d_latch_pro:ub4|q  ; hexout5[3] ; key1       ;
; N/A                                     ; None                                                ; 7.593 ns   ; d_latch_pro:ub1|q  ; hexout4[0] ; key1       ;
; N/A                                     ; None                                                ; 7.585 ns   ; d_latch_pro:ua1|q  ; hexout0[4] ; key1       ;
; N/A                                     ; None                                                ; 7.583 ns   ; d_latch_pro:ua2|q  ; hexout0[6] ; key1       ;
; N/A                                     ; None                                                ; 7.573 ns   ; d_latch_pro:ub14|q ; hexout7[3] ; key1       ;
; N/A                                     ; None                                                ; 7.566 ns   ; d_latch_pro:ub15|q ; hexout7[3] ; key1       ;
; N/A                                     ; None                                                ; 7.566 ns   ; d_latch_pro:ua7|q  ; hexout1[2] ; key1       ;
; N/A                                     ; None                                                ; 7.564 ns   ; d_latch_pro:ua7|q  ; hexout1[6] ; key1       ;
; N/A                                     ; None                                                ; 7.563 ns   ; d_latch_pro:ua7|q  ; hexout1[4] ; key1       ;
; N/A                                     ; None                                                ; 7.562 ns   ; d_latch_pro:ua3|q  ; hexout0[4] ; key1       ;
; N/A                                     ; None                                                ; 7.561 ns   ; d_latch_pro:ua7|q  ; hexout1[3] ; key1       ;
; N/A                                     ; None                                                ; 7.557 ns   ; d_latch_pro:ua7|q  ; hexout1[1] ; key1       ;
; N/A                                     ; None                                                ; 7.553 ns   ; d_latch_pro:ua15|q ; hexout3[6] ; key1       ;
; N/A                                     ; None                                                ; 7.545 ns   ; d_latch_pro:ub2|q  ; hexout4[2] ; key1       ;
; N/A                                     ; None                                                ; 7.540 ns   ; d_latch_pro:ua1|q  ; hexout0[1] ; key1       ;
; N/A                                     ; None                                                ; 7.527 ns   ; d_latch_pro:ub4|q  ; hexout5[2] ; key1       ;
; N/A                                     ; None                                                ; 7.521 ns   ; d_latch_pro:ua15|q ; hexout3[5] ; key1       ;
; N/A                                     ; None                                                ; 7.518 ns   ; d_latch_pro:ub12|q ; hexout7[3] ; key1       ;
; N/A                                     ; None                                                ; 7.515 ns   ; d_latch_pro:ub13|q ; hexout7[0] ; key1       ;
; N/A                                     ; None                                                ; 7.514 ns   ; d_latch_pro:ub2|q  ; hexout4[4] ; key1       ;
; N/A                                     ; None                                                ; 7.508 ns   ; d_latch_pro:ub13|q ; hexout7[6] ; key1       ;
; N/A                                     ; None                                                ; 7.508 ns   ; d_latch_pro:ub13|q ; hexout7[4] ; key1       ;
; N/A                                     ; None                                                ; 7.506 ns   ; d_latch_pro:ua5|q  ; hexout1[2] ; key1       ;
; N/A                                     ; None                                                ; 7.504 ns   ; d_latch_pro:ua12|q ; hexout3[6] ; key1       ;
; N/A                                     ; None                                                ; 7.502 ns   ; d_latch_pro:ub13|q ; hexout7[5] ; key1       ;
; N/A                                     ; None                                                ; 7.502 ns   ; d_latch_pro:ua5|q  ; hexout1[1] ; key1       ;
; N/A                                     ; None                                                ; 7.501 ns   ; d_latch_pro:ua5|q  ; hexout1[6] ; key1       ;
; N/A                                     ; None                                                ; 7.499 ns   ; d_latch_pro:ua3|q  ; hexout0[1] ; key1       ;
; N/A                                     ; None                                                ; 7.498 ns   ; d_latch_pro:ua5|q  ; hexout1[4] ; key1       ;
; N/A                                     ; None                                                ; 7.496 ns   ; d_latch_pro:ua5|q  ; hexout1[3] ; key1       ;
; N/A                                     ; None                                                ; 7.493 ns   ; d_latch_pro:ua1|q  ; hexout0[5] ; key1       ;
; N/A                                     ; None                                                ; 7.490 ns   ; d_latch_pro:ua7|q  ; hexout1[0] ; key1       ;
; N/A                                     ; None                                                ; 7.488 ns   ; d_latch_pro:ub1|q  ; hexout4[6] ; key1       ;
; N/A                                     ; None                                                ; 7.486 ns   ; d_latch_pro:ub13|q ; hexout7[1] ; key1       ;
; N/A                                     ; None                                                ; 7.486 ns   ; d_latch_pro:ub3|q  ; hexout4[6] ; key1       ;
; N/A                                     ; None                                                ; 7.482 ns   ; d_latch_pro:ua15|q ; hexout3[1] ; key1       ;
; N/A                                     ; None                                                ; 7.481 ns   ; d_latch_pro:ub1|q  ; hexout4[5] ; key1       ;
; N/A                                     ; None                                                ; 7.481 ns   ; d_latch_pro:ub1|q  ; hexout4[3] ; key1       ;
; N/A                                     ; None                                                ; 7.478 ns   ; d_latch_pro:ub3|q  ; hexout4[5] ; key1       ;
; N/A                                     ; None                                                ; 7.477 ns   ; d_latch_pro:ub3|q  ; hexout4[3] ; key1       ;
; N/A                                     ; None                                                ; 7.468 ns   ; d_latch_pro:ua12|q ; hexout3[5] ; key1       ;
; N/A                                     ; None                                                ; 7.458 ns   ; d_latch_pro:ua3|q  ; hexout0[5] ; key1       ;
; N/A                                     ; None                                                ; 7.454 ns   ; d_latch_pro:ua2|q  ; hexout0[4] ; key1       ;
; N/A                                     ; None                                                ; 7.450 ns   ; d_latch_pro:ub0|q  ; hexout4[2] ; key1       ;
; N/A                                     ; None                                                ; 7.439 ns   ; d_latch_pro:ub2|q  ; hexout4[0] ; key1       ;
; N/A                                     ; None                                                ; 7.436 ns   ; d_latch_pro:ub15|q ; hexout7[6] ; key1       ;
; N/A                                     ; None                                                ; 7.431 ns   ; d_latch_pro:ub15|q ; hexout7[0] ; key1       ;
; N/A                                     ; None                                                ; 7.430 ns   ; d_latch_pro:ub15|q ; hexout7[5] ; key1       ;
; N/A                                     ; None                                                ; 7.430 ns   ; d_latch_pro:ua12|q ; hexout3[1] ; key1       ;
; N/A                                     ; None                                                ; 7.428 ns   ; d_latch_pro:ub15|q ; hexout7[4] ; key1       ;
; N/A                                     ; None                                                ; 7.422 ns   ; d_latch_pro:ub7|q  ; hexout5[4] ; key1       ;
; N/A                                     ; None                                                ; 7.421 ns   ; d_latch_pro:ub0|q  ; hexout4[4] ; key1       ;
; N/A                                     ; None                                                ; 7.417 ns   ; d_latch_pro:ua14|q ; hexout3[6] ; key1       ;
; N/A                                     ; None                                                ; 7.411 ns   ; d_latch_pro:ub15|q ; hexout7[1] ; key1       ;
; N/A                                     ; None                                                ; 7.409 ns   ; d_latch_pro:ua2|q  ; hexout0[1] ; key1       ;
; N/A                                     ; None                                                ; 7.389 ns   ; d_latch_pro:ub13|q ; hexout7[3] ; key1       ;
; N/A                                     ; None                                                ; 7.381 ns   ; d_latch_pro:ua14|q ; hexout3[5] ; key1       ;
; N/A                                     ; None                                                ; 7.373 ns   ; d_latch_pro:ub7|q  ; hexout5[1] ; key1       ;
; N/A                                     ; None                                                ; 7.361 ns   ; d_latch_pro:ua2|q  ; hexout0[5] ; key1       ;
; N/A                                     ; None                                                ; 7.360 ns   ; d_latch_pro:ub14|q ; hexout7[0] ; key1       ;
; N/A                                     ; None                                                ; 7.354 ns   ; d_latch_pro:ub14|q ; hexout7[6] ; key1       ;
; N/A                                     ; None                                                ; 7.352 ns   ; d_latch_pro:ub14|q ; hexout7[4] ; key1       ;
; N/A                                     ; None                                                ; 7.348 ns   ; d_latch_pro:ub14|q ; hexout7[5] ; key1       ;
; N/A                                     ; None                                                ; 7.347 ns   ; d_latch_pro:ub7|q  ; hexout5[6] ; key1       ;
; N/A                                     ; None                                                ; 7.345 ns   ; d_latch_pro:ua14|q ; hexout3[1] ; key1       ;
; N/A                                     ; None                                                ; 7.332 ns   ; d_latch_pro:ub14|q ; hexout7[1] ; key1       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                    ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------+------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To         ;
+-------+-------------------+-----------------+------+------------+
; N/A   ; None              ; 8.249 ns        ; key0 ; hexout2[3] ;
; N/A   ; None              ; 8.071 ns        ; key0 ; hexout6[1] ;
; N/A   ; None              ; 8.047 ns        ; key0 ; hexout2[2] ;
; N/A   ; None              ; 8.036 ns        ; key0 ; hexout6[0] ;
; N/A   ; None              ; 8.034 ns        ; key0 ; hexout6[5] ;
; N/A   ; None              ; 7.952 ns        ; key0 ; hexout2[6] ;
; N/A   ; None              ; 7.949 ns        ; key0 ; hexout2[0] ;
; N/A   ; None              ; 7.938 ns        ; key0 ; hexout2[4] ;
; N/A   ; None              ; 7.930 ns        ; key0 ; hexout6[4] ;
; N/A   ; None              ; 7.926 ns        ; key0 ; hexout2[1] ;
; N/A   ; None              ; 7.897 ns        ; key0 ; hexout6[6] ;
; N/A   ; None              ; 7.879 ns        ; key0 ; hexout2[5] ;
; N/A   ; None              ; 7.830 ns        ; key0 ; hexout6[2] ;
; N/A   ; None              ; 7.633 ns        ; key0 ; hexout6[3] ;
; N/A   ; None              ; 7.119 ns        ; key0 ; hexout4[1] ;
; N/A   ; None              ; 7.110 ns        ; key0 ; hexout5[0] ;
; N/A   ; None              ; 6.954 ns        ; key0 ; hexout5[5] ;
; N/A   ; None              ; 6.889 ns        ; key0 ; hexout1[5] ;
; N/A   ; None              ; 6.857 ns        ; key0 ; hexout0[0] ;
; N/A   ; None              ; 6.803 ns        ; key0 ; hexout4[2] ;
; N/A   ; None              ; 6.771 ns        ; key0 ; hexout5[4] ;
; N/A   ; None              ; 6.771 ns        ; key0 ; hexout5[1] ;
; N/A   ; None              ; 6.770 ns        ; key0 ; hexout4[4] ;
; N/A   ; None              ; 6.678 ns        ; key0 ; hexout5[3] ;
; N/A   ; None              ; 6.602 ns        ; key0 ; hexout0[6] ;
; N/A   ; None              ; 6.602 ns        ; key0 ; hexout0[2] ;
; N/A   ; None              ; 6.595 ns        ; key0 ; hexout0[3] ;
; N/A   ; None              ; 6.593 ns        ; key0 ; hexout5[6] ;
; N/A   ; None              ; 6.578 ns        ; key0 ; hexout4[6] ;
; N/A   ; None              ; 6.572 ns        ; key0 ; hexout4[3] ;
; N/A   ; None              ; 6.571 ns        ; key0 ; hexout4[5] ;
; N/A   ; None              ; 6.569 ns        ; key0 ; hexout4[0] ;
; N/A   ; None              ; 6.545 ns        ; key0 ; hexout5[2] ;
; N/A   ; None              ; 6.445 ns        ; key0 ; hexout1[0] ;
; N/A   ; None              ; 6.421 ns        ; key0 ; hexout7[2] ;
; N/A   ; None              ; 6.363 ns        ; key0 ; hexout0[4] ;
; N/A   ; None              ; 6.345 ns        ; key0 ; hexout0[1] ;
; N/A   ; None              ; 6.344 ns        ; key0 ; hexout0[5] ;
; N/A   ; None              ; 6.213 ns        ; key0 ; hexout1[6] ;
; N/A   ; None              ; 6.212 ns        ; key0 ; hexout1[2] ;
; N/A   ; None              ; 6.206 ns        ; key0 ; hexout1[3] ;
; N/A   ; None              ; 6.202 ns        ; key0 ; hexout1[4] ;
; N/A   ; None              ; 6.201 ns        ; key0 ; hexout1[1] ;
; N/A   ; None              ; 6.059 ns        ; key0 ; hexout3[3] ;
; N/A   ; None              ; 6.025 ns        ; key0 ; hexout3[0] ;
; N/A   ; None              ; 5.986 ns        ; key0 ; hexout7[4] ;
; N/A   ; None              ; 5.985 ns        ; key0 ; hexout7[3] ;
; N/A   ; None              ; 5.980 ns        ; key0 ; hexout7[5] ;
; N/A   ; None              ; 5.980 ns        ; key0 ; hexout7[0] ;
; N/A   ; None              ; 5.976 ns        ; key0 ; hexout7[6] ;
; N/A   ; None              ; 5.971 ns        ; key0 ; hexout7[1] ;
; N/A   ; None              ; 5.798 ns        ; key0 ; hexout3[2] ;
; N/A   ; None              ; 5.567 ns        ; key0 ; hexout3[6] ;
; N/A   ; None              ; 5.549 ns        ; key0 ; hexout3[4] ;
; N/A   ; None              ; 5.545 ns        ; key0 ; hexout3[1] ;
; N/A   ; None              ; 5.538 ns        ; key0 ; hexout3[5] ;
+-------+-------------------+-----------------+------+------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+-----------+--------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                 ; To Clock ;
+---------------+-------------+-----------+-----------+--------------------+----------+
; N/A           ; None        ; -0.015 ns ; sw_in[2]  ; d_latch_pro:ub2|q  ; key1     ;
; N/A           ; None        ; -0.189 ns ; sw_in[2]  ; d_latch_pro:ua2|q  ; key1     ;
; N/A           ; None        ; -3.271 ns ; sw_in[4]  ; d_latch_pro:ua4|q  ; key1     ;
; N/A           ; None        ; -3.274 ns ; sw_in[4]  ; d_latch_pro:ub4|q  ; key1     ;
; N/A           ; None        ; -3.307 ns ; sw_in[3]  ; d_latch_pro:ub3|q  ; key1     ;
; N/A           ; None        ; -3.344 ns ; sw_in[3]  ; d_latch_pro:ua3|q  ; key1     ;
; N/A           ; None        ; -3.460 ns ; sw_in[14] ; d_latch_pro:ua14|q ; key1     ;
; N/A           ; None        ; -3.468 ns ; sw_in[14] ; d_latch_pro:ub14|q ; key1     ;
; N/A           ; None        ; -3.489 ns ; sw_in[12] ; d_latch_pro:ua12|q ; key1     ;
; N/A           ; None        ; -3.491 ns ; sw_in[5]  ; d_latch_pro:ub5|q  ; key1     ;
; N/A           ; None        ; -3.503 ns ; sw_in[1]  ; d_latch_pro:ua1|q  ; key1     ;
; N/A           ; None        ; -3.506 ns ; sw_in[1]  ; d_latch_pro:ub1|q  ; key1     ;
; N/A           ; None        ; -3.519 ns ; sw_in[5]  ; d_latch_pro:ua5|q  ; key1     ;
; N/A           ; None        ; -3.521 ns ; sw_in[6]  ; d_latch_pro:ua6|q  ; key1     ;
; N/A           ; None        ; -3.524 ns ; sw_in[6]  ; d_latch_pro:ub6|q  ; key1     ;
; N/A           ; None        ; -3.585 ns ; sw_in[12] ; d_latch_pro:ub12|q ; key1     ;
; N/A           ; None        ; -3.617 ns ; sw_in[0]  ; d_latch_pro:ub0|q  ; key1     ;
; N/A           ; None        ; -3.633 ns ; sw_in[15] ; d_latch_pro:ua15|q ; key1     ;
; N/A           ; None        ; -3.634 ns ; sw_in[15] ; d_latch_pro:ub15|q ; key1     ;
; N/A           ; None        ; -3.661 ns ; sw_in[0]  ; d_latch_pro:ua0|q  ; key1     ;
; N/A           ; None        ; -3.662 ns ; sw_in[7]  ; d_latch_pro:ub7|q  ; key1     ;
; N/A           ; None        ; -3.663 ns ; sw_in[7]  ; d_latch_pro:ua7|q  ; key1     ;
; N/A           ; None        ; -3.790 ns ; sw_in[13] ; d_latch_pro:ub13|q ; key1     ;
; N/A           ; None        ; -3.805 ns ; sw_in[11] ; d_latch_pro:ub11|q ; key1     ;
; N/A           ; None        ; -3.819 ns ; sw_in[9]  ; d_latch_pro:ua9|q  ; key1     ;
; N/A           ; None        ; -3.873 ns ; sw_in[13] ; d_latch_pro:ua13|q ; key1     ;
; N/A           ; None        ; -3.908 ns ; sw_in[9]  ; d_latch_pro:ub9|q  ; key1     ;
; N/A           ; None        ; -3.978 ns ; sw_in[11] ; d_latch_pro:ua11|q ; key1     ;
; N/A           ; None        ; -4.078 ns ; sw_in[8]  ; d_latch_pro:ua8|q  ; key1     ;
; N/A           ; None        ; -4.079 ns ; sw_in[8]  ; d_latch_pro:ub8|q  ; key1     ;
; N/A           ; None        ; -4.089 ns ; sw_in[10] ; d_latch_pro:ub10|q ; key1     ;
; N/A           ; None        ; -4.170 ns ; sw_in[10] ; d_latch_pro:ua10|q ; key1     ;
+---------------+-------------+-----------+-----------+--------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Dec 18 21:31:42 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bit16_value_save -c bit16_value_save --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "d_latch_pro:ua3|q" is a latch
    Warning: Node "d_latch_pro:ua0|q" is a latch
    Warning: Node "d_latch_pro:ua1|q" is a latch
    Warning: Node "d_latch_pro:ua2|q" is a latch
    Warning: Node "d_latch_pro:ua5|q" is a latch
    Warning: Node "d_latch_pro:ua4|q" is a latch
    Warning: Node "d_latch_pro:ua6|q" is a latch
    Warning: Node "d_latch_pro:ua7|q" is a latch
    Warning: Node "d_latch_pro:ua10|q" is a latch
    Warning: Node "d_latch_pro:ua11|q" is a latch
    Warning: Node "d_latch_pro:ua9|q" is a latch
    Warning: Node "d_latch_pro:ua8|q" is a latch
    Warning: Node "d_latch_pro:ua13|q" is a latch
    Warning: Node "d_latch_pro:ua15|q" is a latch
    Warning: Node "d_latch_pro:ua14|q" is a latch
    Warning: Node "d_latch_pro:ua12|q" is a latch
    Warning: Node "d_latch_pro:ub1|q" is a latch
    Warning: Node "d_latch_pro:ub0|q" is a latch
    Warning: Node "d_latch_pro:ub2|q" is a latch
    Warning: Node "d_latch_pro:ub3|q" is a latch
    Warning: Node "d_latch_pro:ub5|q" is a latch
    Warning: Node "d_latch_pro:ub6|q" is a latch
    Warning: Node "d_latch_pro:ub7|q" is a latch
    Warning: Node "d_latch_pro:ub4|q" is a latch
    Warning: Node "d_latch_pro:ub10|q" is a latch
    Warning: Node "d_latch_pro:ub8|q" is a latch
    Warning: Node "d_latch_pro:ub11|q" is a latch
    Warning: Node "d_latch_pro:ub9|q" is a latch
    Warning: Node "d_latch_pro:ub15|q" is a latch
    Warning: Node "d_latch_pro:ub13|q" is a latch
    Warning: Node "d_latch_pro:ub14|q" is a latch
    Warning: Node "d_latch_pro:ub12|q" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "key1" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: tsu for register "d_latch_pro:ub8|q" (data pin = "sw_in[8]", clock pin = "key1") is 4.937 ns
    Info: + Longest pin to register delay is 6.769 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF18; Fanout = 2; PIN Node = 'sw_in[8]'
        Info: 2: + IC(5.644 ns) + CELL(0.275 ns) = 6.769 ns; Loc. = LCCOMB_X45_Y19_N6; Fanout = 7; REG Node = 'd_latch_pro:ub8|q'
        Info: Total cell delay = 1.125 ns ( 16.62 % )
        Info: Total interconnect delay = 5.644 ns ( 83.38 % )
    Info: + Micro setup delay of destination is 0.858 ns
    Info: - Shortest clock path from clock "key1" to destination register is 2.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'key1'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'key1~clkctrl'
        Info: 3: + IC(1.423 ns) + CELL(0.150 ns) = 2.690 ns; Loc. = LCCOMB_X45_Y19_N6; Fanout = 7; REG Node = 'd_latch_pro:ub8|q'
        Info: Total cell delay = 1.149 ns ( 42.71 % )
        Info: Total interconnect delay = 1.541 ns ( 57.29 % )
Info: tco from clock "key1" to destination pin "hexout6[1]" through register "d_latch_pro:ub10|q" is 9.245 ns
    Info: + Longest clock path from clock "key1" to source register is 2.772 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'key1'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'key1~clkctrl'
        Info: 3: + IC(1.384 ns) + CELL(0.271 ns) = 2.772 ns; Loc. = LCCOMB_X45_Y19_N10; Fanout = 7; REG Node = 'd_latch_pro:ub10|q'
        Info: Total cell delay = 1.270 ns ( 45.82 % )
        Info: Total interconnect delay = 1.502 ns ( 54.18 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y19_N10; Fanout = 7; REG Node = 'd_latch_pro:ub10|q'
        Info: 2: + IC(0.741 ns) + CELL(0.438 ns) = 1.179 ns; Loc. = LCCOMB_X45_Y19_N22; Fanout = 1; COMB Node = 'Display_single:d7|D_hex~54'
        Info: 3: + IC(0.429 ns) + CELL(0.149 ns) = 1.757 ns; Loc. = LCCOMB_X46_Y19_N28; Fanout = 1; COMB Node = 'Display_single:d7|D_hex~69'
        Info: 4: + IC(1.958 ns) + CELL(2.758 ns) = 6.473 ns; Loc. = PIN_Y16; Fanout = 0; PIN Node = 'hexout6[1]'
        Info: Total cell delay = 3.345 ns ( 51.68 % )
        Info: Total interconnect delay = 3.128 ns ( 48.32 % )
Info: Longest tpd from source pin "key0" to destination pin "hexout2[3]" is 8.249 ns
    Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 56; PIN Node = 'key0'
    Info: 2: + IC(2.022 ns) + CELL(0.271 ns) = 3.272 ns; Loc. = LCCOMB_X44_Y19_N24; Fanout = 1; COMB Node = 'Display_single:d3|D_hex~65'
    Info: 3: + IC(2.335 ns) + CELL(2.642 ns) = 8.249 ns; Loc. = PIN_R25; Fanout = 0; PIN Node = 'hexout2[3]'
    Info: Total cell delay = 3.892 ns ( 47.18 % )
    Info: Total interconnect delay = 4.357 ns ( 52.82 % )
Info: th for register "d_latch_pro:ub2|q" (data pin = "sw_in[2]", clock pin = "key1") is -0.015 ns
    Info: + Longest clock path from clock "key1" to destination register is 2.721 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'key1'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'key1~clkctrl'
        Info: 3: + IC(1.454 ns) + CELL(0.150 ns) = 2.721 ns; Loc. = LCCOMB_X50_Y33_N0; Fanout = 7; REG Node = 'd_latch_pro:ub2|q'
        Info: Total cell delay = 1.149 ns ( 42.23 % )
        Info: Total interconnect delay = 1.572 ns ( 57.77 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.736 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'sw_in[2]'
        Info: 2: + IC(1.482 ns) + CELL(0.275 ns) = 2.736 ns; Loc. = LCCOMB_X50_Y33_N0; Fanout = 7; REG Node = 'd_latch_pro:ub2|q'
        Info: Total cell delay = 1.254 ns ( 45.83 % )
        Info: Total interconnect delay = 1.482 ns ( 54.17 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Tue Dec 18 21:31:43 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


