Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Feb 27 18:30:07 2025
| Host         : LukasDell running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file trafficlight_timing_summary_routed.rpt -pb trafficlight_timing_summary_routed.pb -rpx trafficlight_timing_summary_routed.rpx -warn_on_violation
| Design       : trafficlight
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   21          inf        0.000                      0                   21           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 light1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light1_green
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.467ns  (logic 4.329ns (45.732%)  route 5.137ns (54.268%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE                         0.000     0.000 r  light1_reg[0]/C
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  light1_reg[0]/Q
                         net (fo=3, routed)           2.498     2.954    light1_reg_n_0_[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.148     3.102 r  light1_green_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.640     5.741    light1_green_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.725     9.467 r  light1_green_OBUF_inst/O
                         net (fo=0)                   0.000     9.467    light1_green
    L1                                                                r  light1_green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light1_red
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.725ns  (logic 4.087ns (46.849%)  route 4.637ns (53.151%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE                         0.000     0.000 r  light1_reg[0]/C
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  light1_reg[0]/Q
                         net (fo=3, routed)           2.496     2.952    light1_reg_n_0_[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I0_O)        0.124     3.076 r  light1_red_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.141     5.217    light1_red_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.725 r  light1_red_OBUF_inst/O
                         net (fo=0)                   0.000     8.725    light1_red
    N3                                                                r  light1_red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light2_red
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.407ns  (logic 4.223ns (50.232%)  route 4.184ns (49.768%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE                         0.000     0.000 r  light2_reg[1]/C
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  light2_reg[1]/Q
                         net (fo=3, routed)           2.049     2.468    light2_green_OBUF
    SLICE_X0Y18          LUT1 (Prop_lut1_I0_O)        0.299     2.767 r  light2_red_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.134     4.902    light2_red_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.407 r  light2_red_OBUF_inst/O
                         net (fo=0)                   0.000     8.407    light2_red
    U16                                                               r  light2_red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light1_yellow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 4.095ns (49.588%)  route 4.164ns (50.412%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE                         0.000     0.000 r  light1_reg[0]/C
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  light1_reg[0]/Q
                         net (fo=3, routed)           2.498     2.954    light1_reg_n_0_[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I0_O)        0.124     3.078 r  light1_yellow_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.666     4.744    light1_yellow_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.259 r  light1_yellow_OBUF_inst/O
                         net (fo=0)                   0.000     8.259    light1_yellow
    P1                                                                r  light1_yellow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light2_green
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.309ns  (logic 4.095ns (56.027%)  route 3.214ns (43.973%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE                         0.000     0.000 r  light2_reg[1]/C
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  light2_reg[1]/Q
                         net (fo=3, routed)           3.214     3.633    light2_green_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.676     7.309 r  light2_green_OBUF_inst/O
                         net (fo=0)                   0.000     7.309    light2_green
    U19                                                               r  light2_green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_inst/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.705ns  (logic 1.575ns (33.482%)  route 3.129ns (66.518%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.596     4.047    counter_inst/AR[0]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.171 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.534     4.705    counter_inst/count[4]_i_1_n_0
    SLICE_X28Y38         FDRE                                         r  counter_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_inst/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.705ns  (logic 1.575ns (33.482%)  route 3.129ns (66.518%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.596     4.047    counter_inst/AR[0]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.171 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.534     4.705    counter_inst/count[4]_i_1_n_0
    SLICE_X28Y38         FDRE                                         r  counter_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_inst/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.705ns  (logic 1.575ns (33.482%)  route 3.129ns (66.518%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.596     4.047    counter_inst/AR[0]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.171 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.534     4.705    counter_inst/count[4]_i_1_n_0
    SLICE_X28Y38         FDRE                                         r  counter_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_inst/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.705ns  (logic 1.575ns (33.482%)  route 3.129ns (66.518%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.596     4.047    counter_inst/AR[0]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.171 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.534     4.705    counter_inst/count[4]_i_1_n_0
    SLICE_X28Y38         FDRE                                         r  counter_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_inst/count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.705ns  (logic 1.575ns (33.482%)  route 3.129ns (66.518%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.596     4.047    counter_inst/AR[0]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.171 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.534     4.705    counter_inst/count[4]_i_1_n_0
    SLICE_X28Y38         FDRE                                         r  counter_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            light1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.917%)  route 0.179ns (49.083%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  counter_inst/count_reg[3]/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.179     0.320    counter_inst/count_reg[3]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.045     0.365 r  counter_inst/light1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    light1[0]
    SLICE_X29Y38         FDCE                                         r  light1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.605%)  route 0.182ns (49.395%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  counter_inst/count_reg[2]/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_inst/count_reg[2]/Q
                         net (fo=7, routed)           0.182     0.323    counter_inst/count_reg[2]
    SLICE_X28Y38         LUT4 (Prop_lut4_I2_O)        0.045     0.368 r  counter_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    counter_inst/p_0_in[3]
    SLICE_X28Y38         FDRE                                         r  counter_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            light2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.189ns (51.317%)  route 0.179ns (48.683%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  counter_inst/count_reg[3]/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.179     0.320    counter_inst/count_reg[3]
    SLICE_X29Y38         LUT5 (Prop_lut5_I0_O)        0.048     0.368 r  counter_inst/light2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.368    counter_inst_n_0
    SLICE_X29Y38         FDCE                                         r  light2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_inst/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  counter_inst/count_reg[0]/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.185     0.326    counter_inst/count_reg[0]
    SLICE_X28Y38         LUT3 (Prop_lut3_I0_O)        0.045     0.371 r  counter_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    counter_inst/p_0_in[2]
    SLICE_X28Y38         FDRE                                         r  counter_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_inst/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.192ns (51.399%)  route 0.182ns (48.601%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  counter_inst/count_reg[2]/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_inst/count_reg[2]/Q
                         net (fo=7, routed)           0.182     0.323    counter_inst/count_reg[2]
    SLICE_X28Y38         LUT5 (Prop_lut5_I0_O)        0.051     0.374 r  counter_inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.374    counter_inst/p_0_in[4]
    SLICE_X28Y38         FDRE                                         r  counter_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_inst/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  counter_inst/count_reg[0]/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.196     0.337    counter_inst/count_reg[0]
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.042     0.379 r  counter_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    counter_inst/p_0_in[1]
    SLICE_X28Y38         FDRE                                         r  counter_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_inst/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  counter_inst/count_reg[0]/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.196     0.337    counter_inst/count_reg[0]
    SLICE_X28Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  counter_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    counter_inst/p_0_in[0]
    SLICE_X28Y38         FDRE                                         r  counter_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            light1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.230ns (46.215%)  route 0.268ns (53.785%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  counter_inst/count_reg[4]/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.144     0.272    counter_inst/count_reg[4]
    SLICE_X28Y38         LUT3 (Prop_lut3_I2_O)        0.102     0.374 r  counter_inst/light1[1]_i_1/O
                         net (fo=1, routed)           0.124     0.498    light1[1]
    SLICE_X29Y38         FDCE                                         r  light1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_inst/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.186ns (35.613%)  route 0.336ns (64.387%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  counter_inst/count_reg[3]/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.157     0.298    counter_inst/count_reg[3]
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.343 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.180     0.522    counter_inst/count[4]_i_1_n_0
    SLICE_X28Y38         FDRE                                         r  counter_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_inst/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.186ns (35.613%)  route 0.336ns (64.387%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  counter_inst/count_reg[3]/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.157     0.298    counter_inst/count_reg[3]
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.343 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.180     0.522    counter_inst/count[4]_i_1_n_0
    SLICE_X28Y38         FDRE                                         r  counter_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------





