 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: I2S_to_16LJ                         Date:  6-19-2020,  0:40AM
Device Used: XC9572XL-10-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
39 /72  ( 54%) 155 /360  ( 43%) 73 /216 ( 34%)   38 /72  ( 53%) 7  /34  ( 21%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          18/18*      20/54       83/90       0/ 9
FB2          11/18       20/54       37/90       0/ 9
FB3           4/18       26/54       23/90       7/ 9
FB4           6/18        7/54       12/90       0/ 7
             -----       -----       -----      -----    
             39/72       73/216     155/360      7/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    3           3    |  I/O              :     7      28
Output        :    4           4    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total      7           7

** Power Data **

There are 39 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'I2S_to_16LJ.ise'.
*************************  Summary of Mapped Logic  ************************

** 4 Outputs **

Signal                   Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                     Pts   Inps          No.  Type    Use     Mode Rate State
bck_out                  2     3     FB3_11  12   I/O     O       STD  FAST RESET
lrck_out                 2     2     FB3_14  13   I/O     O       STD  FAST RESET
data_out                 17    21    FB3_15  14   I/O     O       STD  FAST RESET
lrck2_out                2     2     FB3_17  16   I/O     O       STD  FAST 

** 35 Buried Nodes **

Signal                   Total Total Loc     Pwr  Reg Init
Name                     Pts   Inps          Mode State
delay/lrck_before        2     2     FB1_1   STD  RESET
lrck_changed             3     3     FB1_2   STD  RESET
data_counter<0>          3     4     FB1_3   STD  RESET
data_fifo<5>             5     10    FB1_4   STD  RESET
data_fifo<4>             5     10    FB1_5   STD  RESET
data_fifo<3>             5     10    FB1_6   STD  RESET
data_fifo<2>             5     10    FB1_7   STD  RESET
data_fifo<1>             5     10    FB1_8   STD  RESET
data_fifo<15>            5     10    FB1_9   STD  RESET
data_fifo<14>            5     10    FB1_10  STD  RESET
data_fifo<13>            5     10    FB1_11  STD  RESET
data_fifo<12>            5     10    FB1_12  STD  RESET
data_fifo<11>            5     10    FB1_13  STD  RESET
data_fifo<10>            5     10    FB1_14  STD  RESET
data_counter<4>          5     8     FB1_15  STD  RESET
data_counter<3>          5     7     FB1_16  STD  RESET
data_counter<2>          5     6     FB1_17  STD  RESET
data_counter<1>          5     5     FB1_18  STD  RESET
lrck_before              2     2     FB2_8   STD  RESET
lrck_32LJ                2     2     FB2_9   STD  RESET
lrck2x/lrck_fifo<1>      2     2     FB2_10  STD  RESET
lrck2x/lrck_fifo<0>      2     2     FB2_11  STD  RESET
lrck2x/delayed_lrck      2     2     FB2_12  STD  RESET
I2S_to_32LJ/lrck_before  2     2     FB2_13  STD  RESET
data_fifo<9>             5     10    FB2_14  STD  RESET
data_fifo<8>             5     10    FB2_15  STD  RESET
data_fifo<7>             5     10    FB2_16  STD  RESET
data_fifo<6>             5     10    FB2_17  STD  RESET
data_fifo<0>             5     5     FB2_18  STD  RESET
lrck2x/lrck_fifo<7>      2     2     FB4_13  STD  RESET
lrck2x/lrck_fifo<6>      2     2     FB4_14  STD  RESET
lrck2x/lrck_fifo<5>      2     2     FB4_15  STD  RESET
lrck2x/lrck_fifo<4>      2     2     FB4_16  STD  RESET
lrck2x/lrck_fifo<3>      2     2     FB4_17  STD  RESET
lrck2x/lrck_fifo<2>      2     2     FB4_18  STD  RESET

** 3 Inputs **

Signal                   Loc     Pin  Pin     Pin     
Name                             No.  Type    Use     
data                     FB3_2   5    I/O     I
bck                      FB3_5   6    I/O     I
lrck                     FB3_8   7    I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               20/34
Number of signals used by logic mapping into function block:  20
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
delay/lrck_before     2       0     0   3     FB1_1         (b)     (b)
lrck_changed          3       0     0   2     FB1_2   39    I/O     (b)
data_counter<0>       3       0     0   2     FB1_3         (b)     (b)
data_fifo<5>          5       0     0   0     FB1_4         (b)     (b)
data_fifo<4>          5       0     0   0     FB1_5   40    I/O     (b)
data_fifo<3>          5       0     0   0     FB1_6   41    I/O     (b)
data_fifo<2>          5       0     0   0     FB1_7         (b)     (b)
data_fifo<1>          5       0     0   0     FB1_8   42    I/O     (b)
data_fifo<15>         5       0     0   0     FB1_9   43    GCK/I/O (b)
data_fifo<14>         5       0     0   0     FB1_10        (b)     (b)
data_fifo<13>         5       0     0   0     FB1_11  44    GCK/I/O (b)
data_fifo<12>         5       0     0   0     FB1_12        (b)     (b)
data_fifo<11>         5       0     0   0     FB1_13        (b)     (b)
data_fifo<10>         5       0     0   0     FB1_14  1     GCK/I/O (b)
data_counter<4>       5       0     0   0     FB1_15  2     I/O     (b)
data_counter<3>       5       0     0   0     FB1_16        (b)     (b)
data_counter<2>       5       0     0   0     FB1_17  3     I/O     (b)
data_counter<1>       5       0     0   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: bck                8: data_fifo<10>     15: data_fifo<2> 
  2: data               9: data_fifo<11>     16: data_fifo<3> 
  3: data_counter<0>   10: data_fifo<12>     17: data_fifo<4> 
  4: data_counter<1>   11: data_fifo<13>     18: data_fifo<5> 
  5: data_counter<2>   12: data_fifo<14>     19: lrck_32LJ 
  6: data_counter<3>   13: data_fifo<15>     20: lrck_before 
  7: data_counter<4>   14: data_fifo<1>     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
delay/lrck_before    X.................X..................... 2
lrck_changed         X.................XX.................... 3
data_counter<0>      X.X...............XX.................... 4
data_fifo<5>         XXXXXXX..........XXX.................... 10
data_fifo<4>         XXXXXXX.........X.XX.................... 10
data_fifo<3>         XXXXXXX........X..XX.................... 10
data_fifo<2>         XXXXXXX.......X...XX.................... 10
data_fifo<1>         XXXXXXX......X....XX.................... 10
data_fifo<15>        XXXXXXX.....X.....XX.................... 10
data_fifo<14>        XXXXXXX....X......XX.................... 10
data_fifo<13>        XXXXXXX...X.......XX.................... 10
data_fifo<12>        XXXXXXX..X........XX.................... 10
data_fifo<11>        XXXXXXX.X.........XX.................... 10
data_fifo<10>        XXXXXXXX..........XX.................... 10
data_counter<4>      X.XXXXX...........XX.................... 8
data_counter<3>      X.XXXX............XX.................... 7
data_counter<2>      X.XXX.............XX.................... 6
data_counter<1>      X.XX..............XX.................... 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               20/34
Number of signals used by logic mapping into function block:  20
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   29    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   30    I/O     
(unused)              0       0     0   5     FB2_6   31    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
lrck_before           2       0     0   3     FB2_8   32    I/O     (b)
lrck_32LJ             2       0     0   3     FB2_9   33    GSR/I/O (b)
lrck2x/lrck_fifo<1>   2       0     0   3     FB2_10        (b)     (b)
lrck2x/lrck_fifo<0>   2       0     0   3     FB2_11  34    GTS/I/O (b)
lrck2x/delayed_lrck   2       0     0   3     FB2_12        (b)     (b)
I2S_to_32LJ/lrck_before
                      2       0     0   3     FB2_13        (b)     (b)
data_fifo<9>          5       0     0   0     FB2_14  36    GTS/I/O (b)
data_fifo<8>          5       0     0   0     FB2_15  37    I/O     (b)
data_fifo<7>          5       0     0   0     FB2_16        (b)     (b)
data_fifo<6>          5       0     0   0     FB2_17  38    I/O     (b)
data_fifo<0>          5       0     0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: I2S_to_32LJ/lrck_before   8: data_counter<3>   15: lrck2x/lrck_fifo<0> 
  2: bck                       9: data_counter<4>   16: lrck2x/lrck_fifo<7> 
  3: bck_out                  10: data_fifo<0>      17: lrck_32LJ 
  4: data                     11: data_fifo<6>      18: lrck 
  5: data_counter<0>          12: data_fifo<7>      19: lrck_before 
  6: data_counter<1>          13: data_fifo<8>      20: lrck_out 
  7: data_counter<2>          14: data_fifo<9>     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
lrck_before          .X..............X....................... 2
lrck_32LJ            XX...................................... 2
lrck2x/lrck_fifo<1>  ..X...........X......................... 2
lrck2x/lrck_fifo<0>  ..X................X.................... 2
lrck2x/delayed_lrck  ..X............X........................ 2
I2S_to_32LJ/lrck_before 
                     .X...............X...................... 2
data_fifo<9>         .X.XXXXXX....X..X.X..................... 10
data_fifo<8>         .X.XXXXXX...X...X.X..................... 10
data_fifo<7>         .X.XXXXXX..X....X.X..................... 10
data_fifo<6>         .X.XXXXXX.X.....X.X..................... 10
data_fifo<0>         .X.X.....X......X.X..................... 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   5     I/O     I
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   6     I/O     I
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   7     I/O     I
(unused)              0       0     0   5     FB3_9   8     I/O     
(unused)              0       0     0   5     FB3_10        (b)     
bck_out               2       0     0   3     FB3_11  12    I/O     O
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0   \/1   4     FB3_13        (b)     (b)
lrck_out              2       1<- \/4   0     FB3_14  13    I/O     O
data_out             17      12<-   0   0     FB3_15  14    I/O     O
(unused)              0       0   /\5   0     FB3_16  18    I/O     (b)
lrck2_out             2       0   /\3   0     FB3_17  16    I/O     O
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: bck               10: data_fifo<12>     19: data_fifo<6> 
  2: bck_out           11: data_fifo<13>     20: data_fifo<7> 
  3: data_counter<1>   12: data_fifo<14>     21: data_fifo<8> 
  4: data_counter<2>   13: data_fifo<15>     22: data_fifo<9> 
  5: data_counter<3>   14: data_fifo<1>      23: delay/lrck_before 
  6: data_counter<4>   15: data_fifo<2>      24: lrck2x/delayed_lrck 
  7: data_fifo<0>      16: data_fifo<3>      25: lrck_changed 
  8: data_fifo<10>     17: data_fifo<4>      26: lrck_out 
  9: data_fifo<11>     18: data_fifo<5>     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
bck_out              XX......................X............... 3
lrck_out             X.....................X................. 2
data_out             .XXXXXXXXXXXXXXXXXXXXX.................. 21
lrck2_out            .......................X.X.............. 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               7/47
Number of signals used by logic mapping into function block:  7
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   19    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   20    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   21    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  22    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
lrck2x/lrck_fifo<7>   2       0     0   3     FB4_13        (b)     (b)
lrck2x/lrck_fifo<6>   2       0     0   3     FB4_14  23    I/O     (b)
lrck2x/lrck_fifo<5>   2       0     0   3     FB4_15  27    I/O     (b)
lrck2x/lrck_fifo<4>   2       0     0   3     FB4_16        (b)     (b)
lrck2x/lrck_fifo<3>   2       0     0   3     FB4_17  28    I/O     (b)
lrck2x/lrck_fifo<2>   2       0     0   3     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: bck_out               4: lrck2x/lrck_fifo<3>   6: lrck2x/lrck_fifo<5> 
  2: lrck2x/lrck_fifo<1>   5: lrck2x/lrck_fifo<4>   7: lrck2x/lrck_fifo<6> 
  3: lrck2x/lrck_fifo<2> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
lrck2x/lrck_fifo<7>  X.....X................................. 2
lrck2x/lrck_fifo<6>  X....X.................................. 2
lrck2x/lrck_fifo<5>  X...X................................... 2
lrck2x/lrck_fifo<4>  X..X.................................... 2
lrck2x/lrck_fifo<3>  X.X..................................... 2
lrck2x/lrck_fifo<2>  XX...................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********





FDCPE_I2S_to_32LJ/lrck_before: FDCPE port map (I2S_to_32LJ/lrck_before,lrck,bck,'0','0');

FDCPE_bck_out: FDCPE port map (bck_out,bck_out_D,NOT bck,'0','0');
bck_out_D <= (NOT bck_out AND NOT lrck_changed);

FDCPE_data_counter0: FDCPE port map (data_counter(0),data_counter_D(0),bck,'0','0');
data_counter_D(0) <= ((NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FDCPE_data_counter1: FDCPE port map (data_counter(1),data_counter_D(1),bck,'0','0');
data_counter_D(1) <= ((data_counter(1) AND NOT data_counter(0) AND lrck_32LJ AND 
	lrck_before)
	OR (data_counter(1) AND NOT data_counter(0) AND NOT lrck_32LJ AND 
	NOT lrck_before)
	OR (NOT data_counter(1) AND data_counter(0) AND lrck_32LJ AND 
	lrck_before)
	OR (NOT data_counter(1) AND data_counter(0) AND NOT lrck_32LJ AND 
	NOT lrck_before));

FTCPE_data_counter2: FTCPE port map (data_counter(2),data_counter_T(2),bck,'0','0');
data_counter_T(2) <= ((data_counter(2) AND lrck_32LJ AND NOT lrck_before)
	OR (data_counter(2) AND NOT lrck_32LJ AND lrck_before)
	OR (data_counter(1) AND data_counter(0) AND lrck_32LJ AND 
	lrck_before)
	OR (data_counter(1) AND data_counter(0) AND NOT lrck_32LJ AND 
	NOT lrck_before));

FTCPE_data_counter3: FTCPE port map (data_counter(3),data_counter_T(3),bck,'0','0');
data_counter_T(3) <= ((data_counter(3) AND lrck_32LJ AND NOT lrck_before)
	OR (data_counter(3) AND NOT lrck_32LJ AND lrck_before)
	OR (data_counter(2) AND data_counter(1) AND 
	data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data_counter(2) AND data_counter(1) AND 
	data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FTCPE_data_counter4: FTCPE port map (data_counter(4),data_counter_T(4),bck,'0','0');
data_counter_T(4) <= ((data_counter(4) AND lrck_32LJ AND NOT lrck_before)
	OR (data_counter(4) AND NOT lrck_32LJ AND lrck_before)
	OR (data_counter(3) AND data_counter(2) AND 
	data_counter(1) AND data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data_counter(3) AND data_counter(2) AND 
	data_counter(1) AND data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FDCPE_data_fifo0: FDCPE port map (data_fifo(0),data_fifo_D(0),bck,'0','0');
data_fifo_D(0) <= ((data AND lrck_32LJ AND NOT lrck_before)
	OR (data AND NOT lrck_32LJ AND lrck_before)
	OR (data_fifo(0) AND lrck_32LJ AND lrck_before)
	OR (data_fifo(0) AND NOT lrck_32LJ AND NOT lrck_before));

FTCPE_data_fifo1: FTCPE port map (data_fifo(1),data_fifo_T(1),bck,'0','0');
data_fifo_T(1) <= ((data AND NOT data_fifo(1) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND NOT data_counter(2) AND NOT data_counter(1) AND 
	NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data AND NOT data_fifo(1) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND NOT data_counter(2) AND NOT data_counter(1) AND 
	NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before)
	OR (NOT data AND data_fifo(1) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND NOT data_counter(2) AND NOT data_counter(1) AND 
	NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (NOT data AND data_fifo(1) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND NOT data_counter(2) AND NOT data_counter(1) AND 
	NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FTCPE_data_fifo2: FTCPE port map (data_fifo(2),data_fifo_T(2),bck,'0','0');
data_fifo_T(2) <= ((data AND NOT data_fifo(2) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND NOT data_counter(2) AND NOT data_counter(1) AND 
	data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data AND NOT data_fifo(2) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND NOT data_counter(2) AND NOT data_counter(1) AND 
	data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before)
	OR (NOT data AND data_fifo(2) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND NOT data_counter(2) AND NOT data_counter(1) AND 
	data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (NOT data AND data_fifo(2) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND NOT data_counter(2) AND NOT data_counter(1) AND 
	data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FTCPE_data_fifo3: FTCPE port map (data_fifo(3),data_fifo_T(3),bck,'0','0');
data_fifo_T(3) <= ((data AND NOT data_fifo(3) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND NOT data_counter(2) AND data_counter(1) AND 
	NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data AND NOT data_fifo(3) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND NOT data_counter(2) AND data_counter(1) AND 
	NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before)
	OR (NOT data AND data_fifo(3) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND NOT data_counter(2) AND data_counter(1) AND 
	NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (NOT data AND data_fifo(3) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND NOT data_counter(2) AND data_counter(1) AND 
	NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FTCPE_data_fifo4: FTCPE port map (data_fifo(4),data_fifo_T(4),bck,'0','0');
data_fifo_T(4) <= ((data AND NOT data_fifo(4) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND NOT data_counter(2) AND data_counter(1) AND 
	data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data AND NOT data_fifo(4) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND NOT data_counter(2) AND data_counter(1) AND 
	data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before)
	OR (NOT data AND data_fifo(4) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND NOT data_counter(2) AND data_counter(1) AND 
	data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (NOT data AND data_fifo(4) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND NOT data_counter(2) AND data_counter(1) AND 
	data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FTCPE_data_fifo5: FTCPE port map (data_fifo(5),data_fifo_T(5),bck,'0','0');
data_fifo_T(5) <= ((data AND NOT data_fifo(5) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND NOT data_counter(1) AND 
	NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data AND NOT data_fifo(5) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND NOT data_counter(1) AND 
	NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before)
	OR (NOT data AND data_fifo(5) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND NOT data_counter(1) AND 
	NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (NOT data AND data_fifo(5) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND NOT data_counter(1) AND 
	NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FTCPE_data_fifo6: FTCPE port map (data_fifo(6),data_fifo_T(6),bck,'0','0');
data_fifo_T(6) <= ((data AND NOT data_fifo(6) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND NOT data_counter(1) AND 
	data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data AND NOT data_fifo(6) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND NOT data_counter(1) AND 
	data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before)
	OR (NOT data AND data_fifo(6) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND NOT data_counter(1) AND 
	data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (NOT data AND data_fifo(6) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND NOT data_counter(1) AND 
	data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FTCPE_data_fifo7: FTCPE port map (data_fifo(7),data_fifo_T(7),bck,'0','0');
data_fifo_T(7) <= ((data AND NOT data_fifo(7) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND data_counter(1) AND 
	NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data AND NOT data_fifo(7) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND data_counter(1) AND 
	NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before)
	OR (NOT data AND data_fifo(7) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND data_counter(1) AND 
	NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (NOT data AND data_fifo(7) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND data_counter(1) AND 
	NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FTCPE_data_fifo8: FTCPE port map (data_fifo(8),data_fifo_T(8),bck,'0','0');
data_fifo_T(8) <= ((data AND NOT data_fifo(8) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND data_counter(1) AND 
	data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data AND NOT data_fifo(8) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND data_counter(1) AND 
	data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before)
	OR (NOT data AND data_fifo(8) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND data_counter(1) AND 
	data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (NOT data AND data_fifo(8) AND NOT data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND data_counter(1) AND 
	data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FTCPE_data_fifo9: FTCPE port map (data_fifo(9),data_fifo_T(9),bck,'0','0');
data_fifo_T(9) <= ((data AND NOT data_fifo(9) AND NOT data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND NOT data_counter(1) AND 
	NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data AND NOT data_fifo(9) AND NOT data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND NOT data_counter(1) AND 
	NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before)
	OR (NOT data AND data_fifo(9) AND NOT data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND NOT data_counter(1) AND 
	NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (NOT data AND data_fifo(9) AND NOT data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND NOT data_counter(1) AND 
	NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FTCPE_data_fifo10: FTCPE port map (data_fifo(10),data_fifo_T(10),bck,'0','0');
data_fifo_T(10) <= ((data AND NOT data_fifo(10) AND NOT data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND NOT data_counter(1) AND 
	data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data AND NOT data_fifo(10) AND NOT data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND NOT data_counter(1) AND 
	data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before)
	OR (NOT data AND data_fifo(10) AND NOT data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND NOT data_counter(1) AND 
	data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (NOT data AND data_fifo(10) AND NOT data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND NOT data_counter(1) AND 
	data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FTCPE_data_fifo11: FTCPE port map (data_fifo(11),data_fifo_T(11),bck,'0','0');
data_fifo_T(11) <= ((data AND NOT data_fifo(11) AND NOT data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND data_counter(1) AND 
	NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data AND NOT data_fifo(11) AND NOT data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND data_counter(1) AND 
	NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before)
	OR (NOT data AND data_fifo(11) AND NOT data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND data_counter(1) AND 
	NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (NOT data AND data_fifo(11) AND NOT data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND data_counter(1) AND 
	NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FTCPE_data_fifo12: FTCPE port map (data_fifo(12),data_fifo_T(12),bck,'0','0');
data_fifo_T(12) <= ((data AND NOT data_fifo(12) AND NOT data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND data_counter(1) AND 
	data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data AND NOT data_fifo(12) AND NOT data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND data_counter(1) AND 
	data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before)
	OR (NOT data AND data_fifo(12) AND NOT data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND data_counter(1) AND 
	data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (NOT data AND data_fifo(12) AND NOT data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND data_counter(1) AND 
	data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FTCPE_data_fifo13: FTCPE port map (data_fifo(13),data_fifo_T(13),bck,'0','0');
data_fifo_T(13) <= ((data AND NOT data_fifo(13) AND NOT data_counter(4) AND 
	data_counter(3) AND data_counter(2) AND NOT data_counter(1) AND 
	NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data AND NOT data_fifo(13) AND NOT data_counter(4) AND 
	data_counter(3) AND data_counter(2) AND NOT data_counter(1) AND 
	NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before)
	OR (NOT data AND data_fifo(13) AND NOT data_counter(4) AND 
	data_counter(3) AND data_counter(2) AND NOT data_counter(1) AND 
	NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (NOT data AND data_fifo(13) AND NOT data_counter(4) AND 
	data_counter(3) AND data_counter(2) AND NOT data_counter(1) AND 
	NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FTCPE_data_fifo14: FTCPE port map (data_fifo(14),data_fifo_T(14),bck,'0','0');
data_fifo_T(14) <= ((data AND NOT data_fifo(14) AND NOT data_counter(4) AND 
	data_counter(3) AND data_counter(2) AND NOT data_counter(1) AND 
	data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data AND NOT data_fifo(14) AND NOT data_counter(4) AND 
	data_counter(3) AND data_counter(2) AND NOT data_counter(1) AND 
	data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before)
	OR (NOT data AND data_fifo(14) AND NOT data_counter(4) AND 
	data_counter(3) AND data_counter(2) AND NOT data_counter(1) AND 
	data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (NOT data AND data_fifo(14) AND NOT data_counter(4) AND 
	data_counter(3) AND data_counter(2) AND NOT data_counter(1) AND 
	data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FTCPE_data_fifo15: FTCPE port map (data_fifo(15),data_fifo_T(15),bck,'0','0');
data_fifo_T(15) <= ((data AND NOT data_fifo(15) AND NOT data_counter(4) AND 
	data_counter(3) AND data_counter(2) AND data_counter(1) AND 
	NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (data AND NOT data_fifo(15) AND NOT data_counter(4) AND 
	data_counter(3) AND data_counter(2) AND data_counter(1) AND 
	NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before)
	OR (NOT data AND data_fifo(15) AND NOT data_counter(4) AND 
	data_counter(3) AND data_counter(2) AND data_counter(1) AND 
	NOT data_counter(0) AND lrck_32LJ AND lrck_before)
	OR (NOT data AND data_fifo(15) AND NOT data_counter(4) AND 
	data_counter(3) AND data_counter(2) AND data_counter(1) AND 
	NOT data_counter(0) AND NOT lrck_32LJ AND NOT lrck_before));

FDCPE_data_out: FDCPE port map (data_out,data_out_D,NOT bck_out,'0','0');
data_out_D <= ((data_fifo(11) AND data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND data_counter(1))
	OR (data_fifo(15) AND data_counter(4) AND 
	data_counter(3) AND data_counter(2) AND data_counter(1))
	OR (data_fifo(3) AND NOT data_counter(4) AND NOT data_counter(3) AND 
	data_counter(2) AND data_counter(1))
	OR (data_fifo(7) AND NOT data_counter(4) AND data_counter(3) AND 
	data_counter(2) AND data_counter(1))
	OR (lrck2_out_OBUF.EXP)
	OR (data_fifo(10) AND data_counter(4) AND 
	NOT data_counter(3) AND data_counter(2) AND NOT data_counter(1))
	OR (data_fifo(14) AND data_counter(4) AND 
	data_counter(3) AND data_counter(2) AND NOT data_counter(1))
	OR (data_fifo(2) AND NOT data_counter(4) AND NOT data_counter(3) AND 
	data_counter(2) AND NOT data_counter(1))
	OR (data_fifo(6) AND NOT data_counter(4) AND data_counter(3) AND 
	data_counter(2) AND NOT data_counter(1))
	OR (data_fifo(8) AND data_counter(4) AND NOT data_counter(3) AND 
	NOT data_counter(2) AND NOT data_counter(1))
	OR (data_fifo(13) AND data_counter(4) AND 
	data_counter(3) AND NOT data_counter(2) AND data_counter(1))
	OR (data_fifo(1) AND NOT data_counter(4) AND NOT data_counter(3) AND 
	NOT data_counter(2) AND data_counter(1))
	OR (data_fifo(5) AND NOT data_counter(4) AND data_counter(3) AND 
	NOT data_counter(2) AND data_counter(1))
	OR (data_fifo(9) AND data_counter(4) AND NOT data_counter(3) AND 
	NOT data_counter(2) AND data_counter(1)));

FDCPE_delay/lrck_before: FDCPE port map (delay/lrck_before,lrck_32LJ,bck,'0','0');


lrck2_out <= NOT (lrck2x/delayed_lrck
	 XOR 
lrck2_out <= NOT (lrck_out);

FDCPE_lrck2x/delayed_lrck: FDCPE port map (lrck2x/delayed_lrck,lrck2x/lrck_fifo(7),NOT bck_out,'0','0');

FDCPE_lrck2x/lrck_fifo0: FDCPE port map (lrck2x/lrck_fifo(0),lrck_out,bck_out,'0','0');

FDCPE_lrck2x/lrck_fifo1: FDCPE port map (lrck2x/lrck_fifo(1),lrck2x/lrck_fifo(0),bck_out,'0','0');

FDCPE_lrck2x/lrck_fifo2: FDCPE port map (lrck2x/lrck_fifo(2),lrck2x/lrck_fifo(1),bck_out,'0','0');

FDCPE_lrck2x/lrck_fifo3: FDCPE port map (lrck2x/lrck_fifo(3),lrck2x/lrck_fifo(2),bck_out,'0','0');

FDCPE_lrck2x/lrck_fifo4: FDCPE port map (lrck2x/lrck_fifo(4),lrck2x/lrck_fifo(3),bck_out,'0','0');

FDCPE_lrck2x/lrck_fifo5: FDCPE port map (lrck2x/lrck_fifo(5),lrck2x/lrck_fifo(4),bck_out,'0','0');

FDCPE_lrck2x/lrck_fifo6: FDCPE port map (lrck2x/lrck_fifo(6),lrck2x/lrck_fifo(5),bck_out,'0','0');

FDCPE_lrck2x/lrck_fifo7: FDCPE port map (lrck2x/lrck_fifo(7),lrck2x/lrck_fifo(6),bck_out,'0','0');

FDCPE_lrck_32LJ: FDCPE port map (lrck_32LJ,I2S_to_32LJ/lrck_before,NOT bck,'0','0');

FDCPE_lrck_before: FDCPE port map (lrck_before,lrck_32LJ,bck,'0','0');

FDCPE_lrck_changed: FDCPE port map (lrck_changed,lrck_changed_D,bck,'0','0');
lrck_changed_D <= lrck_32LJ
	 XOR 
lrck_changed_D <= lrck_before;

FDCPE_lrck_out: FDCPE port map (lrck_out,delay/lrck_before,NOT bck,'0','0');

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XC9572XL-10-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 KPR                           
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 data                             27 KPR                           
  6 bck                              28 KPR                           
  7 lrck                             29 KPR                           
  8 KPR                              30 KPR                           
  9 TDI                              31 KPR                           
 10 TMS                              32 KPR                           
 11 TCK                              33 KPR                           
 12 bck_out                          34 KPR                           
 13 lrck_out                         35 VCC                           
 14 data_out                         36 KPR                           
 15 VCC                              37 KPR                           
 16 lrck2_out                        38 KPR                           
 17 GND                              39 KPR                           
 18 KPR                              40 KPR                           
 19 KPR                              41 KPR                           
 20 KPR                              42 KPR                           
 21 KPR                              43 KPR                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
