INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 16:49:49 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -5.360ns  (required time - arrival time)
  Source:                 forkC_62/generateBlocks[1].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            phi_43/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        8.992ns  (logic 2.332ns (25.934%)  route 6.660ns (74.066%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11603, unset)        0.672     0.672    forkC_62/generateBlocks[1].regblock/clk
                         FDPE                                         r  forkC_62/generateBlocks[1].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.209     0.881 r  forkC_62/generateBlocks[1].regblock/reg_value_reg/Q
                         net (fo=8, unplaced)         0.570     1.451    forkC_62/generateBlocks[1].regblock/reg_value_reg_0
                         LUT4 (Prop_lut4_I1_O)        0.153     1.604 f  forkC_62/generateBlocks[1].regblock/data_reg[0]_i_2__7/O
                         net (fo=3, unplaced)         0.358     1.962    Buffer_4/oehb1/data_reg_reg[0]_8
                         LUT6 (Prop_lut6_I0_O)        0.053     2.015 r  Buffer_4/oehb1/full_reg_i_2__34/O
                         net (fo=8, unplaced)         0.378     2.393    forkC_63/generateBlocks[3].regblock/reg_value_reg_9
                         LUT3 (Prop_lut3_I2_O)        0.053     2.446 r  forkC_63/generateBlocks[3].regblock/i__i_3__0/O
                         net (fo=21, unplaced)        0.401     2.847    forkC_63/generateBlocks[3].regblock/reg_value_reg_3
                         LUT5 (Prop_lut5_I0_O)        0.053     2.900 f  forkC_63/generateBlocks[3].regblock/full_reg_i_4__5/O
                         net (fo=5, unplaced)         0.368     3.268    fork_82/generateBlocks[1].regblock/data_reg_reg[0]
                         LUT3 (Prop_lut3_I2_O)        0.053     3.321 r  fork_82/generateBlocks[1].regblock/C_address1[1]_INST_0_i_3/O
                         net (fo=110, unplaced)       0.442     3.763    phi_43/tehb1/fork_82_validArray_1
                         LUT6 (Prop_lut6_I3_O)        0.053     3.816 r  phi_43/tehb1/C_address1[0]_INST_0_i_1/O
                         net (fo=4, unplaced)         0.271     4.087    add_54/dataInArray[0][0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     4.427 r  add_54/data_reg_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     4.435    add_54/data_reg_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.495 r  add_54/data_reg_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.495    add_54/data_reg_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.555 r  add_54/data_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.555    add_54/data_reg_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.615 r  add_54/data_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.615    add_54/data_reg_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.675 r  add_54/data_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.675    add_54/data_reg_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.735 r  add_54/data_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.735    add_54/data_reg_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     4.924 f  add_54/data_reg_reg[27]_i_1/O[3]
                         net (fo=3, unplaced)         0.376     5.300    add_54/data_reg_reg[31][27]
                         LUT2 (Prop_lut2_I1_O)        0.142     5.442 r  add_54/Memory_reg_0_7_0_0_i_8__0/O
                         net (fo=1, unplaced)         0.000     5.442    icmp_55/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.752 r  icmp_55/Memory_reg_0_7_0_0_i_3/CO[3]
                         net (fo=17, unplaced)        0.574     6.326    Buffer_33/tehb1/reg_value_reg[0]
                         LUT2 (Prop_lut2_I1_O)        0.053     6.379 f  Buffer_33/tehb1/reg_value_i_2__82/O
                         net (fo=3, unplaced)         0.358     6.737    fork_42/generateBlocks[2].regblock/reg_value_reg_1
                         LUT6 (Prop_lut6_I3_O)        0.053     6.790 r  fork_42/generateBlocks[2].regblock/i__i_6__1/O
                         net (fo=3, unplaced)         0.358     7.148    fork_42/generateBlocks[1].regblock/reg_value_reg_3
                         LUT6 (Prop_lut6_I5_O)        0.053     7.201 f  fork_42/generateBlocks[1].regblock/i__i_2__10/O
                         net (fo=3, unplaced)         0.358     7.559    icmp_55/join_write_temp/icmp_55_nReadyArray_0
                         LUT3 (Prop_lut3_I2_O)        0.053     7.612 f  icmp_55/join_write_temp//i_/O
                         net (fo=3, unplaced)         0.358     7.970    fork_9/generateBlocks[0].regblock/reg_value_i_3__4
                         LUT6 (Prop_lut6_I1_O)        0.053     8.023 f  fork_9/generateBlocks[0].regblock/reg_value_i_5__8/O
                         net (fo=2, unplaced)         0.351     8.374    fork_9/generateBlocks[0].regblock/add_54_nReadyArray_0
                         LUT4 (Prop_lut4_I0_O)        0.053     8.427 f  fork_9/generateBlocks[0].regblock/reg_value_i_5/O
                         net (fo=4, unplaced)         0.364     8.791    fork_7/generateBlocks[0].regblock/reg_value_reg_1
                         LUT6 (Prop_lut6_I5_O)        0.053     8.844 f  fork_7/generateBlocks[0].regblock/full_reg_i_3__7/O
                         net (fo=2, unplaced)         0.351     9.195    fork_7/generateBlocks[0].regblock/phi_43_nReadyArray_0
                         LUT6 (Prop_lut6_I0_O)        0.053     9.248 r  fork_7/generateBlocks[0].regblock/data_reg[31]_i_1__15/O
                         net (fo=32, unplaced)        0.416     9.664    phi_43/tehb1/E[0]
                         FDCE                                         r  phi_43/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=11603, unset)        0.638     4.638    phi_43/tehb1/clk
                         FDCE                                         r  phi_43/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    phi_43/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                 -5.360    




report_timing: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.883 ; gain = 130.871 ; free physical = 20738 ; free virtual = 212356
