<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml loopback.twx loopback.ncd -o loopback.twr loopback.pcf -ucf
loopback.ucf

</twCmdLine><twDesign>loopback.ncd</twDesign><twDesignPath>loopback.ncd</twDesignPath><twPCF>loopback.pcf</twPCF><twPcfPath>loopback.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-12-04</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD &quot;clk&quot; 20 ns HIGH 50%;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="Inst_my_dcm/DCM_SP_INST/CLKIN" logResource="Inst_my_dcm/DCM_SP_INST/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="Inst_my_dcm/CLKIN_IBUFG"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="Inst_my_dcm/DCM_SP_INST/CLKIN" logResource="Inst_my_dcm/DCM_SP_INST/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="Inst_my_dcm/CLKIN_IBUFG"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmpfx" slack="15.115" period="18.182" constraintValue="18.182" deviceLimit="3.067" freqLimit="326.052" physResource="Inst_my_dcm/DCM_SP_INST/CLKFX" logResource="Inst_my_dcm/DCM_SP_INST/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="Inst_my_dcm/CLKFX_BUF"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD &quot;clk&quot; 20 ns HIGH 50%;" ScopeName="">TS_Inst_my_dcm_CLKFX_BUF = PERIOD TIMEGRP &quot;Inst_my_dcm_CLKFX_BUF&quot; TS_clk / 1.1         HIGH 50%;</twConstName><twItemCnt>7380</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1104</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.572</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point my_kcpsm3/shift_loop[0].shift_flop (SLICE_X64Y50.G1), 15 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.609</twSlack><twSrc BELType="RAM">my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType="FF">my_kcpsm3/shift_loop[0].shift_flop</twDest><twTotPathDel>12.572</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType='FF'>my_kcpsm3/shift_loop[0].shift_flop</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y8.DOA10</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram</twComp><twBEL>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y45.G4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.742</twDelInfo><twComp>instruction&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y45.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>my_kcpsm3/sy&lt;7&gt;</twComp><twBEL>my_kcpsm3/reg_loop[7].register_bit.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y66.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.475</twDelInfo><twComp>out_port&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y66.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>my_kcpsm3/shift_in</twComp><twBEL>my_kcpsm3/low_shift_in_lut</twBEL><twBEL>my_kcpsm3/shift_in_muxf5</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.740</twDelInfo><twComp>my_kcpsm3/shift_in</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y50.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>my_kcpsm3/shift_result&lt;1&gt;</twComp><twBEL>my_kcpsm3/shift_loop[0].lsb_shift.shift_mux_lut</twBEL><twBEL>my_kcpsm3/shift_loop[0].shift_flop</twBEL></twPathDel><twLogDel>5.615</twLogDel><twRouteDel>6.957</twRouteDel><twTotDel>12.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.865</twSlack><twSrc BELType="RAM">my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType="FF">my_kcpsm3/shift_loop[0].shift_flop</twDest><twTotPathDel>12.316</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType='FF'>my_kcpsm3/shift_loop[0].shift_flop</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y8.DOA8</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram</twComp><twBEL>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y45.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.486</twDelInfo><twComp>instruction&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y45.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>my_kcpsm3/sy&lt;7&gt;</twComp><twBEL>my_kcpsm3/reg_loop[7].register_bit.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y66.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.475</twDelInfo><twComp>out_port&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y66.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>my_kcpsm3/shift_in</twComp><twBEL>my_kcpsm3/low_shift_in_lut</twBEL><twBEL>my_kcpsm3/shift_in_muxf5</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.740</twDelInfo><twComp>my_kcpsm3/shift_in</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y50.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>my_kcpsm3/shift_result&lt;1&gt;</twComp><twBEL>my_kcpsm3/shift_loop[0].lsb_shift.shift_mux_lut</twBEL><twBEL>my_kcpsm3/shift_loop[0].shift_flop</twBEL></twPathDel><twLogDel>5.615</twLogDel><twRouteDel>6.701</twRouteDel><twTotDel>12.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.017</twSlack><twSrc BELType="RAM">my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType="FF">my_kcpsm3/shift_loop[0].shift_flop</twDest><twTotPathDel>12.164</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType='FF'>my_kcpsm3/shift_loop[0].shift_flop</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y8.DOA9</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram</twComp><twBEL>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y45.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.334</twDelInfo><twComp>instruction&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y45.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>my_kcpsm3/sy&lt;7&gt;</twComp><twBEL>my_kcpsm3/reg_loop[7].register_bit.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y66.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.475</twDelInfo><twComp>out_port&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y66.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>my_kcpsm3/shift_in</twComp><twBEL>my_kcpsm3/low_shift_in_lut</twBEL><twBEL>my_kcpsm3/shift_in_muxf5</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.740</twDelInfo><twComp>my_kcpsm3/shift_in</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y50.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>my_kcpsm3/shift_result&lt;1&gt;</twComp><twBEL>my_kcpsm3/shift_loop[0].lsb_shift.shift_mux_lut</twBEL><twBEL>my_kcpsm3/shift_loop[0].shift_flop</twBEL></twPathDel><twLogDel>5.615</twLogDel><twRouteDel>6.549</twRouteDel><twTotDel>12.164</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point leds_7 (SLICE_X0Y74.CE), 22 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.024</twSlack><twSrc BELType="RAM">my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType="FF">leds_7</twDest><twTotPathDel>12.157</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType='FF'>leds_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y8.DOA7</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram</twComp><twBEL>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.885</twDelInfo><twComp>instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>my_kcpsm3/sy&lt;1&gt;</twComp><twBEL>my_kcpsm3/reg_loop[1].register_bit.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y60.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>my_kcpsm3/sy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N5</twComp><twBEL>my_kcpsm3/reg_loop[1].operand_select_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y66.F4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>port_id&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>read_from_uart</twComp><twBEL>write_to_leds1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.178</twDelInfo><twComp>write_to_leds</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>leds_7</twComp><twBEL>leds_7</twBEL></twPathDel><twLogDel>5.534</twLogDel><twRouteDel>6.623</twRouteDel><twTotDel>12.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.291</twSlack><twSrc BELType="RAM">my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType="FF">leds_7</twDest><twTotPathDel>11.890</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType='FF'>leds_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y8.DOA6</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram</twComp><twBEL>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.618</twDelInfo><twComp>instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>my_kcpsm3/sy&lt;1&gt;</twComp><twBEL>my_kcpsm3/reg_loop[1].register_bit.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y60.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>my_kcpsm3/sy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N5</twComp><twBEL>my_kcpsm3/reg_loop[1].operand_select_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y66.F4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>port_id&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>read_from_uart</twComp><twBEL>write_to_leds1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.178</twDelInfo><twComp>write_to_leds</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>leds_7</twComp><twBEL>leds_7</twBEL></twPathDel><twLogDel>5.534</twLogDel><twRouteDel>6.356</twRouteDel><twTotDel>11.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.329</twSlack><twSrc BELType="RAM">my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType="FF">leds_7</twDest><twTotPathDel>11.852</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType='FF'>leds_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y8.DOA4</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram</twComp><twBEL>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.F1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>my_kcpsm3/sy&lt;1&gt;</twComp><twBEL>my_kcpsm3/reg_loop[1].register_bit.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y60.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>my_kcpsm3/sy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N5</twComp><twBEL>my_kcpsm3/reg_loop[1].operand_select_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y66.F4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>port_id&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>read_from_uart</twComp><twBEL>write_to_leds1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.178</twDelInfo><twComp>write_to_leds</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>leds_7</twComp><twBEL>leds_7</twBEL></twPathDel><twLogDel>5.534</twLogDel><twRouteDel>6.318</twRouteDel><twTotDel>11.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point leds_6 (SLICE_X0Y74.CE), 22 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.024</twSlack><twSrc BELType="RAM">my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType="FF">leds_6</twDest><twTotPathDel>12.157</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType='FF'>leds_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y8.DOA7</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram</twComp><twBEL>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.885</twDelInfo><twComp>instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>my_kcpsm3/sy&lt;1&gt;</twComp><twBEL>my_kcpsm3/reg_loop[1].register_bit.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y60.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>my_kcpsm3/sy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N5</twComp><twBEL>my_kcpsm3/reg_loop[1].operand_select_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y66.F4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>port_id&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>read_from_uart</twComp><twBEL>write_to_leds1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.178</twDelInfo><twComp>write_to_leds</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>leds_7</twComp><twBEL>leds_6</twBEL></twPathDel><twLogDel>5.534</twLogDel><twRouteDel>6.623</twRouteDel><twTotDel>12.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.291</twSlack><twSrc BELType="RAM">my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType="FF">leds_6</twDest><twTotPathDel>11.890</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType='FF'>leds_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y8.DOA6</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram</twComp><twBEL>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.618</twDelInfo><twComp>instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>my_kcpsm3/sy&lt;1&gt;</twComp><twBEL>my_kcpsm3/reg_loop[1].register_bit.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y60.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>my_kcpsm3/sy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N5</twComp><twBEL>my_kcpsm3/reg_loop[1].operand_select_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y66.F4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>port_id&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>read_from_uart</twComp><twBEL>write_to_leds1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.178</twDelInfo><twComp>write_to_leds</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>leds_7</twComp><twBEL>leds_6</twBEL></twPathDel><twLogDel>5.534</twLogDel><twRouteDel>6.356</twRouteDel><twTotDel>11.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.329</twSlack><twSrc BELType="RAM">my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType="FF">leds_6</twDest><twTotPathDel>11.852</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twSrc><twDest BELType='FF'>leds_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y8.DOA4</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram</twComp><twBEL>my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.F1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>my_kcpsm3/sy&lt;1&gt;</twComp><twBEL>my_kcpsm3/reg_loop[1].register_bit.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y60.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>my_kcpsm3/sy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N5</twComp><twBEL>my_kcpsm3/reg_loop[1].operand_select_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y66.F4</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>port_id&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>read_from_uart</twComp><twBEL>write_to_leds1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.178</twDelInfo><twComp>write_to_leds</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>leds_7</twComp><twBEL>leds_6</twBEL></twPathDel><twLogDel>5.534</twLogDel><twRouteDel>6.318</twRouteDel><twTotDel>11.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_my_dcm_CLKFX_BUF = PERIOD TIMEGRP &quot;Inst_my_dcm_CLKFX_BUF&quot; TS_clk / 1.1
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point receive/kcuart/valid_loop[2].msbs.delay16_srl (SLICE_X36Y63.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.723</twSlack><twSrc BELType="FF">receive/kcuart/valid_loop[1].data_reg</twSrc><twDest BELType="FF">receive/kcuart/valid_loop[2].msbs.delay16_srl</twDest><twTotPathDel>0.726</twTotPathDel><twClkSkew dest = "0.038" src = "0.035">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>receive/kcuart/valid_loop[1].data_reg</twSrc><twDest BELType='FF'>receive/kcuart/valid_loop[2].msbs.delay16_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICE_X38Y63.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>receive/kcuart/valid_reg_delay&lt;1&gt;</twComp><twBEL>receive/kcuart/valid_loop[1].data_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.379</twDelInfo><twComp>receive/kcuart/valid_reg_delay&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y63.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>receive/kcuart/valid_reg_delay&lt;3&gt;</twComp><twBEL>receive/kcuart/valid_loop[2].msbs.delay16_srl</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>0.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point receive/kcuart/valid_loop[4].msbs.delay16_srl (SLICE_X34Y63.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.725</twSlack><twSrc BELType="FF">receive/kcuart/valid_loop[3].data_reg</twSrc><twDest BELType="FF">receive/kcuart/valid_loop[4].msbs.delay16_srl</twDest><twTotPathDel>0.726</twTotPathDel><twClkSkew dest = "0.039" src = "0.038">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>receive/kcuart/valid_loop[3].data_reg</twSrc><twDest BELType='FF'>receive/kcuart/valid_loop[4].msbs.delay16_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICE_X36Y63.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>receive/kcuart/valid_reg_delay&lt;3&gt;</twComp><twBEL>receive/kcuart/valid_loop[3].data_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.379</twDelInfo><twComp>receive/kcuart/valid_reg_delay&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y63.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>receive/kcuart/valid_reg_delay&lt;5&gt;</twComp><twBEL>receive/kcuart/valid_loop[4].msbs.delay16_srl</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>0.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point transmit/kcuart/delay14_srl (SLICE_X44Y50.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.725</twSlack><twSrc BELType="FF">transmit/kcuart/hot_state_reg</twSrc><twDest BELType="FF">transmit/kcuart/delay14_srl</twDest><twTotPathDel>0.725</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>transmit/kcuart/hot_state_reg</twSrc><twDest BELType='FF'>transmit/kcuart/delay14_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICE_X45Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>transmit/kcuart/hot_state</twComp><twBEL>transmit/kcuart/hot_state_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y50.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.379</twDelInfo><twComp>transmit/kcuart/hot_state</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y50.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>transmit/kcuart/Tx_bit</twComp><twBEL>transmit/kcuart/delay14_srl</twBEL></twPathDel><twLogDel>0.346</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>0.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_my_dcm_CLKFX_BUF = PERIOD TIMEGRP &quot;Inst_my_dcm_CLKFX_BUF&quot; TS_clk / 1.1
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINLOWPULSE" name="Trpw" slack="14.989" period="18.181" constraintValue="9.090" deviceLimit="1.596" physResource="baud_count&lt;1&gt;/SR" logResource="baud_count_1/SR" locationPin="SLICE_X42Y53.SR" clockNet="rst_IBUF"/><twPinLimit anchorID="39" type="MINHIGHPULSE" name="Trpw" slack="14.989" period="18.181" constraintValue="9.090" deviceLimit="1.596" physResource="baud_count&lt;1&gt;/SR" logResource="baud_count_1/SR" locationPin="SLICE_X42Y53.SR" clockNet="rst_IBUF"/><twPinLimit anchorID="40" type="MINLOWPULSE" name="Trpw" slack="14.989" period="18.181" constraintValue="9.090" deviceLimit="1.596" physResource="baud_count&lt;1&gt;/SR" logResource="baud_count_0/SR" locationPin="SLICE_X42Y53.SR" clockNet="rst_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="OFFSETINDELAY" ><twConstHead uID="3"><twConstName UCFConstName="OFFSET = IN 7 ns VALID 20 ns BEFORE &quot;clk&quot; RISING;" ScopeName="">OFFSET = IN 7 ns VALID 20 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;;</twConstName><twItemCnt>37</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.895</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point in_port_0 (SLICE_X64Y45.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstOffIn anchorID="43" twDataPathType="twDataPathMaxDelay"><twSlack>0.105</twSlack><twSrc BELType="PAD">rst</twSrc><twDest BELType="FF">in_port_0</twDest><twClkDel>-0.042</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>in_port&lt;0&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>rst</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>rst</twSrc><twDest BELType='FF'>in_port_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.726</twDelInfo><twComp>rst</twComp><twBEL>rst</twBEL><twBEL>rst_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twFalling">4.217</twDelInfo><twComp>rst_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y45.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.910</twDelInfo><twComp>in_port&lt;0&gt;</twComp><twBEL>in_port_0</twBEL></twPathDel><twLogDel>2.636</twLogDel><twRouteDel>4.217</twRouteDel><twTotDel>6.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>in_port_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>B8.PAD</twSrcSite><twPathDel><twSite>B8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.725</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-1.093</twLogDel><twRouteDel>1.051</twRouteDel><twTotDel>-0.042</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point in_port_3 (SLICE_X66Y44.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstOffIn anchorID="45" twDataPathType="twDataPathMaxDelay"><twSlack>0.108</twSlack><twSrc BELType="PAD">rst</twSrc><twDest BELType="FF">in_port_3</twDest><twClkDel>-0.040</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>in_port&lt;3&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>rst</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>rst</twSrc><twDest BELType='FF'>in_port_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.726</twDelInfo><twComp>rst</twComp><twBEL>rst</twBEL><twBEL>rst_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twFalling">4.216</twDelInfo><twComp>rst_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y44.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.910</twDelInfo><twComp>in_port&lt;3&gt;</twComp><twBEL>in_port_3</twBEL></twPathDel><twLogDel>2.636</twLogDel><twRouteDel>4.216</twRouteDel><twTotDel>6.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>in_port_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>B8.PAD</twSrcSite><twPathDel><twSite>B8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.725</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-1.093</twLogDel><twRouteDel>1.053</twRouteDel><twTotDel>-0.040</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point in_port_5 (SLICE_X67Y41.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstOffIn anchorID="47" twDataPathType="twDataPathMaxDelay"><twSlack>0.395</twSlack><twSrc BELType="PAD">rst</twSrc><twDest BELType="FF">in_port_5</twDest><twClkDel>-0.042</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>in_port&lt;5&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>rst</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>rst</twSrc><twDest BELType='FF'>in_port_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.726</twDelInfo><twComp>rst</twComp><twBEL>rst</twBEL><twBEL>rst_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twFalling">3.927</twDelInfo><twComp>rst_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y41.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.910</twDelInfo><twComp>in_port&lt;5&gt;</twComp><twBEL>in_port_5</twBEL></twPathDel><twLogDel>2.636</twLogDel><twRouteDel>3.927</twRouteDel><twTotDel>6.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>in_port_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>B8.PAD</twSrcSite><twPathDel><twSite>B8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.725</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-1.093</twLogDel><twRouteDel>1.051</twRouteDel><twTotDel>-0.042</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 7 ns VALID 20 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point my_kcpsm3/reset_flop1 (SLICE_X65Y89.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstOffIn anchorID="49" twDataPathType="twDataPathMinDelay"><twSlack>14.641</twSlack><twSrc BELType="PAD">rst</twSrc><twDest BELType="FF">my_kcpsm3/reset_flop1</twDest><twClkDel>0.980</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>my_kcpsm3/reset_delay</twClkDest><twOff>13.000</twOff><twOffSrc>rst</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>rst</twSrc><twDest BELType='FF'>my_kcpsm3/reset_flop1</twDest><twLogLvls>1</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.466</twDelInfo><twComp>rst</twComp><twBEL>rst</twBEL><twBEL>rst_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twFalling">0.664</twDelInfo><twComp>rst_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y89.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.491</twDelInfo><twComp>my_kcpsm3/reset_delay</twComp><twBEL>my_kcpsm3/reset_flop1</twBEL></twPathDel><twLogDel>1.957</twLogDel><twRouteDel>0.664</twRouteDel><twTotDel>2.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>74.7</twPctLog><twPctRoute>25.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>my_kcpsm3/reset_flop1</twDest><twLogLvls>3</twLogLvls><twSrcSite>B8.PAD</twSrcSite><twPathDel><twSite>B8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.520</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-0.337</twLogDel><twRouteDel>1.317</twRouteDel><twTotDel>0.980</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point my_kcpsm3/reset_flop2 (SLICE_X65Y88.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstOffIn anchorID="51" twDataPathType="twDataPathMinDelay"><twSlack>14.641</twSlack><twSrc BELType="PAD">rst</twSrc><twDest BELType="FF">my_kcpsm3/reset_flop2</twDest><twClkDel>0.980</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>my_kcpsm3/internal_reset</twClkDest><twOff>13.000</twOff><twOffSrc>rst</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>rst</twSrc><twDest BELType='FF'>my_kcpsm3/reset_flop2</twDest><twLogLvls>1</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.466</twDelInfo><twComp>rst</twComp><twBEL>rst</twBEL><twBEL>rst_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twFalling">0.664</twDelInfo><twComp>rst_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y88.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.491</twDelInfo><twComp>my_kcpsm3/internal_reset</twComp><twBEL>my_kcpsm3/reset_flop2</twBEL></twPathDel><twLogDel>1.957</twLogDel><twRouteDel>0.664</twRouteDel><twTotDel>2.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>74.7</twPctLog><twPctRoute>25.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>my_kcpsm3/reset_flop2</twDest><twLogLvls>3</twLogLvls><twSrcSite>B8.PAD</twSrcSite><twPathDel><twSite>B8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.520</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-0.337</twLogDel><twRouteDel>1.317</twRouteDel><twTotDel>0.980</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point in_port_1 (SLICE_X65Y53.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstOffIn anchorID="53" twDataPathType="twDataPathMinDelay"><twSlack>14.847</twSlack><twSrc BELType="PAD">switches&lt;1&gt;</twSrc><twDest BELType="FF">in_port_1</twDest><twClkDel>0.961</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>in_port&lt;1&gt;</twClkDest><twOff>13.000</twOff><twOffSrc>switches&lt;1&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>switches&lt;1&gt;</twSrc><twDest BELType='FF'>in_port_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>H18.PAD</twSrcSite><twPathDel><twSite>H18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>switches&lt;1&gt;</twComp><twBEL>switches&lt;1&gt;</twBEL><twBEL>switches_1_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>switches_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.563</twDelInfo><twComp>in_port&lt;1&gt;</twComp><twBEL>in_port_mux0002&lt;1&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y53.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>in_port_mux0002&lt;1&gt;1_SW0/O</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y53.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.516</twDelInfo><twComp>in_port&lt;1&gt;</twComp><twBEL>in_port_mux0002&lt;1&gt;1</twBEL><twBEL>in_port_1</twBEL></twPathDel><twLogDel>2.545</twLogDel><twRouteDel>0.263</twRouteDel><twTotDel>2.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>90.6</twPctLog><twPctRoute>9.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>in_port_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>B8.PAD</twSrcSite><twPathDel><twSite>B8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.520</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-0.337</twLogDel><twRouteDel>1.298</twRouteDel><twTotDel>0.961</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="54" twConstType="OFFSETOUTDELAY" ><twConstHead uID="4"><twConstName UCFConstName="OFFSET = OUT 7.5 ns AFTER &quot;clk&quot;;" ScopeName="">OFFSET = OUT 7.5 ns AFTER COMP &quot;clk&quot;;</twConstName><twItemCnt>9</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.430</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point leds&lt;7&gt; (R4.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstOffOut anchorID="56" twDataPathType="twDataPathMaxDelay"><twSlack>0.070</twSlack><twSrc BELType="FF">leds_7</twSrc><twDest BELType="PAD">leds&lt;7&gt;</twDest><twClkDel>0.970</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>leds_7</twClkDest><twDataDel>6.460</twDataDel><twDataSrc>leds_7</twDataSrc><twDataDest>leds&lt;7&gt;</twDataDest><twOff>7.500</twOff><twOffSrc>clk</twOffSrc><twOffDest>leds&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>leds_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>B8.PAD</twSrcSite><twPathDel><twSite>B8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.520</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">0.188</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-0.337</twLogDel><twRouteDel>1.307</twRouteDel><twTotDel>0.970</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>leds_7</twSrc><twDest BELType='PAD'>leds&lt;7&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICE_X0Y74.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>leds_7</twComp><twBEL>leds_7</twBEL></twPathDel><twPathDel><twSite>R4.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.632</twDelInfo><twComp>leds_7</twComp></twPathDel><twPathDel><twSite>R4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.236</twDelInfo><twComp>leds&lt;7&gt;</twComp><twBEL>leds_7_OBUF</twBEL><twBEL>leds&lt;7&gt;</twBEL></twPathDel><twLogDel>3.828</twLogDel><twRouteDel>2.632</twRouteDel><twTotDel>6.460</twTotDel><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point leds&lt;4&gt; (E17.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstOffOut anchorID="58" twDataPathType="twDataPathMaxDelay"><twSlack>0.548</twSlack><twSrc BELType="FF">leds_4</twSrc><twDest BELType="PAD">leds&lt;4&gt;</twDest><twClkDel>0.966</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>leds_5</twClkDest><twDataDel>5.986</twDataDel><twDataSrc>leds_5</twDataSrc><twDataDest>leds&lt;4&gt;</twDataDest><twOff>7.500</twOff><twOffSrc>clk</twOffSrc><twOffDest>leds&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>leds_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>B8.PAD</twSrcSite><twPathDel><twSite>B8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.520</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-0.337</twLogDel><twRouteDel>1.303</twRouteDel><twTotDel>0.966</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>leds_4</twSrc><twDest BELType='PAD'>leds&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICE_X66Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>leds_5</twComp><twBEL>leds_4</twBEL></twPathDel><twPathDel><twSite>E17.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.098</twDelInfo><twComp>leds_4</twComp></twPathDel><twPathDel><twSite>E17.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.236</twDelInfo><twComp>leds&lt;4&gt;</twComp><twBEL>leds_4_OBUF</twBEL><twBEL>leds&lt;4&gt;</twBEL></twPathDel><twLogDel>3.888</twLogDel><twRouteDel>2.098</twRouteDel><twTotDel>5.986</twTotDel><twPctLog>65.0</twPctLog><twPctRoute>35.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rs232_tx (P9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstOffOut anchorID="60" twDataPathType="twDataPathMaxDelay"><twSlack>0.807</twSlack><twSrc BELType="FF">transmit/kcuart/pipeline_serial</twSrc><twDest BELType="PAD">rs232_tx</twDest><twClkDel>0.937</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>rs232_tx_OBUF</twClkDest><twDataDel>5.756</twDataDel><twDataSrc>rs232_tx_OBUF</twDataSrc><twDataDest>rs232_tx</twDataDest><twOff>7.500</twOff><twOffSrc>clk</twOffSrc><twOffDest>rs232_tx</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>transmit/kcuart/pipeline_serial</twDest><twLogLvls>3</twLogLvls><twSrcSite>B8.PAD</twSrcSite><twPathDel><twSite>B8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.520</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-0.337</twLogDel><twRouteDel>1.274</twRouteDel><twTotDel>0.937</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>transmit/kcuart/pipeline_serial</twSrc><twDest BELType='PAD'>rs232_tx</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICE_X29Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>rs232_tx_OBUF</twComp><twBEL>transmit/kcuart/pipeline_serial</twBEL></twPathDel><twPathDel><twSite>P9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.893</twDelInfo><twComp>rs232_tx_OBUF</twComp></twPathDel><twPathDel><twSite>P9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.272</twDelInfo><twComp>rs232_tx</twComp><twBEL>rs232_tx_OBUF</twBEL><twBEL>rs232_tx</twBEL></twPathDel><twLogDel>3.863</twLogDel><twRouteDel>1.893</twRouteDel><twTotDel>5.756</twTotDel><twPctLog>67.1</twPctLog><twPctRoute>32.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: OFFSET = OUT 7.5 ns AFTER COMP &quot;clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point leds&lt;2&gt; (K15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstOffOut anchorID="62" twDataPathType="twDataPathMinDelay"><twSlack>3.417</twSlack><twSrc BELType="FF">leds_2</twSrc><twDest BELType="PAD">leds&lt;2&gt;</twDest><twClkDel>-0.040</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>leds_3</twClkDest><twDataDel>3.457</twDataDel><twDataSrc>leds_3</twDataSrc><twDataDest>leds&lt;2&gt;</twDataDest><twOff>7.500</twOff><twOffSrc>clk</twOffSrc><twOffDest>leds&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>leds_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>B8.PAD</twSrcSite><twPathDel><twSite>B8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.725</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-1.093</twLogDel><twRouteDel>1.053</twRouteDel><twTotDel>-0.040</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>leds_2</twSrc><twDest BELType='PAD'>leds&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICE_X67Y42.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>leds_3</twComp><twBEL>leds_2</twBEL></twPathDel><twPathDel><twSite>K15.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>leds_2</twComp></twPathDel><twPathDel><twSite>K15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>leds&lt;2&gt;</twComp><twBEL>leds_2_OBUF</twBEL><twBEL>leds&lt;2&gt;</twBEL></twPathDel><twLogDel>3.192</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>3.457</twTotDel><twPctLog>92.3</twPctLog><twPctRoute>7.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point leds&lt;1&gt; (J15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstOffOut anchorID="64" twDataPathType="twDataPathMinDelay"><twSlack>3.419</twSlack><twSrc BELType="FF">leds_1</twSrc><twDest BELType="PAD">leds&lt;1&gt;</twDest><twClkDel>-0.042</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>leds_1</twClkDest><twDataDel>3.461</twDataDel><twDataSrc>leds_1</twDataSrc><twDataDest>leds&lt;1&gt;</twDataDest><twOff>7.500</twOff><twOffSrc>clk</twOffSrc><twOffDest>leds&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>leds_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>B8.PAD</twSrcSite><twPathDel><twSite>B8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.725</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y51.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-1.093</twLogDel><twRouteDel>1.051</twRouteDel><twTotDel>-0.042</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>leds_1</twSrc><twDest BELType='PAD'>leds&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICE_X66Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>leds_1</twComp><twBEL>leds_1</twBEL></twPathDel><twPathDel><twSite>J15.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>leds_1</twComp></twPathDel><twPathDel><twSite>J15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>leds&lt;1&gt;</twComp><twBEL>leds_1_OBUF</twBEL><twBEL>leds&lt;1&gt;</twBEL></twPathDel><twLogDel>3.196</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>3.461</twTotDel><twPctLog>92.3</twPctLog><twPctRoute>7.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point leds&lt;3&gt; (K14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstOffOut anchorID="66" twDataPathType="twDataPathMinDelay"><twSlack>3.420</twSlack><twSrc BELType="FF">leds_3</twSrc><twDest BELType="PAD">leds&lt;3&gt;</twDest><twClkDel>-0.040</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>leds_3</twClkDest><twDataDel>3.460</twDataDel><twDataSrc>leds_3</twDataSrc><twDataDest>leds&lt;3&gt;</twDataDest><twOff>7.500</twOff><twOffSrc>clk</twOffSrc><twOffDest>leds&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>leds_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>B8.PAD</twSrcSite><twPathDel><twSite>B8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.725</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-1.093</twLogDel><twRouteDel>1.053</twRouteDel><twTotDel>-0.040</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>leds_3</twSrc><twDest BELType='PAD'>leds&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICE_X67Y42.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>leds_3</twComp><twBEL>leds_3</twBEL></twPathDel><twPathDel><twSite>K14.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>leds_3</twComp></twPathDel><twPathDel><twSite>K14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>leds&lt;3&gt;</twComp><twBEL>leds_3_OBUF</twBEL><twBEL>leds&lt;3&gt;</twBEL></twPathDel><twLogDel>3.195</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>3.460</twTotDel><twPctLog>92.3</twPctLog><twPctRoute>7.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="67"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="6.000" actualRollup="13.829" errors="0" errorRollup="0" items="0" itemsRollup="7380"/><twConstRollup name="TS_Inst_my_dcm_CLKFX_BUF" fullName="TS_Inst_my_dcm_CLKFX_BUF = PERIOD TIMEGRP &quot;Inst_my_dcm_CLKFX_BUF&quot; TS_clk / 1.1         HIGH 50%;" type="child" depth="1" requirement="18.182" prefType="period" actual="12.572" actualRollup="N/A" errors="0" errorRollup="0" items="7380" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="68">0</twUnmetConstCnt><twDataSheet anchorID="69" twNameLen="15"><twSUH2ClkList anchorID="70" twDestWidth="11" twPhaseWidth="8"><twDest>clk</twDest><twSUH2Clk ><twSrc>rs232_rx</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.830</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.009</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rst</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.895</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.641</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switches&lt;0&gt;</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.713</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.703</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switches&lt;1&gt;</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.643</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.847</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switches&lt;2&gt;</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.948</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.090</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switches&lt;3&gt;</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.305</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.375</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switches&lt;4&gt;</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.494</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.526</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switches&lt;5&gt;</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.414</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.463</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switches&lt;6&gt;</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.919</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.867</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switches&lt;7&gt;</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.142</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.046</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="71" twDestWidth="8" twPhaseWidth="8"><twSrc>clk</twSrc><twClk2Out  twOutPad = "leds&lt;0&gt;" twMinTime = "3.467" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "5.185" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "leds&lt;1&gt;" twMinTime = "3.419" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "5.125" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "leds&lt;2&gt;" twMinTime = "3.417" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "5.122" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "leds&lt;3&gt;" twMinTime = "3.420" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "5.126" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "leds&lt;4&gt;" twMinTime = "4.881" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "6.952" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "leds&lt;5&gt;" twMinTime = "4.626" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "6.633" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "leds&lt;6&gt;" twMinTime = "4.120" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "6.000" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "leds&lt;7&gt;" twMinTime = "5.264" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.430" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rs232_tx" twMinTime = "4.679" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "6.693" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="72" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>12.572</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="73" twDestWidth="11" twWorstWindow="5.254" twWorstSetup="6.895" twWorstHold="-1.641" twWorstSetupSlack="0.105" twWorstHoldSlack="14.641" ><twConstName>OFFSET = IN 7 ns VALID 20 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>rs232_rx</twSrc><twSUHSlackTime twSetupSlack = "3.170" twHoldSlack = "15.009" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.830</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.009</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rst</twSrc><twSUHSlackTime twSetupSlack = "0.105" twHoldSlack = "14.641" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.895</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.641</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switches&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.287" twHoldSlack = "15.703" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.713</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.703</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switches&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.357" twHoldSlack = "14.847" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.643</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.847</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switches&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.052" twHoldSlack = "15.090" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.948</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.090</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switches&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.695" twHoldSlack = "15.375" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.305</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.375</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switches&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.506" twHoldSlack = "15.526" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.494</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.526</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switches&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.586" twHoldSlack = "15.463" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.414</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.463</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switches&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.081" twHoldSlack = "15.867" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.919</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.867</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switches&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.858" twHoldSlack = "16.046" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.142</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.046</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="74" twDestWidth="8" twMinSlack="0.070" twMaxSlack="2.378" twRelSkew="2.308" ><twConstName>OFFSET = OUT 7.5 ns AFTER COMP &quot;clk&quot;;</twConstName><twOffOutTblRow twOutPad = "leds&lt;0&gt;" twSlack = "5.185" twMaxDelayCrnr="f" twMinDelay = "3.467" twMinDelayCrnr="f" twRelSkew = "0.063" ></twOffOutTblRow><twOffOutTblRow twOutPad = "leds&lt;1&gt;" twSlack = "5.125" twMaxDelayCrnr="f" twMinDelay = "3.419" twMinDelayCrnr="f" twRelSkew = "0.003" ></twOffOutTblRow><twOffOutTblRow twOutPad = "leds&lt;2&gt;" twSlack = "5.122" twMaxDelayCrnr="f" twMinDelay = "3.417" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "leds&lt;3&gt;" twSlack = "5.126" twMaxDelayCrnr="f" twMinDelay = "3.420" twMinDelayCrnr="f" twRelSkew = "0.004" ></twOffOutTblRow><twOffOutTblRow twOutPad = "leds&lt;4&gt;" twSlack = "6.952" twMaxDelayCrnr="f" twMinDelay = "4.881" twMinDelayCrnr="f" twRelSkew = "1.830" ></twOffOutTblRow><twOffOutTblRow twOutPad = "leds&lt;5&gt;" twSlack = "6.633" twMaxDelayCrnr="f" twMinDelay = "4.626" twMinDelayCrnr="f" twRelSkew = "1.511" ></twOffOutTblRow><twOffOutTblRow twOutPad = "leds&lt;6&gt;" twSlack = "6.000" twMaxDelayCrnr="f" twMinDelay = "4.120" twMinDelayCrnr="f" twRelSkew = "0.878" ></twOffOutTblRow><twOffOutTblRow twOutPad = "leds&lt;7&gt;" twSlack = "7.430" twMaxDelayCrnr="f" twMinDelay = "5.264" twMinDelayCrnr="f" twRelSkew = "2.308" ></twOffOutTblRow><twOffOutTblRow twOutPad = "rs232_tx" twSlack = "6.693" twMaxDelayCrnr="f" twMinDelay = "4.679" twMinDelayCrnr="f" twRelSkew = "1.571" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="75"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>7426</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1383</twConnCnt></twConstCov><twStats anchorID="76"><twMinPer>12.572</twMinPer><twFootnote number="1" /><twMaxFreq>79.542</twMaxFreq><twMinInBeforeClk>6.895</twMinInBeforeClk><twMinOutAfterClk>7.430</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Oct 06 19:48:19 2015 </twTimestamp></twFoot><twClientInfo anchorID="77"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 124 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
