Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date             : Sun Jul  6 13:32:18 2025
| Host             : DESKTOP-VR7V5RM running 64-bit major release  (build 9200)
| Command          : report_power -file AES_TOP_power_routed.rpt -pb AES_TOP_power_summary_routed.pb -rpx AES_TOP_power_routed.rpx
| Design           : AES_TOP
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.667        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.584        |
| Device Static (W)        | 0.083        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 66.9         |
| Junction Temperature (C) | 43.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.060 |        3 |       --- |             --- |
| Slice Logic    |     1.293 |    43014 |       --- |             --- |
|   LUT as Logic |     1.235 |    21844 |     32600 |           67.01 |
|   F7/F8 Muxes  |     0.051 |     9074 |     32600 |           27.83 |
|   Register     |     0.008 |    10771 |     65200 |           16.52 |
|   CARRY4       |    <0.001 |        8 |      8150 |            0.10 |
|   Others       |     0.000 |        7 |       --- |             --- |
| Signals        |     2.230 |    23971 |       --- |             --- |
| I/O            |     0.001 |        4 |       210 |            1.90 |
| Static Power   |     0.083 |          |           |                 |
| Total          |     3.667 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     3.602 |       3.583 |      0.019 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.014 |       0.000 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| AES_TOP              |     3.584 |
|   key_expansion_unit |     2.132 |
|   r10_invsubbytes    |     0.013 |
|   r10_subbytes       |     0.008 |
|   r1_subbytes        |     0.982 |
|   r2_invsubbytes     |     0.007 |
|   r2_subbytes        |     0.002 |
|   r3_invsubbytes     |     0.017 |
|   r3_subbytes        |     0.016 |
|   r4_invsubbytes     |     0.017 |
|   r4_subbytes        |     0.032 |
|   r5_invsubbytes     |     0.017 |
|   r5_subbytes        |     0.034 |
|   r6_invsubbytes     |     0.016 |
|   r6_subbytes        |     0.041 |
|   r7_invsubbytes     |     0.014 |
|   r7_subbytes        |     0.030 |
|   r8_invsubbytes     |     0.014 |
|   r8_subbytes        |     0.030 |
|   r9_invsubbytes     |     0.016 |
|   r9_subbytes        |     0.038 |
+----------------------+-----------+


