efine SMU_STATUS__SMU_DONE__SHIFT 0x0
#define SMU_STATUS__SMU_PASS_MASK 0x2
#define SMU_STATUS__SMU_PASS__SHIFT 0x1
#define SMU_FIRMWARE__SMU_IN_PROG_MASK 0x1
#define SMU_FIRMWARE__SMU_IN_PROG__SHIFT 0x0
#define SMU_FIRMWARE__SMU_RD_DONE_MASK 0x6
#define SMU_FIRMWARE__SMU_RD_DONE__SHIFT 0x1
#define SMU_FIRMWARE__SMU_SRAM_RD_BLOCK_EN_MASK 0x8
#define SMU_FIRMWARE__SMU_SRAM_RD_BLOCK_EN__SHIFT 0x3
#define SMU_FIRMWARE__SMU_SRAM_WR_BLOCK_EN_MASK 0x10
#define SMU_FIRMWARE__SMU_SRAM_WR_BLOCK_EN__SHIFT 0x4
#define SMU_FIRMWARE__SMU_counter_MASK 0xf00
#define SMU_FIRMWARE__SMU_counter__SHIFT 0x8
#define SMU_FIRMWARE__SMU_MODE_MASK 0x10000
#define SMU_FIRMWARE__SMU_MODE__SHIFT 0x10
#define SMU_FIRMWARE__SMU_SEL_MASK 0x20000
#define SMU_FIRMWARE__SMU_SEL__SHIFT 0x11
#define SMU_INPUT_DATA__START_ADDR_MASK 0x7fffffff
#define SMU_INPUT_DATA__START_ADDR__SHIFT 0x0
#define SMU_INPUT_DATA__AUTO_START_MASK 0x80000000
#define SMU_INPUT_DATA__AUTO_START__SHIFT 0x1f
#define SMU_EFUSE_0__EFUSE_DATA_MASK 0xffffffff
#define SMU_EFUSE_0__EFUSE_DATA__SHIFT 0x0
#define DPM_TABLE_1__SystemFlags_MASK 0xffffffff
#define DPM_TABLE_1__SystemFlags__SHIFT 0x0
#define DPM_TABLE_2__GraphicsPIDController_Ki_MASK 0xffffffff
#define DPM_TABLE_2__GraphicsPIDController_Ki__SHIFT 0x0
#define DPM_TABLE_3__GraphicsPIDController_LFWindupUpperLim_MASK 0xffffffff
#define DPM_TABLE_3__GraphicsPIDController_LFWindupUpperLim__SHIFT 0x0
#define DPM_TABLE_4__GraphicsPIDController_LFWindupLowerLim_MASK 0xffffffff
#define DPM_TABLE_4__GraphicsPIDController_LFWindupLowerLim__SHIFT 0x0
#define DPM_TABLE_5__GraphicsPIDController_StatePrecision_MASK 0xffffffff
#define DPM_TABLE_5__GraphicsPIDController_StatePrecision__SHIFT 0x0
#define DPM_TABLE_6__GraphicsPIDController_LfPrecision_MASK 0xffffffff
#define DPM_TABLE_6__GraphicsPIDController_LfPrecision__SHIFT 0x0
#define DPM_TABLE_7__GraphicsPIDController_LfOffset_MASK 0xffffffff
#define DPM_TABLE_7__GraphicsPIDController_LfOffset__SHIFT 0x0
#define DPM_TABLE_8__GraphicsPIDController_MaxState_MASK 0xffffffff
#define DPM_TABLE_8__GraphicsPIDController_MaxState__SHIFT 0x0
#define DPM_TABLE_9__GraphicsPIDController_MaxLfFraction_MASK 0xffffffff
#define DPM_TABLE_9__GraphicsPIDController_MaxLfFraction__SHIFT 0x0
#define DPM_TABLE_10__GraphicsPIDController_StateShift_MASK 0xffffffff
#define DPM_TABLE_10__GraphicsPIDController_StateShift__SHIFT 0x0
#define DPM_TABLE_11__GioPIDController_Ki_MASK 0xffffffff
#define DPM_TABLE_11__GioPIDController_Ki__SHIFT 0x0
#define DPM_TABLE_12__GioPIDController_LFWindupUpperLim_MASK 0xffffffff
#define DPM_TABLE_12__GioPIDController_LFWindupUpperLim__SHIFT 0x0
#define DPM_TABLE_13__GioPIDController_LFWindupLowerLim_MASK 0xffffffff
#define DPM_TABLE_13__GioPIDController_LFWindupLowerLim__SHIFT 0x0
#define DPM_TABLE_14__GioPIDController_StatePrecision_MASK 0xffffffff
#define DPM_TABLE_14__GioPIDController_StatePrecision__SHIFT 0x0
#define DPM_TABLE_15__GioPIDController_LfPrecision_MASK 0xffffffff
#define DPM_TABLE_15__GioPIDController_LfPrecision__SHIFT 0x0
#define DPM_TABLE_16__GioPIDController_LfOffset_MASK 0xffffffff
#define DPM_TABLE_16__GioPIDController_LfOffset__SHIFT 0x0
#define DPM_TABLE_17__GioPIDController_MaxState_MASK 0xffffffff
#define DPM_TABLE_17__GioPIDController_MaxState__SHIFT 0x0
#define DPM_TABLE_18__GioPIDController_MaxLfFraction_MASK 0xffffffff
#define DPM_TABLE_18__GioPIDController_MaxLfFraction__SHIFT 0x0
#define DPM_TABLE_19__GioPIDController_StateShift_MASK 0xffffffff
#define DPM_TABLE_19__GioPIDController_StateShift__SHIFT 0x0
#define DPM_TABLE_20__VceLevelCount_MASK 0xff
#define DPM_TABLE_20__VceLevelCount__SHIFT 0x0
#define DPM_TABLE_20__UvdLevelCount_MASK 0xff00
#define DPM_TABLE_20__UvdLevelCount__SHIFT 