<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="3.2.0.18.0" title="csi2cpi_test" device="LIFCL-40-8BG400C" performance_grade="8_High-Performance_1.0V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="rxdphy"/>
        <Source name="rxdphy/rxdphy.ipx" type="IPX_Module" type_short="IPX">
            <Options top_module="rxdphy"/>
        </Source>
        <Source name="rxdphy/testbench/tb_top.v" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="test/test.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="csi2cpi_test1.sty"/>
</RadiantProject>
