// Seed: 3059549589
module module_0 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    output supply0 id_3
);
  wire id_5;
  tri0 id_6 = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wire id_2,
    input tri1 id_3,
    output tri0 id_4,
    output wand id_5,
    input tri0 id_6,
    input tri id_7,
    input wand id_8,
    output wire id_9,
    input tri0 id_10,
    input tri0 id_11,
    input supply0 id_12,
    input uwire id_13,
    input wire id_14,
    output wor id_15,
    input supply1 id_16,
    input wor id_17,
    input wire id_18,
    input tri id_19,
    input tri0 id_20,
    output uwire id_21,
    input tri0 id_22,
    output wire id_23,
    output uwire id_24,
    input tri0 id_25,
    input tri1 id_26,
    output tri0 id_27,
    input uwire id_28,
    input wire id_29,
    output uwire id_30,
    input uwire id_31,
    input wor id_32,
    input tri0 id_33,
    input wor id_34,
    output uwire id_35,
    input tri1 id_36,
    output wor id_37
);
  assign id_23 = id_7;
  module_0(
      id_6, id_28, id_17, id_5
  );
endmodule
