Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Sep 21 15:55:13 2023
| Host         : ECE419-6V259R3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dig_clock_top_timing_summary_routed.rpt -pb dig_clock_top_timing_summary_routed.pb -rpx dig_clock_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dig_clock_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.584        0.000                      0                  149        0.253        0.000                      0                  149        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.584        0.000                      0                  149        0.253        0.000                      0                  149        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/HR_CNT/h0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.980ns (19.870%)  route 3.952ns (80.130%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.716     5.319    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  CLOCK/ENB/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  CLOCK/ENB/q_reg[22]/Q
                         net (fo=2, routed)           0.953     6.728    CLOCK/ENB/q_reg[22]
    SLICE_X6Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  CLOCK/ENB/q[3]_i_10/O
                         net (fo=2, routed)           0.897     7.749    CLOCK/ENB/q[3]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.873 f  CLOCK/ENB/q[3]_i_5/O
                         net (fo=1, routed)           0.567     8.440    CLOCK/ENB/q[3]_i_5_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  CLOCK/ENB/q[3]_i_2__0/O
                         net (fo=8, routed)           0.986     9.550    CLOCK/ENB/m0Enb
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.152     9.702 r  CLOCK/ENB/h0[3]_i_1/O
                         net (fo=5, routed)           0.549    10.251    CLOCK/HR_CNT/E[0]
    SLICE_X1Y81          FDRE                                         r  CLOCK/HR_CNT/h0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.595    15.018    CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  CLOCK/HR_CNT/h0_reg[0]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y81          FDRE (Setup_fdre_C_CE)      -0.407    14.834    CLOCK/HR_CNT/h0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/HR_CNT/h0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.980ns (19.870%)  route 3.952ns (80.130%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.716     5.319    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  CLOCK/ENB/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  CLOCK/ENB/q_reg[22]/Q
                         net (fo=2, routed)           0.953     6.728    CLOCK/ENB/q_reg[22]
    SLICE_X6Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  CLOCK/ENB/q[3]_i_10/O
                         net (fo=2, routed)           0.897     7.749    CLOCK/ENB/q[3]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.873 f  CLOCK/ENB/q[3]_i_5/O
                         net (fo=1, routed)           0.567     8.440    CLOCK/ENB/q[3]_i_5_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  CLOCK/ENB/q[3]_i_2__0/O
                         net (fo=8, routed)           0.986     9.550    CLOCK/ENB/m0Enb
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.152     9.702 r  CLOCK/ENB/h0[3]_i_1/O
                         net (fo=5, routed)           0.549    10.251    CLOCK/HR_CNT/E[0]
    SLICE_X1Y81          FDRE                                         r  CLOCK/HR_CNT/h0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.595    15.018    CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  CLOCK/HR_CNT/h0_reg[2]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y81          FDRE (Setup_fdre_C_CE)      -0.407    14.834    CLOCK/HR_CNT/h0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/HR_CNT/h0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.980ns (20.667%)  route 3.762ns (79.333%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.716     5.319    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  CLOCK/ENB/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  CLOCK/ENB/q_reg[22]/Q
                         net (fo=2, routed)           0.953     6.728    CLOCK/ENB/q_reg[22]
    SLICE_X6Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  CLOCK/ENB/q[3]_i_10/O
                         net (fo=2, routed)           0.897     7.749    CLOCK/ENB/q[3]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.873 f  CLOCK/ENB/q[3]_i_5/O
                         net (fo=1, routed)           0.567     8.440    CLOCK/ENB/q[3]_i_5_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  CLOCK/ENB/q[3]_i_2__0/O
                         net (fo=8, routed)           0.986     9.550    CLOCK/ENB/m0Enb
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.152     9.702 r  CLOCK/ENB/h0[3]_i_1/O
                         net (fo=5, routed)           0.359    10.061    CLOCK/HR_CNT/E[0]
    SLICE_X2Y81          FDRE                                         r  CLOCK/HR_CNT/h0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.595    15.018    CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  CLOCK/HR_CNT/h0_reg[1]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y81          FDRE (Setup_fdre_C_CE)      -0.371    14.870    CLOCK/HR_CNT/h0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/HR_CNT/h0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.980ns (20.667%)  route 3.762ns (79.333%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.716     5.319    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  CLOCK/ENB/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  CLOCK/ENB/q_reg[22]/Q
                         net (fo=2, routed)           0.953     6.728    CLOCK/ENB/q_reg[22]
    SLICE_X6Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  CLOCK/ENB/q[3]_i_10/O
                         net (fo=2, routed)           0.897     7.749    CLOCK/ENB/q[3]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.873 f  CLOCK/ENB/q[3]_i_5/O
                         net (fo=1, routed)           0.567     8.440    CLOCK/ENB/q[3]_i_5_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  CLOCK/ENB/q[3]_i_2__0/O
                         net (fo=8, routed)           0.986     9.550    CLOCK/ENB/m0Enb
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.152     9.702 r  CLOCK/ENB/h0[3]_i_1/O
                         net (fo=5, routed)           0.359    10.061    CLOCK/HR_CNT/E[0]
    SLICE_X2Y81          FDRE                                         r  CLOCK/HR_CNT/h0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.595    15.018    CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  CLOCK/HR_CNT/h0_reg[3]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y81          FDRE (Setup_fdre_C_CE)      -0.371    14.870    CLOCK/HR_CNT/h0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/HR_CNT/h0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.102ns (21.394%)  route 4.049ns (78.606%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.716     5.319    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  CLOCK/ENB/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  CLOCK/ENB/q_reg[22]/Q
                         net (fo=2, routed)           0.953     6.728    CLOCK/ENB/q_reg[22]
    SLICE_X6Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  CLOCK/ENB/q[3]_i_10/O
                         net (fo=2, routed)           0.897     7.749    CLOCK/ENB/q[3]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.873 f  CLOCK/ENB/q[3]_i_5/O
                         net (fo=1, routed)           0.567     8.440    CLOCK/ENB/q[3]_i_5_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  CLOCK/ENB/q[3]_i_2__0/O
                         net (fo=8, routed)           0.986     9.550    CLOCK/ENB/m0Enb
    SLICE_X1Y80          LUT4 (Prop_lut4_I1_O)        0.124     9.674 r  CLOCK/ENB/h0[3]_i_5/O
                         net (fo=3, routed)           0.646    10.320    CLOCK/HR_CNT/cy_reg_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I0_O)        0.150    10.470 r  CLOCK/HR_CNT/h0[2]_i_1/O
                         net (fo=1, routed)           0.000    10.470    CLOCK/HR_CNT/h0[2]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  CLOCK/HR_CNT/h0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.595    15.018    CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  CLOCK/HR_CNT/h0_reg[2]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)        0.075    15.316    CLOCK/HR_CNT/h0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/HR_CNT/cy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 1.076ns (21.173%)  route 4.006ns (78.827%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.716     5.319    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  CLOCK/ENB/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  CLOCK/ENB/q_reg[22]/Q
                         net (fo=2, routed)           0.953     6.728    CLOCK/ENB/q_reg[22]
    SLICE_X6Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  CLOCK/ENB/q[3]_i_10/O
                         net (fo=2, routed)           0.897     7.749    CLOCK/ENB/q[3]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.873 f  CLOCK/ENB/q[3]_i_5/O
                         net (fo=1, routed)           0.567     8.440    CLOCK/ENB/q[3]_i_5_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  CLOCK/ENB/q[3]_i_2__0/O
                         net (fo=8, routed)           0.986     9.550    CLOCK/ENB/m0Enb
    SLICE_X1Y80          LUT4 (Prop_lut4_I1_O)        0.124     9.674 r  CLOCK/ENB/h0[3]_i_5/O
                         net (fo=3, routed)           0.603    10.277    CLOCK/HR_CNT/cy_reg_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I4_O)        0.124    10.401 r  CLOCK/HR_CNT/cy_i_1/O
                         net (fo=1, routed)           0.000    10.401    CLOCK/HR_CNT/cy_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  CLOCK/HR_CNT/cy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.593    15.016    CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  CLOCK/HR_CNT/cy_reg/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X4Y81          FDRE (Setup_fdre_C_D)        0.031    15.287    CLOCK/HR_CNT/cy_reg
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/HR_CNT/h1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.306ns (25.912%)  route 3.734ns (74.088%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.716     5.319    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  CLOCK/ENB/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  CLOCK/ENB/q_reg[22]/Q
                         net (fo=2, routed)           0.953     6.728    CLOCK/ENB/q_reg[22]
    SLICE_X6Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  CLOCK/ENB/q[3]_i_10/O
                         net (fo=2, routed)           0.897     7.749    CLOCK/ENB/q[3]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.873 f  CLOCK/ENB/q[3]_i_5/O
                         net (fo=1, routed)           0.567     8.440    CLOCK/ENB/q[3]_i_5_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  CLOCK/ENB/q[3]_i_2__0/O
                         net (fo=8, routed)           0.986     9.550    CLOCK/ENB/m0Enb
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.152     9.702 r  CLOCK/ENB/h0[3]_i_1/O
                         net (fo=5, routed)           0.331    10.033    CLOCK/HR_CNT/E[0]
    SLICE_X0Y81          LUT4 (Prop_lut4_I1_O)        0.326    10.359 r  CLOCK/HR_CNT/h1[0]_i_1/O
                         net (fo=1, routed)           0.000    10.359    CLOCK/HR_CNT/h1[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  CLOCK/HR_CNT/h1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.595    15.018    CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  CLOCK/HR_CNT/h1_reg[0]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.029    15.270    CLOCK/HR_CNT/h1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/HR_CNT/h0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.076ns (21.873%)  route 3.843ns (78.127%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.716     5.319    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  CLOCK/ENB/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  CLOCK/ENB/q_reg[22]/Q
                         net (fo=2, routed)           0.953     6.728    CLOCK/ENB/q_reg[22]
    SLICE_X6Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  CLOCK/ENB/q[3]_i_10/O
                         net (fo=2, routed)           0.897     7.749    CLOCK/ENB/q[3]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.873 f  CLOCK/ENB/q[3]_i_5/O
                         net (fo=1, routed)           0.567     8.440    CLOCK/ENB/q[3]_i_5_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  CLOCK/ENB/q[3]_i_2__0/O
                         net (fo=8, routed)           0.986     9.550    CLOCK/ENB/m0Enb
    SLICE_X1Y80          LUT4 (Prop_lut4_I1_O)        0.124     9.674 r  CLOCK/ENB/h0[3]_i_5/O
                         net (fo=3, routed)           0.440    10.114    CLOCK/HR_CNT/cy_reg_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.124    10.238 r  CLOCK/HR_CNT/h0[3]_i_2/O
                         net (fo=1, routed)           0.000    10.238    CLOCK/HR_CNT/h0[3]_i_2_n_0
    SLICE_X2Y81          FDRE                                         r  CLOCK/HR_CNT/h0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.595    15.018    CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  CLOCK/HR_CNT/h0_reg[3]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.077    15.318    CLOCK/HR_CNT/h0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/M_ONES/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.952ns (22.112%)  route 3.353ns (77.888%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.716     5.319    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  CLOCK/ENB/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  CLOCK/ENB/q_reg[22]/Q
                         net (fo=2, routed)           0.953     6.728    CLOCK/ENB/q_reg[22]
    SLICE_X6Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  CLOCK/ENB/q[3]_i_10/O
                         net (fo=2, routed)           0.897     7.749    CLOCK/ENB/q[3]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.873 f  CLOCK/ENB/q[3]_i_5/O
                         net (fo=1, routed)           0.567     8.440    CLOCK/ENB/q[3]_i_5_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  CLOCK/ENB/q[3]_i_2__0/O
                         net (fo=8, routed)           0.448     9.013    CLOCK/ENB/m0Enb
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.124     9.137 r  CLOCK/ENB/q[3]_i_1/O
                         net (fo=4, routed)           0.487     9.624    CLOCK/M_ONES/SR[0]
    SLICE_X5Y81          FDRE                                         r  CLOCK/M_ONES/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.593    15.016    CLOCK/M_ONES/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  CLOCK/M_ONES/q_reg[0]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDRE (Setup_fdre_C_R)       -0.429    14.827    CLOCK/M_ONES/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 CLOCK/ENB/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/M_ONES/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.952ns (22.112%)  route 3.353ns (77.888%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.716     5.319    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  CLOCK/ENB/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  CLOCK/ENB/q_reg[22]/Q
                         net (fo=2, routed)           0.953     6.728    CLOCK/ENB/q_reg[22]
    SLICE_X6Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.852 f  CLOCK/ENB/q[3]_i_10/O
                         net (fo=2, routed)           0.897     7.749    CLOCK/ENB/q[3]_i_10_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.873 f  CLOCK/ENB/q[3]_i_5/O
                         net (fo=1, routed)           0.567     8.440    CLOCK/ENB/q[3]_i_5_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  CLOCK/ENB/q[3]_i_2__0/O
                         net (fo=8, routed)           0.448     9.013    CLOCK/ENB/m0Enb
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.124     9.137 r  CLOCK/ENB/q[3]_i_1/O
                         net (fo=4, routed)           0.487     9.624    CLOCK/M_ONES/SR[0]
    SLICE_X5Y81          FDRE                                         r  CLOCK/M_ONES/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.593    15.016    CLOCK/M_ONES/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  CLOCK/M_ONES/q_reg[1]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDRE (Setup_fdre_C_R)       -0.429    14.827    CLOCK/M_ONES/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 CLOCK/HR_CNT/h0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/HR_CNT/h0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.053%)  route 0.201ns (51.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.597     1.516    CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  CLOCK/HR_CNT/h0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  CLOCK/HR_CNT/h0_reg[0]/Q
                         net (fo=8, routed)           0.201     1.858    CLOCK/HR_CNT/h0[0]
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.045     1.903 r  CLOCK/HR_CNT/h0[3]_i_2/O
                         net (fo=1, routed)           0.000     1.903    CLOCK/HR_CNT/h0[3]_i_2_n_0
    SLICE_X2Y81          FDRE                                         r  CLOCK/HR_CNT/h0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.868     2.033    CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  CLOCK/HR_CNT/h0_reg[3]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.120     1.650    CLOCK/HR_CNT/h0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CLOCK/ENB/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.597     1.516    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  CLOCK/ENB/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  CLOCK/ENB/q_reg[19]/Q
                         net (fo=3, routed)           0.118     1.775    CLOCK/ENB/q_reg[19]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  CLOCK/ENB/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    CLOCK/ENB/q_reg[16]_i_1_n_4
    SLICE_X7Y82          FDRE                                         r  CLOCK/ENB/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.031    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  CLOCK/ENB/q_reg[19]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.105     1.621    CLOCK/ENB/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CTRL/U_ENB/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTRL/U_ENB/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.598     1.517    CTRL/U_ENB/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  CTRL/U_ENB/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  CTRL/U_ENB/q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.778    CTRL/U_ENB/q_reg[15]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  CTRL/U_ENB/q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.886    CTRL/U_ENB/q_reg[12]_i_1__0_n_4
    SLICE_X3Y82          FDRE                                         r  CTRL/U_ENB/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.869     2.034    CTRL/U_ENB/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  CTRL/U_ENB/q_reg[15]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    CTRL/U_ENB/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CTRL/U_ENB/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTRL/U_ENB/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.515    CTRL/U_ENB/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  CTRL/U_ENB/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  CTRL/U_ENB/q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.776    CTRL/U_ENB/q_reg[7]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  CTRL/U_ENB/q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.884    CTRL/U_ENB/q_reg[4]_i_1__0_n_4
    SLICE_X3Y80          FDRE                                         r  CTRL/U_ENB/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     2.032    CTRL/U_ENB/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  CTRL/U_ENB/q_reg[7]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    CTRL/U_ENB/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CTRL/U_ENB/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTRL/U_ENB/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.597     1.516    CTRL/U_ENB/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  CTRL/U_ENB/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  CTRL/U_ENB/q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.777    CTRL/U_ENB/q_reg[11]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  CTRL/U_ENB/q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.885    CTRL/U_ENB/q_reg[8]_i_1__0_n_4
    SLICE_X3Y81          FDRE                                         r  CTRL/U_ENB/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.868     2.033    CTRL/U_ENB/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  CTRL/U_ENB/q_reg[11]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    CTRL/U_ENB/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLOCK/ENB/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.598     1.517    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  CLOCK/ENB/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  CLOCK/ENB/q_reg[23]/Q
                         net (fo=3, routed)           0.120     1.779    CLOCK/ENB/q_reg[23]
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  CLOCK/ENB/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    CLOCK/ENB/q_reg[20]_i_1_n_4
    SLICE_X7Y83          FDRE                                         r  CLOCK/ENB/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     2.032    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  CLOCK/ENB/q_reg[23]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.105     1.622    CLOCK/ENB/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLOCK/ENB/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.512    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  CLOCK/ENB/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  CLOCK/ENB/q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.774    CLOCK/ENB/q_reg[3]
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  CLOCK/ENB/q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.882    CLOCK/ENB/q_reg[0]_i_2_n_4
    SLICE_X7Y78          FDRE                                         r  CLOCK/ENB/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     2.027    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  CLOCK/ENB/q_reg[3]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.105     1.617    CLOCK/ENB/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLOCK/ENB/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.514    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  CLOCK/ENB/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  CLOCK/ENB/q_reg[11]/Q
                         net (fo=3, routed)           0.120     1.776    CLOCK/ENB/q_reg[11]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  CLOCK/ENB/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    CLOCK/ENB/q_reg[8]_i_1_n_4
    SLICE_X7Y80          FDRE                                         r  CLOCK/ENB/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     2.029    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  CLOCK/ENB/q_reg[11]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.105     1.619    CLOCK/ENB/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLOCK/ENB/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.513    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  CLOCK/ENB/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  CLOCK/ENB/q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.775    CLOCK/ENB/q_reg[7]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  CLOCK/ENB/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    CLOCK/ENB/q_reg[4]_i_1_n_4
    SLICE_X7Y79          FDRE                                         r  CLOCK/ENB/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.863     2.028    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  CLOCK/ENB/q_reg[7]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    CLOCK/ENB/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLOCK/ENB/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/ENB/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.515    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  CLOCK/ENB/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  CLOCK/ENB/q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.777    CLOCK/ENB/q_reg[15]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  CLOCK/ENB/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    CLOCK/ENB/q_reg[12]_i_1_n_4
    SLICE_X7Y81          FDRE                                         r  CLOCK/ENB/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.865     2.030    CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  CLOCK/ENB/q_reg[15]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.105     1.620    CLOCK/ENB/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y80     CLOCK/ENB/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y80     CLOCK/ENB/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y81     CLOCK/ENB/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y81     CLOCK/ENB/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y81     CLOCK/ENB/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y81     CLOCK/ENB/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y82     CLOCK/ENB/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y82     CLOCK/ENB/q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y82     CLOCK/ENB/q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     CLOCK/ENB/q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     CLOCK/ENB/q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     CLOCK/ENB/q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     CLOCK/ENB/q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     CLOCK/ENB/q_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     CLOCK/ENB/q_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     CLOCK/ENB/q_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     CLOCK/M_TENS/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     CLOCK/M_TENS/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     CLOCK/M_TENS/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     CLOCK/ENB/q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     CLOCK/ENB/q_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     CLOCK/ENB/q_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     CLOCK/ENB/q_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     CLOCK/ENB/q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     CLOCK/ENB/q_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     CLOCK/ENB/q_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     CTRL/U_ENB/q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     CLOCK/ENB/q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     CLOCK/ENB/q_reg[10]/C



