##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for APPS_ADC_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for TPS_ADC_IntClock
		4.4::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. TPS_ADC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. APPS_ADC_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.5::Critical Path Report for (TPS_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (TPS_ADC_IntClock:R vs. TPS_ADC_IntClock:R)
		5.7::Critical Path Report for (APPS_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.8::Critical Path Report for (APPS_ADC_IntClock:R vs. APPS_ADC_IntClock:R)
		5.9::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 19
Clock: APPS_ADC_IntClock                  | Frequency: 25.53 MHz  | Target: 1.60 MHz    | 
Clock: APPS_ADC_IntClock(routed)          | N/A                   | Target: 1.60 MHz    | 
Clock: BRAKE_ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: BRAKE_ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: BRAKE_ADC_theACLK                  | N/A                   | Target: 0.46 MHz    | 
Clock: BRAKE_ADC_theACLK(fixed-function)  | N/A                   | Target: 0.46 MHz    | 
Clock: CyBUS_CLK                          | Frequency: 59.11 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                              | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                              | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                       | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                          | N/A                   | Target: 24.00 MHz   | 
Clock: TPS_ADC_IntClock                   | Frequency: 28.23 MHz  | Target: 1.60 MHz    | 
Clock: TPS_ADC_IntClock(routed)           | N/A                   | Target: 1.60 MHz    | 
Clock: UART_IntClock                      | Frequency: 52.85 MHz  | Target: 0.92 MHz    | 
Clock: \BRAKE_ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: pwm_clock                          | N/A                   | Target: 1.00 MHz    | 
Clock: pwm_clock(fixed-function)          | N/A                   | Target: 1.00 MHz    | 
Clock: timer_clock                        | N/A                   | Target: 0.03 MHz    | 
Clock: timer_clock(fixed-function)        | N/A                   | Target: 0.03 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
APPS_ADC_IntClock  APPS_ADC_IntClock  625000           585825      N/A              N/A         N/A              N/A         N/A              N/A         
APPS_ADC_IntClock  CyBUS_CLK          41666.7          33683       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          APPS_ADC_IntClock  41666.7          34133       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          41666.7          34131       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          TPS_ADC_IntClock   41666.7          34115       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_IntClock      41666.7          24750       N/A              N/A         N/A              N/A         N/A              N/A         
TPS_ADC_IntClock   CyBUS_CLK          41666.7          32760       N/A              N/A         N/A              N/A         N/A              N/A         
TPS_ADC_IntClock   TPS_ADC_IntClock   625000           589572      N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock      UART_IntClock      1.08333e+006     1064411     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SERVO_OUT(0)_PAD  24158         pwm_clock(fixed-function):R  
Tx_1(0)_PAD       36622         UART_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for APPS_ADC_IntClock
***********************************************
Clock: APPS_ADC_IntClock
Frequency: 25.53 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 585825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35665
-------------------------------------   ----- 
End-of-path arrival time (ps)           35665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell22  12631  35665  585825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.11 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24750p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13447
-------------------------------------   ----- 
End-of-path arrival time (ps)           13447
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2009   2009  24750  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell166    5779   7788  24750  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell166    3350  11138  24750  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  13447  24750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for TPS_ADC_IntClock
**********************************************
Clock: TPS_ADC_IntClock
Frequency: 28.23 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 589572p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31918
-------------------------------------   ----- 
End-of-path arrival time (ps)           31918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell103  11741  31918  589572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell103        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 52.85 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064411p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12732
-------------------------------------   ----- 
End-of-path arrival time (ps)           12732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell175        0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell175    1250   1250  1064411  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell158    4463   5713  1064411  RISE       1
\UART:BUART:counter_load_not\/q                macrocell158    3350   9063  1064411  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   3670  12732  1064411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell76   1250   1250  34131  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell76   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. TPS_ADC_IntClock:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4/main_0
Capture Clock  : Net_4/clock_0
Path slack     : 34115p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#15 vs. TPS_ADC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell153        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell153   1250   1250  34115  RISE       1
Net_4/main_0                          macrocell3     2791   4041  34115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell3          0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. APPS_ADC_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_102/main_0
Capture Clock  : Net_102/clock_0
Path slack     : 34133p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#15 vs. APPS_ADC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34133  RISE       1
Net_102/main_0                         macrocell1    2774   4024  34133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell1          0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24750p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13447
-------------------------------------   ----- 
End-of-path arrival time (ps)           13447
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2009   2009  24750  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell166    5779   7788  24750  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell166    3350  11138  24750  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  13447  24750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1


5.5::Critical Path Report for (TPS_ADC_IntClock:R vs. CyBUS_CLK:R)
******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32760p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell3          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4/q                                    macrocell3     1250   1250  32760  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell153   4147   5397  32760  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell153        0      0  RISE       1


5.6::Critical Path Report for (TPS_ADC_IntClock:R vs. TPS_ADC_IntClock:R)
*************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 589572p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31918
-------------------------------------   ----- 
End-of-path arrival time (ps)           31918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell103  11741  31918  589572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell103        0      0  RISE       1


5.7::Critical Path Report for (APPS_ADC_IntClock:R vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33683p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_102/q                                   macrocell1    1250   1250  33683  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell76   3224   4474  33683  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1


5.8::Critical Path Report for (APPS_ADC_IntClock:R vs. APPS_ADC_IntClock:R)
***************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 585825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35665
-------------------------------------   ----- 
End-of-path arrival time (ps)           35665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell22  12631  35665  585825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1


5.9::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064411p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12732
-------------------------------------   ----- 
End-of-path arrival time (ps)           12732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell175        0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell175    1250   1250  1064411  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell158    4463   5713  1064411  RISE       1
\UART:BUART:counter_load_not\/q                macrocell158    3350   9063  1064411  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   3670  12732  1064411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24750p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13447
-------------------------------------   ----- 
End-of-path arrival time (ps)           13447
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2009   2009  24750  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell166    5779   7788  24750  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell166    3350  11138  24750  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  13447  24750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 29501p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8656
-------------------------------------   ---- 
End-of-path arrival time (ps)           8656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4        2009   2009  24750  RISE       1
\UART:BUART:pollcount_1\/main_0  macrocell160   6647   8656  29501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell160        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 30369p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7788
-------------------------------------   ---- 
End-of-path arrival time (ps)           7788
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4        2009   2009  24750  RISE       1
\UART:BUART:pollcount_0\/main_0  macrocell159   5779   7788  30369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell159        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 31197p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6959
-------------------------------------   ---- 
End-of-path arrival time (ps)           6959
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell4        2009   2009  24750  RISE       1
\UART:BUART:rx_state_0\/main_0  macrocell167   4950   6959  31197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 31197p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6959
-------------------------------------   ---- 
End-of-path arrival time (ps)           6959
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4        2009   2009  24750  RISE       1
\UART:BUART:rx_status_3\/main_0  macrocell171   4950   6959  31197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell171        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 31207p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell4        2009   2009  24750  RISE       1
\UART:BUART:rx_last\/main_0  macrocell164   4941   6950  31207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell164        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 31207p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell4        2009   2009  24750  RISE       1
\UART:BUART:rx_state_2\/main_0  macrocell168   4941   6950  31207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell168        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32760p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell3          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4/q                                    macrocell3     1250   1250  32760  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell153   4147   5397  32760  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell153        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33683p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_102/q                                   macrocell1    1250   1250  33683  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell76   3224   4474  33683  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4/main_0
Capture Clock  : Net_4/clock_0
Path slack     : 34115p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#15 vs. TPS_ADC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell153        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell153   1250   1250  34115  RISE       1
Net_4/main_0                          macrocell3     2791   4041  34115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell3          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \TPS_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34115p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#15 vs. TPS_ADC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell153        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell153   1250   1250  34115  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell155   2791   4041  34115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                         macrocell155        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell76   1250   1250  34131  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell76   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_102/main_0
Capture Clock  : Net_102/clock_0
Path slack     : 34133p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#15 vs. APPS_ADC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34133  RISE       1
Net_102/main_0                         macrocell1    2774   4024  34133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \APPS_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34133p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#15 vs. APPS_ADC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34133  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell78   2774   4024  34133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34138p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell153        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell153   1250   1250  34138  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell153   2768   4018  34138  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell153        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:Sync:genblk1[0]:INST\/out
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:Sync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34300  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell76   2836   3856  34300  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:Sync:genblk1[0]:INST\/out
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3345
-------------------------------------   ---- 
End-of-path arrival time (ps)           3345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:Sync:genblk1[0]:INST\/clock                        synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:Sync:genblk1[0]:INST\/out         synccell       1020   1020  34812  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell153   2325   3345  34812  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell153        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 585825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35665
-------------------------------------   ----- 
End-of-path arrival time (ps)           35665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell22  12631  35665  585825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 585825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35665
-------------------------------------   ----- 
End-of-path arrival time (ps)           35665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell35  12631  35665  585825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 585825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35665
-------------------------------------   ----- 
End-of-path arrival time (ps)           35665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell44  12631  35665  585825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 585825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35665
-------------------------------------   ----- 
End-of-path arrival time (ps)           35665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell62  12631  35665  585825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 585865p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35625
-------------------------------------   ----- 
End-of-path arrival time (ps)           35625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell41  12591  35625  585865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 585865p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35625
-------------------------------------   ----- 
End-of-path arrival time (ps)           35625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell56  12591  35625  585865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 585865p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35625
-------------------------------------   ----- 
End-of-path arrival time (ps)           35625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell66  12591  35625  585865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 585865p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35625
-------------------------------------   ----- 
End-of-path arrival time (ps)           35625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell75  12591  35625  585865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 586399p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35091
-------------------------------------   ----- 
End-of-path arrival time (ps)           35091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell29  12057  35091  586399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 586399p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35091
-------------------------------------   ----- 
End-of-path arrival time (ps)           35091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell36  12057  35091  586399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 586399p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35091
-------------------------------------   ----- 
End-of-path arrival time (ps)           35091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell47  12057  35091  586399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 586399p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35091
-------------------------------------   ----- 
End-of-path arrival time (ps)           35091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell50  12057  35091  586399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 586791p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34699
-------------------------------------   ----- 
End-of-path arrival time (ps)           34699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell13  11665  34699  586791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 586791p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34699
-------------------------------------   ----- 
End-of-path arrival time (ps)           34699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell26  11665  34699  586791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 586791p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34699
-------------------------------------   ----- 
End-of-path arrival time (ps)           34699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell34  11665  34699  586791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 586791p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34699
-------------------------------------   ----- 
End-of-path arrival time (ps)           34699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell69  11665  34699  586791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 586796p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34694
-------------------------------------   ----- 
End-of-path arrival time (ps)           34694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell28  11660  34694  586796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 586796p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34694
-------------------------------------   ----- 
End-of-path arrival time (ps)           34694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell58  11660  34694  586796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 586796p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34694
-------------------------------------   ----- 
End-of-path arrival time (ps)           34694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell70  11660  34694  586796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 587598p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33892
-------------------------------------   ----- 
End-of-path arrival time (ps)           33892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell38  10858  33892  587598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 587598p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33892
-------------------------------------   ----- 
End-of-path arrival time (ps)           33892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell51  10858  33892  587598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 587598p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33892
-------------------------------------   ----- 
End-of-path arrival time (ps)           33892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell57  10858  33892  587598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 588174p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33316
-------------------------------------   ----- 
End-of-path arrival time (ps)           33316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell39  10282  33316  588174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 588174p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33316
-------------------------------------   ----- 
End-of-path arrival time (ps)           33316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell53  10282  33316  588174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 588174p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33316
-------------------------------------   ----- 
End-of-path arrival time (ps)           33316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell60  10282  33316  588174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 588174p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33316
-------------------------------------   ----- 
End-of-path arrival time (ps)           33316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell63  10282  33316  588174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 589059p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32431
-------------------------------------   ----- 
End-of-path arrival time (ps)           32431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell24   9397  32431  589059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 589059p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32431
-------------------------------------   ----- 
End-of-path arrival time (ps)           32431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell46   9397  32431  589059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 589059p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32431
-------------------------------------   ----- 
End-of-path arrival time (ps)           32431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell48   9397  32431  589059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 589059p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32431
-------------------------------------   ----- 
End-of-path arrival time (ps)           32431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell71   9397  32431  589059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 589067p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32423
-------------------------------------   ----- 
End-of-path arrival time (ps)           32423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell18   9389  32423  589067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 589067p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32423
-------------------------------------   ----- 
End-of-path arrival time (ps)           32423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell25   9389  32423  589067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 589572p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31918
-------------------------------------   ----- 
End-of-path arrival time (ps)           31918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell103  11741  31918  589572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell103        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 589572p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31918
-------------------------------------   ----- 
End-of-path arrival time (ps)           31918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell131  11741  31918  589572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell131        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 589572p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31918
-------------------------------------   ----- 
End-of-path arrival time (ps)           31918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell134  11741  31918  589572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell134        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 589584p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31906
-------------------------------------   ----- 
End-of-path arrival time (ps)           31906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell111  11729  31906  589584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell111        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 589584p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31906
-------------------------------------   ----- 
End-of-path arrival time (ps)           31906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell130  11729  31906  589584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell130        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 589686p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31804
-------------------------------------   ----- 
End-of-path arrival time (ps)           31804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell115  11627  31804  589686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell115        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 589686p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31804
-------------------------------------   ----- 
End-of-path arrival time (ps)           31804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell137  11627  31804  589686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell137        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 589686p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31804
-------------------------------------   ----- 
End-of-path arrival time (ps)           31804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell152  11627  31804  589686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell152        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 590659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30831
-------------------------------------   ----- 
End-of-path arrival time (ps)           30831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82   9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82   3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81   2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81   3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell92  10654  30831  590659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell92         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 590659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30831
-------------------------------------   ----- 
End-of-path arrival time (ps)           30831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell100  10654  30831  590659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell100        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 590659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30831
-------------------------------------   ----- 
End-of-path arrival time (ps)           30831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell107  10654  30831  590659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell107        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 590659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30831
-------------------------------------   ----- 
End-of-path arrival time (ps)           30831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell138  10654  30831  590659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell138        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 590683p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30807
-------------------------------------   ----- 
End-of-path arrival time (ps)           30807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82   9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82   3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81   2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81   3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell89  10630  30807  590683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell89         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 590683p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30807
-------------------------------------   ----- 
End-of-path arrival time (ps)           30807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82   9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82   3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81   2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81   3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell97  10630  30807  590683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell97         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 590683p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30807
-------------------------------------   ----- 
End-of-path arrival time (ps)           30807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell140  10630  30807  590683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell140        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 590683p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30807
-------------------------------------   ----- 
End-of-path arrival time (ps)           30807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell146  10630  30807  590683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell146        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 591356p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30134
-------------------------------------   ----- 
End-of-path arrival time (ps)           30134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell106   9957  30134  591356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell106        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 591356p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30134
-------------------------------------   ----- 
End-of-path arrival time (ps)           30134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell114   9957  30134  591356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell114        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 591356p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30134
-------------------------------------   ----- 
End-of-path arrival time (ps)           30134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell121   9957  30134  591356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell121        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 591356p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30134
-------------------------------------   ----- 
End-of-path arrival time (ps)           30134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell129   9957  30134  591356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell129        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 591363p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30127
-------------------------------------   ----- 
End-of-path arrival time (ps)           30127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell113   9950  30127  591363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell113        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 591363p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30127
-------------------------------------   ----- 
End-of-path arrival time (ps)           30127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell116   9950  30127  591363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell116        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 591363p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30127
-------------------------------------   ----- 
End-of-path arrival time (ps)           30127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell136   9950  30127  591363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell136        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 591363p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30127
-------------------------------------   ----- 
End-of-path arrival time (ps)           30127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell151   9950  30127  591363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell151        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 591839p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29651
-------------------------------------   ----- 
End-of-path arrival time (ps)           29651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell20   6617  29651  591839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 591839p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29651
-------------------------------------   ----- 
End-of-path arrival time (ps)           29651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell31   6617  29651  591839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 591839p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29651
-------------------------------------   ----- 
End-of-path arrival time (ps)           29651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell32   6617  29651  591839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 591852p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29638
-------------------------------------   ----- 
End-of-path arrival time (ps)           29638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell40   6603  29638  591852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 591852p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29638
-------------------------------------   ----- 
End-of-path arrival time (ps)           29638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell43   6603  29638  591852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 591852p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29638
-------------------------------------   ----- 
End-of-path arrival time (ps)           29638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell54   6603  29638  591852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 591852p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29638
-------------------------------------   ----- 
End-of-path arrival time (ps)           29638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell74   6603  29638  591852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 592395p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29095
-------------------------------------   ----- 
End-of-path arrival time (ps)           29095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82   9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82   3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81   2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81   3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell91   8918  29095  592395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell91         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 592395p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29095
-------------------------------------   ----- 
End-of-path arrival time (ps)           29095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82   9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82   3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81   2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81   3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell95   8918  29095  592395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell95         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 592395p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29095
-------------------------------------   ----- 
End-of-path arrival time (ps)           29095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell125   8918  29095  592395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell125        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 592395p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29095
-------------------------------------   ----- 
End-of-path arrival time (ps)           29095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell148   8918  29095  592395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell148        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 592409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29081
-------------------------------------   ----- 
End-of-path arrival time (ps)           29081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell105   8905  29081  592409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell105        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 592409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29081
-------------------------------------   ----- 
End-of-path arrival time (ps)           29081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell112   8905  29081  592409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell112        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 592409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29081
-------------------------------------   ----- 
End-of-path arrival time (ps)           29081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell127   8905  29081  592409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell127        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 592409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29081
-------------------------------------   ----- 
End-of-path arrival time (ps)           29081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell149   8905  29081  592409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell149        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 592936p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28554
-------------------------------------   ----- 
End-of-path arrival time (ps)           28554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell12   5520  28554  592936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 592936p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28554
-------------------------------------   ----- 
End-of-path arrival time (ps)           28554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell23   5520  28554  592936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 592936p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28554
-------------------------------------   ----- 
End-of-path arrival time (ps)           28554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell30   5520  28554  592936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 592936p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28554
-------------------------------------   ----- 
End-of-path arrival time (ps)           28554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell55   5520  28554  592936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 593147p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28343
-------------------------------------   ----- 
End-of-path arrival time (ps)           28343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell17   5309  28343  593147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 593147p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28343
-------------------------------------   ----- 
End-of-path arrival time (ps)           28343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell21   5309  28343  593147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 593147p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28343
-------------------------------------   ----- 
End-of-path arrival time (ps)           28343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell59   5309  28343  593147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 593148p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28342
-------------------------------------   ----- 
End-of-path arrival time (ps)           28342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell16   5307  28342  593148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 593148p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28342
-------------------------------------   ----- 
End-of-path arrival time (ps)           28342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell27   5307  28342  593148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 593148p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28342
-------------------------------------   ----- 
End-of-path arrival time (ps)           28342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell64   5307  28342  593148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 593148p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28342
-------------------------------------   ----- 
End-of-path arrival time (ps)           28342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell73   5307  28342  593148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 593568p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27922
-------------------------------------   ----- 
End-of-path arrival time (ps)           27922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82   9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82   3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81   2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81   3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell93   7745  27922  593568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell93         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 593568p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27922
-------------------------------------   ----- 
End-of-path arrival time (ps)           27922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell104   7745  27922  593568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell104        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 593568p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27922
-------------------------------------   ----- 
End-of-path arrival time (ps)           27922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell108   7745  27922  593568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell108        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 593568p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27922
-------------------------------------   ----- 
End-of-path arrival time (ps)           27922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell109   7745  27922  593568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell109        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 593577p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27913
-------------------------------------   ----- 
End-of-path arrival time (ps)           27913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82   9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82   3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81   2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81   3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell99   7736  27913  593577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell99         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 593577p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27913
-------------------------------------   ----- 
End-of-path arrival time (ps)           27913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell110   7736  27913  593577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell110        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 593577p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27913
-------------------------------------   ----- 
End-of-path arrival time (ps)           27913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell139   7736  27913  593577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell139        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 593577p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27913
-------------------------------------   ----- 
End-of-path arrival time (ps)           27913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell145   7736  27913  593577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell145        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 593721p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27769
-------------------------------------   ----- 
End-of-path arrival time (ps)           27769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82   9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82   3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81   2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81   3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell94   7592  27769  593721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell94         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 593721p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27769
-------------------------------------   ----- 
End-of-path arrival time (ps)           27769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell102   7592  27769  593721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell102        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 593721p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27769
-------------------------------------   ----- 
End-of-path arrival time (ps)           27769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell118   7592  27769  593721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell118        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 593721p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27769
-------------------------------------   ----- 
End-of-path arrival time (ps)           27769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell135   7592  27769  593721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell135        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 593840p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27650
-------------------------------------   ----- 
End-of-path arrival time (ps)           27650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell119   7473  27650  593840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell119        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 593840p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27650
-------------------------------------   ----- 
End-of-path arrival time (ps)           27650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell122   7473  27650  593840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell122        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 593862p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27628
-------------------------------------   ----- 
End-of-path arrival time (ps)           27628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell19   4594  27628  593862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 593862p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27628
-------------------------------------   ----- 
End-of-path arrival time (ps)           27628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell42   4594  27628  593862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 593862p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27628
-------------------------------------   ----- 
End-of-path arrival time (ps)           27628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell61   4594  27628  593862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 593862p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27628
-------------------------------------   ----- 
End-of-path arrival time (ps)           27628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell67   4594  27628  593862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 594218p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27272
-------------------------------------   ----- 
End-of-path arrival time (ps)           27272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell14   4238  27272  594218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 594218p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27272
-------------------------------------   ----- 
End-of-path arrival time (ps)           27272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell45   4238  27272  594218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 594218p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27272
-------------------------------------   ----- 
End-of-path arrival time (ps)           27272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell72   4238  27272  594218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 594220p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27270
-------------------------------------   ----- 
End-of-path arrival time (ps)           27270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell15   4235  27270  594220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 594220p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27270
-------------------------------------   ----- 
End-of-path arrival time (ps)           27270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell37   4235  27270  594220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 594220p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27270
-------------------------------------   ----- 
End-of-path arrival time (ps)           27270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell49   4235  27270  594220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 594220p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27270
-------------------------------------   ----- 
End-of-path arrival time (ps)           27270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell68   4235  27270  594220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 594230p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27260
-------------------------------------   ----- 
End-of-path arrival time (ps)           27260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82   9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82   3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81   2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81   3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell90   7083  27260  594230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell90         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 594230p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27260
-------------------------------------   ----- 
End-of-path arrival time (ps)           27260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82   9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82   3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81   2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81   3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell96   7083  27260  594230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell96         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 594230p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27260
-------------------------------------   ----- 
End-of-path arrival time (ps)           27260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell144   7083  27260  594230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell144        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 594230p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27260
-------------------------------------   ----- 
End-of-path arrival time (ps)           27260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell150   7083  27260  594230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell150        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 594363p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27127
-------------------------------------   ----- 
End-of-path arrival time (ps)           27127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell33   4093  27127  594363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 594363p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27127
-------------------------------------   ----- 
End-of-path arrival time (ps)           27127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell52   4093  27127  594363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 594363p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27127
-------------------------------------   ----- 
End-of-path arrival time (ps)           27127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5   12173  13423  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  16773  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2911  19684  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  23034  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell65   4093  27127  594363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 594534p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26956
-------------------------------------   ----- 
End-of-path arrival time (ps)           26956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell101   6779  26956  594534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell101        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 594534p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26956
-------------------------------------   ----- 
End-of-path arrival time (ps)           26956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell120   6779  26956  594534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell120        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 594534p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26956
-------------------------------------   ----- 
End-of-path arrival time (ps)           26956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell128   6779  26956  594534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell128        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 594534p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26956
-------------------------------------   ----- 
End-of-path arrival time (ps)           26956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell132   6779  26956  594534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell132        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 594623p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26867
-------------------------------------   ----- 
End-of-path arrival time (ps)           26867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell117   6690  26867  594623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell117        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 594623p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26867
-------------------------------------   ----- 
End-of-path arrival time (ps)           26867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell123   6690  26867  594623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell123        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 594623p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26867
-------------------------------------   ----- 
End-of-path arrival time (ps)           26867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell133   6690  26867  594623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell133        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 595451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26039
-------------------------------------   ----- 
End-of-path arrival time (ps)           26039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell126   5862  26039  595451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell126        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 595451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26039
-------------------------------------   ----- 
End-of-path arrival time (ps)           26039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell141   5862  26039  595451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell141        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 595451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26039
-------------------------------------   ----- 
End-of-path arrival time (ps)           26039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell143   5862  26039  595451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell143        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 595451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26039
-------------------------------------   ----- 
End-of-path arrival time (ps)           26039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell147   5862  26039  595451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell147        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 596321p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25169
-------------------------------------   ----- 
End-of-path arrival time (ps)           25169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82   9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82   3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81   2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81   3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell98   4992  25169  596321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell98         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 596321p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25169
-------------------------------------   ----- 
End-of-path arrival time (ps)           25169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell124   4992  25169  596321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell124        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 596321p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25169
-------------------------------------   ----- 
End-of-path arrival time (ps)           25169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell82    9316  10566  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell82    3350  13916  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell81    2911  16827  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell81    3350  20177  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell142   4992  25169  596321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell142        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 598996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22494
-------------------------------------   ----- 
End-of-path arrival time (ps)           22494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell105  21244  22494  598996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell105        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 598996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22494
-------------------------------------   ----- 
End-of-path arrival time (ps)           22494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell112  21244  22494  598996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell112        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 598996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22494
-------------------------------------   ----- 
End-of-path arrival time (ps)           22494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell127  21244  22494  598996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell127        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 598996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22494
-------------------------------------   ----- 
End-of-path arrival time (ps)           22494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell149  21244  22494  598996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell149        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 599029p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22461
-------------------------------------   ----- 
End-of-path arrival time (ps)           22461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell92  21211  22461  599029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell92         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 599029p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22461
-------------------------------------   ----- 
End-of-path arrival time (ps)           22461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell100  21211  22461  599029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell100        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 599029p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22461
-------------------------------------   ----- 
End-of-path arrival time (ps)           22461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell107  21211  22461  599029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell107        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 599029p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22461
-------------------------------------   ----- 
End-of-path arrival time (ps)           22461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell138  21211  22461  599029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell138        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 599876p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21614
-------------------------------------   ----- 
End-of-path arrival time (ps)           21614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell106  20364  21614  599876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell106        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 599876p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21614
-------------------------------------   ----- 
End-of-path arrival time (ps)           21614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell114  20364  21614  599876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell114        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 599876p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21614
-------------------------------------   ----- 
End-of-path arrival time (ps)           21614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell121  20364  21614  599876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell121        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 599876p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21614
-------------------------------------   ----- 
End-of-path arrival time (ps)           21614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell129  20364  21614  599876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell129        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 599946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21544
-------------------------------------   ----- 
End-of-path arrival time (ps)           21544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell91  20294  21544  599946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell91         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 599946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21544
-------------------------------------   ----- 
End-of-path arrival time (ps)           21544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell95  20294  21544  599946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell95         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 599946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21544
-------------------------------------   ----- 
End-of-path arrival time (ps)           21544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell125  20294  21544  599946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell125        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 599946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21544
-------------------------------------   ----- 
End-of-path arrival time (ps)           21544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell148  20294  21544  599946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell148        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 600405p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21085
-------------------------------------   ----- 
End-of-path arrival time (ps)           21085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell113  19835  21085  600405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell113        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 600405p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21085
-------------------------------------   ----- 
End-of-path arrival time (ps)           21085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell116  19835  21085  600405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell116        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 600405p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21085
-------------------------------------   ----- 
End-of-path arrival time (ps)           21085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell136  19835  21085  600405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell136        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 600405p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21085
-------------------------------------   ----- 
End-of-path arrival time (ps)           21085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell151  19835  21085  600405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell151        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 604451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17039
-------------------------------------   ----- 
End-of-path arrival time (ps)           17039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell90  15789  17039  604451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell90         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 604451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17039
-------------------------------------   ----- 
End-of-path arrival time (ps)           17039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell96  15789  17039  604451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell96         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 604451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17039
-------------------------------------   ----- 
End-of-path arrival time (ps)           17039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell144  15789  17039  604451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell144        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 604451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17039
-------------------------------------   ----- 
End-of-path arrival time (ps)           17039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell150  15789  17039  604451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell150        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 605573p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15917
-------------------------------------   ----- 
End-of-path arrival time (ps)           15917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell117  14667  15917  605573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell117        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 605573p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15917
-------------------------------------   ----- 
End-of-path arrival time (ps)           15917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell123  14667  15917  605573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell123        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 605573p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15917
-------------------------------------   ----- 
End-of-path arrival time (ps)           15917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell133  14667  15917  605573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell133        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 605654p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15836
-------------------------------------   ----- 
End-of-path arrival time (ps)           15836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell99  14586  15836  605654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell99         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 605654p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15836
-------------------------------------   ----- 
End-of-path arrival time (ps)           15836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell110  14586  15836  605654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell110        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 605654p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15836
-------------------------------------   ----- 
End-of-path arrival time (ps)           15836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell139  14586  15836  605654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell139        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 605654p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15836
-------------------------------------   ----- 
End-of-path arrival time (ps)           15836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell145  14586  15836  605654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell145        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 605661p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15829
-------------------------------------   ----- 
End-of-path arrival time (ps)           15829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell14  14579  15829  605661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 605661p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15829
-------------------------------------   ----- 
End-of-path arrival time (ps)           15829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell45  14579  15829  605661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 605661p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15829
-------------------------------------   ----- 
End-of-path arrival time (ps)           15829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell72  14579  15829  605661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 606241p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15249
-------------------------------------   ----- 
End-of-path arrival time (ps)           15249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell33  13999  15249  606241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 606241p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15249
-------------------------------------   ----- 
End-of-path arrival time (ps)           15249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell52  13999  15249  606241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 606241p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15249
-------------------------------------   ----- 
End-of-path arrival time (ps)           15249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell65  13999  15249  606241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 606298p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15192
-------------------------------------   ----- 
End-of-path arrival time (ps)           15192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell20  13942  15192  606298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 606298p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15192
-------------------------------------   ----- 
End-of-path arrival time (ps)           15192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell31  13942  15192  606298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 606298p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15192
-------------------------------------   ----- 
End-of-path arrival time (ps)           15192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell32  13942  15192  606298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 606305p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15185
-------------------------------------   ----- 
End-of-path arrival time (ps)           15185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell40  13935  15185  606305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 606305p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15185
-------------------------------------   ----- 
End-of-path arrival time (ps)           15185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell43  13935  15185  606305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 606305p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15185
-------------------------------------   ----- 
End-of-path arrival time (ps)           15185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell54  13935  15185  606305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 606305p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15185
-------------------------------------   ----- 
End-of-path arrival time (ps)           15185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell74  13935  15185  606305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 606479p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15011
-------------------------------------   ----- 
End-of-path arrival time (ps)           15011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83   1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell93  13761  15011  606479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell93         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 606479p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15011
-------------------------------------   ----- 
End-of-path arrival time (ps)           15011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell104  13761  15011  606479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell104        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 606479p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15011
-------------------------------------   ----- 
End-of-path arrival time (ps)           15011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell108  13761  15011  606479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell108        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 606479p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15011
-------------------------------------   ----- 
End-of-path arrival time (ps)           15011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell109  13761  15011  606479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell109        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 606488p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15002
-------------------------------------   ----- 
End-of-path arrival time (ps)           15002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83   1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell99  13752  15002  606488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell99         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 606488p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15002
-------------------------------------   ----- 
End-of-path arrival time (ps)           15002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell110  13752  15002  606488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell110        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606488p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15002
-------------------------------------   ----- 
End-of-path arrival time (ps)           15002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell139  13752  15002  606488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell139        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 606488p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15002
-------------------------------------   ----- 
End-of-path arrival time (ps)           15002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell145  13752  15002  606488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell145        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 606495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14995
-------------------------------------   ----- 
End-of-path arrival time (ps)           14995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell19  13745  14995  606495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 606495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14995
-------------------------------------   ----- 
End-of-path arrival time (ps)           14995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell42  13745  14995  606495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 606495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14995
-------------------------------------   ----- 
End-of-path arrival time (ps)           14995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell61  13745  14995  606495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14995
-------------------------------------   ----- 
End-of-path arrival time (ps)           14995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell67  13745  14995  606495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606632p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14858
-------------------------------------   ----- 
End-of-path arrival time (ps)           14858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell15  13608  14858  606632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 606632p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14858
-------------------------------------   ----- 
End-of-path arrival time (ps)           14858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell37  13608  14858  606632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 606632p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14858
-------------------------------------   ----- 
End-of-path arrival time (ps)           14858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell49  13608  14858  606632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 606632p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14858
-------------------------------------   ----- 
End-of-path arrival time (ps)           14858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell68  13608  14858  606632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 606747p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14743
-------------------------------------   ----- 
End-of-path arrival time (ps)           14743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell93  13493  14743  606747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell93         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 606747p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14743
-------------------------------------   ----- 
End-of-path arrival time (ps)           14743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell104  13493  14743  606747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell104        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 606747p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14743
-------------------------------------   ----- 
End-of-path arrival time (ps)           14743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell108  13493  14743  606747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell108        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 606747p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14743
-------------------------------------   ----- 
End-of-path arrival time (ps)           14743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell109  13493  14743  606747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell109        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 606909p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14581
-------------------------------------   ----- 
End-of-path arrival time (ps)           14581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell20  13331  14581  606909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 606909p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14581
-------------------------------------   ----- 
End-of-path arrival time (ps)           14581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell31  13331  14581  606909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 606909p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14581
-------------------------------------   ----- 
End-of-path arrival time (ps)           14581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell32  13331  14581  606909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 606920p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14570
-------------------------------------   ----- 
End-of-path arrival time (ps)           14570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell40  13320  14570  606920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 606920p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14570
-------------------------------------   ----- 
End-of-path arrival time (ps)           14570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell43  13320  14570  606920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 606920p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14570
-------------------------------------   ----- 
End-of-path arrival time (ps)           14570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell54  13320  14570  606920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 606920p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14570
-------------------------------------   ----- 
End-of-path arrival time (ps)           14570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell74  13320  14570  606920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607140p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14350
-------------------------------------   ----- 
End-of-path arrival time (ps)           14350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83   1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell90  13100  14350  607140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell90         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 607140p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14350
-------------------------------------   ----- 
End-of-path arrival time (ps)           14350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83   1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell96  13100  14350  607140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell96         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 607140p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14350
-------------------------------------   ----- 
End-of-path arrival time (ps)           14350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell144  13100  14350  607140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell144        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 607140p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14350
-------------------------------------   ----- 
End-of-path arrival time (ps)           14350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell150  13100  14350  607140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell150        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 607436p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14054
-------------------------------------   ----- 
End-of-path arrival time (ps)           14054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell20  12804  14054  607436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607436p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14054
-------------------------------------   ----- 
End-of-path arrival time (ps)           14054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell31  12804  14054  607436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607436p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14054
-------------------------------------   ----- 
End-of-path arrival time (ps)           14054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell32  12804  14054  607436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 607451p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14039
-------------------------------------   ----- 
End-of-path arrival time (ps)           14039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell40  12789  14039  607451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 607451p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14039
-------------------------------------   ----- 
End-of-path arrival time (ps)           14039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell43  12789  14039  607451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607451p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14039
-------------------------------------   ----- 
End-of-path arrival time (ps)           14039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell54  12789  14039  607451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607451p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14039
-------------------------------------   ----- 
End-of-path arrival time (ps)           14039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell74  12789  14039  607451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 607814p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13676
-------------------------------------   ----- 
End-of-path arrival time (ps)           13676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell16  12426  13676  607814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 607814p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13676
-------------------------------------   ----- 
End-of-path arrival time (ps)           13676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell27  12426  13676  607814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 607814p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13676
-------------------------------------   ----- 
End-of-path arrival time (ps)           13676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell64  12426  13676  607814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 607814p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13676
-------------------------------------   ----- 
End-of-path arrival time (ps)           13676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell73  12426  13676  607814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 607981p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13509
-------------------------------------   ----- 
End-of-path arrival time (ps)           13509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell17  12259  13509  607981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607981p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13509
-------------------------------------   ----- 
End-of-path arrival time (ps)           13509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell21  12259  13509  607981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 607981p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13509
-------------------------------------   ----- 
End-of-path arrival time (ps)           13509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell59  12259  13509  607981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 607985p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13505
-------------------------------------   ----- 
End-of-path arrival time (ps)           13505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell16  12255  13505  607985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 607985p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13505
-------------------------------------   ----- 
End-of-path arrival time (ps)           13505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell27  12255  13505  607985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 607985p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13505
-------------------------------------   ----- 
End-of-path arrival time (ps)           13505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell64  12255  13505  607985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 607985p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13505
-------------------------------------   ----- 
End-of-path arrival time (ps)           13505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell73  12255  13505  607985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608003p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13487
-------------------------------------   ----- 
End-of-path arrival time (ps)           13487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell113  12237  13487  608003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell113        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608003p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13487
-------------------------------------   ----- 
End-of-path arrival time (ps)           13487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell116  12237  13487  608003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell116        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608003p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13487
-------------------------------------   ----- 
End-of-path arrival time (ps)           13487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell136  12237  13487  608003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell136        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608003p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13487
-------------------------------------   ----- 
End-of-path arrival time (ps)           13487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell151  12237  13487  608003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell151        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608009p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13481
-------------------------------------   ----- 
End-of-path arrival time (ps)           13481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell12  12231  13481  608009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608009p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13481
-------------------------------------   ----- 
End-of-path arrival time (ps)           13481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell23  12231  13481  608009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608009p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13481
-------------------------------------   ----- 
End-of-path arrival time (ps)           13481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell30  12231  13481  608009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608009p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13481
-------------------------------------   ----- 
End-of-path arrival time (ps)           13481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell55  12231  13481  608009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608068p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13422
-------------------------------------   ----- 
End-of-path arrival time (ps)           13422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell12  12172  13422  608068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608068p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13422
-------------------------------------   ----- 
End-of-path arrival time (ps)           13422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell23  12172  13422  608068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608068p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13422
-------------------------------------   ----- 
End-of-path arrival time (ps)           13422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell30  12172  13422  608068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608068p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13422
-------------------------------------   ----- 
End-of-path arrival time (ps)           13422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell55  12172  13422  608068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608280p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13210
-------------------------------------   ----- 
End-of-path arrival time (ps)           13210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell106  11960  13210  608280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell106        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608280p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13210
-------------------------------------   ----- 
End-of-path arrival time (ps)           13210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell114  11960  13210  608280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell114        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608280p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13210
-------------------------------------   ----- 
End-of-path arrival time (ps)           13210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell121  11960  13210  608280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell121        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608280p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13210
-------------------------------------   ----- 
End-of-path arrival time (ps)           13210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell129  11960  13210  608280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell129        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608287p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13203
-------------------------------------   ----- 
End-of-path arrival time (ps)           13203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell113  11953  13203  608287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell113        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608287p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13203
-------------------------------------   ----- 
End-of-path arrival time (ps)           13203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell116  11953  13203  608287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell116        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608287p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13203
-------------------------------------   ----- 
End-of-path arrival time (ps)           13203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell136  11953  13203  608287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell136        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608287p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13203
-------------------------------------   ----- 
End-of-path arrival time (ps)           13203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell151  11953  13203  608287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell151        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 608324p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13166
-------------------------------------   ----- 
End-of-path arrival time (ps)           13166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell22  11916  13166  608324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 608324p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13166
-------------------------------------   ----- 
End-of-path arrival time (ps)           13166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell35  11916  13166  608324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608324p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13166
-------------------------------------   ----- 
End-of-path arrival time (ps)           13166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell44  11916  13166  608324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608324p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13166
-------------------------------------   ----- 
End-of-path arrival time (ps)           13166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell62  11916  13166  608324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608367p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell41  11873  13123  608367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 608367p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell56  11873  13123  608367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608367p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell66  11873  13123  608367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608367p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell75  11873  13123  608367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608536p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12954
-------------------------------------   ----- 
End-of-path arrival time (ps)           12954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell12  11704  12954  608536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608536p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12954
-------------------------------------   ----- 
End-of-path arrival time (ps)           12954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell23  11704  12954  608536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608536p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12954
-------------------------------------   ----- 
End-of-path arrival time (ps)           12954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell30  11704  12954  608536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608536p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12954
-------------------------------------   ----- 
End-of-path arrival time (ps)           12954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell55  11704  12954  608536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608544p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12946
-------------------------------------   ----- 
End-of-path arrival time (ps)           12946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell106  11696  12946  608544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell106        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608544p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12946
-------------------------------------   ----- 
End-of-path arrival time (ps)           12946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell114  11696  12946  608544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell114        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608544p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12946
-------------------------------------   ----- 
End-of-path arrival time (ps)           12946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell121  11696  12946  608544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell121        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608544p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12946
-------------------------------------   ----- 
End-of-path arrival time (ps)           12946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell129  11696  12946  608544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell129        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 608735p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12755
-------------------------------------   ----- 
End-of-path arrival time (ps)           12755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell17  11505  12755  608735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608735p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12755
-------------------------------------   ----- 
End-of-path arrival time (ps)           12755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell21  11505  12755  608735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608735p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12755
-------------------------------------   ----- 
End-of-path arrival time (ps)           12755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell59  11505  12755  608735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608773p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12717
-------------------------------------   ----- 
End-of-path arrival time (ps)           12717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88   1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell93  11467  12717  608773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell93         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608773p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12717
-------------------------------------   ----- 
End-of-path arrival time (ps)           12717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell104  11467  12717  608773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell104        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608773p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12717
-------------------------------------   ----- 
End-of-path arrival time (ps)           12717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell108  11467  12717  608773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell108        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608773p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12717
-------------------------------------   ----- 
End-of-path arrival time (ps)           12717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell109  11467  12717  608773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell109        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 608781p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12709
-------------------------------------   ----- 
End-of-path arrival time (ps)           12709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88   1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell99  11459  12709  608781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell99         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608781p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12709
-------------------------------------   ----- 
End-of-path arrival time (ps)           12709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell110  11459  12709  608781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell110        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608781p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12709
-------------------------------------   ----- 
End-of-path arrival time (ps)           12709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell139  11459  12709  608781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell139        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608781p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12709
-------------------------------------   ----- 
End-of-path arrival time (ps)           12709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell145  11459  12709  608781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell145        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608783p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12707
-------------------------------------   ----- 
End-of-path arrival time (ps)           12707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88   1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell90  11457  12707  608783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell90         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 608783p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12707
-------------------------------------   ----- 
End-of-path arrival time (ps)           12707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88   1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell96  11457  12707  608783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell96         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608783p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12707
-------------------------------------   ----- 
End-of-path arrival time (ps)           12707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell144  11457  12707  608783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell144        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 608783p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12707
-------------------------------------   ----- 
End-of-path arrival time (ps)           12707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell150  11457  12707  608783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell150        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608890p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12600
-------------------------------------   ----- 
End-of-path arrival time (ps)           12600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell29  11350  12600  608890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608890p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12600
-------------------------------------   ----- 
End-of-path arrival time (ps)           12600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell36  11350  12600  608890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 608890p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12600
-------------------------------------   ----- 
End-of-path arrival time (ps)           12600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell47  11350  12600  608890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 608890p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12600
-------------------------------------   ----- 
End-of-path arrival time (ps)           12600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell50  11350  12600  608890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 608997p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12493
-------------------------------------   ----- 
End-of-path arrival time (ps)           12493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell15  11243  12493  608997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608997p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12493
-------------------------------------   ----- 
End-of-path arrival time (ps)           12493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell37  11243  12493  608997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 608997p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12493
-------------------------------------   ----- 
End-of-path arrival time (ps)           12493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell49  11243  12493  608997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608997p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12493
-------------------------------------   ----- 
End-of-path arrival time (ps)           12493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell68  11243  12493  608997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609032p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12458
-------------------------------------   ----- 
End-of-path arrival time (ps)           12458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88   1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell98  11208  12458  609032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell98         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609032p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12458
-------------------------------------   ----- 
End-of-path arrival time (ps)           12458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell124  11208  12458  609032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell124        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609032p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12458
-------------------------------------   ----- 
End-of-path arrival time (ps)           12458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell142  11208  12458  609032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell142        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609149p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12341
-------------------------------------   ----- 
End-of-path arrival time (ps)           12341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell103  11091  12341  609149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell103        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609149p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12341
-------------------------------------   ----- 
End-of-path arrival time (ps)           12341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell131  11091  12341  609149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell131        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609149p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12341
-------------------------------------   ----- 
End-of-path arrival time (ps)           12341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell134  11091  12341  609149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell134        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \APPS_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 609158p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -4060
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11782
-------------------------------------   ----- 
End-of-path arrival time (ps)           11782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  609158  RISE       1
\APPS_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell77    2799   4009  609158  RISE       1
\APPS_ADC:bSAR_SEQ:cnt_enable\/q           macrocell77    3350   7359  609158  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     4423  11782  609158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609292p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12198
-------------------------------------   ----- 
End-of-path arrival time (ps)           12198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell13  10948  12198  609292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609292p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12198
-------------------------------------   ----- 
End-of-path arrival time (ps)           12198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell26  10948  12198  609292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609292p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12198
-------------------------------------   ----- 
End-of-path arrival time (ps)           12198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell34  10948  12198  609292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609292p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12198
-------------------------------------   ----- 
End-of-path arrival time (ps)           12198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell69  10948  12198  609292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609312p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12178
-------------------------------------   ----- 
End-of-path arrival time (ps)           12178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell28  10928  12178  609312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609312p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12178
-------------------------------------   ----- 
End-of-path arrival time (ps)           12178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell58  10928  12178  609312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609312p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12178
-------------------------------------   ----- 
End-of-path arrival time (ps)           12178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell70  10928  12178  609312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609344p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12146
-------------------------------------   ----- 
End-of-path arrival time (ps)           12146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell105  10896  12146  609344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell105        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609344p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12146
-------------------------------------   ----- 
End-of-path arrival time (ps)           12146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell112  10896  12146  609344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell112        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609344p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12146
-------------------------------------   ----- 
End-of-path arrival time (ps)           12146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell127  10896  12146  609344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell127        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609344p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12146
-------------------------------------   ----- 
End-of-path arrival time (ps)           12146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell149  10896  12146  609344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell149        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12138
-------------------------------------   ----- 
End-of-path arrival time (ps)           12138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85   1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell91  10888  12138  609352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell91         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12138
-------------------------------------   ----- 
End-of-path arrival time (ps)           12138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85   1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell95  10888  12138  609352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell95         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12138
-------------------------------------   ----- 
End-of-path arrival time (ps)           12138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell125  10888  12138  609352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell125        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12138
-------------------------------------   ----- 
End-of-path arrival time (ps)           12138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell148  10888  12138  609352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell148        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609516p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11974
-------------------------------------   ----- 
End-of-path arrival time (ps)           11974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell16  10724  11974  609516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609516p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11974
-------------------------------------   ----- 
End-of-path arrival time (ps)           11974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell27  10724  11974  609516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609516p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11974
-------------------------------------   ----- 
End-of-path arrival time (ps)           11974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell64  10724  11974  609516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609516p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11974
-------------------------------------   ----- 
End-of-path arrival time (ps)           11974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell73  10724  11974  609516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609534p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11956
-------------------------------------   ----- 
End-of-path arrival time (ps)           11956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell17  10706  11956  609534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609534p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11956
-------------------------------------   ----- 
End-of-path arrival time (ps)           11956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell21  10706  11956  609534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609534p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11956
-------------------------------------   ----- 
End-of-path arrival time (ps)           11956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell59  10706  11956  609534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609582p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11908
-------------------------------------   ----- 
End-of-path arrival time (ps)           11908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell117  10658  11908  609582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell117        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609582p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11908
-------------------------------------   ----- 
End-of-path arrival time (ps)           11908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell123  10658  11908  609582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell123        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609582p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11908
-------------------------------------   ----- 
End-of-path arrival time (ps)           11908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell133  10658  11908  609582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell133        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609583p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11907
-------------------------------------   ----- 
End-of-path arrival time (ps)           11907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell19  10657  11907  609583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609583p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11907
-------------------------------------   ----- 
End-of-path arrival time (ps)           11907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell42  10657  11907  609583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609583p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11907
-------------------------------------   ----- 
End-of-path arrival time (ps)           11907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell61  10657  11907  609583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 609583p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11907
-------------------------------------   ----- 
End-of-path arrival time (ps)           11907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell67  10657  11907  609583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609603p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11887
-------------------------------------   ----- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell106  10637  11887  609603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell106        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609603p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11887
-------------------------------------   ----- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell114  10637  11887  609603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell114        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609603p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11887
-------------------------------------   ----- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell121  10637  11887  609603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell121        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609603p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11887
-------------------------------------   ----- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell129  10637  11887  609603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell129        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609603p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11887
-------------------------------------   ----- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83   1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell98  10637  11887  609603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell98         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609603p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11887
-------------------------------------   ----- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell124  10637  11887  609603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell124        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609603p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11887
-------------------------------------   ----- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell142  10637  11887  609603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell142        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609605p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11885
-------------------------------------   ----- 
End-of-path arrival time (ps)           11885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell117  10635  11885  609605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell117        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609605p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11885
-------------------------------------   ----- 
End-of-path arrival time (ps)           11885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell123  10635  11885  609605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell123        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609605p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11885
-------------------------------------   ----- 
End-of-path arrival time (ps)           11885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell133  10635  11885  609605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell133        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609611p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11879
-------------------------------------   ----- 
End-of-path arrival time (ps)           11879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell113  10629  11879  609611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell113        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609611p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11879
-------------------------------------   ----- 
End-of-path arrival time (ps)           11879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell116  10629  11879  609611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell116        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609611p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11879
-------------------------------------   ----- 
End-of-path arrival time (ps)           11879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell136  10629  11879  609611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell136        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609611p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11879
-------------------------------------   ----- 
End-of-path arrival time (ps)           11879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell151  10629  11879  609611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell151        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609703p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11787
-------------------------------------   ----- 
End-of-path arrival time (ps)           11787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell39  10537  11787  609703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609703p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11787
-------------------------------------   ----- 
End-of-path arrival time (ps)           11787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell53  10537  11787  609703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609703p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11787
-------------------------------------   ----- 
End-of-path arrival time (ps)           11787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell60  10537  11787  609703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 609703p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11787
-------------------------------------   ----- 
End-of-path arrival time (ps)           11787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell63  10537  11787  609703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609710p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11780
-------------------------------------   ----- 
End-of-path arrival time (ps)           11780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell18  10530  11780  609710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609710p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11780
-------------------------------------   ----- 
End-of-path arrival time (ps)           11780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell25  10530  11780  609710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609727p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11763
-------------------------------------   ----- 
End-of-path arrival time (ps)           11763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell111  10513  11763  609727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell111        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609727p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11763
-------------------------------------   ----- 
End-of-path arrival time (ps)           11763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell130  10513  11763  609727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell130        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609851p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11639
-------------------------------------   ----- 
End-of-path arrival time (ps)           11639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell41  10389  11639  609851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609851p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11639
-------------------------------------   ----- 
End-of-path arrival time (ps)           11639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell56  10389  11639  609851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609851p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11639
-------------------------------------   ----- 
End-of-path arrival time (ps)           11639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell66  10389  11639  609851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609851p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11639
-------------------------------------   ----- 
End-of-path arrival time (ps)           11639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell75  10389  11639  609851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609871p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11619
-------------------------------------   ----- 
End-of-path arrival time (ps)           11619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell98  10369  11619  609871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell98         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609871p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11619
-------------------------------------   ----- 
End-of-path arrival time (ps)           11619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell124  10369  11619  609871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell124        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609871p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11619
-------------------------------------   ----- 
End-of-path arrival time (ps)           11619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell142  10369  11619  609871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell142        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609976p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell38  10264  11514  609976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609976p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell51  10264  11514  609976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609976p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell57  10264  11514  609976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609976p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell24  10264  11514  609976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609976p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell46  10264  11514  609976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609976p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell48  10264  11514  609976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609976p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell71  10264  11514  609976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610002p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11488
-------------------------------------   ----- 
End-of-path arrival time (ps)           11488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell39  10238  11488  610002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610002p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11488
-------------------------------------   ----- 
End-of-path arrival time (ps)           11488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell53  10238  11488  610002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610002p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11488
-------------------------------------   ----- 
End-of-path arrival time (ps)           11488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell60  10238  11488  610002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610002p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11488
-------------------------------------   ----- 
End-of-path arrival time (ps)           11488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell63  10238  11488  610002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610204p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell103  10036  11286  610204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell103        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610204p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell131  10036  11286  610204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell131        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610204p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell134  10036  11286  610204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell134        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610223p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11267
-------------------------------------   ----- 
End-of-path arrival time (ps)           11267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell111  10017  11267  610223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell111        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610223p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11267
-------------------------------------   ----- 
End-of-path arrival time (ps)           11267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell130  10017  11267  610223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell130        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610236p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11254
-------------------------------------   ----- 
End-of-path arrival time (ps)           11254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell41  10004  11254  610236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610236p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11254
-------------------------------------   ----- 
End-of-path arrival time (ps)           11254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell56  10004  11254  610236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610236p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11254
-------------------------------------   ----- 
End-of-path arrival time (ps)           11254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell66  10004  11254  610236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610236p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11254
-------------------------------------   ----- 
End-of-path arrival time (ps)           11254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell75  10004  11254  610236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610305p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11185
-------------------------------------   ----- 
End-of-path arrival time (ps)           11185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell20   9935  11185  610305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610305p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11185
-------------------------------------   ----- 
End-of-path arrival time (ps)           11185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell31   9935  11185  610305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610305p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11185
-------------------------------------   ----- 
End-of-path arrival time (ps)           11185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell32   9935  11185  610305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610317p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11173
-------------------------------------   ----- 
End-of-path arrival time (ps)           11173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell40   9923  11173  610317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610317p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11173
-------------------------------------   ----- 
End-of-path arrival time (ps)           11173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell43   9923  11173  610317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610317p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11173
-------------------------------------   ----- 
End-of-path arrival time (ps)           11173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell54   9923  11173  610317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610317p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11173
-------------------------------------   ----- 
End-of-path arrival time (ps)           11173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell74   9923  11173  610317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610324p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11166
-------------------------------------   ----- 
End-of-path arrival time (ps)           11166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell18   9916  11166  610324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610324p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11166
-------------------------------------   ----- 
End-of-path arrival time (ps)           11166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell25   9916  11166  610324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610343p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11147
-------------------------------------   ----- 
End-of-path arrival time (ps)           11147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell105   9897  11147  610343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell105        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610343p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11147
-------------------------------------   ----- 
End-of-path arrival time (ps)           11147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell112   9897  11147  610343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell112        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610343p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11147
-------------------------------------   ----- 
End-of-path arrival time (ps)           11147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell127   9897  11147  610343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell127        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610343p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11147
-------------------------------------   ----- 
End-of-path arrival time (ps)           11147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell149   9897  11147  610343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell149        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610345p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11145
-------------------------------------   ----- 
End-of-path arrival time (ps)           11145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell101   9895  11145  610345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell101        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610345p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11145
-------------------------------------   ----- 
End-of-path arrival time (ps)           11145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell120   9895  11145  610345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell120        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610345p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11145
-------------------------------------   ----- 
End-of-path arrival time (ps)           11145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell128   9895  11145  610345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell128        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610345p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11145
-------------------------------------   ----- 
End-of-path arrival time (ps)           11145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell132   9895  11145  610345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell132        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610355p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11135
-------------------------------------   ----- 
End-of-path arrival time (ps)           11135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87   1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell91   9885  11135  610355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell91         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610355p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11135
-------------------------------------   ----- 
End-of-path arrival time (ps)           11135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87   1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell95   9885  11135  610355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell95         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610355p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11135
-------------------------------------   ----- 
End-of-path arrival time (ps)           11135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell125   9885  11135  610355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell125        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610355p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11135
-------------------------------------   ----- 
End-of-path arrival time (ps)           11135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell148   9885  11135  610355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell148        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610358p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11132
-------------------------------------   ----- 
End-of-path arrival time (ps)           11132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell94   9882  11132  610358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell94         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610358p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11132
-------------------------------------   ----- 
End-of-path arrival time (ps)           11132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell102   9882  11132  610358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell102        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610358p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11132
-------------------------------------   ----- 
End-of-path arrival time (ps)           11132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell118   9882  11132  610358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell118        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610358p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11132
-------------------------------------   ----- 
End-of-path arrival time (ps)           11132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell135   9882  11132  610358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell135        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610445p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11045
-------------------------------------   ----- 
End-of-path arrival time (ps)           11045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell85   1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell89   9795  11045  610445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell89         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610445p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11045
-------------------------------------   ----- 
End-of-path arrival time (ps)           11045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85   1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell97   9795  11045  610445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell97         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610445p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11045
-------------------------------------   ----- 
End-of-path arrival time (ps)           11045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell140   9795  11045  610445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell140        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610445p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11045
-------------------------------------   ----- 
End-of-path arrival time (ps)           11045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell146   9795  11045  610445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell146        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610497p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10993
-------------------------------------   ----- 
End-of-path arrival time (ps)           10993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell119   9743  10993  610497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell119        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610497p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10993
-------------------------------------   ----- 
End-of-path arrival time (ps)           10993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell122   9743  10993  610497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell122        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610591p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10899
-------------------------------------   ----- 
End-of-path arrival time (ps)           10899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell14   9649  10899  610591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610591p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10899
-------------------------------------   ----- 
End-of-path arrival time (ps)           10899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell45   9649  10899  610591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610591p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10899
-------------------------------------   ----- 
End-of-path arrival time (ps)           10899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell72   9649  10899  610591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610604p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10886
-------------------------------------   ----- 
End-of-path arrival time (ps)           10886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell33   9636  10886  610604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610604p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10886
-------------------------------------   ----- 
End-of-path arrival time (ps)           10886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell52   9636  10886  610604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610604p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10886
-------------------------------------   ----- 
End-of-path arrival time (ps)           10886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell65   9636  10886  610604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10822
-------------------------------------   ----- 
End-of-path arrival time (ps)           10822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell105   9572  10822  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell105        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10822
-------------------------------------   ----- 
End-of-path arrival time (ps)           10822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell112   9572  10822  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell112        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10822
-------------------------------------   ----- 
End-of-path arrival time (ps)           10822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell127   9572  10822  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell127        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10822
-------------------------------------   ----- 
End-of-path arrival time (ps)           10822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell149   9572  10822  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell149        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610678p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10812
-------------------------------------   ----- 
End-of-path arrival time (ps)           10812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84   1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell91   9562  10812  610678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell91         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610678p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10812
-------------------------------------   ----- 
End-of-path arrival time (ps)           10812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84   1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell95   9562  10812  610678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell95         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610678p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10812
-------------------------------------   ----- 
End-of-path arrival time (ps)           10812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell125   9562  10812  610678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell125        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610678p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10812
-------------------------------------   ----- 
End-of-path arrival time (ps)           10812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell148   9562  10812  610678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell148        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610744p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10746
-------------------------------------   ----- 
End-of-path arrival time (ps)           10746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell103   9496  10746  610744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell103        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610744p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10746
-------------------------------------   ----- 
End-of-path arrival time (ps)           10746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell131   9496  10746  610744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell131        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610744p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10746
-------------------------------------   ----- 
End-of-path arrival time (ps)           10746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell134   9496  10746  610744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell134        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610764p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10726
-------------------------------------   ----- 
End-of-path arrival time (ps)           10726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell111   9476  10726  610764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell111        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610764p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10726
-------------------------------------   ----- 
End-of-path arrival time (ps)           10726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell130   9476  10726  610764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell130        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \TPS_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 610830p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -4060
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10110
-------------------------------------   ----- 
End-of-path arrival time (ps)           10110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell2   1210   1210  610830  RISE       1
\TPS_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell154   3232   4442  610830  RISE       1
\TPS_ADC:bSAR_SEQ:cnt_enable\/q           macrocell154   3350   7792  610830  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     2319  10110  610830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10494
-------------------------------------   ----- 
End-of-path arrival time (ps)           10494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85   1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell92   9244  10494  610996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell92         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10494
-------------------------------------   ----- 
End-of-path arrival time (ps)           10494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell100   9244  10494  610996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell100        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10494
-------------------------------------   ----- 
End-of-path arrival time (ps)           10494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell107   9244  10494  610996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell107        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10494
-------------------------------------   ----- 
End-of-path arrival time (ps)           10494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell138   9244  10494  610996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell138        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611052p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell24   9188  10438  611052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611052p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell46   9188  10438  611052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611052p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell48   9188  10438  611052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611052p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell71   9188  10438  611052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611067p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell39   9173  10423  611067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611067p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell53   9173  10423  611067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611067p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell60   9173  10423  611067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611067p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell63   9173  10423  611067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611074p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10416
-------------------------------------   ----- 
End-of-path arrival time (ps)           10416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell38   9166  10416  611074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611074p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10416
-------------------------------------   ----- 
End-of-path arrival time (ps)           10416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell51   9166  10416  611074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611074p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10416
-------------------------------------   ----- 
End-of-path arrival time (ps)           10416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell57   9166  10416  611074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611091p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10399
-------------------------------------   ----- 
End-of-path arrival time (ps)           10399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell18   9149  10399  611091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611091p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10399
-------------------------------------   ----- 
End-of-path arrival time (ps)           10399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell25   9149  10399  611091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 611115p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10375
-------------------------------------   ----- 
End-of-path arrival time (ps)           10375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  591191  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell8    8435  10375  611115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611158p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10332
-------------------------------------   ----- 
End-of-path arrival time (ps)           10332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell22   9082  10332  611158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611158p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10332
-------------------------------------   ----- 
End-of-path arrival time (ps)           10332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell35   9082  10332  611158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611158p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10332
-------------------------------------   ----- 
End-of-path arrival time (ps)           10332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell44   9082  10332  611158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611158p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10332
-------------------------------------   ----- 
End-of-path arrival time (ps)           10332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell62   9082  10332  611158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10329
-------------------------------------   ----- 
End-of-path arrival time (ps)           10329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87   1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell92   9079  10329  611161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell92         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10329
-------------------------------------   ----- 
End-of-path arrival time (ps)           10329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell100   9079  10329  611161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell100        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10329
-------------------------------------   ----- 
End-of-path arrival time (ps)           10329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell107   9079  10329  611161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell107        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10329
-------------------------------------   ----- 
End-of-path arrival time (ps)           10329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell138   9079  10329  611161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell138        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611162p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10328
-------------------------------------   ----- 
End-of-path arrival time (ps)           10328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell13   9078  10328  611162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611162p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10328
-------------------------------------   ----- 
End-of-path arrival time (ps)           10328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell26   9078  10328  611162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611162p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10328
-------------------------------------   ----- 
End-of-path arrival time (ps)           10328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell34   9078  10328  611162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611162p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10328
-------------------------------------   ----- 
End-of-path arrival time (ps)           10328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell69   9078  10328  611162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611165p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10325
-------------------------------------   ----- 
End-of-path arrival time (ps)           10325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell28   9075  10325  611165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611165p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10325
-------------------------------------   ----- 
End-of-path arrival time (ps)           10325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell58   9075  10325  611165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611165p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10325
-------------------------------------   ----- 
End-of-path arrival time (ps)           10325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell70   9075  10325  611165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611166p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10324
-------------------------------------   ----- 
End-of-path arrival time (ps)           10324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell15   9074  10324  611166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611166p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10324
-------------------------------------   ----- 
End-of-path arrival time (ps)           10324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell37   9074  10324  611166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611166p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10324
-------------------------------------   ----- 
End-of-path arrival time (ps)           10324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell49   9074  10324  611166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611166p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10324
-------------------------------------   ----- 
End-of-path arrival time (ps)           10324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell68   9074  10324  611166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611172p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10318
-------------------------------------   ----- 
End-of-path arrival time (ps)           10318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell119   9068  10318  611172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell119        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611172p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10318
-------------------------------------   ----- 
End-of-path arrival time (ps)           10318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell122   9068  10318  611172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell122        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611172p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10318
-------------------------------------   ----- 
End-of-path arrival time (ps)           10318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell29   9068  10318  611172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611172p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10318
-------------------------------------   ----- 
End-of-path arrival time (ps)           10318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell36   9068  10318  611172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611172p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10318
-------------------------------------   ----- 
End-of-path arrival time (ps)           10318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell47   9068  10318  611172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611172p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10318
-------------------------------------   ----- 
End-of-path arrival time (ps)           10318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell50   9068  10318  611172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611174p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10316
-------------------------------------   ----- 
End-of-path arrival time (ps)           10316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83   1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell94   9066  10316  611174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell94         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611174p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10316
-------------------------------------   ----- 
End-of-path arrival time (ps)           10316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell102   9066  10316  611174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell102        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611174p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10316
-------------------------------------   ----- 
End-of-path arrival time (ps)           10316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell118   9066  10316  611174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell118        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611174p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10316
-------------------------------------   ----- 
End-of-path arrival time (ps)           10316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell135   9066  10316  611174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell135        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611179p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10311
-------------------------------------   ----- 
End-of-path arrival time (ps)           10311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell19   9061  10311  611179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611179p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10311
-------------------------------------   ----- 
End-of-path arrival time (ps)           10311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell42   9061  10311  611179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611179p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10311
-------------------------------------   ----- 
End-of-path arrival time (ps)           10311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell61   9061  10311  611179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611179p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10311
-------------------------------------   ----- 
End-of-path arrival time (ps)           10311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell67   9061  10311  611179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611181p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10309
-------------------------------------   ----- 
End-of-path arrival time (ps)           10309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell87   1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell89   9059  10309  611181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell89         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611181p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10309
-------------------------------------   ----- 
End-of-path arrival time (ps)           10309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87   1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell97   9059  10309  611181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell97         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611181p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10309
-------------------------------------   ----- 
End-of-path arrival time (ps)           10309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell140   9059  10309  611181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell140        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611181p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10309
-------------------------------------   ----- 
End-of-path arrival time (ps)           10309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell146   9059  10309  611181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell146        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10296
-------------------------------------   ----- 
End-of-path arrival time (ps)           10296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell22   9046  10296  611194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10296
-------------------------------------   ----- 
End-of-path arrival time (ps)           10296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell35   9046  10296  611194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10296
-------------------------------------   ----- 
End-of-path arrival time (ps)           10296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell44   9046  10296  611194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10296
-------------------------------------   ----- 
End-of-path arrival time (ps)           10296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell62   9046  10296  611194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611196p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10294
-------------------------------------   ----- 
End-of-path arrival time (ps)           10294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell126   9044  10294  611196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell126        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611196p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10294
-------------------------------------   ----- 
End-of-path arrival time (ps)           10294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell141   9044  10294  611196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell141        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611196p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10294
-------------------------------------   ----- 
End-of-path arrival time (ps)           10294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell143   9044  10294  611196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell143        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611196p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10294
-------------------------------------   ----- 
End-of-path arrival time (ps)           10294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell147   9044  10294  611196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell147        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611268p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10222
-------------------------------------   ----- 
End-of-path arrival time (ps)           10222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell15   8972  10222  611268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611268p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10222
-------------------------------------   ----- 
End-of-path arrival time (ps)           10222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell37   8972  10222  611268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611268p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10222
-------------------------------------   ----- 
End-of-path arrival time (ps)           10222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell49   8972  10222  611268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611268p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10222
-------------------------------------   ----- 
End-of-path arrival time (ps)           10222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell68   8972  10222  611268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611269p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10221
-------------------------------------   ----- 
End-of-path arrival time (ps)           10221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell14   8971  10221  611269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611269p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10221
-------------------------------------   ----- 
End-of-path arrival time (ps)           10221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell45   8971  10221  611269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611269p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10221
-------------------------------------   ----- 
End-of-path arrival time (ps)           10221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell72   8971  10221  611269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611284p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10206
-------------------------------------   ----- 
End-of-path arrival time (ps)           10206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell115   8956  10206  611284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell115        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611284p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10206
-------------------------------------   ----- 
End-of-path arrival time (ps)           10206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell137   8956  10206  611284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell137        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611284p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10206
-------------------------------------   ----- 
End-of-path arrival time (ps)           10206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell152   8956  10206  611284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell152        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611324p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10166
-------------------------------------   ----- 
End-of-path arrival time (ps)           10166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell119   8916  10166  611324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell119        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611324p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10166
-------------------------------------   ----- 
End-of-path arrival time (ps)           10166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell122   8916  10166  611324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell122        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611336p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10154
-------------------------------------   ----- 
End-of-path arrival time (ps)           10154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell126   8904  10154  611336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell126        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611336p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10154
-------------------------------------   ----- 
End-of-path arrival time (ps)           10154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell141   8904  10154  611336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell141        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611336p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10154
-------------------------------------   ----- 
End-of-path arrival time (ps)           10154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell143   8904  10154  611336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell143        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611336p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10154
-------------------------------------   ----- 
End-of-path arrival time (ps)           10154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell147   8904  10154  611336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell147        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611338p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10152
-------------------------------------   ----- 
End-of-path arrival time (ps)           10152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84   1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell90   8902  10152  611338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell90         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611338p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10152
-------------------------------------   ----- 
End-of-path arrival time (ps)           10152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84   1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell96   8902  10152  611338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell96         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611338p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10152
-------------------------------------   ----- 
End-of-path arrival time (ps)           10152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell144   8902  10152  611338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell144        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611338p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10152
-------------------------------------   ----- 
End-of-path arrival time (ps)           10152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell150   8902  10152  611338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell150        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611339p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10151
-------------------------------------   ----- 
End-of-path arrival time (ps)           10151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84   1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell99   8901  10151  611339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell99         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611339p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10151
-------------------------------------   ----- 
End-of-path arrival time (ps)           10151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell110   8901  10151  611339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell110        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611339p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10151
-------------------------------------   ----- 
End-of-path arrival time (ps)           10151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell139   8901  10151  611339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell139        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611339p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10151
-------------------------------------   ----- 
End-of-path arrival time (ps)           10151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell145   8901  10151  611339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell145        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611350p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10140
-------------------------------------   ----- 
End-of-path arrival time (ps)           10140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell33   8890  10140  611350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611350p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10140
-------------------------------------   ----- 
End-of-path arrival time (ps)           10140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell52   8890  10140  611350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611350p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10140
-------------------------------------   ----- 
End-of-path arrival time (ps)           10140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell65   8890  10140  611350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611356p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10134
-------------------------------------   ----- 
End-of-path arrival time (ps)           10134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell14   8884  10134  611356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611356p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10134
-------------------------------------   ----- 
End-of-path arrival time (ps)           10134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell45   8884  10134  611356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611356p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10134
-------------------------------------   ----- 
End-of-path arrival time (ps)           10134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell72   8884  10134  611356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611384p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10106
-------------------------------------   ----- 
End-of-path arrival time (ps)           10106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell17   8856  10106  611384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611384p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10106
-------------------------------------   ----- 
End-of-path arrival time (ps)           10106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell21   8856  10106  611384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611384p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10106
-------------------------------------   ----- 
End-of-path arrival time (ps)           10106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell59   8856  10106  611384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611388p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10102
-------------------------------------   ----- 
End-of-path arrival time (ps)           10102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell16   8852  10102  611388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611388p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10102
-------------------------------------   ----- 
End-of-path arrival time (ps)           10102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell27   8852  10102  611388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611388p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10102
-------------------------------------   ----- 
End-of-path arrival time (ps)           10102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell64   8852  10102  611388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611388p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10102
-------------------------------------   ----- 
End-of-path arrival time (ps)           10102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell73   8852  10102  611388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611389p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell12   8851  10101  611389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611389p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell23   8851  10101  611389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611389p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell30   8851  10101  611389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611389p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell55   8851  10101  611389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611410p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10080
-------------------------------------   ----- 
End-of-path arrival time (ps)           10080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell115   8830  10080  611410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell115        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611410p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10080
-------------------------------------   ----- 
End-of-path arrival time (ps)           10080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell137   8830  10080  611410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell137        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611410p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10080
-------------------------------------   ----- 
End-of-path arrival time (ps)           10080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell152   8830  10080  611410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell152        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611418p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10072
-------------------------------------   ----- 
End-of-path arrival time (ps)           10072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell41   8822  10072  611418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611418p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10072
-------------------------------------   ----- 
End-of-path arrival time (ps)           10072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell56   8822  10072  611418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611418p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10072
-------------------------------------   ----- 
End-of-path arrival time (ps)           10072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell66   8822  10072  611418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611418p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10072
-------------------------------------   ----- 
End-of-path arrival time (ps)           10072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell75   8822  10072  611418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611427p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10063
-------------------------------------   ----- 
End-of-path arrival time (ps)           10063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell19   8813  10063  611427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611427p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10063
-------------------------------------   ----- 
End-of-path arrival time (ps)           10063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell42   8813  10063  611427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611427p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10063
-------------------------------------   ----- 
End-of-path arrival time (ps)           10063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell61   8813  10063  611427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611427p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10063
-------------------------------------   ----- 
End-of-path arrival time (ps)           10063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell67   8813  10063  611427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611446p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10044
-------------------------------------   ----- 
End-of-path arrival time (ps)           10044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell33   8794  10044  611446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611446p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10044
-------------------------------------   ----- 
End-of-path arrival time (ps)           10044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell52   8794  10044  611446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611446p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10044
-------------------------------------   ----- 
End-of-path arrival time (ps)           10044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell65   8794  10044  611446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611456p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10034
-------------------------------------   ----- 
End-of-path arrival time (ps)           10034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88   1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell94   8784  10034  611456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell94         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611456p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10034
-------------------------------------   ----- 
End-of-path arrival time (ps)           10034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell102   8784  10034  611456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell102        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611456p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10034
-------------------------------------   ----- 
End-of-path arrival time (ps)           10034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell118   8784  10034  611456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell118        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611456p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10034
-------------------------------------   ----- 
End-of-path arrival time (ps)           10034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell135   8784  10034  611456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell135        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611463p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell126   8777  10027  611463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell126        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611463p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell141   8777  10027  611463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell141        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611463p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell143   8777  10027  611463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell143        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611463p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell147   8777  10027  611463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell147        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611466p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10024
-------------------------------------   ----- 
End-of-path arrival time (ps)           10024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell13   8774  10024  611466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611466p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10024
-------------------------------------   ----- 
End-of-path arrival time (ps)           10024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell26   8774  10024  611466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611466p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10024
-------------------------------------   ----- 
End-of-path arrival time (ps)           10024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell34   8774  10024  611466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611466p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10024
-------------------------------------   ----- 
End-of-path arrival time (ps)           10024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell69   8774  10024  611466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611478p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell106   8762  10012  611478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell106        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611478p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell114   8762  10012  611478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell114        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611478p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell121   8762  10012  611478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell121        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611478p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell129   8762  10012  611478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell129        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611489p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10001
-------------------------------------   ----- 
End-of-path arrival time (ps)           10001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell113   8751  10001  611489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell113        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611489p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10001
-------------------------------------   ----- 
End-of-path arrival time (ps)           10001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell116   8751  10001  611489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell116        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611489p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10001
-------------------------------------   ----- 
End-of-path arrival time (ps)           10001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell136   8751  10001  611489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell136        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611489p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10001
-------------------------------------   ----- 
End-of-path arrival time (ps)           10001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell151   8751  10001  611489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell151        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611722p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9768
-------------------------------------   ---- 
End-of-path arrival time (ps)           9768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell106   8518   9768  611722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell106        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611722p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9768
-------------------------------------   ---- 
End-of-path arrival time (ps)           9768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell114   8518   9768  611722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell114        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611722p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9768
-------------------------------------   ---- 
End-of-path arrival time (ps)           9768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell121   8518   9768  611722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell121        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611722p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9768
-------------------------------------   ---- 
End-of-path arrival time (ps)           9768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell129   8518   9768  611722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell129        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611730p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell113   8510   9760  611730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell113        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611730p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell116   8510   9760  611730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell116        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611730p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell136   8510   9760  611730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell136        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611730p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell151   8510   9760  611730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell151        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611759p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9731
-------------------------------------   ---- 
End-of-path arrival time (ps)           9731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell84   1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell89   8481   9731  611759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell89         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611759p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9731
-------------------------------------   ---- 
End-of-path arrival time (ps)           9731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84   1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell97   8481   9731  611759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell97         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611759p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9731
-------------------------------------   ---- 
End-of-path arrival time (ps)           9731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell140   8481   9731  611759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell140        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611759p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9731
-------------------------------------   ---- 
End-of-path arrival time (ps)           9731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell146   8481   9731  611759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell146        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611774p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9716
-------------------------------------   ---- 
End-of-path arrival time (ps)           9716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84   1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell92   8466   9716  611774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell92         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611774p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9716
-------------------------------------   ---- 
End-of-path arrival time (ps)           9716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell100   8466   9716  611774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell100        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611774p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9716
-------------------------------------   ---- 
End-of-path arrival time (ps)           9716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell107   8466   9716  611774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell107        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611774p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9716
-------------------------------------   ---- 
End-of-path arrival time (ps)           9716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell138   8466   9716  611774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell138        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611821p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9669
-------------------------------------   ---- 
End-of-path arrival time (ps)           9669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell29   8419   9669  611821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611821p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9669
-------------------------------------   ---- 
End-of-path arrival time (ps)           9669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell36   8419   9669  611821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611821p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9669
-------------------------------------   ---- 
End-of-path arrival time (ps)           9669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell47   8419   9669  611821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611821p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9669
-------------------------------------   ---- 
End-of-path arrival time (ps)           9669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell50   8419   9669  611821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611822p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9668
-------------------------------------   ---- 
End-of-path arrival time (ps)           9668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell28   8418   9668  611822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611822p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9668
-------------------------------------   ---- 
End-of-path arrival time (ps)           9668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell58   8418   9668  611822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611822p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9668
-------------------------------------   ---- 
End-of-path arrival time (ps)           9668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell70   8418   9668  611822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9668
-------------------------------------   ---- 
End-of-path arrival time (ps)           9668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell115   8418   9668  611822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell115        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9668
-------------------------------------   ---- 
End-of-path arrival time (ps)           9668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell137   8418   9668  611822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell137        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9668
-------------------------------------   ---- 
End-of-path arrival time (ps)           9668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell152   8418   9668  611822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell152        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612012p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9478
-------------------------------------   ---- 
End-of-path arrival time (ps)           9478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84   1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell93   8228   9478  612012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell93         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612012p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9478
-------------------------------------   ---- 
End-of-path arrival time (ps)           9478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell104   8228   9478  612012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell104        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612012p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9478
-------------------------------------   ---- 
End-of-path arrival time (ps)           9478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell108   8228   9478  612012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell108        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612012p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9478
-------------------------------------   ---- 
End-of-path arrival time (ps)           9478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell109   8228   9478  612012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell109        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \APPS_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 612022p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -5360
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7618
-------------------------------------   ---- 
End-of-path arrival time (ps)           7618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  609158  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     6408   7618  612022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612162p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9328
-------------------------------------   ---- 
End-of-path arrival time (ps)           9328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85   1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell93   8078   9328  612162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell93         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612162p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9328
-------------------------------------   ---- 
End-of-path arrival time (ps)           9328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell104   8078   9328  612162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell104        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612162p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9328
-------------------------------------   ---- 
End-of-path arrival time (ps)           9328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell108   8078   9328  612162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell108        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612162p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9328
-------------------------------------   ---- 
End-of-path arrival time (ps)           9328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell109   8078   9328  612162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell109        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612170p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9320
-------------------------------------   ---- 
End-of-path arrival time (ps)           9320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85   1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell90   8070   9320  612170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell90         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612170p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9320
-------------------------------------   ---- 
End-of-path arrival time (ps)           9320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85   1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell96   8070   9320  612170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell96         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612170p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9320
-------------------------------------   ---- 
End-of-path arrival time (ps)           9320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell144   8070   9320  612170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell144        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 612170p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9320
-------------------------------------   ---- 
End-of-path arrival time (ps)           9320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell150   8070   9320  612170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell150        0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612171p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85   1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell99   8069   9319  612171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell99         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612171p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell110   8069   9319  612171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell110        0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612171p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell139   8069   9319  612171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell139        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612171p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell145   8069   9319  612171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell145        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612341p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9149
-------------------------------------   ---- 
End-of-path arrival time (ps)           9149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell22   7899   9149  612341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612341p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9149
-------------------------------------   ---- 
End-of-path arrival time (ps)           9149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell35   7899   9149  612341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612341p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9149
-------------------------------------   ---- 
End-of-path arrival time (ps)           9149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell44   7899   9149  612341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612341p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9149
-------------------------------------   ---- 
End-of-path arrival time (ps)           9149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell62   7899   9149  612341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612349p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9141
-------------------------------------   ---- 
End-of-path arrival time (ps)           9141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell29   7891   9141  612349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612349p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9141
-------------------------------------   ---- 
End-of-path arrival time (ps)           9141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell36   7891   9141  612349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612349p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9141
-------------------------------------   ---- 
End-of-path arrival time (ps)           9141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell47   7891   9141  612349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612349p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9141
-------------------------------------   ---- 
End-of-path arrival time (ps)           9141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell50   7891   9141  612349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612359p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9131
-------------------------------------   ---- 
End-of-path arrival time (ps)           9131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell28   7881   9131  612359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612359p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9131
-------------------------------------   ---- 
End-of-path arrival time (ps)           9131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell58   7881   9131  612359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612359p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9131
-------------------------------------   ---- 
End-of-path arrival time (ps)           9131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell70   7881   9131  612359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612418p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9072
-------------------------------------   ---- 
End-of-path arrival time (ps)           9072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell41   7822   9072  612418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612418p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9072
-------------------------------------   ---- 
End-of-path arrival time (ps)           9072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell56   7822   9072  612418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612418p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9072
-------------------------------------   ---- 
End-of-path arrival time (ps)           9072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell66   7822   9072  612418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612418p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9072
-------------------------------------   ---- 
End-of-path arrival time (ps)           9072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell75   7822   9072  612418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612541p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8949
-------------------------------------   ---- 
End-of-path arrival time (ps)           8949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell105   7699   8949  612541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell105        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612541p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8949
-------------------------------------   ---- 
End-of-path arrival time (ps)           8949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell112   7699   8949  612541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell112        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612541p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8949
-------------------------------------   ---- 
End-of-path arrival time (ps)           8949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell127   7699   8949  612541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell127        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612541p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8949
-------------------------------------   ---- 
End-of-path arrival time (ps)           8949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell149   7699   8949  612541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell149        0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612554p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8936
-------------------------------------   ---- 
End-of-path arrival time (ps)           8936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88   1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell91   7686   8936  612554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell91         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612554p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8936
-------------------------------------   ---- 
End-of-path arrival time (ps)           8936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88   1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell95   7686   8936  612554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell95         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612554p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8936
-------------------------------------   ---- 
End-of-path arrival time (ps)           8936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell125   7686   8936  612554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell125        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612554p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8936
-------------------------------------   ---- 
End-of-path arrival time (ps)           8936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell148   7686   8936  612554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell148        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 612771p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8719
-------------------------------------   ---- 
End-of-path arrival time (ps)           8719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell24   7469   8719  612771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612771p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8719
-------------------------------------   ---- 
End-of-path arrival time (ps)           8719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell46   7469   8719  612771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612771p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8719
-------------------------------------   ---- 
End-of-path arrival time (ps)           8719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell48   7469   8719  612771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612771p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8719
-------------------------------------   ---- 
End-of-path arrival time (ps)           8719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell71   7469   8719  612771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612784p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8706
-------------------------------------   ---- 
End-of-path arrival time (ps)           8706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell105   7456   8706  612784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell105        0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612784p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8706
-------------------------------------   ---- 
End-of-path arrival time (ps)           8706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell112   7456   8706  612784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell112        0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612784p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8706
-------------------------------------   ---- 
End-of-path arrival time (ps)           8706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell127   7456   8706  612784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell127        0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612784p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8706
-------------------------------------   ---- 
End-of-path arrival time (ps)           8706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell149   7456   8706  612784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell149        0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612793p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8697
-------------------------------------   ---- 
End-of-path arrival time (ps)           8697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83   1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell91   7447   8697  612793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell91         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612793p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8697
-------------------------------------   ---- 
End-of-path arrival time (ps)           8697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83   1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell95   7447   8697  612793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell95         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612793p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8697
-------------------------------------   ---- 
End-of-path arrival time (ps)           8697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell125   7447   8697  612793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell125        0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612793p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8697
-------------------------------------   ---- 
End-of-path arrival time (ps)           8697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell148   7447   8697  612793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell148        0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8679
-------------------------------------   ---- 
End-of-path arrival time (ps)           8679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell18   7429   8679  612811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8679
-------------------------------------   ---- 
End-of-path arrival time (ps)           8679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell25   7429   8679  612811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612911p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8579
-------------------------------------   ---- 
End-of-path arrival time (ps)           8579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell28   7329   8579  612911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612911p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8579
-------------------------------------   ---- 
End-of-path arrival time (ps)           8579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell58   7329   8579  612911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612911p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8579
-------------------------------------   ---- 
End-of-path arrival time (ps)           8579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell70   7329   8579  612911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612939p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8551
-------------------------------------   ---- 
End-of-path arrival time (ps)           8551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell22   7301   8551  612939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612939p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8551
-------------------------------------   ---- 
End-of-path arrival time (ps)           8551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell35   7301   8551  612939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612939p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8551
-------------------------------------   ---- 
End-of-path arrival time (ps)           8551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell44   7301   8551  612939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612939p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8551
-------------------------------------   ---- 
End-of-path arrival time (ps)           8551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell62   7301   8551  612939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 612996p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8494
-------------------------------------   ---- 
End-of-path arrival time (ps)           8494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  590744  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell7    6554   8494  612996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613097p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell101   7143   8393  613097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell101        0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613097p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell120   7143   8393  613097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell120        0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613097p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell128   7143   8393  613097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell128        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613097p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell132   7143   8393  613097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell132        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613125p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8365
-------------------------------------   ---- 
End-of-path arrival time (ps)           8365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell117   7115   8365  613125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell117        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613125p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8365
-------------------------------------   ---- 
End-of-path arrival time (ps)           8365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell123   7115   8365  613125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell123        0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613125p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8365
-------------------------------------   ---- 
End-of-path arrival time (ps)           8365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell133   7115   8365  613125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell133        0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613233p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8257
-------------------------------------   ---- 
End-of-path arrival time (ps)           8257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell101   7007   8257  613233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell101        0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613233p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8257
-------------------------------------   ---- 
End-of-path arrival time (ps)           8257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell120   7007   8257  613233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell120        0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613233p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8257
-------------------------------------   ---- 
End-of-path arrival time (ps)           8257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell128   7007   8257  613233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell128        0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613233p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8257
-------------------------------------   ---- 
End-of-path arrival time (ps)           8257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell132   7007   8257  613233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell132        0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 613258p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8232
-------------------------------------   ---- 
End-of-path arrival time (ps)           8232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  593687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell88   6292   8232  613258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 613292p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8198
-------------------------------------   ---- 
End-of-path arrival time (ps)           8198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  594226  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell87   6258   8198  613292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613328p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell38   6912   8162  613328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613328p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell51   6912   8162  613328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613328p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell57   6912   8162  613328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613347p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8143
-------------------------------------   ---- 
End-of-path arrival time (ps)           8143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell13   6893   8143  613347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613347p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8143
-------------------------------------   ---- 
End-of-path arrival time (ps)           8143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell26   6893   8143  613347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613347p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8143
-------------------------------------   ---- 
End-of-path arrival time (ps)           8143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell34   6893   8143  613347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 613347p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8143
-------------------------------------   ---- 
End-of-path arrival time (ps)           8143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell69   6893   8143  613347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613365p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell39   6875   8125  613365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613365p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell53   6875   8125  613365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613365p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell60   6875   8125  613365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613365p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell63   6875   8125  613365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613390p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8100
-------------------------------------   ---- 
End-of-path arrival time (ps)           8100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell29   6850   8100  613390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613390p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8100
-------------------------------------   ---- 
End-of-path arrival time (ps)           8100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell36   6850   8100  613390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613390p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8100
-------------------------------------   ---- 
End-of-path arrival time (ps)           8100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell47   6850   8100  613390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613390p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8100
-------------------------------------   ---- 
End-of-path arrival time (ps)           8100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell50   6850   8100  613390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 613443p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  589600  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell6    6107   8047  613443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 613459p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  593445  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell86   6091   8031  613459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 613479p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  594084  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell83   6071   8011  613479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 613706p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7784
-------------------------------------   ---- 
End-of-path arrival time (ps)           7784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell20   6534   7784  613706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613706p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7784
-------------------------------------   ---- 
End-of-path arrival time (ps)           7784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell31   6534   7784  613706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613706p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7784
-------------------------------------   ---- 
End-of-path arrival time (ps)           7784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell32   6534   7784  613706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613715p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84   1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell98   6525   7775  613715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell98         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613715p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell124   6525   7775  613715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell124        0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613715p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell142   6525   7775  613715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell142        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613718p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7772
-------------------------------------   ---- 
End-of-path arrival time (ps)           7772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell13   6522   7772  613718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613718p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7772
-------------------------------------   ---- 
End-of-path arrival time (ps)           7772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell26   6522   7772  613718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613718p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7772
-------------------------------------   ---- 
End-of-path arrival time (ps)           7772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell34   6522   7772  613718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 613718p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7772
-------------------------------------   ---- 
End-of-path arrival time (ps)           7772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell69   6522   7772  613718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613719p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7771
-------------------------------------   ---- 
End-of-path arrival time (ps)           7771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell40   6521   7771  613719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613719p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7771
-------------------------------------   ---- 
End-of-path arrival time (ps)           7771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell43   6521   7771  613719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 613719p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7771
-------------------------------------   ---- 
End-of-path arrival time (ps)           7771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell54   6521   7771  613719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613719p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7771
-------------------------------------   ---- 
End-of-path arrival time (ps)           7771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell74   6521   7771  613719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7678
-------------------------------------   ---- 
End-of-path arrival time (ps)           7678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell117   6428   7678  613812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell117        0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7678
-------------------------------------   ---- 
End-of-path arrival time (ps)           7678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell123   6428   7678  613812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell123        0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7678
-------------------------------------   ---- 
End-of-path arrival time (ps)           7678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell133   6428   7678  613812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell133        0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613939p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7551
-------------------------------------   ---- 
End-of-path arrival time (ps)           7551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell119   6301   7551  613939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell119        0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 613939p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7551
-------------------------------------   ---- 
End-of-path arrival time (ps)           7551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell122   6301   7551  613939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell122        0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613991p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell101   6249   7499  613991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell101        0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613991p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell120   6249   7499  613991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell120        0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613991p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell128   6249   7499  613991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell128        0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613991p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell132   6249   7499  613991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell132        0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614050p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell89   6190   7440  614050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell89         0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614050p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88   1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell97   6190   7440  614050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell97         0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614050p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell140   6190   7440  614050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell140        0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614050p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell146   6190   7440  614050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell146        0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614076p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85   1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell98   6164   7414  614076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell98         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614076p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell124   6164   7414  614076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell124        0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614076p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell142   6164   7414  614076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell142        0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614228p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell89   6012   7262  614228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell89         0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614228p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86   1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell97   6012   7262  614228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell97         0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614228p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell140   6012   7262  614228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell140        0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614228p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell146   6012   7262  614228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell146        0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614348p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7142
-------------------------------------   ---- 
End-of-path arrival time (ps)           7142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell115   5892   7142  614348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell115        0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614348p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7142
-------------------------------------   ---- 
End-of-path arrival time (ps)           7142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell137   5892   7142  614348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell137        0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614348p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7142
-------------------------------------   ---- 
End-of-path arrival time (ps)           7142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell152   5892   7142  614348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell152        0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614356p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88   1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell92   5884   7134  614356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell92         0      0  RISE       1



++++ Path 729 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614356p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell100   5884   7134  614356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell100        0      0  RISE       1



++++ Path 730 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614356p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell107   5884   7134  614356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell107        0      0  RISE       1



++++ Path 731 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614356p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell138   5884   7134  614356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell138        0      0  RISE       1



++++ Path 732 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614575p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6915
-------------------------------------   ---- 
End-of-path arrival time (ps)           6915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell101   5665   6915  614575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell101        0      0  RISE       1



++++ Path 733 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614575p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6915
-------------------------------------   ---- 
End-of-path arrival time (ps)           6915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell120   5665   6915  614575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell120        0      0  RISE       1



++++ Path 734 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 614575p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6915
-------------------------------------   ---- 
End-of-path arrival time (ps)           6915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell128   5665   6915  614575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell128        0      0  RISE       1



++++ Path 735 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614575p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6915
-------------------------------------   ---- 
End-of-path arrival time (ps)           6915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell132   5665   6915  614575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell132        0      0  RISE       1



++++ Path 736 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614689p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6801
-------------------------------------   ---- 
End-of-path arrival time (ps)           6801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell15   5551   6801  614689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 737 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614689p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6801
-------------------------------------   ---- 
End-of-path arrival time (ps)           6801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell37   5551   6801  614689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 738 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614689p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6801
-------------------------------------   ---- 
End-of-path arrival time (ps)           6801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell49   5551   6801  614689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 739 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614689p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6801
-------------------------------------   ---- 
End-of-path arrival time (ps)           6801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell68   5551   6801  614689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 740 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614692p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell14   5548   6798  614692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 741 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614692p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell45   5548   6798  614692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 742 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614692p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell72   5548   6798  614692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 743 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614707p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell33   5533   6783  614707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 744 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614707p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell52   5533   6783  614707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 745 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614707p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell65   5533   6783  614707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 746 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614721p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6769
-------------------------------------   ---- 
End-of-path arrival time (ps)           6769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell19   5519   6769  614721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 747 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614721p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6769
-------------------------------------   ---- 
End-of-path arrival time (ps)           6769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell42   5519   6769  614721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 748 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614721p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6769
-------------------------------------   ---- 
End-of-path arrival time (ps)           6769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell61   5519   6769  614721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 749 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614721p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6769
-------------------------------------   ---- 
End-of-path arrival time (ps)           6769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell67   5519   6769  614721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 750 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614787p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell115   5453   6703  614787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell115        0      0  RISE       1



++++ Path 751 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614787p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell137   5453   6703  614787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell137        0      0  RISE       1



++++ Path 752 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614787p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell152   5453   6703  614787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell152        0      0  RISE       1



++++ Path 753 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614808p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell12   5432   6682  614808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 754 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614808p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell23   5432   6682  614808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 755 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614808p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell30   5432   6682  614808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 756 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614808p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell55   5432   6682  614808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 757 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614828p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell16   5412   6662  614828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 758 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614828p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell27   5412   6662  614828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 759 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614828p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell64   5412   6662  614828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 760 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614828p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell73   5412   6662  614828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 761 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614832p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell17   5408   6658  614832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 762 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614832p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell21   5408   6658  614832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 763 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614832p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell59   5408   6658  614832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 764 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614854p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell41   5386   6636  614854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 765 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614854p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell56   5386   6636  614854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 766 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614854p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell66   5386   6636  614854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 767 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614854p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell75   5386   6636  614854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 768 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614906p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell126   5334   6584  614906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell126        0      0  RISE       1



++++ Path 769 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614906p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell141   5334   6584  614906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell141        0      0  RISE       1



++++ Path 770 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614906p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell143   5334   6584  614906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell143        0      0  RISE       1



++++ Path 771 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614906p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell147   5334   6584  614906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell147        0      0  RISE       1



++++ Path 772 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87   1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell94   5294   6544  614946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell94         0      0  RISE       1



++++ Path 773 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell102   5294   6544  614946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell102        0      0  RISE       1



++++ Path 774 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell118   5294   6544  614946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell118        0      0  RISE       1



++++ Path 775 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell135   5294   6544  614946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell135        0      0  RISE       1



++++ Path 776 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87   1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell90   5245   6495  614995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell90         0      0  RISE       1



++++ Path 777 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87   1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell96   5245   6495  614995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell96         0      0  RISE       1



++++ Path 778 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell144   5245   6495  614995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell144        0      0  RISE       1



++++ Path 779 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell150   5245   6495  614995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell150        0      0  RISE       1



++++ Path 780 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/tc
Path End       : \APPS_ADC:soc_out\/main_5
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 615005p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6485
-------------------------------------   ---- 
End-of-path arrival time (ps)           6485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/tc  count7cell    2050   2050  615005  RISE       1
\APPS_ADC:soc_out\/main_5              macrocell80   4435   6485  615005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell80         0      0  RISE       1



++++ Path 781 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \TPS_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615019p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -5360
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell2   1210   1210  610830  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     3411   4621  615019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 782 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615070p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6420
-------------------------------------   ---- 
End-of-path arrival time (ps)           6420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell83   1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell89   5170   6420  615070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell89         0      0  RISE       1



++++ Path 783 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615070p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6420
-------------------------------------   ---- 
End-of-path arrival time (ps)           6420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83   1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell97   5170   6420  615070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell97         0      0  RISE       1



++++ Path 784 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615070p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6420
-------------------------------------   ---- 
End-of-path arrival time (ps)           6420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell140   5170   6420  615070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell140        0      0  RISE       1



++++ Path 785 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615070p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6420
-------------------------------------   ---- 
End-of-path arrival time (ps)           6420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell146   5170   6420  615070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell146        0      0  RISE       1



++++ Path 786 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615082p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83   1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell92   5158   6408  615082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell92         0      0  RISE       1



++++ Path 787 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615082p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell100   5158   6408  615082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell100        0      0  RISE       1



++++ Path 788 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615082p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell107   5158   6408  615082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell107        0      0  RISE       1



++++ Path 789 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615082p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell138   5158   6408  615082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell138        0      0  RISE       1



++++ Path 790 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615086p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6404
-------------------------------------   ---- 
End-of-path arrival time (ps)           6404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell115   5154   6404  615086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell115        0      0  RISE       1



++++ Path 791 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615086p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6404
-------------------------------------   ---- 
End-of-path arrival time (ps)           6404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell137   5154   6404  615086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell137        0      0  RISE       1



++++ Path 792 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615086p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6404
-------------------------------------   ---- 
End-of-path arrival time (ps)           6404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell152   5154   6404  615086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell152        0      0  RISE       1



++++ Path 793 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 615106p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  594307  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell84   4444   6384  615106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1



++++ Path 794 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 615126p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6364
-------------------------------------   ---- 
End-of-path arrival time (ps)           6364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  594347  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell85   4424   6364  615126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1



++++ Path 795 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 615152p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6338
-------------------------------------   ---- 
End-of-path arrival time (ps)           6338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  590105  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell10   4398   6338  615152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1



++++ Path 796 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 615188p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell39   5052   6302  615188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 797 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 615188p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell53   5052   6302  615188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 798 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615188p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell60   5052   6302  615188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 799 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615188p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell63   5052   6302  615188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 800 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615200p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell24   5040   6290  615200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 801 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615200p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell46   5040   6290  615200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 802 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615200p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell48   5040   6290  615200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 803 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615200p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell71   5040   6290  615200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 804 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615266p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell101   4974   6224  615266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell101        0      0  RISE       1



++++ Path 805 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615266p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell120   4974   6224  615266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell120        0      0  RISE       1



++++ Path 806 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615266p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell128   4974   6224  615266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell128        0      0  RISE       1



++++ Path 807 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615266p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell132   4974   6224  615266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell132        0      0  RISE       1



++++ Path 808 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615299p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell18   4941   6191  615299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 809 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615299p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell25   4941   6191  615299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 810 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102/q
Path End       : \APPS_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 615328p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9172
-------------------------------------   ---- 
End-of-path arrival time (ps)           9172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_102/q                            macrocell1    1250   1250  615328  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1   7922   9172  615328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/clock                           statuscell1         0      0  RISE       1



++++ Path 811 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 615477p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  591152  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell11   4073   6013  615477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1



++++ Path 812 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615521p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5969
-------------------------------------   ---- 
End-of-path arrival time (ps)           5969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87   1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell99   4719   5969  615521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell99         0      0  RISE       1



++++ Path 813 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615521p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5969
-------------------------------------   ---- 
End-of-path arrival time (ps)           5969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell110   4719   5969  615521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell110        0      0  RISE       1



++++ Path 814 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 615521p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5969
-------------------------------------   ---- 
End-of-path arrival time (ps)           5969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell139   4719   5969  615521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell139        0      0  RISE       1



++++ Path 815 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615521p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5969
-------------------------------------   ---- 
End-of-path arrival time (ps)           5969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell145   4719   5969  615521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell145        0      0  RISE       1



++++ Path 816 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615531p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell119   4709   5959  615531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell119        0      0  RISE       1



++++ Path 817 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615531p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell122   4709   5959  615531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell122        0      0  RISE       1



++++ Path 818 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \TPS_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 615534p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8966
-------------------------------------   ---- 
End-of-path arrival time (ps)           8966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell3          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
Net_4/q                             macrocell3    1250   1250  615534  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell2   7716   8966  615534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/clock                            statuscell2         0      0  RISE       1



++++ Path 819 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 615542p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  590702  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell9    4008   5948  615542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1



++++ Path 820 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615559p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell126   4681   5931  615559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell126        0      0  RISE       1



++++ Path 821 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 615559p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell141   4681   5931  615559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell141        0      0  RISE       1



++++ Path 822 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615559p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell143   4681   5931  615559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell143        0      0  RISE       1



++++ Path 823 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615559p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell147   4681   5931  615559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell147        0      0  RISE       1



++++ Path 824 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615597p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84   1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell94   4643   5893  615597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell94         0      0  RISE       1



++++ Path 825 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615597p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell102   4643   5893  615597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell102        0      0  RISE       1



++++ Path 826 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615597p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell118   4643   5893  615597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell118        0      0  RISE       1



++++ Path 827 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615597p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell135   4643   5893  615597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell135        0      0  RISE       1



++++ Path 828 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615600p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell119   4640   5890  615600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell119        0      0  RISE       1



++++ Path 829 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615600p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell84    1250   1250  594212  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell122   4640   5890  615600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell122        0      0  RISE       1



++++ Path 830 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615750p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell24   4490   5740  615750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 831 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615750p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell46   4490   5740  615750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 832 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615750p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell48   4490   5740  615750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 833 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615750p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell71   4490   5740  615750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 834 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615798p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell13   4442   5692  615798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 835 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615798p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell26   4442   5692  615798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 836 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615798p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell34   4442   5692  615798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 837 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615798p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell69   4442   5692  615798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 838 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615817p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell28   4423   5673  615817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 839 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615817p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell58   4423   5673  615817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 840 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615817p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell70   4423   5673  615817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 841 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615852p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell38   4388   5638  615852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 842 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615852p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell51   4388   5638  615852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 843 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615852p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell57   4388   5638  615852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 844 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 615858p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell39   4382   5632  615858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 845 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 615858p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell53   4382   5632  615858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 846 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615858p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell60   4382   5632  615858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 847 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615858p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell63   4382   5632  615858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 848 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615895p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87   1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell93   4345   5595  615895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell93         0      0  RISE       1



++++ Path 849 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615895p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell104   4345   5595  615895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell104        0      0  RISE       1



++++ Path 850 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615895p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell108   4345   5595  615895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell108        0      0  RISE       1



++++ Path 851 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615895p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell109   4345   5595  615895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell109        0      0  RISE       1



++++ Path 852 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615970p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell40   4270   5520  615970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 853 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615970p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell43   4270   5520  615970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 854 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615970p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell54   4270   5520  615970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 855 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615970p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell74   4270   5520  615970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 856 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615979p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell103   4261   5511  615979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell103        0      0  RISE       1



++++ Path 857 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615979p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell131   4261   5511  615979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell131        0      0  RISE       1



++++ Path 858 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615979p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell134   4261   5511  615979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell134        0      0  RISE       1



++++ Path 859 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615980p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell24   4260   5510  615980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 860 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615980p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell46   4260   5510  615980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 861 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615980p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell48   4260   5510  615980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 862 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615980p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  586849  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell71   4260   5510  615980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 863 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell103   4245   5495  615995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell103        0      0  RISE       1



++++ Path 864 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell131   4245   5495  615995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell131        0      0  RISE       1



++++ Path 865 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell134   4245   5495  615995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell134        0      0  RISE       1



++++ Path 866 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615999p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell38   4241   5491  615999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 867 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615999p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell51   4241   5491  615999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 868 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615999p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell57   4241   5491  615999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 869 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 616032p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell18   4208   5458  616032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 870 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616032p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  586608  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell25   4208   5458  616032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 871 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616182p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell126   4058   5308  616182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell126        0      0  RISE       1



++++ Path 872 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616182p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell141   4058   5308  616182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell141        0      0  RISE       1



++++ Path 873 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616182p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell143   4058   5308  616182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell143        0      0  RISE       1



++++ Path 874 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616182p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell147   4058   5308  616182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell147        0      0  RISE       1



++++ Path 875 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616191p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85   1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell94   4049   5299  616191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell94         0      0  RISE       1



++++ Path 876 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616191p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell102   4049   5299  616191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell102        0      0  RISE       1



++++ Path 877 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 616191p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell118   4049   5299  616191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell118        0      0  RISE       1



++++ Path 878 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 616191p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell85    1250   1250  594157  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell135   4049   5299  616191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell135        0      0  RISE       1



++++ Path 879 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616212p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell20   4028   5278  616212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 880 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 616212p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell31   4028   5278  616212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 881 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616212p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell32   4028   5278  616212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 882 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 616311p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell38   3929   5179  616311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 883 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 616311p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell51   3929   5179  616311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 884 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 616311p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  585825  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell57   3929   5179  616311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 885 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616346p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell29   3894   5144  616346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 886 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616346p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell36   3894   5144  616346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 887 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 616346p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell47   3894   5144  616346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 888 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 616346p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell50   3894   5144  616346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 889 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616347p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell22   3893   5143  616347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 890 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616347p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell35   3893   5143  616347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 891 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616347p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell44   3893   5143  616347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 892 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616347p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  589145  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell62   3893   5143  616347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 893 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 616504p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell111   3736   4986  616504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell111        0      0  RISE       1



++++ Path 894 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616504p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell86    1250   1250  589572  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell130   3736   4986  616504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell130        0      0  RISE       1



++++ Path 895 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 616651p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell111   3589   4839  616651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell111        0      0  RISE       1



++++ Path 896 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616651p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  589699  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell130   3589   4839  616651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell130        0      0  RISE       1



++++ Path 897 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:soc_out\/q
Path End       : \TPS_ADC:bSAR_SEQ:state_1\/main_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 616774p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell157        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:soc_out\/q                macrocell157   1250   1250  616774  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/main_0  macrocell156   3466   4716  616774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell156        0      0  RISE       1



++++ Path 898 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:soc_out\/q
Path End       : \TPS_ADC:soc_out\/main_0
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 616774p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell157        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:soc_out\/q       macrocell157   1250   1250  616774  RISE       1
\TPS_ADC:soc_out\/main_0  macrocell157   3466   4716  616774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell157        0      0  RISE       1



++++ Path 899 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 616798p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  616798  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4892   6102  616798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 900 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 616801p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  616798  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    4889   6099  616801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/clock                           statuscell1         0      0  RISE       1



++++ Path 901 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 616887p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell16   3353   4603  616887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 902 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616887p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell27   3353   4603  616887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 903 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616887p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell64   3353   4603  616887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 904 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616887p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell73   3353   4603  616887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 905 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616891p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell17   3349   4599  616891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 906 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616891p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell21   3349   4599  616891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 907 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616891p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell59   3349   4599  616891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 908 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \TPS_ADC:bSAR_SEQ:state_1\/main_2
Capture Clock  : \TPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 616898p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell2   1210   1210  610830  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/main_2     macrocell156   3382   4592  616898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell156        0      0  RISE       1



++++ Path 909 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \TPS_ADC:soc_out\/main_2
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 616898p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell2   1210   1210  610830  RISE       1
\TPS_ADC:soc_out\/main_2              macrocell157   3382   4592  616898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell157        0      0  RISE       1



++++ Path 910 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 617063p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell19   3177   4427  617063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 911 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 617063p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell42   3177   4427  617063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 912 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 617063p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell61   3177   4427  617063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 913 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 617063p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell67   3177   4427  617063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 914 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 617067p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell15   3173   4423  617067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 915 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 617067p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell37   3173   4423  617067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 916 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 617067p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell49   3173   4423  617067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 917 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 617067p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell68   3173   4423  617067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 918 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 617070p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell14   3170   4420  617070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 919 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 617070p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell45   3170   4420  617070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 920 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 617070p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell72   3170   4420  617070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 921 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 617071p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell33   3169   4419  617071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 922 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 617071p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell52   3169   4419  617071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 923 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 617071p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  592569  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell65   3169   4419  617071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 924 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 617091p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  617091  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell2    4599   5809  617091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/clock                            statuscell2         0      0  RISE       1



++++ Path 925 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/tc
Path End       : \TPS_ADC:soc_out\/main_5
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 617114p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/tc  count7cell     2050   2050  617114  RISE       1
\TPS_ADC:soc_out\/main_5              macrocell157   2326   4376  617114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell157        0      0  RISE       1



++++ Path 926 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 617138p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell12   3102   4352  617138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 927 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 617138p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell23   3102   4352  617138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 928 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 617138p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell30   3102   4352  617138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 929 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 617138p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  594650  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell55   3102   4352  617138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 930 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_2
Path End       : \TPS_ADC:soc_out\/main_3
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 617396p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_2  controlcell2   1210   1210  617396  RISE       1
\TPS_ADC:soc_out\/main_3              macrocell157   2884   4094  617396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell157        0      0  RISE       1



++++ Path 931 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 617450p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell117   2790   4040  617450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell117        0      0  RISE       1



++++ Path 932 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 617450p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell123   2790   4040  617450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell123        0      0  RISE       1



++++ Path 933 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 617450p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell133   2790   4040  617450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell133        0      0  RISE       1



++++ Path 934 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 617450p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87   1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell98   2790   4040  617450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell98         0      0  RISE       1



++++ Path 935 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 617450p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell124   2790   4040  617450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell124        0      0  RISE       1



++++ Path 936 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 617450p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell87    1250   1250  593139  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell142   2790   4040  617450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell142        0      0  RISE       1



++++ Path 937 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 617462p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell111   2778   4028  617462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell111        0      0  RISE       1



++++ Path 938 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 617462p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell130   2778   4028  617462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell130        0      0  RISE       1



++++ Path 939 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 617467p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell103   2773   4023  617467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell103        0      0  RISE       1



++++ Path 940 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 617467p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell131   2773   4023  617467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell131        0      0  RISE       1



++++ Path 941 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 617467p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell83    1250   1250  589841  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell134   2773   4023  617467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell134        0      0  RISE       1



++++ Path 942 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \APPS_ADC:bSAR_SEQ:state_1\/main_2
Capture Clock  : \APPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617481p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4009
-------------------------------------   ---- 
End-of-path arrival time (ps)           4009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell1   1210   1210  609158  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/main_2     macrocell79    2799   4009  617481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 943 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \APPS_ADC:soc_out\/main_2
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 617481p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4009
-------------------------------------   ---- 
End-of-path arrival time (ps)           4009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell1   1210   1210  609158  RISE       1
\APPS_ADC:soc_out\/main_2              macrocell80    2799   4009  617481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell80         0      0  RISE       1



++++ Path 944 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:state_1\/q
Path End       : \APPS_ADC:bSAR_SEQ:state_1\/main_3
Capture Clock  : \APPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617935p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:state_1\/q       macrocell79   1250   1250  617935  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/main_3  macrocell79   2305   3555  617935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 945 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:state_1\/q
Path End       : \APPS_ADC:soc_out\/main_4
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 617935p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:state_1\/q  macrocell79   1250   1250  617935  RISE       1
\APPS_ADC:soc_out\/main_4      macrocell80   2305   3555  617935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell80         0      0  RISE       1



++++ Path 946 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_102/main_1
Capture Clock  : Net_102/clock_0
Path slack     : 617940p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:nrq_reg\/q  macrocell78   1250   1250  617940  RISE       1
Net_102/main_1                 macrocell1    2300   3550  617940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 947 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:state_1\/q
Path End       : \TPS_ADC:bSAR_SEQ:state_1\/main_3
Capture Clock  : \TPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617940p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell156        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:state_1\/q       macrocell156   1250   1250  617940  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/main_3  macrocell156   2300   3550  617940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell156        0      0  RISE       1



++++ Path 948 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:state_1\/q
Path End       : \TPS_ADC:soc_out\/main_4
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 617940p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell156        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:state_1\/q  macrocell156   1250   1250  617940  RISE       1
\TPS_ADC:soc_out\/main_4      macrocell157   2300   3550  617940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell157        0      0  RISE       1



++++ Path 949 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:soc_out\/q
Path End       : \APPS_ADC:bSAR_SEQ:state_1\/main_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617942p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:soc_out\/q                macrocell80   1250   1250  617942  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/main_0  macrocell79   2298   3548  617942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 950 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:soc_out\/q
Path End       : \APPS_ADC:soc_out\/main_0
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 617942p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell80         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:soc_out\/q       macrocell80   1250   1250  617942  RISE       1
\APPS_ADC:soc_out\/main_0  macrocell80   2298   3548  617942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell80         0      0  RISE       1



++++ Path 951 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4/main_1
Capture Clock  : Net_4/clock_0
Path slack     : 617944p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                         macrocell155        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:nrq_reg\/q  macrocell155   1250   1250  617944  RISE       1
Net_4/main_1                  macrocell3     2296   3546  617944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell3          0      0  RISE       1



++++ Path 952 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_2
Path End       : \APPS_ADC:soc_out\/main_3
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 617968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_2  controlcell1   1210   1210  617968  RISE       1
\APPS_ADC:soc_out\/main_3              macrocell80    2312   3522  617968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell80         0      0  RISE       1



++++ Path 953 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4/clk_en
Capture Clock  : Net_4/clock_0
Path slack     : 618765p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  617091  RISE       1
Net_4/clk_en                          macrocell3     2925   4135  618765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell3          0      0  RISE       1



++++ Path 954 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 618765p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell2   1210   1210  617091  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2925   4135  618765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 955 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 618765p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  617091  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell155   2925   4135  618765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                         macrocell155        0      0  RISE       1



++++ Path 956 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:state_1\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 618765p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  617091  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clk_en     macrocell156   2925   4135  618765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell156        0      0  RISE       1



++++ Path 957 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:soc_out\/clk_en
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 618765p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  617091  RISE       1
\TPS_ADC:soc_out\/clk_en              macrocell157   2925   4135  618765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell157        0      0  RISE       1



++++ Path 958 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_102/clk_en
Capture Clock  : Net_102/clock_0
Path slack     : 619401p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  616798  RISE       1
Net_102/clk_en                         macrocell1     2289   3499  619401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 959 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 619401p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  616798  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell78    2289   3499  619401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 960 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:state_1\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 619401p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  616798  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clk_en     macrocell79    2289   3499  619401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 961 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:soc_out\/clk_en
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 619401p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  616798  RISE       1
\APPS_ADC:soc_out\/clk_en              macrocell80    2289   3499  619401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell80         0      0  RISE       1



++++ Path 962 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064411p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12732
-------------------------------------   ----- 
End-of-path arrival time (ps)           12732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell175        0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell175    1250   1250  1064411  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell158    4463   5713  1064411  RISE       1
\UART:BUART:counter_load_not\/q                macrocell158    3350   9063  1064411  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   3670  12732  1064411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



++++ Path 963 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1066163p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16670
-------------------------------------   ----- 
End-of-path arrival time (ps)           16670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1066163  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell178    3091   6671  1066163  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell178    3350  10021  1066163  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell2    6649  16670  1066163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 964 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066835p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11138
-------------------------------------   ----- 
End-of-path arrival time (ps)           11138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell161        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q   macrocell161   1250   1250  1066835  RISE       1
\UART:BUART:rx_counter_load\/main_3  macrocell163   4288   5538  1066835  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell163   3350   8888  1066835  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell     2250  11138  1066835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 965 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1067011p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15822
-------------------------------------   ----- 
End-of-path arrival time (ps)           15822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1067011  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell172    6622  10202  1067011  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell172    3350  13552  1067011  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell1    2270  15822  1067011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 966 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1071009p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1071009  RISE       1
\UART:BUART:pollcount_1\/main_2        macrocell160   6874   8814  1071009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell160        0      0  RISE       1



++++ Path 967 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071039p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell175        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell175    1250   1250  1064411  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   5034   6284  1071039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 968 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071278p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6046
-------------------------------------   ---- 
End-of-path arrival time (ps)           6046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell167    1250   1250  1067640  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   4796   6046  1071278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 969 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1071374p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8449
-------------------------------------   ---- 
End-of-path arrival time (ps)           8449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell159        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell159   1250   1250  1069175  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell160   7199   8449  1071374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell160        0      0  RISE       1



++++ Path 970 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1071481p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8342
-------------------------------------   ---- 
End-of-path arrival time (ps)           8342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1071481  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell160   6402   8342  1071481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell160        0      0  RISE       1



++++ Path 971 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1071569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell160        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell160   1250   1250  1065266  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell167   7004   8254  1071569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 972 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell160        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell160   1250   1250  1065266  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell171   7004   8254  1071569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell171        0      0  RISE       1



++++ Path 973 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1071678p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8145
-------------------------------------   ---- 
End-of-path arrival time (ps)           8145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1071009  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell162   6205   8145  1071678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell162        0      0  RISE       1



++++ Path 974 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1071688p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8135
-------------------------------------   ---- 
End-of-path arrival time (ps)           8135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1071009  RISE       1
\UART:BUART:pollcount_0\/main_2        macrocell159   6195   8135  1071688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell159        0      0  RISE       1



++++ Path 975 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071716p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell161        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q       macrocell161    1250   1250  1066835  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   4357   5607  1071716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 976 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071793p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1065147  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   5341   5531  1071793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 977 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072193p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell176        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell176    1250   1250  1064996  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3880   5130  1072193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 978 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072598p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7226
-------------------------------------   ---- 
End-of-path arrival time (ps)           7226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell162        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell162   1250   1250  1072598  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell168   5976   7226  1072598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell168        0      0  RISE       1



++++ Path 979 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell162        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell162    1250   1250  1072598  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   3233   4483  1072840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 980 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell162        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell162   1250   1250  1072598  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell165   5440   6690  1073134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell165        0      0  RISE       1



++++ Path 981 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell162        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell162   1250   1250  1072598  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell167   5440   6690  1073134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 982 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell162        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell162   1250   1250  1072598  RISE       1
\UART:BUART:rx_state_3\/main_1   macrocell169   5440   6690  1073134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell169        0      0  RISE       1



++++ Path 983 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell162        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell162   1250   1250  1072598  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell171   5440   6690  1073134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell171        0      0  RISE       1



++++ Path 984 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1073136p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1066163  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell175    3107   6687  1073136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell175        0      0  RISE       1



++++ Path 985 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073139p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6685
-------------------------------------   ---- 
End-of-path arrival time (ps)           6685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  1073139  RISE       1
\UART:BUART:txn\/main_3                macrocell180    2315   6685  1073139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell180        0      0  RISE       1



++++ Path 986 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073317p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell161        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell161   1250   1250  1066835  RISE       1
\UART:BUART:rx_load_fifo\/main_7    macrocell165   5256   6506  1073317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell165        0      0  RISE       1



++++ Path 987 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073317p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell161        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell161   1250   1250  1066835  RISE       1
\UART:BUART:rx_state_0\/main_10     macrocell167   5256   6506  1073317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 988 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073317p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell161        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell161   1250   1250  1066835  RISE       1
\UART:BUART:rx_state_3\/main_7      macrocell169   5256   6506  1073317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell169        0      0  RISE       1



++++ Path 989 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073317p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell161        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell161   1250   1250  1066835  RISE       1
\UART:BUART:rx_status_3\/main_7     macrocell171   5256   6506  1073317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell171        0      0  RISE       1



++++ Path 990 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073429p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell165        0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell165    1250   1250  1069117  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   5524   6774  1073429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 991 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073771p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1071481  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell162   4112   6052  1073771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell162        0      0  RISE       1



++++ Path 992 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1073781p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1071481  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell159   4102   6042  1073781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell159        0      0  RISE       1



++++ Path 993 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073904p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell159        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q      macrocell159   1250   1250  1069175  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell167   4670   5920  1073904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 994 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073904p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell159        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell159   1250   1250  1069175  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell171   4670   5920  1073904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell171        0      0  RISE       1



++++ Path 995 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074148p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5676
-------------------------------------   ---- 
End-of-path arrival time (ps)           5676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1065147  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell175    5486   5676  1074148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell175        0      0  RISE       1



++++ Path 996 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074156p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1065147  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell176    5478   5668  1074156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell176        0      0  RISE       1



++++ Path 997 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074156p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1065147  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell177    5478   5668  1074156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell177        0      0  RISE       1



++++ Path 998 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell161        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell161   1250   1250  1066835  RISE       1
\UART:BUART:rx_state_2\/main_8      macrocell168   4288   5538  1074285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell168        0      0  RISE       1



++++ Path 999 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell161        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q      macrocell161   1250   1250  1066835  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell170   4288   5538  1074285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell170        0      0  RISE       1



++++ Path 1000 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074303p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell177        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell177   1250   1250  1064587  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell174   4270   5520  1074303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell174        0      0  RISE       1



++++ Path 1001 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074303p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell177        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell177   1250   1250  1064587  RISE       1
\UART:BUART:txn\/main_4    macrocell180   4270   5520  1074303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell180        0      0  RISE       1



++++ Path 1002 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074390p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell177        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell177   1250   1250  1064587  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell175   4184   5434  1074390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell175        0      0  RISE       1



++++ Path 1003 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074568p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell169        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell169   1250   1250  1067659  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell165   4006   5256  1074568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell165        0      0  RISE       1



++++ Path 1004 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074568p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell169        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell169   1250   1250  1067659  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell167   4006   5256  1074568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 1005 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074568p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell169        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell169   1250   1250  1067659  RISE       1
\UART:BUART:rx_state_3\/main_2  macrocell169   4006   5256  1074568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell169        0      0  RISE       1



++++ Path 1006 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074568p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell169        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell169   1250   1250  1067659  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell171   4006   5256  1074568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell171        0      0  RISE       1



++++ Path 1007 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell175        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell175   1250   1250  1064411  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell174   3817   5067  1074757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell174        0      0  RISE       1



++++ Path 1008 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell175        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell175   1250   1250  1064411  RISE       1
\UART:BUART:txn\/main_2    macrocell180   3817   5067  1074757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell180        0      0  RISE       1



++++ Path 1009 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1074794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell159        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell159   1250   1250  1069175  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell159   3780   5030  1074794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell159        0      0  RISE       1



++++ Path 1010 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074907p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell176        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell176   1250   1250  1064996  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell174   3666   4916  1074907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell174        0      0  RISE       1



++++ Path 1011 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074907p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell176        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell176   1250   1250  1064996  RISE       1
\UART:BUART:txn\/main_1    macrocell180   3666   4916  1074907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell180        0      0  RISE       1



++++ Path 1012 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell177        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell177   1250   1250  1064587  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell176   3616   4866  1074957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell176        0      0  RISE       1



++++ Path 1013 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell177        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell177   1250   1250  1064587  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell177   3616   4866  1074957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell177        0      0  RISE       1



++++ Path 1014 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075039p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1075039  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell176    4594   4784  1075039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell176        0      0  RISE       1



++++ Path 1015 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075039p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1075039  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell177    4594   4784  1075039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell177        0      0  RISE       1



++++ Path 1016 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075048p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  1075048  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell162   2835   4775  1075048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell162        0      0  RISE       1



++++ Path 1017 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075090p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell167   1250   1250  1067640  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell168   3483   4733  1075090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell168        0      0  RISE       1



++++ Path 1018 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075090p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell167   1250   1250  1067640  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell170   3483   4733  1075090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell170        0      0  RISE       1



++++ Path 1019 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell169        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell169   1250   1250  1067659  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell168   3464   4714  1075109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell168        0      0  RISE       1



++++ Path 1020 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell169        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell169   1250   1250  1067659  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell170   3464   4714  1075109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell170        0      0  RISE       1



++++ Path 1021 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075159p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell174        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell174   1250   1250  1075159  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell175   3414   4664  1075159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell175        0      0  RISE       1



++++ Path 1022 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075174p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell174        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell174   1250   1250  1075159  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell176   3399   4649  1075174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell176        0      0  RISE       1



++++ Path 1023 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075174p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell174        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell174   1250   1250  1075159  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell177   3399   4649  1075174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell177        0      0  RISE       1



++++ Path 1024 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075181  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell165   2702   4642  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell165        0      0  RISE       1



++++ Path 1025 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075181  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell167   2702   4642  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 1026 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075181  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell169   2702   4642  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell169        0      0  RISE       1



++++ Path 1027 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075183p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075183  RISE       1
\UART:BUART:rx_load_fifo\/main_4       macrocell165   2701   4641  1075183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell165        0      0  RISE       1



++++ Path 1028 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075183p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075183  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell167   2701   4641  1075183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 1029 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075183p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075183  RISE       1
\UART:BUART:rx_state_3\/main_4         macrocell169   2701   4641  1075183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell169        0      0  RISE       1



++++ Path 1030 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075183p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075181  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell168   2700   4640  1075183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell168        0      0  RISE       1



++++ Path 1031 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075185p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075183  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell168   2698   4638  1075185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell168        0      0  RISE       1



++++ Path 1032 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075241p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell160        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell160   1250   1250  1065266  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell160   3332   4582  1075241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell160        0      0  RISE       1



++++ Path 1033 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075247p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1065147  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell174    4386   4576  1075247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell174        0      0  RISE       1



++++ Path 1034 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075298  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell165   2585   4525  1075298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell165        0      0  RISE       1



++++ Path 1035 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075298  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell167   2585   4525  1075298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 1036 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075298  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell169   2585   4525  1075298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell169        0      0  RISE       1



++++ Path 1037 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075306p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075298  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell168   2578   4518  1075306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell168        0      0  RISE       1



++++ Path 1038 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075572p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell167   1250   1250  1067640  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell165   3001   4251  1075572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell165        0      0  RISE       1



++++ Path 1039 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075572p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell167   1250   1250  1067640  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell167   3001   4251  1075572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 1040 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075572p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell167   1250   1250  1067640  RISE       1
\UART:BUART:rx_state_3\/main_0  macrocell169   3001   4251  1075572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell169        0      0  RISE       1



++++ Path 1041 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075572p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell167   1250   1250  1067640  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell171   3001   4251  1075572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell171        0      0  RISE       1



++++ Path 1042 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1075610p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7223
-------------------------------------   ---- 
End-of-path arrival time (ps)           7223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell171        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell171   1250   1250  1075610  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell1   5973   7223  1075610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 1043 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075656p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell175        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell175   1250   1250  1064411  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell176   2918   4168  1075656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell176        0      0  RISE       1



++++ Path 1044 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075656p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell175        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell175   1250   1250  1064411  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell177   2918   4168  1075656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell177        0      0  RISE       1



++++ Path 1045 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075661p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell175        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell175   1250   1250  1064411  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell175   2912   4162  1075661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell175        0      0  RISE       1



++++ Path 1046 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell176        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell176   1250   1250  1064996  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell176   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell176        0      0  RISE       1



++++ Path 1047 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell176        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell176   1250   1250  1064996  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell177   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell177        0      0  RISE       1



++++ Path 1048 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075809p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell176        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell176   1250   1250  1064996  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell175   2764   4014  1075809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell175        0      0  RISE       1



++++ Path 1049 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell168        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell168   1250   1250  1068450  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell165   2693   3943  1075880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell165        0      0  RISE       1



++++ Path 1050 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell168        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell168   1250   1250  1068450  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell167   2693   3943  1075880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 1051 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell168        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell168   1250   1250  1068450  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell169   2693   3943  1075880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell169        0      0  RISE       1



++++ Path 1052 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell168        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell168   1250   1250  1068450  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell171   2693   3943  1075880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell171        0      0  RISE       1



++++ Path 1053 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell168        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell168   1250   1250  1068450  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell168   2674   3924  1075900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell168        0      0  RISE       1



++++ Path 1054 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell168        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell168   1250   1250  1068450  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell170   2674   3924  1075900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell170        0      0  RISE       1



++++ Path 1055 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075956p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell180        0      0  RISE       1

Data path
pin name                 model name    delay     AT    slack  edge  Fanout
-----------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell180   1250   1250  1075956  RISE       1
\UART:BUART:txn\/main_0  macrocell180   2618   3868  1075956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell180        0      0  RISE       1



++++ Path 1056 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075958p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1075039  RISE       1
\UART:BUART:txn\/main_5                      macrocell180    3675   3865  1075958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell180        0      0  RISE       1



++++ Path 1057 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell174        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell174   1250   1250  1075159  RISE       1
\UART:BUART:txn\/main_6   macrocell180   2315   3565  1076259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell180        0      0  RISE       1



++++ Path 1058 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076321p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell164        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell164   1250   1250  1076321  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell168   2252   3502  1076321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell168        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

