
------------------------------------- Proof -------------------------------------

/IF	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[NIA]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={18,LI,1,1}                            Premise(F2)

IF	S3= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S4= PC.NIA=addr                                             PC-Out(S1)
	S5= PC.NIA=>Mux40.1                                         Premise(F3927)
	S6= Mux40.1=addr                                            Path(S4,S5)
	S7= Mux40.Out=>IMem.Addr                                    Premise(F3928)
	S8= PIDReg.Out=>Mux41.1                                     Premise(F4211)
	S9= Mux41.1=pid                                             Path(S3,S8)
	S10= Mux41.Out=>IMem.PID                                    Premise(F4212)
	S11= IMem.RData=>Mux44.1                                    Premise(F4543)
	S12= Mux44.Out=>IR.In                                       Premise(F4544)
	S13= CtrlPC=0                                               Premise(F5508)
	S14= CtrlPCInc=1                                            Premise(F5509)
	S15= PC[NIA]=addr+4                                         PC-Write(S1,S13,S14)
	S16= CtrlIR=1                                               Premise(F5523)
	S17= CtrlMux40.1=1                                          Premise(F5592)
	S18= Mux40.Out=addr                                         Mux(S6,S17)
	S19= IMem.Addr=addr                                         Path(S18,S7)
	S20= CtrlMux41.1=1                                          Premise(F5593)
	S21= Mux41.Out=pid                                          Mux(S9,S20)
	S22= IMem.PID=pid                                           Path(S21,S10)
	S23= IMem.RData={18,LI,1,1}                                 IMem-Read(S2,S22,S19)
	S24= Mux44.1={18,LI,1,1}                                    Path(S23,S11)
	S25= CtrlMux44.1=1                                          Premise(F5596)
	S26= Mux44.Out={18,LI,1,1}                                  Mux(S24,S25)
	S27= IR.In={18,LI,1,1}                                      Path(S26,S12)
	S28= [IR]={18,LI,1,1}                                       IR-Write(S27,S16)

ID	S29= PC.NIA=addr+4                                          PC-Out(S15)
	S30= IR.Out6_29=LI                                          IR-Out(S28)
	S31= IR.Out6_29=>Mux2.1                                     Premise(F5903)
	S32= Mux2.1=LI                                              Path(S30,S31)
	S33= Mux2.Out=>Addr24Ext.In                                 Premise(F5904)
	S34= PC.NIA=>Mux46.1                                        Premise(F10455)
	S35= Mux46.1=addr+4                                         Path(S29,S34)
	S36= Mux46.Out=>LR.In                                       Premise(F10456)
	S37= Addr24Ext.Out=>Mux56.1                                 Premise(F10879)
	S38= Mux56.Out=>PC.In                                       Premise(F10880)
	S39= CtrlPC=1                                               Premise(F11128)
	S40= CtrlPCInc=0                                            Premise(F11129)
	S41= CtrlLR=1                                               Premise(F11131)
	S42= CtrlMux2.1=1                                           Premise(F11151)
	S43= Mux2.Out=LI                                            Mux(S32,S42)
	S44= Addr24Ext.In=LI                                        Path(S43,S33)
	S45= Addr24Ext.Out={8{LI[23]},LI}                           Addr24Ext(S44)
	S46= Mux56.1={8{LI[23]},LI}                                 Path(S45,S37)
	S47= CtrlMux46.1=1                                          Premise(F11218)
	S48= Mux46.Out=addr+4                                       Mux(S35,S47)
	S49= LR.In=addr+4                                           Path(S48,S36)
	S50= [LR]=addr+4                                            LR-Write(S49,S41)
	S51= CtrlMux56.1=1                                          Premise(F11233)
	S52= CtrlMux56.2=0                                          Premise(F11234)
	S53= Mux56.Out={8{LI[23]},LI}                               Mux(S46,S51,S52)
	S54= PC.In={8{LI[23]},LI}                                   Path(S53,S38)
	S55= PC[NIA]={8{LI[23]},LI}                                 PC-Write(S54,S39,S40)

EX	S56= CtrlPC=0                                               Premise(F16748)
	S57= CtrlPCInc=0                                            Premise(F16749)
	S58= PC[NIA]={8{LI[23]},LI}                                 PC-Hold(S55,S56,S57)
	S59= CtrlLR=0                                               Premise(F16751)
	S60= [LR]=addr+4                                            LR-Hold(S50,S59)

MEM	S61= CtrlPC=0                                               Premise(F22368)
	S62= CtrlPCInc=0                                            Premise(F22369)
	S63= PC[NIA]={8{LI[23]},LI}                                 PC-Hold(S58,S61,S62)
	S64= CtrlLR=0                                               Premise(F22371)
	S65= [LR]=addr+4                                            LR-Hold(S60,S64)

WB	S66= CtrlPC=0                                               Premise(F27988)
	S67= CtrlPCInc=0                                            Premise(F27989)
	S68= PC[NIA]={8{LI[23]},LI}                                 PC-Hold(S63,S66,S67)
	S69= CtrlLR=0                                               Premise(F27991)
	S70= [LR]=addr+4                                            LR-Hold(S65,S69)

WB/	S68= PC[NIA]={8{LI[23]},LI}                                 PC-Hold(S63,S66,S67)
	S70= [LR]=addr+4                                            LR-Hold(S65,S69)

