Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec  6 15:52:53 2023
| Host         : DESKTOP-KTBA880 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     92          
TIMING-18  Warning           Missing input or output delay   22          
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (210)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (182)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (210)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (182)
--------------------------------------------------
 There are 182 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.738        0.000                      0                  241        0.116        0.000                      0                  241        4.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.738        0.000                      0                  241        0.116        0.000                      0                  241        4.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 2.082ns (26.784%)  route 5.691ns (73.216%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    graph_unit/CLK
    SLICE_X12Y4          FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=26, routed)          1.164     6.772    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.896 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=9, routed)           0.500     7.396    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I3_O)        0.116     7.512 r  graph_unit/x_delta_next3_carry__0_i_3/O
                         net (fo=6, routed)           0.906     8.419    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.354     8.773 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     8.773    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.129 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.127    10.256    graph_unit/x_delta_next2
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.373    10.629 f  graph_unit/FSM_onehot_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.590    11.219    graph_unit/FSM_onehot_state_reg[2]_i_6_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.343 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.878    12.221    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X14Y2          LUT5 (Prop_lut5_I0_O)        0.117    12.338 r  rcounter_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.525    12.863    rcounter_unit/r_digr1[3]_i_1_n_0
    SLICE_X15Y2          FDCE                                         r  rcounter_unit/r_digr1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.792    rcounter_unit/CLK
    SLICE_X15Y2          FDCE                                         r  rcounter_unit/r_digr1_reg[0]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X15Y2          FDCE (Setup_fdce_C_CE)      -0.429    14.602    rcounter_unit/r_digr1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 2.082ns (26.784%)  route 5.691ns (73.216%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    graph_unit/CLK
    SLICE_X12Y4          FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=26, routed)          1.164     6.772    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.896 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=9, routed)           0.500     7.396    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I3_O)        0.116     7.512 r  graph_unit/x_delta_next3_carry__0_i_3/O
                         net (fo=6, routed)           0.906     8.419    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.354     8.773 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     8.773    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.129 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.127    10.256    graph_unit/x_delta_next2
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.373    10.629 f  graph_unit/FSM_onehot_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.590    11.219    graph_unit/FSM_onehot_state_reg[2]_i_6_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.343 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.878    12.221    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X14Y2          LUT5 (Prop_lut5_I0_O)        0.117    12.338 r  rcounter_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.525    12.863    rcounter_unit/r_digr1[3]_i_1_n_0
    SLICE_X15Y2          FDCE                                         r  rcounter_unit/r_digr1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.792    rcounter_unit/CLK
    SLICE_X15Y2          FDCE                                         r  rcounter_unit/r_digr1_reg[1]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X15Y2          FDCE (Setup_fdce_C_CE)      -0.429    14.602    rcounter_unit/r_digr1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 2.082ns (26.784%)  route 5.691ns (73.216%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    graph_unit/CLK
    SLICE_X12Y4          FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=26, routed)          1.164     6.772    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.896 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=9, routed)           0.500     7.396    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I3_O)        0.116     7.512 r  graph_unit/x_delta_next3_carry__0_i_3/O
                         net (fo=6, routed)           0.906     8.419    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.354     8.773 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     8.773    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.129 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.127    10.256    graph_unit/x_delta_next2
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.373    10.629 f  graph_unit/FSM_onehot_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.590    11.219    graph_unit/FSM_onehot_state_reg[2]_i_6_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.343 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.878    12.221    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X14Y2          LUT5 (Prop_lut5_I0_O)        0.117    12.338 r  rcounter_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.525    12.863    rcounter_unit/r_digr1[3]_i_1_n_0
    SLICE_X15Y2          FDCE                                         r  rcounter_unit/r_digr1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.792    rcounter_unit/CLK
    SLICE_X15Y2          FDCE                                         r  rcounter_unit/r_digr1_reg[2]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X15Y2          FDCE (Setup_fdce_C_CE)      -0.429    14.602    rcounter_unit/r_digr1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 2.082ns (26.784%)  route 5.691ns (73.216%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    graph_unit/CLK
    SLICE_X12Y4          FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=26, routed)          1.164     6.772    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.896 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=9, routed)           0.500     7.396    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I3_O)        0.116     7.512 r  graph_unit/x_delta_next3_carry__0_i_3/O
                         net (fo=6, routed)           0.906     8.419    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.354     8.773 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     8.773    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.129 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.127    10.256    graph_unit/x_delta_next2
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.373    10.629 f  graph_unit/FSM_onehot_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.590    11.219    graph_unit/FSM_onehot_state_reg[2]_i_6_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.343 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.878    12.221    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X14Y2          LUT5 (Prop_lut5_I0_O)        0.117    12.338 r  rcounter_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.525    12.863    rcounter_unit/r_digr1[3]_i_1_n_0
    SLICE_X15Y2          FDCE                                         r  rcounter_unit/r_digr1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.792    rcounter_unit/CLK
    SLICE_X15Y2          FDCE                                         r  rcounter_unit/r_digr1_reg[3]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X15Y2          FDCE (Setup_fdce_C_CE)      -0.429    14.602    rcounter_unit/r_digr1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 2.089ns (27.011%)  route 5.645ns (72.989%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    graph_unit/CLK
    SLICE_X12Y4          FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=26, routed)          1.164     6.772    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.896 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=9, routed)           0.500     7.396    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I3_O)        0.116     7.512 r  graph_unit/x_delta_next3_carry__0_i_3/O
                         net (fo=6, routed)           0.906     8.419    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.354     8.773 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     8.773    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.129 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.127    10.256    graph_unit/x_delta_next2
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.373    10.629 f  graph_unit/FSM_onehot_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.590    11.219    graph_unit/FSM_onehot_state_reg[2]_i_6_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.343 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.878    12.221    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X14Y2          LUT5 (Prop_lut5_I4_O)        0.124    12.345 r  rcounter_unit/r_digr0[3]_i_1/O
                         net (fo=4, routed)           0.479    12.824    rcounter_unit/r_digr0[3]_i_1_n_0
    SLICE_X13Y2          FDCE                                         r  rcounter_unit/r_digr0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.792    rcounter_unit/CLK
    SLICE_X13Y2          FDCE                                         r  rcounter_unit/r_digr0_reg[0]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X13Y2          FDCE (Setup_fdce_C_CE)      -0.205    14.826    rcounter_unit/r_digr0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 2.089ns (27.011%)  route 5.645ns (72.989%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    graph_unit/CLK
    SLICE_X12Y4          FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=26, routed)          1.164     6.772    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.896 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=9, routed)           0.500     7.396    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I3_O)        0.116     7.512 r  graph_unit/x_delta_next3_carry__0_i_3/O
                         net (fo=6, routed)           0.906     8.419    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.354     8.773 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     8.773    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.129 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.127    10.256    graph_unit/x_delta_next2
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.373    10.629 f  graph_unit/FSM_onehot_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.590    11.219    graph_unit/FSM_onehot_state_reg[2]_i_6_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.343 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.878    12.221    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X14Y2          LUT5 (Prop_lut5_I4_O)        0.124    12.345 r  rcounter_unit/r_digr0[3]_i_1/O
                         net (fo=4, routed)           0.479    12.824    rcounter_unit/r_digr0[3]_i_1_n_0
    SLICE_X13Y2          FDCE                                         r  rcounter_unit/r_digr0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.792    rcounter_unit/CLK
    SLICE_X13Y2          FDCE                                         r  rcounter_unit/r_digr0_reg[1]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X13Y2          FDCE (Setup_fdce_C_CE)      -0.205    14.826    rcounter_unit/r_digr0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 2.089ns (27.011%)  route 5.645ns (72.989%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    graph_unit/CLK
    SLICE_X12Y4          FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=26, routed)          1.164     6.772    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.896 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=9, routed)           0.500     7.396    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I3_O)        0.116     7.512 r  graph_unit/x_delta_next3_carry__0_i_3/O
                         net (fo=6, routed)           0.906     8.419    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.354     8.773 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     8.773    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.129 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.127    10.256    graph_unit/x_delta_next2
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.373    10.629 f  graph_unit/FSM_onehot_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.590    11.219    graph_unit/FSM_onehot_state_reg[2]_i_6_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.343 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.878    12.221    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X14Y2          LUT5 (Prop_lut5_I4_O)        0.124    12.345 r  rcounter_unit/r_digr0[3]_i_1/O
                         net (fo=4, routed)           0.479    12.824    rcounter_unit/r_digr0[3]_i_1_n_0
    SLICE_X13Y2          FDCE                                         r  rcounter_unit/r_digr0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.792    rcounter_unit/CLK
    SLICE_X13Y2          FDCE                                         r  rcounter_unit/r_digr0_reg[2]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X13Y2          FDCE (Setup_fdce_C_CE)      -0.205    14.826    rcounter_unit/r_digr0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 2.089ns (27.011%)  route 5.645ns (72.989%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    graph_unit/CLK
    SLICE_X12Y4          FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=26, routed)          1.164     6.772    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.896 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=9, routed)           0.500     7.396    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I3_O)        0.116     7.512 r  graph_unit/x_delta_next3_carry__0_i_3/O
                         net (fo=6, routed)           0.906     8.419    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.354     8.773 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     8.773    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.129 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.127    10.256    graph_unit/x_delta_next2
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.373    10.629 f  graph_unit/FSM_onehot_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.590    11.219    graph_unit/FSM_onehot_state_reg[2]_i_6_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.343 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.878    12.221    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X14Y2          LUT5 (Prop_lut5_I4_O)        0.124    12.345 r  rcounter_unit/r_digr0[3]_i_1/O
                         net (fo=4, routed)           0.479    12.824    rcounter_unit/r_digr0[3]_i_1_n_0
    SLICE_X13Y2          FDCE                                         r  rcounter_unit/r_digr0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.792    rcounter_unit/CLK
    SLICE_X13Y2          FDCE                                         r  rcounter_unit/r_digr0_reg[3]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X13Y2          FDCE (Setup_fdce_C_CE)      -0.205    14.826    rcounter_unit/r_digr0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 2.089ns (27.706%)  route 5.451ns (72.294%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    graph_unit/CLK
    SLICE_X12Y4          FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=26, routed)          1.164     6.772    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.896 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=9, routed)           0.500     7.396    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I3_O)        0.116     7.512 r  graph_unit/x_delta_next3_carry__0_i_3/O
                         net (fo=6, routed)           0.906     8.419    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.354     8.773 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     8.773    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.129 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.127    10.256    graph_unit/x_delta_next2
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.373    10.629 f  graph_unit/FSM_onehot_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.590    11.219    graph_unit/FSM_onehot_state_reg[2]_i_6_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.343 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.571    11.914    graph_unit/x_ball_reg_reg[7]_1
    SLICE_X11Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  graph_unit/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.592    12.630    timer_unit/E[0]
    SLICE_X11Y3          FDPE                                         r  timer_unit/timer_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.792    timer_unit/CLK
    SLICE_X11Y3          FDPE                                         r  timer_unit/timer_reg_reg[6]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y3          FDPE (Setup_fdpe_C_CE)      -0.205    14.812    timer_unit/timer_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.630    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 2.089ns (28.599%)  route 5.215ns (71.401%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    graph_unit/CLK
    SLICE_X12Y4          FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=26, routed)          1.164     6.772    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.896 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=9, routed)           0.500     7.396    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I3_O)        0.116     7.512 r  graph_unit/x_delta_next3_carry__0_i_3/O
                         net (fo=6, routed)           0.906     8.419    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.354     8.773 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     8.773    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.129 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.127    10.256    graph_unit/x_delta_next2
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.373    10.629 f  graph_unit/FSM_onehot_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.590    11.219    graph_unit/FSM_onehot_state_reg[2]_i_6_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.343 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.571    11.914    graph_unit/x_ball_reg_reg[7]_1
    SLICE_X11Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.038 r  graph_unit/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.357    12.395    timer_unit/E[0]
    SLICE_X11Y1          FDPE                                         r  timer_unit/timer_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.452    14.793    timer_unit/CLK
    SLICE_X11Y1          FDPE                                         r  timer_unit/timer_reg_reg[0]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y1          FDPE (Setup_fdpe_C_CE)      -0.205    14.813    timer_unit/timer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  2.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    uart/baudrate_gen/baud_reg_0
    SLICE_X36Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    uart/baudrate_gen/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  uart/baudrate_gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    uart/baudrate_gen/counter_reg[28]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.830     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X36Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    uart/baudrate_gen/baud_reg_0
    SLICE_X36Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    uart/baudrate_gen/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  uart/baudrate_gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    uart/baudrate_gen/counter_reg[28]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.830     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X36Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    uart/baudrate_gen/baud_reg_0
    SLICE_X36Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    uart/baudrate_gen/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  uart/baudrate_gen/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    uart/baudrate_gen/counter_reg[28]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.830     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X36Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    uart/baudrate_gen/baud_reg_0
    SLICE_X36Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    uart/baudrate_gen/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  uart/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.971    uart/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.830     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X36Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.883%)  route 0.147ns (51.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.567     1.450    lcounter_unit/CLK
    SLICE_X15Y0          FDCE                                         r  lcounter_unit/r_digl1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  lcounter_unit/r_digl1_reg[0]/Q
                         net (fo=7, routed)           0.147     1.739    digl1[0]
    SLICE_X14Y1          FDRE                                         r  num3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X14Y1          FDRE                                         r  num3_reg[0]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.063     1.529    num3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.390%)  route 0.150ns (51.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.567     1.450    lcounter_unit/CLK
    SLICE_X15Y0          FDCE                                         r  lcounter_unit/r_digl1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  lcounter_unit/r_digl1_reg[2]/Q
                         net (fo=6, routed)           0.150     1.742    digl1[2]
    SLICE_X14Y1          FDRE                                         r  num3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X14Y1          FDRE                                         r  num3_reg[2]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.063     1.529    num3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.794%)  route 0.188ns (50.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.478    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y5           FDCE                                         r  vga_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_unit/v_count_reg_reg[0]/Q
                         net (fo=25, routed)          0.188     1.807    vga_unit/Q[0]
    SLICE_X2Y3           LUT5 (Prop_lut5_I1_O)        0.045     1.852 r  vga_unit/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.852    vga_unit/v_sync_next
    SLICE_X2Y3           FDCE                                         r  vga_unit/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.866     1.993    vga_unit/v_sync_reg_reg_0
    SLICE_X2Y3           FDCE                                         r  vga_unit/v_sync_reg_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y3           FDCE (Hold_fdce_C_D)         0.121     1.615    vga_unit/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.478%)  route 0.191ns (57.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.567     1.450    lcounter_unit/CLK
    SLICE_X15Y0          FDCE                                         r  lcounter_unit/r_digl1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  lcounter_unit/r_digl1_reg[1]/Q
                         net (fo=6, routed)           0.191     1.782    digl1[1]
    SLICE_X13Y1          FDRE                                         r  num3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  num3_reg[1]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X13Y1          FDRE (Hold_fdre_C_D)         0.070     1.536    num3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 graph_unit/y_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.565     1.448    graph_unit/CLK
    SLICE_X13Y7          FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  graph_unit/y_delta_reg_reg[8]/Q
                         net (fo=16, routed)          0.168     1.757    graph_unit/y_delta_reg[8]
    SLICE_X13Y7          LUT5 (Prop_lut5_I4_O)        0.042     1.799 r  graph_unit/y_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.799    graph_unit/y_delta_reg[8]_i_1_n_0
    SLICE_X13Y7          FDCE                                         r  graph_unit/y_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    graph_unit/CLK
    SLICE_X13Y7          FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y7          FDCE (Hold_fdce_C_D)         0.105     1.553    graph_unit/y_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rcounter_unit/r_digr1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.425%)  route 0.142ns (52.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.567     1.450    rcounter_unit/CLK
    SLICE_X15Y2          FDCE                                         r  rcounter_unit/r_digr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_fdce_C_Q)         0.128     1.578 r  rcounter_unit/r_digr1_reg[3]/Q
                         net (fo=5, routed)           0.142     1.720    digr1[3]
    SLICE_X14Y3          FDRE                                         r  num1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X14Y3          FDRE                                         r  num1_reg[3]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X14Y3          FDRE (Hold_fdre_C_D)        -0.002     1.463    num1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X12Y3    FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y3    FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y3    FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y1    num0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y2    num0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y2    num0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y3    num0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y1    num1_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y1    num0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y1    num0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y2    num0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y2    num0_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y1    num0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y1    num0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y2    num0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y2    num0_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.450ns  (logic 4.630ns (44.302%)  route 5.820ns (55.698%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.440     1.859    q7seg/ps[1]
    SLICE_X12Y2          LUT6 (Prop_lut6_I3_O)        0.299     2.158 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.443     3.601    q7seg/sel0[1]
    SLICE_X30Y6          LUT4 (Prop_lut4_I3_O)        0.152     3.753 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.938     6.690    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    10.450 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.450    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.444ns  (logic 4.609ns (44.137%)  route 5.834ns (55.863%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.440     1.859    q7seg/ps[1]
    SLICE_X12Y2          LUT6 (Prop_lut6_I3_O)        0.299     2.158 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.460     3.618    q7seg/sel0[1]
    SLICE_X30Y6          LUT4 (Prop_lut4_I3_O)        0.153     3.771 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.934     6.705    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    10.444 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.444    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.423ns  (logic 4.377ns (41.996%)  route 6.046ns (58.004%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.440     1.859    q7seg/ps[1]
    SLICE_X12Y2          LUT6 (Prop_lut6_I3_O)        0.299     2.158 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.460     3.618    q7seg/sel0[1]
    SLICE_X30Y6          LUT4 (Prop_lut4_I2_O)        0.124     3.742 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.146     6.888    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.423 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.423    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.406ns  (logic 4.371ns (42.006%)  route 6.035ns (57.994%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.440     1.859    q7seg/ps[1]
    SLICE_X12Y2          LUT6 (Prop_lut6_I3_O)        0.299     2.158 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.443     3.601    q7seg/sel0[1]
    SLICE_X30Y6          LUT4 (Prop_lut4_I2_O)        0.124     3.725 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.152     6.877    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.406 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.406    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.322ns  (logic 4.438ns (42.998%)  route 5.884ns (57.002%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.506     1.962    q7seg/ps[0]
    SLICE_X14Y1          LUT6 (Prop_lut6_I4_O)        0.124     2.086 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.232     3.317    q7seg/sel0[0]
    SLICE_X30Y6          LUT4 (Prop_lut4_I2_O)        0.150     3.467 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.147     6.614    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    10.322 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.322    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.153ns  (logic 4.215ns (41.512%)  route 5.938ns (58.488%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.506     1.962    q7seg/ps[0]
    SLICE_X14Y1          LUT6 (Prop_lut6_I4_O)        0.124     2.086 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.232     3.317    q7seg/sel0[0]
    SLICE_X30Y6          LUT4 (Prop_lut4_I2_O)        0.124     3.441 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.201     6.642    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.153 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.153    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.000ns  (logic 4.362ns (43.619%)  route 5.638ns (56.381%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.291     1.710    q7seg/ps[1]
    SLICE_X12Y2          LUT6 (Prop_lut6_I3_O)        0.299     2.009 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.473     3.481    q7seg/sel0[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I2_O)        0.124     3.605 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.875     6.480    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.000 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.000    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.778ns  (logic 4.333ns (49.361%)  route 4.445ns (50.639%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.249     1.705    q7seg/ps[0]
    SLICE_X34Y10         LUT2 (Prop_lut2_I0_O)        0.150     1.855 r  q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.196     5.051    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     8.778 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.778    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.598ns  (logic 4.335ns (50.419%)  route 4.263ns (49.581%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.239     1.695    q7seg/ps[0]
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.152     1.847 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.024     4.871    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727     8.598 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.598    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.530ns  (logic 4.079ns (47.822%)  route 4.451ns (52.178%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.249     1.705    q7seg/ps[0]
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124     1.829 r  q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.202     5.031    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.530 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.530    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  uart/data_in_reg[7]/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/data_in_reg[7]/Q
                         net (fo=1, routed)           0.064     0.192    uart/transmitter/Q[7]
    SLICE_X5Y14          FDRE                                         r  uart/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/data_in_reg[6]/Q
                         net (fo=1, routed)           0.114     0.242    uart/transmitter/Q[6]
    SLICE_X5Y13          FDRE                                         r  uart/transmitter/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.855%)  route 0.107ns (43.145%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE                         0.000     0.000 r  uart/data_in_reg[3]/C
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[3]/Q
                         net (fo=1, routed)           0.107     0.248    uart/transmitter/Q[3]
    SLICE_X5Y13          FDRE                                         r  uart/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[5]/Q
                         net (fo=1, routed)           0.113     0.254    uart/transmitter/Q[5]
    SLICE_X5Y13          FDRE                                         r  uart/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.673%)  route 0.127ns (47.327%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[7]/Q
                         net (fo=2, routed)           0.127     0.268    uart/data_out[7]
    SLICE_X4Y14          FDRE                                         r  uart/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  uart/transmitter/count_reg[7]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  uart/transmitter/count_reg[7]/Q
                         net (fo=7, routed)           0.085     0.249    uart/transmitter/count_reg[7]
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.045     0.294 r  uart/transmitter/sending_i_1/O
                         net (fo=1, routed)           0.000     0.294    uart/transmitter/sending_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  uart/transmitter/sending_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE                         0.000     0.000 r  uart/receiver/last_bit_reg/C
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart/receiver/last_bit
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart/receiver/receiving_i_1_n_0
    SLICE_X5Y11          FDRE                                         r  uart/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE                         0.000     0.000 r  uart/receiver/last_bit_reg/C
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart/receiver/last_bit
    SLICE_X5Y11          LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart/receiver/received_i_1_n_0
    SLICE_X5Y11          FDRE                                         r  uart/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  uart/last_rec_reg/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart/last_rec_reg/Q
                         net (fo=2, routed)           0.076     0.204    uart/receiver/last_rec
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.099     0.303 r  uart/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.303    uart/receiver_n_1
    SLICE_X4Y13          FDRE                                         r  uart/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.034%)  route 0.165ns (53.966%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=2, routed)           0.165     0.306    uart/data_out[5]
    SLICE_X4Y14          FDRE                                         r  uart/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.730ns  (logic 4.554ns (46.798%)  route 5.177ns (53.202%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  num0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  num0_reg[1]/Q
                         net (fo=1, routed)           0.796     6.405    q7seg/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.529 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.443     7.972    q7seg/sel0[1]
    SLICE_X30Y6          LUT4 (Prop_lut4_I3_O)        0.152     8.124 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.938    11.062    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    14.822 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.822    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.724ns  (logic 4.533ns (46.622%)  route 5.190ns (53.378%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  num0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  num0_reg[1]/Q
                         net (fo=1, routed)           0.796     6.405    q7seg/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.529 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.460     7.989    q7seg/sel0[1]
    SLICE_X30Y6          LUT4 (Prop_lut4_I3_O)        0.153     8.142 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.934    11.077    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    14.815 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.815    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.703ns  (logic 4.301ns (44.327%)  route 5.402ns (55.673%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  num0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  num0_reg[1]/Q
                         net (fo=1, routed)           0.796     6.405    q7seg/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.529 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.460     7.989    q7seg/sel0[1]
    SLICE_X30Y6          LUT4 (Prop_lut4_I2_O)        0.124     8.113 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.146    11.259    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.794 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.794    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.686ns  (logic 4.295ns (44.342%)  route 5.391ns (55.658%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  num0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  num0_reg[1]/Q
                         net (fo=1, routed)           0.796     6.405    q7seg/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.529 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.443     7.972    q7seg/sel0[1]
    SLICE_X30Y6          LUT4 (Prop_lut4_I2_O)        0.124     8.096 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.152    11.249    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.778 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.778    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.540ns  (logic 4.496ns (47.133%)  route 5.043ns (52.867%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  num0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  num0_reg[2]/Q
                         net (fo=1, routed)           0.653     6.262    q7seg/seg_OBUF[1]_inst_i_1_0[2]
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.386 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.244     7.630    q7seg/sel0[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I1_O)        0.146     7.776 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.147    10.923    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    14.631 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.631    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.375ns  (logic 4.277ns (45.620%)  route 5.098ns (54.380%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  num0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  num0_reg[2]/Q
                         net (fo=1, routed)           0.653     6.262    q7seg/seg_OBUF[1]_inst_i_1_0[2]
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.386 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.244     7.630    q7seg/sel0[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I1_O)        0.124     7.754 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.201    10.955    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.466 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.466    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.286ns  (logic 4.286ns (46.153%)  route 5.000ns (53.847%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  num0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  num0_reg[2]/Q
                         net (fo=1, routed)           0.653     6.262    q7seg/seg_OBUF[1]_inst_i_1_0[2]
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.386 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.473     7.859    q7seg/sel0[2]
    SLICE_X30Y6          LUT4 (Prop_lut4_I2_O)        0.124     7.983 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.875    10.858    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.377 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.377    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.657ns  (logic 4.021ns (60.404%)  route 2.636ns (39.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.638     5.159    vga_unit/v_sync_reg_reg_0
    SLICE_X2Y3           FDCE                                         r  vga_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  vga_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.636     8.313    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.817 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.817    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.318ns  (logic 4.043ns (63.989%)  route 2.275ns (36.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518     5.676 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.275     7.951    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.476 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.476    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.328ns  (logic 3.980ns (62.893%)  route 2.348ns (37.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.348     7.952    rgb_reg_reg[11]_lopt_replica_2_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.476 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.476    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.209ns (70.235%)  route 0.089ns (29.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.565     1.448    vga_unit/v_sync_reg_reg_0
    SLICE_X12Y8          FDCE                                         r  vga_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDCE (Prop_fdce_C_Q)         0.164     1.612 f  vga_unit/h_count_reg_reg[9]/Q
                         net (fo=13, routed)          0.089     1.701    vga_unit/h_count_reg_reg[9]_0[9]
    SLICE_X13Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.746 r  vga_unit/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.746    vga_unit/h_count_next_0[5]
    SLICE_X13Y8          FDCE                                         r  vga_unit/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.209ns (57.241%)  route 0.156ns (42.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    vga_unit/v_sync_reg_reg_0
    SLICE_X14Y5          FDCE                                         r  vga_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  vga_unit/h_count_reg_reg[2]/Q
                         net (fo=14, routed)          0.156     1.769    vga_unit/h_count_reg_reg[9]_0[2]
    SLICE_X13Y5          LUT5 (Prop_lut5_I3_O)        0.045     1.814 r  vga_unit/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    vga_unit/h_count_next_0[4]
    SLICE_X13Y5          FDCE                                         r  vga_unit/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.526%)  route 0.161ns (46.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.478    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y5           FDCE                                         r  vga_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_unit/v_count_reg_reg[0]/Q
                         net (fo=25, routed)          0.161     1.781    vga_unit/Q[0]
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.045     1.826 r  vga_unit/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga_unit/v_count_next[3]_i_1_n_0
    SLICE_X2Y5           FDCE                                         r  vga_unit/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.526%)  route 0.161ns (46.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.478    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y5           FDCE                                         r  vga_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_unit/v_count_reg_reg[0]/Q
                         net (fo=25, routed)          0.161     1.781    vga_unit/Q[0]
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.045     1.826 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X2Y5           FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.212ns (54.564%)  route 0.177ns (45.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.565     1.448    vga_unit/v_sync_reg_reg_0
    SLICE_X10Y9          FDCE                                         r  vga_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  vga_unit/h_count_reg_reg[3]/Q
                         net (fo=12, routed)          0.177     1.789    vga_unit/h_count_reg_reg[9]_0[3]
    SLICE_X9Y9           LUT4 (Prop_lut4_I0_O)        0.048     1.837 r  vga_unit/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.837    vga_unit/h_count_next_0[3]
    SLICE_X9Y9           FDCE                                         r  vga_unit/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.655%)  route 0.204ns (52.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.593     1.476    vga_unit/v_sync_reg_reg_0
    SLICE_X4Y5           FDCE                                         r  vga_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga_unit/v_count_reg_reg[6]/Q
                         net (fo=21, routed)          0.204     1.821    vga_unit/Q[6]
    SLICE_X3Y5           LUT3 (Prop_lut3_I0_O)        0.045     1.866 r  vga_unit/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.866    vga_unit/v_count_next[6]_i_1_n_0
    SLICE_X3Y5           FDCE                                         r  vga_unit/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.189ns (48.054%)  route 0.204ns (51.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.593     1.476    vga_unit/v_sync_reg_reg_0
    SLICE_X4Y5           FDCE                                         r  vga_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga_unit/v_count_reg_reg[6]/Q
                         net (fo=21, routed)          0.204     1.821    vga_unit/Q[6]
    SLICE_X3Y5           LUT4 (Prop_lut4_I1_O)        0.048     1.869 r  vga_unit/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.869    vga_unit/v_count_next[7]_i_1_n_0
    SLICE_X3Y5           FDCE                                         r  vga_unit/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.186ns (42.907%)  route 0.247ns (57.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.478    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y5           FDCE                                         r  vga_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 f  vga_unit/v_count_reg_reg[0]/Q
                         net (fo=25, routed)          0.247     1.867    vga_unit/Q[0]
    SLICE_X2Y5           LUT5 (Prop_lut5_I4_O)        0.045     1.912 r  vga_unit/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.912    vga_unit/v_count_next[0]_i_1_n_0
    SLICE_X2Y5           FDCE                                         r  vga_unit/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.209ns (44.981%)  route 0.256ns (55.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    vga_unit/v_sync_reg_reg_0
    SLICE_X12Y10         FDCE                                         r  vga_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  vga_unit/h_count_reg_reg[0]/Q
                         net (fo=14, routed)          0.256     1.867    vga_unit/h_count_reg_reg[9]_0[0]
    SLICE_X12Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.912 r  vga_unit/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.912    vga_unit/h_count_next_0[0]
    SLICE_X12Y11         FDCE                                         r  vga_unit/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.187ns (43.039%)  route 0.247ns (56.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.478    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y5           FDCE                                         r  vga_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_unit/v_count_reg_reg[0]/Q
                         net (fo=25, routed)          0.247     1.867    vga_unit/Q[0]
    SLICE_X2Y5           LUT5 (Prop_lut5_I3_O)        0.046     1.913 r  vga_unit/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.913    vga_unit/v_count_next[2]_i_1_n_0
    SLICE_X2Y5           FDCE                                         r  vga_unit/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            lcounter_unit/r_digl0_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.835ns  (logic 1.441ns (24.701%)  route 4.394ns (75.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.394     5.835    lcounter_unit/AR[0]
    SLICE_X14Y0          FDCE                                         f  lcounter_unit/r_digl0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451     4.792    lcounter_unit/CLK
    SLICE_X14Y0          FDCE                                         r  lcounter_unit/r_digl0_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            lcounter_unit/r_digl0_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.835ns  (logic 1.441ns (24.701%)  route 4.394ns (75.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.394     5.835    lcounter_unit/AR[0]
    SLICE_X14Y0          FDCE                                         f  lcounter_unit/r_digl0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451     4.792    lcounter_unit/CLK
    SLICE_X14Y0          FDCE                                         r  lcounter_unit/r_digl0_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            lcounter_unit/r_digl0_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.835ns  (logic 1.441ns (24.701%)  route 4.394ns (75.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.394     5.835    lcounter_unit/AR[0]
    SLICE_X14Y0          FDCE                                         f  lcounter_unit/r_digl0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451     4.792    lcounter_unit/CLK
    SLICE_X14Y0          FDCE                                         r  lcounter_unit/r_digl0_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            lcounter_unit/r_digl1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.835ns  (logic 1.441ns (24.701%)  route 4.394ns (75.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.394     5.835    lcounter_unit/AR[0]
    SLICE_X15Y0          FDCE                                         f  lcounter_unit/r_digl1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451     4.792    lcounter_unit/CLK
    SLICE_X15Y0          FDCE                                         r  lcounter_unit/r_digl1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            lcounter_unit/r_digl1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.835ns  (logic 1.441ns (24.701%)  route 4.394ns (75.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.394     5.835    lcounter_unit/AR[0]
    SLICE_X15Y0          FDCE                                         f  lcounter_unit/r_digl1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451     4.792    lcounter_unit/CLK
    SLICE_X15Y0          FDCE                                         r  lcounter_unit/r_digl1_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            lcounter_unit/r_digl1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.835ns  (logic 1.441ns (24.701%)  route 4.394ns (75.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.394     5.835    lcounter_unit/AR[0]
    SLICE_X15Y0          FDCE                                         f  lcounter_unit/r_digl1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451     4.792    lcounter_unit/CLK
    SLICE_X15Y0          FDCE                                         r  lcounter_unit/r_digl1_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            lcounter_unit/r_digl1_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.835ns  (logic 1.441ns (24.701%)  route 4.394ns (75.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.394     5.835    lcounter_unit/AR[0]
    SLICE_X15Y0          FDCE                                         f  lcounter_unit/r_digl1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451     4.792    lcounter_unit/CLK
    SLICE_X15Y0          FDCE                                         r  lcounter_unit/r_digl1_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            lcounter_unit/r_digl0_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 1.441ns (25.327%)  route 4.250ns (74.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.250     5.691    lcounter_unit/AR[0]
    SLICE_X14Y2          FDCE                                         f  lcounter_unit/r_digl0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451     4.792    lcounter_unit/CLK
    SLICE_X14Y2          FDCE                                         r  lcounter_unit/r_digl0_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rcounter_unit/r_digr1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 1.441ns (25.327%)  route 4.250ns (74.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.250     5.691    rcounter_unit/AR[0]
    SLICE_X15Y2          FDCE                                         f  rcounter_unit/r_digr1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451     4.792    rcounter_unit/CLK
    SLICE_X15Y2          FDCE                                         r  rcounter_unit/r_digr1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rcounter_unit/r_digr1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 1.441ns (25.327%)  route 4.250ns (74.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.250     5.691    rcounter_unit/AR[0]
    SLICE_X15Y2          FDCE                                         f  rcounter_unit/r_digr1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451     4.792    rcounter_unit/CLK
    SLICE_X15Y2          FDCE                                         r  rcounter_unit/r_digr1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[6]/C
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.102     0.243    vga_unit/h_count_next[6]
    SLICE_X14Y8          FDCE                                         r  vga_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    vga_unit/v_sync_reg_reg_0
    SLICE_X14Y8          FDCE                                         r  vga_unit/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[1]/C
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    vga_unit/v_count_next[1]
    SLICE_X3Y6           FDCE                                         r  vga_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.866     1.993    vga_unit/v_sync_reg_reg_0
    SLICE_X3Y6           FDCE                                         r  vga_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.148ns (58.859%)  route 0.103ns (41.141%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[2]/C
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga_unit/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.103     0.251    vga_unit/v_count_next[2]
    SLICE_X1Y5           FDCE                                         r  vga_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.866     1.993    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y5           FDCE                                         r  vga_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[9]/C
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.118     0.259    vga_unit/v_count_next[9]
    SLICE_X5Y0           FDCE                                         r  vga_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.865     1.992    vga_unit/v_sync_reg_reg_0
    SLICE_X5Y0           FDCE                                         r  vga_unit/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[0]/C
    SLICE_X12Y11         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.110     0.274    vga_unit/h_count_next[0]
    SLICE_X12Y10         FDCE                                         r  vga_unit/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.834     1.961    vga_unit/v_sync_reg_reg_0
    SLICE_X12Y10         FDCE                                         r  vga_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[4]/C
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.143     0.284    vga_unit/h_count_next[4]
    SLICE_X13Y4          FDCE                                         r  vga_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    vga_unit/v_sync_reg_reg_0
    SLICE_X13Y4          FDCE                                         r  vga_unit/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[7]/C
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.144     0.285    vga_unit/h_count_next[7]
    SLICE_X13Y4          FDCE                                         r  vga_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    vga_unit/v_sync_reg_reg_0
    SLICE_X13Y4          FDCE                                         r  vga_unit/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.964%)  route 0.163ns (56.036%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[7]/C
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.163     0.291    vga_unit/v_count_next[7]
    SLICE_X4Y5           FDCE                                         r  vga_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     1.991    vga_unit/v_sync_reg_reg_0
    SLICE_X4Y5           FDCE                                         r  vga_unit/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[2]/C
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.155     0.296    vga_unit/h_count_next[2]
    SLICE_X14Y5          FDCE                                         r  vga_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    vga_unit/v_sync_reg_reg_0
    SLICE_X14Y5          FDCE                                         r  vga_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[5]/C
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.156     0.297    vga_unit/h_count_next[5]
    SLICE_X14Y8          FDCE                                         r  vga_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    vga_unit/v_sync_reg_reg_0
    SLICE_X14Y8          FDCE                                         r  vga_unit/h_count_reg_reg[5]/C





