INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_6_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/ip_0/sim/gig_ethernet_pcs_pma_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/ip_0/sim/gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/ip_0/sim/gig_ethernet_pcs_pma_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/ip_0/sim/gig_ethernet_pcs_pma_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_transceiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/SiTCP_Netlist_for_Kintex_UltraScale-master/SiTCP_XCKU_32K_BBT_V110.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SiTCP_XCKU_32K_BBT_V110
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/SiTCP_Netlist_for_Kintex_UltraScale-master/TIMER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TIMER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sources_1/new/TOP_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/SiTCP_Netlist_for_Kintex_UltraScale-master/WRAP_SiTCP_GMII_XCKU_32K.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRAP_SiTCP_GMII_XCKU_32K
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sources_1/new/fifio_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifio_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/sitcp_test/project_6_kin_ula_smgii/gig_ethernet_pcs_pma_0_ex/imports/gig_ethernet_pcs_pma_0_clocking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_clocking
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/sitcp_test/project_6_kin_ula_smgii/gig_ethernet_pcs_pma_0_ex/imports/gig_ethernet_pcs_pma_0_example_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_example_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/sitcp_test/project_6_kin_ula_smgii/gig_ethernet_pcs_pma_0_ex/imports/gig_ethernet_pcs_pma_0_reset_sync_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_reset_sync_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/sitcp_test/project_6_kin_ula_smgii/gig_ethernet_pcs_pma_0_ex/imports/gig_ethernet_pcs_pma_0_resets.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_resets
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/sitcp_test/project_6_kin_ula_smgii/gig_ethernet_pcs_pma_0_ex/imports/gig_ethernet_pcs_pma_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/sitcp_test/project_6_kin_ula_smgii/gig_ethernet_pcs_pma_0_ex/imports/gig_ethernet_pcs_pma_0_sync_block_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_sync_block_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/sitcp_test/project_6_kin_ula_smgii/gig_ethernet_pcs_pma_0_ex/imports/gig_ethernet_pcs_pma_0_tx_elastic_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_tx_elastic_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sim_1/new/test_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_file_tb
