xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc const.ucf -p xc3s250e-cp132-5 "top.ngc" top.ngd  
map -intstyle ise -p xc3s250e-cp132-5 -cm area -ir off -pr off -c 100 -o top_map.ncd top.ngd top.pcf 
par -w -intstyle ise -ol high -t 1 top_map.ncd top.ncd top.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf const.ucf 
bitgen -intstyle ise -f top.ut top.ncd 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc const.ucf -p xc3s250e-cp132-5 "top.ngc" top.ngd  
map -intstyle ise -p xc3s250e-cp132-5 -cm area -ir off -pr off -c 100 -o top_map.ncd top.ngd top.pcf 
par -w -intstyle ise -ol high -t 1 top_map.ncd top.ncd top.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf const.ucf 
bitgen -intstyle ise -f top.ut top.ncd 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc const.ucf -p xc3s250e-cp132-5 "top.ngc" top.ngd  
map -intstyle ise -p xc3s250e-cp132-5 -cm area -ir off -pr off -c 100 -o top_map.ncd top.ngd top.pcf 
par -w -intstyle ise -ol high -t 1 top_map.ncd top.ncd top.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf const.ucf 
bitgen -intstyle ise -f top.ut top.ncd 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc const.ucf -p xc3s250e-cp132-5 "top.ngc" top.ngd  
map -intstyle ise -p xc3s250e-cp132-5 -cm area -ir off -pr off -c 100 -o top_map.ncd top.ngd top.pcf 
par -w -intstyle ise -ol high -t 1 top_map.ncd top.ncd top.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf const.ucf 
bitgen -intstyle ise -f top.ut top.ncd 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc const.ucf -p xc3s250e-cp132-5 "top.ngc" top.ngd  
map -intstyle ise -p xc3s250e-cp132-5 -cm area -ir off -pr off -c 100 -o top_map.ncd top.ngd top.pcf 
par -w -intstyle ise -ol high -t 1 top_map.ncd top.ncd top.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf const.ucf 
bitgen -intstyle ise -f top.ut top.ncd 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc const.ucf -p xc3s250e-cp132-5 "top.ngc" top.ngd  
map -intstyle ise -p xc3s250e-cp132-5 -cm area -ir off -pr off -c 100 -o top_map.ncd top.ngd top.pcf 
par -w -intstyle ise -ol high -t 1 top_map.ncd top.ncd top.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf const.ucf 
bitgen -intstyle ise -f top.ut top.ncd 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc const.ucf -p xc3s250e-cp132-5 "top.ngc" top.ngd  
map -intstyle ise -p xc3s250e-cp132-5 -cm area -ir off -pr off -c 100 -o top_map.ncd top.ngd top.pcf 
par -w -intstyle ise -ol high -t 1 top_map.ncd top.ncd top.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf const.ucf 
bitgen -intstyle ise -f top.ut top.ncd 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
xst -intstyle ise -ifn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.xst" -ofn "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80-Led-Test/top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc const.ucf -p xc3s250e-cp132-5 "top.ngc" top.ngd  
map -intstyle ise -p xc3s250e-cp132-5 -cm area -ir off -pr off -c 100 -o top_map.ncd top.ngd top.pcf 
par -w -intstyle ise -ol high -t 1 top_map.ncd top.ncd top.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf const.ucf 
bitgen -intstyle ise -f top.ut top.ncd 
