<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86DisassemblerDecoder.h source code [llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::X86Disassembler::EABase,llvm::X86Disassembler::EADisplacement,llvm::X86Disassembler::InstructionSpecifier,llvm::X86Disassembler::InternalInstruction,llvm::X86Disassembler::Reg,llvm::X86Disassembler::SIBBase,llvm::X86Disassembler::SIBIndex,llvm::X86Disassembler::SegmentOverride,llvm::X86Disassembler::VEXLeadingOpcodeByte,llvm::X86Disassembler::VEXPrefixCode,llvm::X86Disassembler::VectorExtensionType,llvm::X86Disassembler::XOPMapSelect "/>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.h'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>X86</a>/<a href='./'>Disassembler</a>/<a href='X86DisassemblerDecoder.h.html'>X86DisassemblerDecoder.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86DisassemblerDecoderInternal.h - Disassembler decoder -*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file is part of the X86 Disassembler.</i></td></tr>
<tr><th id="10">10</th><td><i>// It contains the public interface of the instruction decoder.</i></td></tr>
<tr><th id="11">11</th><td><i>// Documentation for the disassembler can be found in X86Disassembler.h.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_X86_DISASSEMBLER_X86DISASSEMBLERDECODER_H">LLVM_LIB_TARGET_X86_DISASSEMBLER_X86DISASSEMBLERDECODER_H</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_X86_DISASSEMBLER_X86DISASSEMBLERDECODER_H" data-ref="_M/LLVM_LIB_TARGET_X86_DISASSEMBLER_X86DISASSEMBLERDECODER_H">LLVM_LIB_TARGET_X86_DISASSEMBLER_X86DISASSEMBLERDECODER_H</dfn></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html">"llvm/Support/X86DisassemblerDecoderCommon.h"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">X86Disassembler</span> {</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i>// Accessor functions for various fields of an Intel instruction</i></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/modFromModRM" data-ref="_M/modFromModRM">modFromModRM</dfn>(modRM)  (((modRM) &amp; 0xc0) &gt;&gt; 6)</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/regFromModRM" data-ref="_M/regFromModRM">regFromModRM</dfn>(modRM)  (((modRM) &amp; 0x38) &gt;&gt; 3)</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/rmFromModRM" data-ref="_M/rmFromModRM">rmFromModRM</dfn>(modRM)   ((modRM) &amp; 0x7)</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/scaleFromSIB" data-ref="_M/scaleFromSIB">scaleFromSIB</dfn>(sib)    (((sib) &amp; 0xc0) &gt;&gt; 6)</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/indexFromSIB" data-ref="_M/indexFromSIB">indexFromSIB</dfn>(sib)    (((sib) &amp; 0x38) &gt;&gt; 3)</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/baseFromSIB" data-ref="_M/baseFromSIB">baseFromSIB</dfn>(sib)     ((sib) &amp; 0x7)</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/wFromREX" data-ref="_M/wFromREX">wFromREX</dfn>(rex)        (((rex) &amp; 0x8) &gt;&gt; 3)</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/rFromREX" data-ref="_M/rFromREX">rFromREX</dfn>(rex)        (((rex) &amp; 0x4) &gt;&gt; 2)</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/xFromREX" data-ref="_M/xFromREX">xFromREX</dfn>(rex)        (((rex) &amp; 0x2) &gt;&gt; 1)</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/bFromREX" data-ref="_M/bFromREX">bFromREX</dfn>(rex)        ((rex) &amp; 0x1)</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/rFromEVEX2of4" data-ref="_M/rFromEVEX2of4">rFromEVEX2of4</dfn>(evex)     (((~(evex)) &amp; 0x80) &gt;&gt; 7)</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/xFromEVEX2of4" data-ref="_M/xFromEVEX2of4">xFromEVEX2of4</dfn>(evex)     (((~(evex)) &amp; 0x40) &gt;&gt; 6)</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/bFromEVEX2of4" data-ref="_M/bFromEVEX2of4">bFromEVEX2of4</dfn>(evex)     (((~(evex)) &amp; 0x20) &gt;&gt; 5)</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/r2FromEVEX2of4" data-ref="_M/r2FromEVEX2of4">r2FromEVEX2of4</dfn>(evex)    (((~(evex)) &amp; 0x10) &gt;&gt; 4)</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/mmFromEVEX2of4" data-ref="_M/mmFromEVEX2of4">mmFromEVEX2of4</dfn>(evex)    ((evex) &amp; 0x3)</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/wFromEVEX3of4" data-ref="_M/wFromEVEX3of4">wFromEVEX3of4</dfn>(evex)     (((evex) &amp; 0x80) &gt;&gt; 7)</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/vvvvFromEVEX3of4" data-ref="_M/vvvvFromEVEX3of4">vvvvFromEVEX3of4</dfn>(evex)  (((~(evex)) &amp; 0x78) &gt;&gt; 3)</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/ppFromEVEX3of4" data-ref="_M/ppFromEVEX3of4">ppFromEVEX3of4</dfn>(evex)    ((evex) &amp; 0x3)</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/zFromEVEX4of4" data-ref="_M/zFromEVEX4of4">zFromEVEX4of4</dfn>(evex)     (((evex) &amp; 0x80) &gt;&gt; 7)</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/l2FromEVEX4of4" data-ref="_M/l2FromEVEX4of4">l2FromEVEX4of4</dfn>(evex)    (((evex) &amp; 0x40) &gt;&gt; 6)</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/lFromEVEX4of4" data-ref="_M/lFromEVEX4of4">lFromEVEX4of4</dfn>(evex)     (((evex) &amp; 0x20) &gt;&gt; 5)</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/bFromEVEX4of4" data-ref="_M/bFromEVEX4of4">bFromEVEX4of4</dfn>(evex)     (((evex) &amp; 0x10) &gt;&gt; 4)</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/v2FromEVEX4of4" data-ref="_M/v2FromEVEX4of4">v2FromEVEX4of4</dfn>(evex)    (((~evex) &amp; 0x8) &gt;&gt; 3)</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/aaaFromEVEX4of4" data-ref="_M/aaaFromEVEX4of4">aaaFromEVEX4of4</dfn>(evex)   ((evex) &amp; 0x7)</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/rFromVEX2of3" data-ref="_M/rFromVEX2of3">rFromVEX2of3</dfn>(vex)       (((~(vex)) &amp; 0x80) &gt;&gt; 7)</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/xFromVEX2of3" data-ref="_M/xFromVEX2of3">xFromVEX2of3</dfn>(vex)       (((~(vex)) &amp; 0x40) &gt;&gt; 6)</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/bFromVEX2of3" data-ref="_M/bFromVEX2of3">bFromVEX2of3</dfn>(vex)       (((~(vex)) &amp; 0x20) &gt;&gt; 5)</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/mmmmmFromVEX2of3" data-ref="_M/mmmmmFromVEX2of3">mmmmmFromVEX2of3</dfn>(vex)   ((vex) &amp; 0x1f)</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/wFromVEX3of3" data-ref="_M/wFromVEX3of3">wFromVEX3of3</dfn>(vex)       (((vex) &amp; 0x80) &gt;&gt; 7)</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/vvvvFromVEX3of3" data-ref="_M/vvvvFromVEX3of3">vvvvFromVEX3of3</dfn>(vex)    (((~(vex)) &amp; 0x78) &gt;&gt; 3)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/lFromVEX3of3" data-ref="_M/lFromVEX3of3">lFromVEX3of3</dfn>(vex)       (((vex) &amp; 0x4) &gt;&gt; 2)</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/ppFromVEX3of3" data-ref="_M/ppFromVEX3of3">ppFromVEX3of3</dfn>(vex)      ((vex) &amp; 0x3)</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/rFromVEX2of2" data-ref="_M/rFromVEX2of2">rFromVEX2of2</dfn>(vex)       (((~(vex)) &amp; 0x80) &gt;&gt; 7)</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/vvvvFromVEX2of2" data-ref="_M/vvvvFromVEX2of2">vvvvFromVEX2of2</dfn>(vex)    (((~(vex)) &amp; 0x78) &gt;&gt; 3)</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/lFromVEX2of2" data-ref="_M/lFromVEX2of2">lFromVEX2of2</dfn>(vex)       (((vex) &amp; 0x4) &gt;&gt; 2)</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/ppFromVEX2of2" data-ref="_M/ppFromVEX2of2">ppFromVEX2of2</dfn>(vex)      ((vex) &amp; 0x3)</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/rFromXOP2of3" data-ref="_M/rFromXOP2of3">rFromXOP2of3</dfn>(xop)       (((~(xop)) &amp; 0x80) &gt;&gt; 7)</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/xFromXOP2of3" data-ref="_M/xFromXOP2of3">xFromXOP2of3</dfn>(xop)       (((~(xop)) &amp; 0x40) &gt;&gt; 6)</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/bFromXOP2of3" data-ref="_M/bFromXOP2of3">bFromXOP2of3</dfn>(xop)       (((~(xop)) &amp; 0x20) &gt;&gt; 5)</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/mmmmmFromXOP2of3" data-ref="_M/mmmmmFromXOP2of3">mmmmmFromXOP2of3</dfn>(xop)   ((xop) &amp; 0x1f)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/wFromXOP3of3" data-ref="_M/wFromXOP3of3">wFromXOP3of3</dfn>(xop)       (((xop) &amp; 0x80) &gt;&gt; 7)</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/vvvvFromXOP3of3" data-ref="_M/vvvvFromXOP3of3">vvvvFromXOP3of3</dfn>(vex)    (((~(vex)) &amp; 0x78) &gt;&gt; 3)</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/lFromXOP3of3" data-ref="_M/lFromXOP3of3">lFromXOP3of3</dfn>(xop)       (((xop) &amp; 0x4) &gt;&gt; 2)</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/ppFromXOP3of3" data-ref="_M/ppFromXOP3of3">ppFromXOP3of3</dfn>(xop)      ((xop) &amp; 0x3)</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>// These enums represent Intel registers for use by the decoder.</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/REGS_8BIT" data-ref="_M/REGS_8BIT">REGS_8BIT</dfn>     \</u></td></tr>
<tr><th id="76">76</th><td><u>  ENTRY(AL)           \</u></td></tr>
<tr><th id="77">77</th><td><u>  ENTRY(CL)           \</u></td></tr>
<tr><th id="78">78</th><td><u>  ENTRY(DL)           \</u></td></tr>
<tr><th id="79">79</th><td><u>  ENTRY(BL)           \</u></td></tr>
<tr><th id="80">80</th><td><u>  ENTRY(AH)           \</u></td></tr>
<tr><th id="81">81</th><td><u>  ENTRY(CH)           \</u></td></tr>
<tr><th id="82">82</th><td><u>  ENTRY(DH)           \</u></td></tr>
<tr><th id="83">83</th><td><u>  ENTRY(BH)           \</u></td></tr>
<tr><th id="84">84</th><td><u>  ENTRY(R8B)          \</u></td></tr>
<tr><th id="85">85</th><td><u>  ENTRY(R9B)          \</u></td></tr>
<tr><th id="86">86</th><td><u>  ENTRY(R10B)         \</u></td></tr>
<tr><th id="87">87</th><td><u>  ENTRY(R11B)         \</u></td></tr>
<tr><th id="88">88</th><td><u>  ENTRY(R12B)         \</u></td></tr>
<tr><th id="89">89</th><td><u>  ENTRY(R13B)         \</u></td></tr>
<tr><th id="90">90</th><td><u>  ENTRY(R14B)         \</u></td></tr>
<tr><th id="91">91</th><td><u>  ENTRY(R15B)         \</u></td></tr>
<tr><th id="92">92</th><td><u>  ENTRY(SPL)          \</u></td></tr>
<tr><th id="93">93</th><td><u>  ENTRY(BPL)          \</u></td></tr>
<tr><th id="94">94</th><td><u>  ENTRY(SIL)          \</u></td></tr>
<tr><th id="95">95</th><td><u>  ENTRY(DIL)</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/EA_BASES_16BIT" data-ref="_M/EA_BASES_16BIT">EA_BASES_16BIT</dfn>  \</u></td></tr>
<tr><th id="98">98</th><td><u>  ENTRY(BX_SI)          \</u></td></tr>
<tr><th id="99">99</th><td><u>  ENTRY(BX_DI)          \</u></td></tr>
<tr><th id="100">100</th><td><u>  ENTRY(BP_SI)          \</u></td></tr>
<tr><th id="101">101</th><td><u>  ENTRY(BP_DI)          \</u></td></tr>
<tr><th id="102">102</th><td><u>  ENTRY(SI)             \</u></td></tr>
<tr><th id="103">103</th><td><u>  ENTRY(DI)             \</u></td></tr>
<tr><th id="104">104</th><td><u>  ENTRY(BP)             \</u></td></tr>
<tr><th id="105">105</th><td><u>  ENTRY(BX)             \</u></td></tr>
<tr><th id="106">106</th><td><u>  ENTRY(R8W)            \</u></td></tr>
<tr><th id="107">107</th><td><u>  ENTRY(R9W)            \</u></td></tr>
<tr><th id="108">108</th><td><u>  ENTRY(R10W)           \</u></td></tr>
<tr><th id="109">109</th><td><u>  ENTRY(R11W)           \</u></td></tr>
<tr><th id="110">110</th><td><u>  ENTRY(R12W)           \</u></td></tr>
<tr><th id="111">111</th><td><u>  ENTRY(R13W)           \</u></td></tr>
<tr><th id="112">112</th><td><u>  ENTRY(R14W)           \</u></td></tr>
<tr><th id="113">113</th><td><u>  ENTRY(R15W)</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/REGS_16BIT" data-ref="_M/REGS_16BIT">REGS_16BIT</dfn>    \</u></td></tr>
<tr><th id="116">116</th><td><u>  ENTRY(AX)           \</u></td></tr>
<tr><th id="117">117</th><td><u>  ENTRY(CX)           \</u></td></tr>
<tr><th id="118">118</th><td><u>  ENTRY(DX)           \</u></td></tr>
<tr><th id="119">119</th><td><u>  ENTRY(BX)           \</u></td></tr>
<tr><th id="120">120</th><td><u>  ENTRY(SP)           \</u></td></tr>
<tr><th id="121">121</th><td><u>  ENTRY(BP)           \</u></td></tr>
<tr><th id="122">122</th><td><u>  ENTRY(SI)           \</u></td></tr>
<tr><th id="123">123</th><td><u>  ENTRY(DI)           \</u></td></tr>
<tr><th id="124">124</th><td><u>  ENTRY(R8W)          \</u></td></tr>
<tr><th id="125">125</th><td><u>  ENTRY(R9W)          \</u></td></tr>
<tr><th id="126">126</th><td><u>  ENTRY(R10W)         \</u></td></tr>
<tr><th id="127">127</th><td><u>  ENTRY(R11W)         \</u></td></tr>
<tr><th id="128">128</th><td><u>  ENTRY(R12W)         \</u></td></tr>
<tr><th id="129">129</th><td><u>  ENTRY(R13W)         \</u></td></tr>
<tr><th id="130">130</th><td><u>  ENTRY(R14W)         \</u></td></tr>
<tr><th id="131">131</th><td><u>  ENTRY(R15W)</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/EA_BASES_32BIT" data-ref="_M/EA_BASES_32BIT">EA_BASES_32BIT</dfn>  \</u></td></tr>
<tr><th id="134">134</th><td><u>  ENTRY(EAX)            \</u></td></tr>
<tr><th id="135">135</th><td><u>  ENTRY(ECX)            \</u></td></tr>
<tr><th id="136">136</th><td><u>  ENTRY(EDX)            \</u></td></tr>
<tr><th id="137">137</th><td><u>  ENTRY(EBX)            \</u></td></tr>
<tr><th id="138">138</th><td><u>  ENTRY(sib)            \</u></td></tr>
<tr><th id="139">139</th><td><u>  ENTRY(EBP)            \</u></td></tr>
<tr><th id="140">140</th><td><u>  ENTRY(ESI)            \</u></td></tr>
<tr><th id="141">141</th><td><u>  ENTRY(EDI)            \</u></td></tr>
<tr><th id="142">142</th><td><u>  ENTRY(R8D)            \</u></td></tr>
<tr><th id="143">143</th><td><u>  ENTRY(R9D)            \</u></td></tr>
<tr><th id="144">144</th><td><u>  ENTRY(R10D)           \</u></td></tr>
<tr><th id="145">145</th><td><u>  ENTRY(R11D)           \</u></td></tr>
<tr><th id="146">146</th><td><u>  ENTRY(R12D)           \</u></td></tr>
<tr><th id="147">147</th><td><u>  ENTRY(R13D)           \</u></td></tr>
<tr><th id="148">148</th><td><u>  ENTRY(R14D)           \</u></td></tr>
<tr><th id="149">149</th><td><u>  ENTRY(R15D)</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/REGS_32BIT" data-ref="_M/REGS_32BIT">REGS_32BIT</dfn>  \</u></td></tr>
<tr><th id="152">152</th><td><u>  ENTRY(EAX)        \</u></td></tr>
<tr><th id="153">153</th><td><u>  ENTRY(ECX)        \</u></td></tr>
<tr><th id="154">154</th><td><u>  ENTRY(EDX)        \</u></td></tr>
<tr><th id="155">155</th><td><u>  ENTRY(EBX)        \</u></td></tr>
<tr><th id="156">156</th><td><u>  ENTRY(ESP)        \</u></td></tr>
<tr><th id="157">157</th><td><u>  ENTRY(EBP)        \</u></td></tr>
<tr><th id="158">158</th><td><u>  ENTRY(ESI)        \</u></td></tr>
<tr><th id="159">159</th><td><u>  ENTRY(EDI)        \</u></td></tr>
<tr><th id="160">160</th><td><u>  ENTRY(R8D)        \</u></td></tr>
<tr><th id="161">161</th><td><u>  ENTRY(R9D)        \</u></td></tr>
<tr><th id="162">162</th><td><u>  ENTRY(R10D)       \</u></td></tr>
<tr><th id="163">163</th><td><u>  ENTRY(R11D)       \</u></td></tr>
<tr><th id="164">164</th><td><u>  ENTRY(R12D)       \</u></td></tr>
<tr><th id="165">165</th><td><u>  ENTRY(R13D)       \</u></td></tr>
<tr><th id="166">166</th><td><u>  ENTRY(R14D)       \</u></td></tr>
<tr><th id="167">167</th><td><u>  ENTRY(R15D)</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/EA_BASES_64BIT" data-ref="_M/EA_BASES_64BIT">EA_BASES_64BIT</dfn>  \</u></td></tr>
<tr><th id="170">170</th><td><u>  ENTRY(RAX)            \</u></td></tr>
<tr><th id="171">171</th><td><u>  ENTRY(RCX)            \</u></td></tr>
<tr><th id="172">172</th><td><u>  ENTRY(RDX)            \</u></td></tr>
<tr><th id="173">173</th><td><u>  ENTRY(RBX)            \</u></td></tr>
<tr><th id="174">174</th><td><u>  ENTRY(sib64)          \</u></td></tr>
<tr><th id="175">175</th><td><u>  ENTRY(RBP)            \</u></td></tr>
<tr><th id="176">176</th><td><u>  ENTRY(RSI)            \</u></td></tr>
<tr><th id="177">177</th><td><u>  ENTRY(RDI)            \</u></td></tr>
<tr><th id="178">178</th><td><u>  ENTRY(R8)             \</u></td></tr>
<tr><th id="179">179</th><td><u>  ENTRY(R9)             \</u></td></tr>
<tr><th id="180">180</th><td><u>  ENTRY(R10)            \</u></td></tr>
<tr><th id="181">181</th><td><u>  ENTRY(R11)            \</u></td></tr>
<tr><th id="182">182</th><td><u>  ENTRY(R12)            \</u></td></tr>
<tr><th id="183">183</th><td><u>  ENTRY(R13)            \</u></td></tr>
<tr><th id="184">184</th><td><u>  ENTRY(R14)            \</u></td></tr>
<tr><th id="185">185</th><td><u>  ENTRY(R15)</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/REGS_64BIT" data-ref="_M/REGS_64BIT">REGS_64BIT</dfn>  \</u></td></tr>
<tr><th id="188">188</th><td><u>  ENTRY(RAX)        \</u></td></tr>
<tr><th id="189">189</th><td><u>  ENTRY(RCX)        \</u></td></tr>
<tr><th id="190">190</th><td><u>  ENTRY(RDX)        \</u></td></tr>
<tr><th id="191">191</th><td><u>  ENTRY(RBX)        \</u></td></tr>
<tr><th id="192">192</th><td><u>  ENTRY(RSP)        \</u></td></tr>
<tr><th id="193">193</th><td><u>  ENTRY(RBP)        \</u></td></tr>
<tr><th id="194">194</th><td><u>  ENTRY(RSI)        \</u></td></tr>
<tr><th id="195">195</th><td><u>  ENTRY(RDI)        \</u></td></tr>
<tr><th id="196">196</th><td><u>  ENTRY(R8)         \</u></td></tr>
<tr><th id="197">197</th><td><u>  ENTRY(R9)         \</u></td></tr>
<tr><th id="198">198</th><td><u>  ENTRY(R10)        \</u></td></tr>
<tr><th id="199">199</th><td><u>  ENTRY(R11)        \</u></td></tr>
<tr><th id="200">200</th><td><u>  ENTRY(R12)        \</u></td></tr>
<tr><th id="201">201</th><td><u>  ENTRY(R13)        \</u></td></tr>
<tr><th id="202">202</th><td><u>  ENTRY(R14)        \</u></td></tr>
<tr><th id="203">203</th><td><u>  ENTRY(R15)</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/REGS_MMX" data-ref="_M/REGS_MMX">REGS_MMX</dfn>  \</u></td></tr>
<tr><th id="206">206</th><td><u>  ENTRY(MM0)      \</u></td></tr>
<tr><th id="207">207</th><td><u>  ENTRY(MM1)      \</u></td></tr>
<tr><th id="208">208</th><td><u>  ENTRY(MM2)      \</u></td></tr>
<tr><th id="209">209</th><td><u>  ENTRY(MM3)      \</u></td></tr>
<tr><th id="210">210</th><td><u>  ENTRY(MM4)      \</u></td></tr>
<tr><th id="211">211</th><td><u>  ENTRY(MM5)      \</u></td></tr>
<tr><th id="212">212</th><td><u>  ENTRY(MM6)      \</u></td></tr>
<tr><th id="213">213</th><td><u>  ENTRY(MM7)</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/REGS_XMM" data-ref="_M/REGS_XMM">REGS_XMM</dfn>  \</u></td></tr>
<tr><th id="216">216</th><td><u>  ENTRY(XMM0)     \</u></td></tr>
<tr><th id="217">217</th><td><u>  ENTRY(XMM1)     \</u></td></tr>
<tr><th id="218">218</th><td><u>  ENTRY(XMM2)     \</u></td></tr>
<tr><th id="219">219</th><td><u>  ENTRY(XMM3)     \</u></td></tr>
<tr><th id="220">220</th><td><u>  ENTRY(XMM4)     \</u></td></tr>
<tr><th id="221">221</th><td><u>  ENTRY(XMM5)     \</u></td></tr>
<tr><th id="222">222</th><td><u>  ENTRY(XMM6)     \</u></td></tr>
<tr><th id="223">223</th><td><u>  ENTRY(XMM7)     \</u></td></tr>
<tr><th id="224">224</th><td><u>  ENTRY(XMM8)     \</u></td></tr>
<tr><th id="225">225</th><td><u>  ENTRY(XMM9)     \</u></td></tr>
<tr><th id="226">226</th><td><u>  ENTRY(XMM10)    \</u></td></tr>
<tr><th id="227">227</th><td><u>  ENTRY(XMM11)    \</u></td></tr>
<tr><th id="228">228</th><td><u>  ENTRY(XMM12)    \</u></td></tr>
<tr><th id="229">229</th><td><u>  ENTRY(XMM13)    \</u></td></tr>
<tr><th id="230">230</th><td><u>  ENTRY(XMM14)    \</u></td></tr>
<tr><th id="231">231</th><td><u>  ENTRY(XMM15)    \</u></td></tr>
<tr><th id="232">232</th><td><u>  ENTRY(XMM16)    \</u></td></tr>
<tr><th id="233">233</th><td><u>  ENTRY(XMM17)    \</u></td></tr>
<tr><th id="234">234</th><td><u>  ENTRY(XMM18)    \</u></td></tr>
<tr><th id="235">235</th><td><u>  ENTRY(XMM19)    \</u></td></tr>
<tr><th id="236">236</th><td><u>  ENTRY(XMM20)    \</u></td></tr>
<tr><th id="237">237</th><td><u>  ENTRY(XMM21)    \</u></td></tr>
<tr><th id="238">238</th><td><u>  ENTRY(XMM22)    \</u></td></tr>
<tr><th id="239">239</th><td><u>  ENTRY(XMM23)    \</u></td></tr>
<tr><th id="240">240</th><td><u>  ENTRY(XMM24)    \</u></td></tr>
<tr><th id="241">241</th><td><u>  ENTRY(XMM25)    \</u></td></tr>
<tr><th id="242">242</th><td><u>  ENTRY(XMM26)    \</u></td></tr>
<tr><th id="243">243</th><td><u>  ENTRY(XMM27)    \</u></td></tr>
<tr><th id="244">244</th><td><u>  ENTRY(XMM28)    \</u></td></tr>
<tr><th id="245">245</th><td><u>  ENTRY(XMM29)    \</u></td></tr>
<tr><th id="246">246</th><td><u>  ENTRY(XMM30)    \</u></td></tr>
<tr><th id="247">247</th><td><u>  ENTRY(XMM31)</u></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/REGS_YMM" data-ref="_M/REGS_YMM">REGS_YMM</dfn>  \</u></td></tr>
<tr><th id="250">250</th><td><u>  ENTRY(YMM0)     \</u></td></tr>
<tr><th id="251">251</th><td><u>  ENTRY(YMM1)     \</u></td></tr>
<tr><th id="252">252</th><td><u>  ENTRY(YMM2)     \</u></td></tr>
<tr><th id="253">253</th><td><u>  ENTRY(YMM3)     \</u></td></tr>
<tr><th id="254">254</th><td><u>  ENTRY(YMM4)     \</u></td></tr>
<tr><th id="255">255</th><td><u>  ENTRY(YMM5)     \</u></td></tr>
<tr><th id="256">256</th><td><u>  ENTRY(YMM6)     \</u></td></tr>
<tr><th id="257">257</th><td><u>  ENTRY(YMM7)     \</u></td></tr>
<tr><th id="258">258</th><td><u>  ENTRY(YMM8)     \</u></td></tr>
<tr><th id="259">259</th><td><u>  ENTRY(YMM9)     \</u></td></tr>
<tr><th id="260">260</th><td><u>  ENTRY(YMM10)    \</u></td></tr>
<tr><th id="261">261</th><td><u>  ENTRY(YMM11)    \</u></td></tr>
<tr><th id="262">262</th><td><u>  ENTRY(YMM12)    \</u></td></tr>
<tr><th id="263">263</th><td><u>  ENTRY(YMM13)    \</u></td></tr>
<tr><th id="264">264</th><td><u>  ENTRY(YMM14)    \</u></td></tr>
<tr><th id="265">265</th><td><u>  ENTRY(YMM15)    \</u></td></tr>
<tr><th id="266">266</th><td><u>  ENTRY(YMM16)    \</u></td></tr>
<tr><th id="267">267</th><td><u>  ENTRY(YMM17)    \</u></td></tr>
<tr><th id="268">268</th><td><u>  ENTRY(YMM18)    \</u></td></tr>
<tr><th id="269">269</th><td><u>  ENTRY(YMM19)    \</u></td></tr>
<tr><th id="270">270</th><td><u>  ENTRY(YMM20)    \</u></td></tr>
<tr><th id="271">271</th><td><u>  ENTRY(YMM21)    \</u></td></tr>
<tr><th id="272">272</th><td><u>  ENTRY(YMM22)    \</u></td></tr>
<tr><th id="273">273</th><td><u>  ENTRY(YMM23)    \</u></td></tr>
<tr><th id="274">274</th><td><u>  ENTRY(YMM24)    \</u></td></tr>
<tr><th id="275">275</th><td><u>  ENTRY(YMM25)    \</u></td></tr>
<tr><th id="276">276</th><td><u>  ENTRY(YMM26)    \</u></td></tr>
<tr><th id="277">277</th><td><u>  ENTRY(YMM27)    \</u></td></tr>
<tr><th id="278">278</th><td><u>  ENTRY(YMM28)    \</u></td></tr>
<tr><th id="279">279</th><td><u>  ENTRY(YMM29)    \</u></td></tr>
<tr><th id="280">280</th><td><u>  ENTRY(YMM30)    \</u></td></tr>
<tr><th id="281">281</th><td><u>  ENTRY(YMM31)</u></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/REGS_ZMM" data-ref="_M/REGS_ZMM">REGS_ZMM</dfn>  \</u></td></tr>
<tr><th id="284">284</th><td><u>  ENTRY(ZMM0)     \</u></td></tr>
<tr><th id="285">285</th><td><u>  ENTRY(ZMM1)     \</u></td></tr>
<tr><th id="286">286</th><td><u>  ENTRY(ZMM2)     \</u></td></tr>
<tr><th id="287">287</th><td><u>  ENTRY(ZMM3)     \</u></td></tr>
<tr><th id="288">288</th><td><u>  ENTRY(ZMM4)     \</u></td></tr>
<tr><th id="289">289</th><td><u>  ENTRY(ZMM5)     \</u></td></tr>
<tr><th id="290">290</th><td><u>  ENTRY(ZMM6)     \</u></td></tr>
<tr><th id="291">291</th><td><u>  ENTRY(ZMM7)     \</u></td></tr>
<tr><th id="292">292</th><td><u>  ENTRY(ZMM8)     \</u></td></tr>
<tr><th id="293">293</th><td><u>  ENTRY(ZMM9)     \</u></td></tr>
<tr><th id="294">294</th><td><u>  ENTRY(ZMM10)    \</u></td></tr>
<tr><th id="295">295</th><td><u>  ENTRY(ZMM11)    \</u></td></tr>
<tr><th id="296">296</th><td><u>  ENTRY(ZMM12)    \</u></td></tr>
<tr><th id="297">297</th><td><u>  ENTRY(ZMM13)    \</u></td></tr>
<tr><th id="298">298</th><td><u>  ENTRY(ZMM14)    \</u></td></tr>
<tr><th id="299">299</th><td><u>  ENTRY(ZMM15)    \</u></td></tr>
<tr><th id="300">300</th><td><u>  ENTRY(ZMM16)    \</u></td></tr>
<tr><th id="301">301</th><td><u>  ENTRY(ZMM17)    \</u></td></tr>
<tr><th id="302">302</th><td><u>  ENTRY(ZMM18)    \</u></td></tr>
<tr><th id="303">303</th><td><u>  ENTRY(ZMM19)    \</u></td></tr>
<tr><th id="304">304</th><td><u>  ENTRY(ZMM20)    \</u></td></tr>
<tr><th id="305">305</th><td><u>  ENTRY(ZMM21)    \</u></td></tr>
<tr><th id="306">306</th><td><u>  ENTRY(ZMM22)    \</u></td></tr>
<tr><th id="307">307</th><td><u>  ENTRY(ZMM23)    \</u></td></tr>
<tr><th id="308">308</th><td><u>  ENTRY(ZMM24)    \</u></td></tr>
<tr><th id="309">309</th><td><u>  ENTRY(ZMM25)    \</u></td></tr>
<tr><th id="310">310</th><td><u>  ENTRY(ZMM26)    \</u></td></tr>
<tr><th id="311">311</th><td><u>  ENTRY(ZMM27)    \</u></td></tr>
<tr><th id="312">312</th><td><u>  ENTRY(ZMM28)    \</u></td></tr>
<tr><th id="313">313</th><td><u>  ENTRY(ZMM29)    \</u></td></tr>
<tr><th id="314">314</th><td><u>  ENTRY(ZMM30)    \</u></td></tr>
<tr><th id="315">315</th><td><u>  ENTRY(ZMM31)</u></td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/REGS_MASKS" data-ref="_M/REGS_MASKS">REGS_MASKS</dfn> \</u></td></tr>
<tr><th id="318">318</th><td><u>  ENTRY(K0)        \</u></td></tr>
<tr><th id="319">319</th><td><u>  ENTRY(K1)        \</u></td></tr>
<tr><th id="320">320</th><td><u>  ENTRY(K2)        \</u></td></tr>
<tr><th id="321">321</th><td><u>  ENTRY(K3)        \</u></td></tr>
<tr><th id="322">322</th><td><u>  ENTRY(K4)        \</u></td></tr>
<tr><th id="323">323</th><td><u>  ENTRY(K5)        \</u></td></tr>
<tr><th id="324">324</th><td><u>  ENTRY(K6)        \</u></td></tr>
<tr><th id="325">325</th><td><u>  ENTRY(K7)</u></td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/REGS_MASK_PAIRS" data-ref="_M/REGS_MASK_PAIRS">REGS_MASK_PAIRS</dfn> \</u></td></tr>
<tr><th id="328">328</th><td><u>  ENTRY(K0_K1)     \</u></td></tr>
<tr><th id="329">329</th><td><u>  ENTRY(K2_K3)     \</u></td></tr>
<tr><th id="330">330</th><td><u>  ENTRY(K4_K5)     \</u></td></tr>
<tr><th id="331">331</th><td><u>  ENTRY(K6_K7)</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/REGS_SEGMENT" data-ref="_M/REGS_SEGMENT">REGS_SEGMENT</dfn> \</u></td></tr>
<tr><th id="334">334</th><td><u>  ENTRY(ES)          \</u></td></tr>
<tr><th id="335">335</th><td><u>  ENTRY(CS)          \</u></td></tr>
<tr><th id="336">336</th><td><u>  ENTRY(SS)          \</u></td></tr>
<tr><th id="337">337</th><td><u>  ENTRY(DS)          \</u></td></tr>
<tr><th id="338">338</th><td><u>  ENTRY(FS)          \</u></td></tr>
<tr><th id="339">339</th><td><u>  ENTRY(GS)</u></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/REGS_DEBUG" data-ref="_M/REGS_DEBUG">REGS_DEBUG</dfn>  \</u></td></tr>
<tr><th id="342">342</th><td><u>  ENTRY(DR0)        \</u></td></tr>
<tr><th id="343">343</th><td><u>  ENTRY(DR1)        \</u></td></tr>
<tr><th id="344">344</th><td><u>  ENTRY(DR2)        \</u></td></tr>
<tr><th id="345">345</th><td><u>  ENTRY(DR3)        \</u></td></tr>
<tr><th id="346">346</th><td><u>  ENTRY(DR4)        \</u></td></tr>
<tr><th id="347">347</th><td><u>  ENTRY(DR5)        \</u></td></tr>
<tr><th id="348">348</th><td><u>  ENTRY(DR6)        \</u></td></tr>
<tr><th id="349">349</th><td><u>  ENTRY(DR7)        \</u></td></tr>
<tr><th id="350">350</th><td><u>  ENTRY(DR8)        \</u></td></tr>
<tr><th id="351">351</th><td><u>  ENTRY(DR9)        \</u></td></tr>
<tr><th id="352">352</th><td><u>  ENTRY(DR10)       \</u></td></tr>
<tr><th id="353">353</th><td><u>  ENTRY(DR11)       \</u></td></tr>
<tr><th id="354">354</th><td><u>  ENTRY(DR12)       \</u></td></tr>
<tr><th id="355">355</th><td><u>  ENTRY(DR13)       \</u></td></tr>
<tr><th id="356">356</th><td><u>  ENTRY(DR14)       \</u></td></tr>
<tr><th id="357">357</th><td><u>  ENTRY(DR15)</u></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/REGS_CONTROL" data-ref="_M/REGS_CONTROL">REGS_CONTROL</dfn>  \</u></td></tr>
<tr><th id="360">360</th><td><u>  ENTRY(CR0)          \</u></td></tr>
<tr><th id="361">361</th><td><u>  ENTRY(CR1)          \</u></td></tr>
<tr><th id="362">362</th><td><u>  ENTRY(CR2)          \</u></td></tr>
<tr><th id="363">363</th><td><u>  ENTRY(CR3)          \</u></td></tr>
<tr><th id="364">364</th><td><u>  ENTRY(CR4)          \</u></td></tr>
<tr><th id="365">365</th><td><u>  ENTRY(CR5)          \</u></td></tr>
<tr><th id="366">366</th><td><u>  ENTRY(CR6)          \</u></td></tr>
<tr><th id="367">367</th><td><u>  ENTRY(CR7)          \</u></td></tr>
<tr><th id="368">368</th><td><u>  ENTRY(CR8)          \</u></td></tr>
<tr><th id="369">369</th><td><u>  ENTRY(CR9)          \</u></td></tr>
<tr><th id="370">370</th><td><u>  ENTRY(CR10)         \</u></td></tr>
<tr><th id="371">371</th><td><u>  ENTRY(CR11)         \</u></td></tr>
<tr><th id="372">372</th><td><u>  ENTRY(CR12)         \</u></td></tr>
<tr><th id="373">373</th><td><u>  ENTRY(CR13)         \</u></td></tr>
<tr><th id="374">374</th><td><u>  ENTRY(CR14)         \</u></td></tr>
<tr><th id="375">375</th><td><u>  ENTRY(CR15)</u></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/REGS_BOUND" data-ref="_M/REGS_BOUND">REGS_BOUND</dfn>    \</u></td></tr>
<tr><th id="378">378</th><td><u>  ENTRY(BND0)         \</u></td></tr>
<tr><th id="379">379</th><td><u>  ENTRY(BND1)         \</u></td></tr>
<tr><th id="380">380</th><td><u>  ENTRY(BND2)         \</u></td></tr>
<tr><th id="381">381</th><td><u>  ENTRY(BND3)</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><u>#undef  <span class="macro" data-ref="_M/REGS_TMM">REGS_TMM</span></u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/REGS_TMM" data-ref="_M/REGS_TMM">REGS_TMM</dfn>  \</u></td></tr>
<tr><th id="385">385</th><td><u>  ENTRY(TMM0)     \</u></td></tr>
<tr><th id="386">386</th><td><u>  ENTRY(TMM1)     \</u></td></tr>
<tr><th id="387">387</th><td><u>  ENTRY(TMM2)     \</u></td></tr>
<tr><th id="388">388</th><td><u>  ENTRY(TMM3)     \</u></td></tr>
<tr><th id="389">389</th><td><u>  ENTRY(TMM4)     \</u></td></tr>
<tr><th id="390">390</th><td><u>  ENTRY(TMM5)     \</u></td></tr>
<tr><th id="391">391</th><td><u>  ENTRY(TMM6)     \</u></td></tr>
<tr><th id="392">392</th><td><u>  ENTRY(TMM7)</u></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/ALL_EA_BASES" data-ref="_M/ALL_EA_BASES">ALL_EA_BASES</dfn>  \</u></td></tr>
<tr><th id="395">395</th><td><u>  EA_BASES_16BIT      \</u></td></tr>
<tr><th id="396">396</th><td><u>  EA_BASES_32BIT      \</u></td></tr>
<tr><th id="397">397</th><td><u>  EA_BASES_64BIT</u></td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/ALL_SIB_BASES" data-ref="_M/ALL_SIB_BASES">ALL_SIB_BASES</dfn> \</u></td></tr>
<tr><th id="400">400</th><td><u>  REGS_32BIT          \</u></td></tr>
<tr><th id="401">401</th><td><u>  REGS_64BIT</u></td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/ALL_REGS" data-ref="_M/ALL_REGS">ALL_REGS</dfn>      \</u></td></tr>
<tr><th id="404">404</th><td><u>  REGS_8BIT           \</u></td></tr>
<tr><th id="405">405</th><td><u>  REGS_16BIT          \</u></td></tr>
<tr><th id="406">406</th><td><u>  REGS_32BIT          \</u></td></tr>
<tr><th id="407">407</th><td><u>  REGS_64BIT          \</u></td></tr>
<tr><th id="408">408</th><td><u>  REGS_MMX            \</u></td></tr>
<tr><th id="409">409</th><td><u>  REGS_XMM            \</u></td></tr>
<tr><th id="410">410</th><td><u>  REGS_YMM            \</u></td></tr>
<tr><th id="411">411</th><td><u>  REGS_ZMM            \</u></td></tr>
<tr><th id="412">412</th><td><u>  REGS_MASKS          \</u></td></tr>
<tr><th id="413">413</th><td><u>  REGS_MASK_PAIRS     \</u></td></tr>
<tr><th id="414">414</th><td><u>  REGS_SEGMENT        \</u></td></tr>
<tr><th id="415">415</th><td><u>  REGS_DEBUG          \</u></td></tr>
<tr><th id="416">416</th><td><u>  REGS_CONTROL        \</u></td></tr>
<tr><th id="417">417</th><td><u>  REGS_BOUND          \</u></td></tr>
<tr><th id="418">418</th><td><u>  REGS_TMM            \</u></td></tr>
<tr><th id="419">419</th><td><u>  ENTRY(RIP)</u></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><i class="doc">/// All possible values of the base field for effective-address</i></td></tr>
<tr><th id="422">422</th><td><i class="doc">/// computations, a.k.a. the Mod and R/M fields of the ModR/M byte.</i></td></tr>
<tr><th id="423">423</th><td><i class="doc">/// We distinguish between bases (EA_BASE_*) and registers that just happen</i></td></tr>
<tr><th id="424">424</th><td><i class="doc">/// to be referred to when Mod == 0b11 (EA_REG_*).</i></td></tr>
<tr><th id="425">425</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase" data-ref-filename="llvm..X86Disassembler..EABase">EABase</dfn> {</td></tr>
<tr><th id="426">426</th><td>  <dfn class="enum" id="llvm::X86Disassembler::EA_BASE_NONE" title='llvm::X86Disassembler::EA_BASE_NONE' data-ref="llvm::X86Disassembler::EA_BASE_NONE" data-ref-filename="llvm..X86Disassembler..EA_BASE_NONE">EA_BASE_NONE</dfn>,</td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x) EA_BASE_##x,</u></td></tr>
<tr><th id="428">428</th><td>  <a class="macro" href="#394" title="EA_BASE_BX_SI, EA_BASE_BX_DI, EA_BASE_BP_SI, EA_BASE_BP_DI, EA_BASE_SI, EA_BASE_DI, EA_BASE_BP, EA_BASE_BX, EA_BASE_R8W, EA_BASE_R9W, EA_BASE_R10W, EA_BASE_R11W, EA_BASE_R12W, EA_BASE_R13W, EA_BASE_R14W, EA_BASE_R15W, EA_BASE_EAX, EA_BASE_ECX, EA_BASE_EDX, EA_BASE_EBX, EA_BASE_sib, EA_BASE_EBP, EA_BASE_ESI, EA_BASE_EDI, EA_BASE_R8D, EA_BASE_R9D, EA_BASE_R10D, EA_BASE_R11D, EA_BASE_R12D, EA_BASE_R13D, EA_BASE_R14D, EA_BASE_R15D, EA_BASE_RAX, EA_BASE_RCX, EA_BASE_RDX, EA_BASE_RBX, EA_BASE_sib64, EA_BASE_RBP, EA_BASE_RSI, EA_BASE_RDI, EA_BASE_R8, EA_BASE_R9, EA_BASE_R10, EA_BASE_R11, EA_BASE_R12, EA_BASE_R13, EA_BASE_R14, EA_BASE_R15," data-ref="_M/ALL_EA_BASES">ALL_EA_BASES</a></td></tr>
<tr><th id="429">429</th><td><u>#undef <a class="macro" href="#427" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x) EA_REG_##x,</u></td></tr>
<tr><th id="431">431</th><td>  <a class="macro" href="#403" title="EA_REG_AL, EA_REG_CL, EA_REG_DL, EA_REG_BL, EA_REG_AH, EA_REG_CH, EA_REG_DH, EA_REG_BH, EA_REG_R8B, EA_REG_R9B, EA_REG_R10B, EA_REG_R11B, EA_REG_R12B, EA_REG_R13B, EA_REG_R14B, EA_REG_R15B, EA_REG_SPL, EA_REG_BPL, EA_REG_SIL, EA_REG_DIL, EA_REG_AX, EA_REG_CX, EA_REG_DX, EA_REG_BX, EA_REG_SP, EA_REG_BP, EA_REG_SI, EA_REG_DI, EA_REG_R8W, EA_REG_R9W, EA_REG_R10W, EA_REG_R11W, EA_REG_R12W, EA_REG_R13W, EA_REG_R14W, EA_REG_R15W, EA_REG_EAX, EA_REG_ECX, EA_REG_EDX, EA_REG_EBX, EA_REG_ESP, EA_REG_EBP, EA_REG_ESI, EA_REG_EDI, EA_REG_R8D, EA_REG_R9D, EA_REG_R10D, EA_REG_R11D, EA_REG_R12D, EA_REG_R13D, EA_REG_R14D, EA_REG_R15D, EA_REG_RAX, EA_REG_RCX, EA_REG_RDX, EA_REG_RBX, EA_REG_RSP, EA_REG_RBP, EA_REG_RSI, EA_REG_RDI, EA_REG_R8, EA_REG_R9, EA_REG_R10, EA_REG_R11, EA_REG_R12, EA_REG_R13, EA_REG_R14, EA_REG_R15, EA_REG_MM0, EA_REG_MM1, EA_REG_MM2, EA_REG_MM3, EA_REG_MM4, EA_REG_MM5, EA_REG_MM6, EA_REG_MM7, EA_REG_XMM0, EA_REG_XMM1, EA_REG_XMM2, EA_REG_XMM3, EA_REG_XMM4, EA_REG_XMM5, EA_REG_XMM6, EA_REG_XMM7, EA_REG_XMM8, EA_REG_XMM9, EA_REG_XMM10, EA_REG_XMM11, EA_REG_XMM12, EA_REG_XMM13, EA_REG_XMM14, EA_REG_XMM15, EA_REG_XMM16, EA_REG_XMM17, EA_REG_XMM18, EA_REG_XMM19, EA_REG_XMM20, EA_REG_XMM21, EA_REG_XMM22, EA_REG_XMM23, EA_REG_XMM24, EA_REG_XMM25, EA_REG_XMM26, EA_REG_XMM27, EA_REG_XMM28, EA_REG_XMM29, EA_REG_XMM30, EA_REG_XMM31, EA_REG_YMM0, EA_REG_YMM1, EA_REG_YMM2, EA_REG_YMM3, EA_REG_YMM4, EA_REG_YMM5, EA_REG_YMM6, EA_REG_YMM7, EA_REG_YMM8, EA_REG_YMM9, EA_REG_YMM10, EA_REG_YMM11, EA_REG_YMM12, EA_REG_YMM13, EA_REG_YMM14, EA_REG_YMM15, EA_REG_YMM16, EA_REG_YMM17, EA_REG_YMM18, EA_REG_YMM19, EA_REG_YMM20, EA_REG_YMM21, EA_REG_YMM22, EA_REG_YMM23, EA_REG_YMM24, EA_REG_YMM25, EA_REG_YMM26, EA_REG_YMM27, EA_REG_YMM28, EA_REG_YMM29, EA_REG_YMM30, EA_REG_YMM31, EA_REG_ZMM0, EA_REG_ZMM1, EA_REG_ZMM2, EA_REG_ZMM3, EA_REG_ZMM4, EA_REG_ZMM5, EA_REG_ZMM6, EA_REG_ZMM7, EA_REG_ZMM8, EA_REG_ZMM9, EA_REG_ZMM10, EA_REG_ZMM11, EA_REG_ZMM12, EA_REG_ZMM13, EA_REG_ZMM14, EA_REG_ZMM15, EA_REG_ZMM16, EA_REG_ZMM17, EA_REG_ZMM18, EA_REG_ZMM19, EA_REG_ZMM20, EA_REG_ZMM21, EA_REG_ZMM22, EA_REG_ZMM23, EA_REG_ZMM24, EA_REG_ZMM25, EA_REG_ZMM26, EA_REG_ZMM27, EA_REG_ZMM28, EA_REG_ZMM29, EA_REG_ZMM30, EA_REG_ZMM31, EA_REG_K0, EA_REG_K1, EA_REG_K2, EA_REG_K3, EA_REG_K4, EA_REG_K5, EA_REG_K6, EA_REG_K7, EA_REG_K0_K1, EA_REG_K2_K3, EA_REG_K4_K5, EA_REG_K6_K7, EA_REG_ES, EA_REG_CS, EA_REG_SS, EA_REG_DS, EA_REG_FS, EA_REG_GS, EA_REG_DR0, EA_REG_DR1, EA_REG_DR2, EA_REG_DR3, EA_REG_DR4, EA_REG_DR5, EA_REG_DR6, EA_REG_DR7, EA_REG_DR8, EA_REG_DR9, EA_REG_DR10, EA_REG_DR11, EA_REG_DR12, EA_REG_DR13, EA_REG_DR14, EA_REG_DR15, EA_REG_CR0, EA_REG_CR1, EA_REG_CR2, EA_REG_CR3, EA_REG_CR4, EA_REG_CR5, EA_REG_CR6, EA_REG_CR7, EA_REG_CR8, EA_REG_CR9, EA_REG_CR10, EA_REG_CR11, EA_REG_CR12, EA_REG_CR13, EA_REG_CR14, EA_REG_CR15, EA_REG_BND0, EA_REG_BND1, EA_REG_BND2, EA_REG_BND3, EA_REG_TMM0, EA_REG_TMM1, EA_REG_TMM2, EA_REG_TMM3, EA_REG_TMM4, EA_REG_TMM5, EA_REG_TMM6, EA_REG_TMM7, EA_REG_RIP," data-ref="_M/ALL_REGS">ALL_REGS</a></td></tr>
<tr><th id="432">432</th><td><u>#undef <a class="macro" href="#430" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="433">433</th><td>  <dfn class="enum" id="llvm::X86Disassembler::EA_max" title='llvm::X86Disassembler::EA_max' data-ref="llvm::X86Disassembler::EA_max" data-ref-filename="llvm..X86Disassembler..EA_max">EA_max</dfn></td></tr>
<tr><th id="434">434</th><td>};</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><i class="doc">/// All possible values of the SIB index field.</i></td></tr>
<tr><th id="437">437</th><td><i class="doc">/// borrows entries from ALL_EA_BASES with the special case that</i></td></tr>
<tr><th id="438">438</th><td><i class="doc">/// sib is synonymous with NONE.</i></td></tr>
<tr><th id="439">439</th><td><i class="doc">/// Vector SIB: index can be XMM or YMM.</i></td></tr>
<tr><th id="440">440</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::SIBIndex" title='llvm::X86Disassembler::SIBIndex' data-ref="llvm::X86Disassembler::SIBIndex" data-ref-filename="llvm..X86Disassembler..SIBIndex">SIBIndex</dfn> {</td></tr>
<tr><th id="441">441</th><td>  <dfn class="enum" id="llvm::X86Disassembler::SIB_INDEX_NONE" title='llvm::X86Disassembler::SIB_INDEX_NONE' data-ref="llvm::X86Disassembler::SIB_INDEX_NONE" data-ref-filename="llvm..X86Disassembler..SIB_INDEX_NONE">SIB_INDEX_NONE</dfn>,</td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x) SIB_INDEX_##x,</u></td></tr>
<tr><th id="443">443</th><td>  <a class="macro" href="#394" title="SIB_INDEX_BX_SI, SIB_INDEX_BX_DI, SIB_INDEX_BP_SI, SIB_INDEX_BP_DI, SIB_INDEX_SI, SIB_INDEX_DI, SIB_INDEX_BP, SIB_INDEX_BX, SIB_INDEX_R8W, SIB_INDEX_R9W, SIB_INDEX_R10W, SIB_INDEX_R11W, SIB_INDEX_R12W, SIB_INDEX_R13W, SIB_INDEX_R14W, SIB_INDEX_R15W, SIB_INDEX_EAX, SIB_INDEX_ECX, SIB_INDEX_EDX, SIB_INDEX_EBX, SIB_INDEX_sib, SIB_INDEX_EBP, SIB_INDEX_ESI, SIB_INDEX_EDI, SIB_INDEX_R8D, SIB_INDEX_R9D, SIB_INDEX_R10D, SIB_INDEX_R11D, SIB_INDEX_R12D, SIB_INDEX_R13D, SIB_INDEX_R14D, SIB_INDEX_R15D, SIB_INDEX_RAX, SIB_INDEX_RCX, SIB_INDEX_RDX, SIB_INDEX_RBX, SIB_INDEX_sib64, SIB_INDEX_RBP, SIB_INDEX_RSI, SIB_INDEX_RDI, SIB_INDEX_R8, SIB_INDEX_R9, SIB_INDEX_R10, SIB_INDEX_R11, SIB_INDEX_R12, SIB_INDEX_R13, SIB_INDEX_R14, SIB_INDEX_R15," data-ref="_M/ALL_EA_BASES">ALL_EA_BASES</a></td></tr>
<tr><th id="444">444</th><td>  <a class="macro" href="#215" title="SIB_INDEX_XMM0, SIB_INDEX_XMM1, SIB_INDEX_XMM2, SIB_INDEX_XMM3, SIB_INDEX_XMM4, SIB_INDEX_XMM5, SIB_INDEX_XMM6, SIB_INDEX_XMM7, SIB_INDEX_XMM8, SIB_INDEX_XMM9, SIB_INDEX_XMM10, SIB_INDEX_XMM11, SIB_INDEX_XMM12, SIB_INDEX_XMM13, SIB_INDEX_XMM14, SIB_INDEX_XMM15, SIB_INDEX_XMM16, SIB_INDEX_XMM17, SIB_INDEX_XMM18, SIB_INDEX_XMM19, SIB_INDEX_XMM20, SIB_INDEX_XMM21, SIB_INDEX_XMM22, SIB_INDEX_XMM23, SIB_INDEX_XMM24, SIB_INDEX_XMM25, SIB_INDEX_XMM26, SIB_INDEX_XMM27, SIB_INDEX_XMM28, SIB_INDEX_XMM29, SIB_INDEX_XMM30, SIB_INDEX_XMM31," data-ref="_M/REGS_XMM">REGS_XMM</a></td></tr>
<tr><th id="445">445</th><td>  <a class="macro" href="#249" title="SIB_INDEX_YMM0, SIB_INDEX_YMM1, SIB_INDEX_YMM2, SIB_INDEX_YMM3, SIB_INDEX_YMM4, SIB_INDEX_YMM5, SIB_INDEX_YMM6, SIB_INDEX_YMM7, SIB_INDEX_YMM8, SIB_INDEX_YMM9, SIB_INDEX_YMM10, SIB_INDEX_YMM11, SIB_INDEX_YMM12, SIB_INDEX_YMM13, SIB_INDEX_YMM14, SIB_INDEX_YMM15, SIB_INDEX_YMM16, SIB_INDEX_YMM17, SIB_INDEX_YMM18, SIB_INDEX_YMM19, SIB_INDEX_YMM20, SIB_INDEX_YMM21, SIB_INDEX_YMM22, SIB_INDEX_YMM23, SIB_INDEX_YMM24, SIB_INDEX_YMM25, SIB_INDEX_YMM26, SIB_INDEX_YMM27, SIB_INDEX_YMM28, SIB_INDEX_YMM29, SIB_INDEX_YMM30, SIB_INDEX_YMM31," data-ref="_M/REGS_YMM">REGS_YMM</a></td></tr>
<tr><th id="446">446</th><td>  <a class="macro" href="#283" title="SIB_INDEX_ZMM0, SIB_INDEX_ZMM1, SIB_INDEX_ZMM2, SIB_INDEX_ZMM3, SIB_INDEX_ZMM4, SIB_INDEX_ZMM5, SIB_INDEX_ZMM6, SIB_INDEX_ZMM7, SIB_INDEX_ZMM8, SIB_INDEX_ZMM9, SIB_INDEX_ZMM10, SIB_INDEX_ZMM11, SIB_INDEX_ZMM12, SIB_INDEX_ZMM13, SIB_INDEX_ZMM14, SIB_INDEX_ZMM15, SIB_INDEX_ZMM16, SIB_INDEX_ZMM17, SIB_INDEX_ZMM18, SIB_INDEX_ZMM19, SIB_INDEX_ZMM20, SIB_INDEX_ZMM21, SIB_INDEX_ZMM22, SIB_INDEX_ZMM23, SIB_INDEX_ZMM24, SIB_INDEX_ZMM25, SIB_INDEX_ZMM26, SIB_INDEX_ZMM27, SIB_INDEX_ZMM28, SIB_INDEX_ZMM29, SIB_INDEX_ZMM30, SIB_INDEX_ZMM31," data-ref="_M/REGS_ZMM">REGS_ZMM</a></td></tr>
<tr><th id="447">447</th><td><u>#undef <a class="macro" href="#442" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="448">448</th><td>  <dfn class="enum" id="llvm::X86Disassembler::SIB_INDEX_max" title='llvm::X86Disassembler::SIB_INDEX_max' data-ref="llvm::X86Disassembler::SIB_INDEX_max" data-ref-filename="llvm..X86Disassembler..SIB_INDEX_max">SIB_INDEX_max</dfn></td></tr>
<tr><th id="449">449</th><td>};</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><i class="doc">/// All possible values of the SIB base field.</i></td></tr>
<tr><th id="452">452</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::SIBBase" title='llvm::X86Disassembler::SIBBase' data-ref="llvm::X86Disassembler::SIBBase" data-ref-filename="llvm..X86Disassembler..SIBBase">SIBBase</dfn> {</td></tr>
<tr><th id="453">453</th><td>  <dfn class="enum" id="llvm::X86Disassembler::SIB_BASE_NONE" title='llvm::X86Disassembler::SIB_BASE_NONE' data-ref="llvm::X86Disassembler::SIB_BASE_NONE" data-ref-filename="llvm..X86Disassembler..SIB_BASE_NONE">SIB_BASE_NONE</dfn>,</td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x) SIB_BASE_##x,</u></td></tr>
<tr><th id="455">455</th><td>  <a class="macro" href="#399" title="SIB_BASE_EAX, SIB_BASE_ECX, SIB_BASE_EDX, SIB_BASE_EBX, SIB_BASE_ESP, SIB_BASE_EBP, SIB_BASE_ESI, SIB_BASE_EDI, SIB_BASE_R8D, SIB_BASE_R9D, SIB_BASE_R10D, SIB_BASE_R11D, SIB_BASE_R12D, SIB_BASE_R13D, SIB_BASE_R14D, SIB_BASE_R15D, SIB_BASE_RAX, SIB_BASE_RCX, SIB_BASE_RDX, SIB_BASE_RBX, SIB_BASE_RSP, SIB_BASE_RBP, SIB_BASE_RSI, SIB_BASE_RDI, SIB_BASE_R8, SIB_BASE_R9, SIB_BASE_R10, SIB_BASE_R11, SIB_BASE_R12, SIB_BASE_R13, SIB_BASE_R14, SIB_BASE_R15," data-ref="_M/ALL_SIB_BASES">ALL_SIB_BASES</a></td></tr>
<tr><th id="456">456</th><td><u>#undef <a class="macro" href="#454" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="457">457</th><td>  <dfn class="enum" id="llvm::X86Disassembler::SIB_BASE_max" title='llvm::X86Disassembler::SIB_BASE_max' data-ref="llvm::X86Disassembler::SIB_BASE_max" data-ref-filename="llvm..X86Disassembler..SIB_BASE_max">SIB_BASE_max</dfn></td></tr>
<tr><th id="458">458</th><td>};</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><i class="doc">/// Possible displacement types for effective-address computations.</i></td></tr>
<tr><th id="461">461</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::EADisplacement" title='llvm::X86Disassembler::EADisplacement' data-ref="llvm::X86Disassembler::EADisplacement" data-ref-filename="llvm..X86Disassembler..EADisplacement">EADisplacement</dfn> {</td></tr>
<tr><th id="462">462</th><td>  <dfn class="enum" id="llvm::X86Disassembler::EA_DISP_NONE" title='llvm::X86Disassembler::EA_DISP_NONE' data-ref="llvm::X86Disassembler::EA_DISP_NONE" data-ref-filename="llvm..X86Disassembler..EA_DISP_NONE">EA_DISP_NONE</dfn>,</td></tr>
<tr><th id="463">463</th><td>  <dfn class="enum" id="llvm::X86Disassembler::EA_DISP_8" title='llvm::X86Disassembler::EA_DISP_8' data-ref="llvm::X86Disassembler::EA_DISP_8" data-ref-filename="llvm..X86Disassembler..EA_DISP_8">EA_DISP_8</dfn>,</td></tr>
<tr><th id="464">464</th><td>  <dfn class="enum" id="llvm::X86Disassembler::EA_DISP_16" title='llvm::X86Disassembler::EA_DISP_16' data-ref="llvm::X86Disassembler::EA_DISP_16" data-ref-filename="llvm..X86Disassembler..EA_DISP_16">EA_DISP_16</dfn>,</td></tr>
<tr><th id="465">465</th><td>  <dfn class="enum" id="llvm::X86Disassembler::EA_DISP_32" title='llvm::X86Disassembler::EA_DISP_32' data-ref="llvm::X86Disassembler::EA_DISP_32" data-ref-filename="llvm..X86Disassembler..EA_DISP_32">EA_DISP_32</dfn></td></tr>
<tr><th id="466">466</th><td>};</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><i class="doc">/// All possible values of the reg field in the ModR/M byte.</i></td></tr>
<tr><th id="469">469</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</dfn> {</td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x) MODRM_REG_##x,</u></td></tr>
<tr><th id="471">471</th><td>  <a class="macro" href="#403" title="MODRM_REG_AL, MODRM_REG_CL, MODRM_REG_DL, MODRM_REG_BL, MODRM_REG_AH, MODRM_REG_CH, MODRM_REG_DH, MODRM_REG_BH, MODRM_REG_R8B, MODRM_REG_R9B, MODRM_REG_R10B, MODRM_REG_R11B, MODRM_REG_R12B, MODRM_REG_R13B, MODRM_REG_R14B, MODRM_REG_R15B, MODRM_REG_SPL, MODRM_REG_BPL, MODRM_REG_SIL, MODRM_REG_DIL, MODRM_REG_AX, MODRM_REG_CX, MODRM_REG_DX, MODRM_REG_BX, MODRM_REG_SP, MODRM_REG_BP, MODRM_REG_SI, MODRM_REG_DI, MODRM_REG_R8W, MODRM_REG_R9W, MODRM_REG_R10W, MODRM_REG_R11W, MODRM_REG_R12W, MODRM_REG_R13W, MODRM_REG_R14W, MODRM_REG_R15W, MODRM_REG_EAX, MODRM_REG_ECX, MODRM_REG_EDX, MODRM_REG_EBX, MODRM_REG_ESP, MODRM_REG_EBP, MODRM_REG_ESI, MODRM_REG_EDI, MODRM_REG_R8D, MODRM_REG_R9D, MODRM_REG_R10D, MODRM_REG_R11D, MODRM_REG_R12D, MODRM_REG_R13D, MODRM_REG_R14D, MODRM_REG_R15D, MODRM_REG_RAX, MODRM_REG_RCX, MODRM_REG_RDX, MODRM_REG_RBX, MODRM_REG_RSP, MODRM_REG_RBP, MODRM_REG_RSI, MODRM_REG_RDI, MODRM_REG_R8, MODRM_REG_R9, MODRM_REG_R10, MODRM_REG_R11, MODRM_REG_R12, MODRM_REG_R13, MODRM_REG_R14, MODRM_REG_R15, MODRM_REG_MM0, MODRM_REG_MM1, MODRM_REG_MM2, MODRM_REG_MM3, MODRM_REG_MM4, MODRM_REG_MM5, MODRM_REG_MM6, MODRM_REG_MM7, MODRM_REG_XMM0, MODRM_REG_XMM1, MODRM_REG_XMM2, MODRM_REG_XMM3, MODRM_REG_XMM4, MODRM_REG_XMM5, MODRM_REG_XMM6, MODRM_REG_XMM7, MODRM_REG_XMM8, MODRM_REG_XMM9, MODRM_REG_XMM10, MODRM_REG_XMM11, MODRM_REG_XMM12, MODRM_REG_XMM13, MODRM_REG_XMM14, MODRM_REG_XMM15, MODRM_REG_XMM16, MODRM_REG_XMM17, MODRM_REG_XMM18, MODRM_REG_XMM19, MODRM_REG_XMM20, MODRM_REG_XMM21, MODRM_REG_XMM22, MODRM_REG_XMM23, MODRM_REG_XMM24, MODRM_REG_XMM25, MODRM_REG_XMM26, MODRM_REG_XMM27, MODRM_REG_XMM28, MODRM_REG_XMM29, MODRM_REG_XMM30, MODRM_REG_XMM31, MODRM_REG_YMM0, MODRM_REG_YMM1, MODRM_REG_YMM2, MODRM_REG_YMM3, MODRM_REG_YMM4, MODRM_REG_YMM5, MODRM_REG_YMM6, MODRM_REG_YMM7, MODRM_REG_YMM8, MODRM_REG_YMM9, MODRM_REG_YMM10, MODRM_REG_YMM11, MODRM_REG_YMM12, MODRM_REG_YMM13, MODRM_REG_YMM14, MODRM_REG_YMM15, MODRM_REG_YMM16, MODRM_REG_YMM17, MODRM_REG_YMM18, MODRM_REG_YMM19, MODRM_REG_YMM20, MODRM_REG_YMM21, MODRM_REG_YMM22, MODRM_REG_YMM23, MODRM_REG_YMM24, MODRM_REG_YMM25, MODRM_REG_YMM26, MODRM_REG_YMM27, MODRM_REG_YMM28, MODRM_REG_YMM29, MODRM_REG_YMM30, MODRM_REG_YMM31, MODRM_REG_ZMM0, MODRM_REG_ZMM1, MODRM_REG_ZMM2, MODRM_REG_ZMM3, MODRM_REG_ZMM4, MODRM_REG_ZMM5, MODRM_REG_ZMM6, MODRM_REG_ZMM7, MODRM_REG_ZMM8, MODRM_REG_ZMM9, MODRM_REG_ZMM10, MODRM_REG_ZMM11, MODRM_REG_ZMM12, MODRM_REG_ZMM13, MODRM_REG_ZMM14, MODRM_REG_ZMM15, MODRM_REG_ZMM16, MODRM_REG_ZMM17, MODRM_REG_ZMM18, MODRM_REG_ZMM19, MODRM_REG_ZMM20, MODRM_REG_ZMM21, MODRM_REG_ZMM22, MODRM_REG_ZMM23, MODRM_REG_ZMM24, MODRM_REG_ZMM25, MODRM_REG_ZMM26, MODRM_REG_ZMM27, MODRM_REG_ZMM28, MODRM_REG_ZMM29, MODRM_REG_ZMM30, MODRM_REG_ZMM31, MODRM_REG_K0, MODRM_REG_K1, MODRM_REG_K2, MODRM_REG_K3, MODRM_REG_K4, MODRM_REG_K5, MODRM_REG_K6, MODRM_REG_K7, MODRM_REG_K0_K1, MODRM_REG_K2_K3, MODRM_REG_K4_K5, MODRM_REG_K6_K7, MODRM_REG_ES, MODRM_REG_CS, MODRM_REG_SS, MODRM_REG_DS, MODRM_REG_FS, MODRM_REG_GS, MODRM_REG_DR0, MODRM_REG_DR1, MODRM_REG_DR2, MODRM_REG_DR3, MODRM_REG_DR4, MODRM_REG_DR5, MODRM_REG_DR6, MODRM_REG_DR7, MODRM_REG_DR8, MODRM_REG_DR9, MODRM_REG_DR10, MODRM_REG_DR11, MODRM_REG_DR12, MODRM_REG_DR13, MODRM_REG_DR14, MODRM_REG_DR15, MODRM_REG_CR0, MODRM_REG_CR1, MODRM_REG_CR2, MODRM_REG_CR3, MODRM_REG_CR4, MODRM_REG_CR5, MODRM_REG_CR6, MODRM_REG_CR7, MODRM_REG_CR8, MODRM_REG_CR9, MODRM_REG_CR10, MODRM_REG_CR11, MODRM_REG_CR12, MODRM_REG_CR13, MODRM_REG_CR14, MODRM_REG_CR15, MODRM_REG_BND0, MODRM_REG_BND1, MODRM_REG_BND2, MODRM_REG_BND3, MODRM_REG_TMM0, MODRM_REG_TMM1, MODRM_REG_TMM2, MODRM_REG_TMM3, MODRM_REG_TMM4, MODRM_REG_TMM5, MODRM_REG_TMM6, MODRM_REG_TMM7, MODRM_REG_RIP," data-ref="_M/ALL_REGS">ALL_REGS</a></td></tr>
<tr><th id="472">472</th><td><u>#undef <a class="macro" href="#470" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="473">473</th><td>  <dfn class="enum" id="llvm::X86Disassembler::MODRM_REG_max" title='llvm::X86Disassembler::MODRM_REG_max' data-ref="llvm::X86Disassembler::MODRM_REG_max" data-ref-filename="llvm..X86Disassembler..MODRM_REG_max">MODRM_REG_max</dfn></td></tr>
<tr><th id="474">474</th><td>};</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><i class="doc">/// All possible segment overrides.</i></td></tr>
<tr><th id="477">477</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::SegmentOverride" title='llvm::X86Disassembler::SegmentOverride' data-ref="llvm::X86Disassembler::SegmentOverride" data-ref-filename="llvm..X86Disassembler..SegmentOverride">SegmentOverride</dfn> {</td></tr>
<tr><th id="478">478</th><td>  <dfn class="enum" id="llvm::X86Disassembler::SEG_OVERRIDE_NONE" title='llvm::X86Disassembler::SEG_OVERRIDE_NONE' data-ref="llvm::X86Disassembler::SEG_OVERRIDE_NONE" data-ref-filename="llvm..X86Disassembler..SEG_OVERRIDE_NONE">SEG_OVERRIDE_NONE</dfn>,</td></tr>
<tr><th id="479">479</th><td>  <dfn class="enum" id="llvm::X86Disassembler::SEG_OVERRIDE_CS" title='llvm::X86Disassembler::SEG_OVERRIDE_CS' data-ref="llvm::X86Disassembler::SEG_OVERRIDE_CS" data-ref-filename="llvm..X86Disassembler..SEG_OVERRIDE_CS">SEG_OVERRIDE_CS</dfn>,</td></tr>
<tr><th id="480">480</th><td>  <dfn class="enum" id="llvm::X86Disassembler::SEG_OVERRIDE_SS" title='llvm::X86Disassembler::SEG_OVERRIDE_SS' data-ref="llvm::X86Disassembler::SEG_OVERRIDE_SS" data-ref-filename="llvm..X86Disassembler..SEG_OVERRIDE_SS">SEG_OVERRIDE_SS</dfn>,</td></tr>
<tr><th id="481">481</th><td>  <dfn class="enum" id="llvm::X86Disassembler::SEG_OVERRIDE_DS" title='llvm::X86Disassembler::SEG_OVERRIDE_DS' data-ref="llvm::X86Disassembler::SEG_OVERRIDE_DS" data-ref-filename="llvm..X86Disassembler..SEG_OVERRIDE_DS">SEG_OVERRIDE_DS</dfn>,</td></tr>
<tr><th id="482">482</th><td>  <dfn class="enum" id="llvm::X86Disassembler::SEG_OVERRIDE_ES" title='llvm::X86Disassembler::SEG_OVERRIDE_ES' data-ref="llvm::X86Disassembler::SEG_OVERRIDE_ES" data-ref-filename="llvm..X86Disassembler..SEG_OVERRIDE_ES">SEG_OVERRIDE_ES</dfn>,</td></tr>
<tr><th id="483">483</th><td>  <dfn class="enum" id="llvm::X86Disassembler::SEG_OVERRIDE_FS" title='llvm::X86Disassembler::SEG_OVERRIDE_FS' data-ref="llvm::X86Disassembler::SEG_OVERRIDE_FS" data-ref-filename="llvm..X86Disassembler..SEG_OVERRIDE_FS">SEG_OVERRIDE_FS</dfn>,</td></tr>
<tr><th id="484">484</th><td>  <dfn class="enum" id="llvm::X86Disassembler::SEG_OVERRIDE_GS" title='llvm::X86Disassembler::SEG_OVERRIDE_GS' data-ref="llvm::X86Disassembler::SEG_OVERRIDE_GS" data-ref-filename="llvm..X86Disassembler..SEG_OVERRIDE_GS">SEG_OVERRIDE_GS</dfn>,</td></tr>
<tr><th id="485">485</th><td>  <dfn class="enum" id="llvm::X86Disassembler::SEG_OVERRIDE_max" title='llvm::X86Disassembler::SEG_OVERRIDE_max' data-ref="llvm::X86Disassembler::SEG_OVERRIDE_max" data-ref-filename="llvm..X86Disassembler..SEG_OVERRIDE_max">SEG_OVERRIDE_max</dfn></td></tr>
<tr><th id="486">486</th><td>};</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><i class="doc">/// Possible values for the VEX.m-mmmm field</i></td></tr>
<tr><th id="489">489</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::VEXLeadingOpcodeByte" title='llvm::X86Disassembler::VEXLeadingOpcodeByte' data-ref="llvm::X86Disassembler::VEXLeadingOpcodeByte" data-ref-filename="llvm..X86Disassembler..VEXLeadingOpcodeByte">VEXLeadingOpcodeByte</dfn> {</td></tr>
<tr><th id="490">490</th><td>  <dfn class="enum" id="llvm::X86Disassembler::VEX_LOB_0F" title='llvm::X86Disassembler::VEX_LOB_0F' data-ref="llvm::X86Disassembler::VEX_LOB_0F" data-ref-filename="llvm..X86Disassembler..VEX_LOB_0F">VEX_LOB_0F</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="491">491</th><td>  <dfn class="enum" id="llvm::X86Disassembler::VEX_LOB_0F38" title='llvm::X86Disassembler::VEX_LOB_0F38' data-ref="llvm::X86Disassembler::VEX_LOB_0F38" data-ref-filename="llvm..X86Disassembler..VEX_LOB_0F38">VEX_LOB_0F38</dfn> = <var>0x2</var>,</td></tr>
<tr><th id="492">492</th><td>  <dfn class="enum" id="llvm::X86Disassembler::VEX_LOB_0F3A" title='llvm::X86Disassembler::VEX_LOB_0F3A' data-ref="llvm::X86Disassembler::VEX_LOB_0F3A" data-ref-filename="llvm..X86Disassembler..VEX_LOB_0F3A">VEX_LOB_0F3A</dfn> = <var>0x3</var></td></tr>
<tr><th id="493">493</th><td>};</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::XOPMapSelect" title='llvm::X86Disassembler::XOPMapSelect' data-ref="llvm::X86Disassembler::XOPMapSelect" data-ref-filename="llvm..X86Disassembler..XOPMapSelect">XOPMapSelect</dfn> {</td></tr>
<tr><th id="496">496</th><td>  <dfn class="enum" id="llvm::X86Disassembler::XOP_MAP_SELECT_8" title='llvm::X86Disassembler::XOP_MAP_SELECT_8' data-ref="llvm::X86Disassembler::XOP_MAP_SELECT_8" data-ref-filename="llvm..X86Disassembler..XOP_MAP_SELECT_8">XOP_MAP_SELECT_8</dfn> = <var>0x8</var>,</td></tr>
<tr><th id="497">497</th><td>  <dfn class="enum" id="llvm::X86Disassembler::XOP_MAP_SELECT_9" title='llvm::X86Disassembler::XOP_MAP_SELECT_9' data-ref="llvm::X86Disassembler::XOP_MAP_SELECT_9" data-ref-filename="llvm..X86Disassembler..XOP_MAP_SELECT_9">XOP_MAP_SELECT_9</dfn> = <var>0x9</var>,</td></tr>
<tr><th id="498">498</th><td>  <dfn class="enum" id="llvm::X86Disassembler::XOP_MAP_SELECT_A" title='llvm::X86Disassembler::XOP_MAP_SELECT_A' data-ref="llvm::X86Disassembler::XOP_MAP_SELECT_A" data-ref-filename="llvm..X86Disassembler..XOP_MAP_SELECT_A">XOP_MAP_SELECT_A</dfn> = <var>0xA</var></td></tr>
<tr><th id="499">499</th><td>};</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><i class="doc">/// Possible values for the VEX.pp/EVEX.pp field</i></td></tr>
<tr><th id="502">502</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::VEXPrefixCode" title='llvm::X86Disassembler::VEXPrefixCode' data-ref="llvm::X86Disassembler::VEXPrefixCode" data-ref-filename="llvm..X86Disassembler..VEXPrefixCode">VEXPrefixCode</dfn> {</td></tr>
<tr><th id="503">503</th><td>  <dfn class="enum" id="llvm::X86Disassembler::VEX_PREFIX_NONE" title='llvm::X86Disassembler::VEX_PREFIX_NONE' data-ref="llvm::X86Disassembler::VEX_PREFIX_NONE" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_NONE">VEX_PREFIX_NONE</dfn> = <var>0x0</var>,</td></tr>
<tr><th id="504">504</th><td>  <dfn class="enum" id="llvm::X86Disassembler::VEX_PREFIX_66" title='llvm::X86Disassembler::VEX_PREFIX_66' data-ref="llvm::X86Disassembler::VEX_PREFIX_66" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_66">VEX_PREFIX_66</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="505">505</th><td>  <dfn class="enum" id="llvm::X86Disassembler::VEX_PREFIX_F3" title='llvm::X86Disassembler::VEX_PREFIX_F3' data-ref="llvm::X86Disassembler::VEX_PREFIX_F3" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_F3">VEX_PREFIX_F3</dfn> = <var>0x2</var>,</td></tr>
<tr><th id="506">506</th><td>  <dfn class="enum" id="llvm::X86Disassembler::VEX_PREFIX_F2" title='llvm::X86Disassembler::VEX_PREFIX_F2' data-ref="llvm::X86Disassembler::VEX_PREFIX_F2" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_F2">VEX_PREFIX_F2</dfn> = <var>0x3</var></td></tr>
<tr><th id="507">507</th><td>};</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><b>enum</b> <dfn class="type def" id="llvm::X86Disassembler::VectorExtensionType" title='llvm::X86Disassembler::VectorExtensionType' data-ref="llvm::X86Disassembler::VectorExtensionType" data-ref-filename="llvm..X86Disassembler..VectorExtensionType">VectorExtensionType</dfn> {</td></tr>
<tr><th id="510">510</th><td>  <dfn class="enum" id="llvm::X86Disassembler::TYPE_NO_VEX_XOP" title='llvm::X86Disassembler::TYPE_NO_VEX_XOP' data-ref="llvm::X86Disassembler::TYPE_NO_VEX_XOP" data-ref-filename="llvm..X86Disassembler..TYPE_NO_VEX_XOP">TYPE_NO_VEX_XOP</dfn>   = <var>0x0</var>,</td></tr>
<tr><th id="511">511</th><td>  <dfn class="enum" id="llvm::X86Disassembler::TYPE_VEX_2B" title='llvm::X86Disassembler::TYPE_VEX_2B' data-ref="llvm::X86Disassembler::TYPE_VEX_2B" data-ref-filename="llvm..X86Disassembler..TYPE_VEX_2B">TYPE_VEX_2B</dfn>       = <var>0x1</var>,</td></tr>
<tr><th id="512">512</th><td>  <dfn class="enum" id="llvm::X86Disassembler::TYPE_VEX_3B" title='llvm::X86Disassembler::TYPE_VEX_3B' data-ref="llvm::X86Disassembler::TYPE_VEX_3B" data-ref-filename="llvm..X86Disassembler..TYPE_VEX_3B">TYPE_VEX_3B</dfn>       = <var>0x2</var>,</td></tr>
<tr><th id="513">513</th><td>  <dfn class="enum" id="llvm::X86Disassembler::TYPE_EVEX" title='llvm::X86Disassembler::TYPE_EVEX' data-ref="llvm::X86Disassembler::TYPE_EVEX" data-ref-filename="llvm..X86Disassembler..TYPE_EVEX">TYPE_EVEX</dfn>         = <var>0x3</var>,</td></tr>
<tr><th id="514">514</th><td>  <dfn class="enum" id="llvm::X86Disassembler::TYPE_XOP" title='llvm::X86Disassembler::TYPE_XOP' data-ref="llvm::X86Disassembler::TYPE_XOP" data-ref-filename="llvm..X86Disassembler..TYPE_XOP">TYPE_XOP</dfn>          = <var>0x4</var></td></tr>
<tr><th id="515">515</th><td>};</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><i class="doc">/// The specification for how to extract and interpret a full instruction and</i></td></tr>
<tr><th id="518">518</th><td><i class="doc">/// its operands.</i></td></tr>
<tr><th id="519">519</th><td><b>struct</b> <dfn class="type def" id="llvm::X86Disassembler::InstructionSpecifier" title='llvm::X86Disassembler::InstructionSpecifier' data-ref="llvm::X86Disassembler::InstructionSpecifier" data-ref-filename="llvm..X86Disassembler..InstructionSpecifier">InstructionSpecifier</dfn> {</td></tr>
<tr><th id="520">520</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="llvm::X86Disassembler::InstructionSpecifier::operands" title='llvm::X86Disassembler::InstructionSpecifier::operands' data-ref="llvm::X86Disassembler::InstructionSpecifier::operands" data-ref-filename="llvm..X86Disassembler..InstructionSpecifier..operands">operands</dfn>;</td></tr>
<tr><th id="521">521</th><td>};</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><i class="doc">/// The x86 internal instruction, which is produced by the decoder.</i></td></tr>
<tr><th id="524">524</th><td><b>struct</b> <dfn class="type def" id="llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</dfn> {</td></tr>
<tr><th id="525">525</th><td>  <i>// Opaque value passed to the reader</i></td></tr>
<tr><th id="526">526</th><td>  <span class="namespace">llvm::</span><a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::bytes" title='llvm::X86Disassembler::InternalInstruction::bytes' data-ref="llvm::X86Disassembler::InternalInstruction::bytes" data-ref-filename="llvm..X86Disassembler..InternalInstruction..bytes">bytes</dfn>;</td></tr>
<tr><th id="527">527</th><td>  <i>// The address of the next byte to read via the reader</i></td></tr>
<tr><th id="528">528</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</dfn>;</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <i>// General instruction information</i></td></tr>
<tr><th id="531">531</th><td><i></i></td></tr>
<tr><th id="532">532</th><td><i>  // The mode to disassemble for (64-bit, protected, real)</i></td></tr>
<tr><th id="533">533</th><td>  <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode" title='llvm::X86Disassembler::DisassemblerMode' data-ref="llvm::X86Disassembler::DisassemblerMode" data-ref-filename="llvm..X86Disassembler..DisassemblerMode">DisassemblerMode</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</dfn>;</td></tr>
<tr><th id="534">534</th><td>  <i>// The start of the instruction, usable with the reader</i></td></tr>
<tr><th id="535">535</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation" data-ref-filename="llvm..X86Disassembler..InternalInstruction..startLocation">startLocation</dfn>;</td></tr>
<tr><th id="536">536</th><td>  <i>// The length of the instruction, in bytes</i></td></tr>
<tr><th id="537">537</th><td>  <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t" data-ref-filename="size_t">size_t</span> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::length" title='llvm::X86Disassembler::InternalInstruction::length' data-ref="llvm::X86Disassembler::InternalInstruction::length" data-ref-filename="llvm..X86Disassembler..InternalInstruction..length">length</dfn>;</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>  <i>// Prefix state</i></td></tr>
<tr><th id="540">540</th><td><i></i></td></tr>
<tr><th id="541">541</th><td><i>  // The possible mandatory prefix</i></td></tr>
<tr><th id="542">542</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mandatoryPrefix">mandatoryPrefix</dfn>;</td></tr>
<tr><th id="543">543</th><td>  <i>// The value of the vector extension prefix(EVEX/VEX/XOP), if present</i></td></tr>
<tr><th id="544">544</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</dfn>[<var>4</var>];</td></tr>
<tr><th id="545">545</th><td>  <i>// The type of the vector extension prefix</i></td></tr>
<tr><th id="546">546</th><td>  <a class="type" href="#llvm::X86Disassembler::VectorExtensionType" title='llvm::X86Disassembler::VectorExtensionType' data-ref="llvm::X86Disassembler::VectorExtensionType" data-ref-filename="llvm..X86Disassembler..VectorExtensionType">VectorExtensionType</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</dfn>;</td></tr>
<tr><th id="547">547</th><td>  <i>// The value of the REX prefix, if present</i></td></tr>
<tr><th id="548">548</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</dfn>;</td></tr>
<tr><th id="549">549</th><td>  <i>// The segment override type</i></td></tr>
<tr><th id="550">550</th><td>  <a class="type" href="#llvm::X86Disassembler::SegmentOverride" title='llvm::X86Disassembler::SegmentOverride' data-ref="llvm::X86Disassembler::SegmentOverride" data-ref-filename="llvm..X86Disassembler..SegmentOverride">SegmentOverride</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride" data-ref-filename="llvm..X86Disassembler..InternalInstruction..segmentOverride">segmentOverride</dfn>;</td></tr>
<tr><th id="551">551</th><td>  <i>// 1 if the prefix byte, 0xf2 or 0xf3 is xacquire or xrelease</i></td></tr>
<tr><th id="552">552</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::xAcquireRelease" title='llvm::X86Disassembler::InternalInstruction::xAcquireRelease' data-ref="llvm::X86Disassembler::InternalInstruction::xAcquireRelease" data-ref-filename="llvm..X86Disassembler..InternalInstruction..xAcquireRelease">xAcquireRelease</dfn>;</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>  <i>// Address-size override</i></td></tr>
<tr><th id="555">555</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</dfn>;</td></tr>
<tr><th id="556">556</th><td>  <i>// Operand-size override</i></td></tr>
<tr><th id="557">557</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</dfn>;</td></tr>
<tr><th id="558">558</th><td>  <i>// Lock prefix</i></td></tr>
<tr><th id="559">559</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::hasLockPrefix" title='llvm::X86Disassembler::InternalInstruction::hasLockPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::hasLockPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasLockPrefix">hasLockPrefix</dfn>;</td></tr>
<tr><th id="560">560</th><td>  <i>// The repeat prefix if any</i></td></tr>
<tr><th id="561">561</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::repeatPrefix" title='llvm::X86Disassembler::InternalInstruction::repeatPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::repeatPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..repeatPrefix">repeatPrefix</dfn>;</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>  <i>// Sizes of various critical pieces of data, in bytes</i></td></tr>
<tr><th id="564">564</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::registerSize" title='llvm::X86Disassembler::InternalInstruction::registerSize' data-ref="llvm::X86Disassembler::InternalInstruction::registerSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..registerSize">registerSize</dfn>;</td></tr>
<tr><th id="565">565</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..addressSize">addressSize</dfn>;</td></tr>
<tr><th id="566">566</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacementSize">displacementSize</dfn>;</td></tr>
<tr><th id="567">567</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediateSize">immediateSize</dfn>;</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <i>// Offsets from the start of the instruction to the pieces of data, which is</i></td></tr>
<tr><th id="570">570</th><td><i>  // needed to find relocation entries for adding symbolic operands.</i></td></tr>
<tr><th id="571">571</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::displacementOffset" title='llvm::X86Disassembler::InternalInstruction::displacementOffset' data-ref="llvm::X86Disassembler::InternalInstruction::displacementOffset" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacementOffset">displacementOffset</dfn>;</td></tr>
<tr><th id="572">572</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::immediateOffset" title='llvm::X86Disassembler::InternalInstruction::immediateOffset' data-ref="llvm::X86Disassembler::InternalInstruction::immediateOffset" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediateOffset">immediateOffset</dfn>;</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>  <i>// opcode state</i></td></tr>
<tr><th id="575">575</th><td><i></i></td></tr>
<tr><th id="576">576</th><td><i>  // The last byte of the opcode, not counting any ModR/M extension</i></td></tr>
<tr><th id="577">577</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</dfn>;</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>  <i>// decode state</i></td></tr>
<tr><th id="580">580</th><td><i></i></td></tr>
<tr><th id="581">581</th><td><i>  // The type of opcode, used for indexing into the array of decode tables</i></td></tr>
<tr><th id="582">582</th><td>  <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType" title='llvm::X86Disassembler::OpcodeType' data-ref="llvm::X86Disassembler::OpcodeType" data-ref-filename="llvm..X86Disassembler..OpcodeType">OpcodeType</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</dfn>;</td></tr>
<tr><th id="583">583</th><td>  <i>// The instruction ID, extracted from the decode table</i></td></tr>
<tr><th id="584">584</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID" data-ref-filename="llvm..X86Disassembler..InternalInstruction..instructionID">instructionID</dfn>;</td></tr>
<tr><th id="585">585</th><td>  <i>// The specifier for the instruction, from the instruction info table</i></td></tr>
<tr><th id="586">586</th><td>  <em>const</em> <a class="type" href="#llvm::X86Disassembler::InstructionSpecifier" title='llvm::X86Disassembler::InstructionSpecifier' data-ref="llvm::X86Disassembler::InstructionSpecifier" data-ref-filename="llvm..X86Disassembler..InstructionSpecifier">InstructionSpecifier</a> *<dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec" data-ref-filename="llvm..X86Disassembler..InternalInstruction..spec">spec</dfn>;</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <i>// state for additional bytes, consumed during operand decode.  Pattern:</i></td></tr>
<tr><th id="589">589</th><td><i>  // consumed___ indicates that the byte was already consumed and does not</i></td></tr>
<tr><th id="590">590</th><td><i>  // need to be consumed again.</i></td></tr>
<tr><th id="591">591</th><td><i></i></td></tr>
<tr><th id="592">592</th><td><i>  // The VEX.vvvv field, which contains a third register operand for some AVX</i></td></tr>
<tr><th id="593">593</th><td><i>  // instructions.</i></td></tr>
<tr><th id="594">594</th><td>  <a class="type" href="#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a>                           <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::vvvv" title='llvm::X86Disassembler::InternalInstruction::vvvv' data-ref="llvm::X86Disassembler::InternalInstruction::vvvv" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vvvv">vvvv</dfn>;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>  <i>// The writemask for AVX-512 instructions which is contained in EVEX.aaa</i></td></tr>
<tr><th id="597">597</th><td>  <a class="type" href="#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a>                           <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::writemask" title='llvm::X86Disassembler::InternalInstruction::writemask' data-ref="llvm::X86Disassembler::InternalInstruction::writemask" data-ref-filename="llvm..X86Disassembler..InternalInstruction..writemask">writemask</dfn>;</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <i>// The ModR/M byte, which contains most register operands and some portion of</i></td></tr>
<tr><th id="600">600</th><td><i>  // all memory operands.</i></td></tr>
<tr><th id="601">601</th><td>  <em>bool</em>                          <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::consumedModRM" title='llvm::X86Disassembler::InternalInstruction::consumedModRM' data-ref="llvm::X86Disassembler::InternalInstruction::consumedModRM" data-ref-filename="llvm..X86Disassembler..InternalInstruction..consumedModRM">consumedModRM</dfn>;</td></tr>
<tr><th id="602">602</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>                       <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::modRM" title='llvm::X86Disassembler::InternalInstruction::modRM' data-ref="llvm::X86Disassembler::InternalInstruction::modRM" data-ref-filename="llvm..X86Disassembler..InternalInstruction..modRM">modRM</dfn>;</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <i>// The SIB byte, used for more complex 32- or 64-bit memory operands</i></td></tr>
<tr><th id="605">605</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>                       <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::sib" title='llvm::X86Disassembler::InternalInstruction::sib' data-ref="llvm::X86Disassembler::InternalInstruction::sib" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sib">sib</dfn>;</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <i>// The displacement, used for memory operands</i></td></tr>
<tr><th id="608">608</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a>                       <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::displacement" title='llvm::X86Disassembler::InternalInstruction::displacement' data-ref="llvm::X86Disassembler::InternalInstruction::displacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacement">displacement</dfn>;</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>  <i>// Immediates.  There can be two in some cases</i></td></tr>
<tr><th id="611">611</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>                       <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" title='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" data-ref-filename="llvm..X86Disassembler..InternalInstruction..numImmediatesConsumed">numImmediatesConsumed</dfn>;</td></tr>
<tr><th id="612">612</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>                       <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated" title='llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated" data-ref-filename="llvm..X86Disassembler..InternalInstruction..numImmediatesTranslated">numImmediatesTranslated</dfn>;</td></tr>
<tr><th id="613">613</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>                      <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::immediates" title='llvm::X86Disassembler::InternalInstruction::immediates' data-ref="llvm::X86Disassembler::InternalInstruction::immediates" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediates">immediates</dfn>[<var>2</var>];</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>  <i>// A register or immediate operand encoded into the opcode</i></td></tr>
<tr><th id="616">616</th><td>  <a class="type" href="#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a>                           <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeRegister">opcodeRegister</dfn>;</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <i>// Portions of the ModR/M byte</i></td></tr>
<tr><th id="619">619</th><td><i></i></td></tr>
<tr><th id="620">620</th><td><i>  // These fields determine the allowable values for the ModR/M fields, which</i></td></tr>
<tr><th id="621">621</th><td><i>  // depend on operand and address widths.</i></td></tr>
<tr><th id="622">622</th><td>  <a class="type" href="#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase" data-ref-filename="llvm..X86Disassembler..EABase">EABase</a>                        <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaRegBase">eaRegBase</dfn>;</td></tr>
<tr><th id="623">623</th><td>  <a class="type" href="#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a>                           <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::regBase" title='llvm::X86Disassembler::InternalInstruction::regBase' data-ref="llvm::X86Disassembler::InternalInstruction::regBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..regBase">regBase</dfn>;</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>  <i>// The Mod and R/M fields can encode a base for an effective address, or a</i></td></tr>
<tr><th id="626">626</th><td><i>  // register.  These are separated into two fields here.</i></td></tr>
<tr><th id="627">627</th><td>  <a class="type" href="#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase" data-ref-filename="llvm..X86Disassembler..EABase">EABase</a>                        <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</dfn>;</td></tr>
<tr><th id="628">628</th><td>  <a class="type" href="#llvm::X86Disassembler::EADisplacement" title='llvm::X86Disassembler::EADisplacement' data-ref="llvm::X86Disassembler::EADisplacement" data-ref-filename="llvm..X86Disassembler..EADisplacement">EADisplacement</a>                <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaDisplacement">eaDisplacement</dfn>;</td></tr>
<tr><th id="629">629</th><td>  <i>// The reg field always encodes a register</i></td></tr>
<tr><th id="630">630</th><td>  <a class="type" href="#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a>                           <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::reg" title='llvm::X86Disassembler::InternalInstruction::reg' data-ref="llvm::X86Disassembler::InternalInstruction::reg" data-ref-filename="llvm..X86Disassembler..InternalInstruction..reg">reg</dfn>;</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <i>// SIB state</i></td></tr>
<tr><th id="633">633</th><td>  <a class="type" href="#llvm::X86Disassembler::SIBIndex" title='llvm::X86Disassembler::SIBIndex' data-ref="llvm::X86Disassembler::SIBIndex" data-ref-filename="llvm..X86Disassembler..SIBIndex">SIBIndex</a>                      <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::sibIndexBase" title='llvm::X86Disassembler::InternalInstruction::sibIndexBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndexBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndexBase">sibIndexBase</dfn>;</td></tr>
<tr><th id="634">634</th><td>  <a class="type" href="#llvm::X86Disassembler::SIBIndex" title='llvm::X86Disassembler::SIBIndex' data-ref="llvm::X86Disassembler::SIBIndex" data-ref-filename="llvm..X86Disassembler..SIBIndex">SIBIndex</a>                      <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndex">sibIndex</dfn>;</td></tr>
<tr><th id="635">635</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>                       <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::sibScale" title='llvm::X86Disassembler::InternalInstruction::sibScale' data-ref="llvm::X86Disassembler::InternalInstruction::sibScale" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibScale">sibScale</dfn>;</td></tr>
<tr><th id="636">636</th><td>  <a class="type" href="#llvm::X86Disassembler::SIBBase" title='llvm::X86Disassembler::SIBBase' data-ref="llvm::X86Disassembler::SIBBase" data-ref-filename="llvm..X86Disassembler..SIBBase">SIBBase</a>                       <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibBase">sibBase</dfn>;</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>  <i>// Embedded rounding control.</i></td></tr>
<tr><th id="639">639</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>                       <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::RC" title='llvm::X86Disassembler::InternalInstruction::RC' data-ref="llvm::X86Disassembler::InternalInstruction::RC" data-ref-filename="llvm..X86Disassembler..InternalInstruction..RC">RC</dfn>;</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier" title='llvm::X86Disassembler::OperandSpecifier' data-ref="llvm::X86Disassembler::OperandSpecifier" data-ref-filename="llvm..X86Disassembler..OperandSpecifier">OperandSpecifier</a>&gt; <dfn class="decl field" id="llvm::X86Disassembler::InternalInstruction::operands" title='llvm::X86Disassembler::InternalInstruction::operands' data-ref="llvm::X86Disassembler::InternalInstruction::operands" data-ref-filename="llvm..X86Disassembler..InternalInstruction..operands">operands</dfn>;</td></tr>
<tr><th id="642">642</th><td>};</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>} <i>// namespace X86Disassembler</i></td></tr>
<tr><th id="645">645</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td><u>#<span data-ppcond="15">endif</span></u></td></tr>
<tr><th id="648">648</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='X86Disassembler.cpp.html'>llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>