#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov  9 21:33:27 2021
# Process ID: 11220
# Current directory: D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.runs/synth_1
# Command line: vivado.exe -log vio_wrapper_6.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vio_wrapper_6.tcl
# Log file: D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.runs/synth_1/vio_wrapper_6.vds
# Journal file: D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vio_wrapper_6.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 355.781 ; gain = 65.621
Command: synth_design -top vio_wrapper_6 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 957.957 ; gain = 178.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vio_wrapper_6' [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/vio_wrapper_6.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.runs/synth_1/.Xil/Vivado-11220-LAPTOP-UQ42ETSQ/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (1#1) [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.runs/synth_1/.Xil/Vivado-11220-LAPTOP-UQ42ETSQ/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_FIFO' [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/top_FIFO.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.runs/synth_1/.Xil/Vivado-11220-LAPTOP-UQ42ETSQ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.runs/synth_1/.Xil/Vivado-11220-LAPTOP-UQ42ETSQ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/imports/new/clk_divider.v:3]
	Parameter div_value bound to: 12499 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (3#1) [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/imports/new/clk_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'input_pulse' [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/input_pulse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'input_pulse' (4#1) [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/input_pulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.runs/synth_1/.Xil/Vivado-11220-LAPTOP-UQ42ETSQ/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (5#1) [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.runs/synth_1/.Xil/Vivado-11220-LAPTOP-UQ42ETSQ/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/top_FIFO.v:72]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.runs/synth_1/.Xil/Vivado-11220-LAPTOP-UQ42ETSQ/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (6#1) [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.runs/synth_1/.Xil/Vivado-11220-LAPTOP-UQ42ETSQ/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'in5'. This will prevent further optimization [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/top_FIFO.v:72]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'in1'. This will prevent further optimization [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/top_FIFO.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'in3'. This will prevent further optimization [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/top_FIFO.v:50]
INFO: [Synth 8-6155] done synthesizing module 'top_FIFO' (7#1) [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/top_FIFO.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'in0'. This will prevent further optimization [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/vio_wrapper_6.v:33]
INFO: [Synth 8-6155] done synthesizing module 'vio_wrapper_6' (8#1) [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/vio_wrapper_6.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.414 ; gain = 244.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.414 ; gain = 244.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.414 ; gain = 244.359
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'in2/in0'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'in2/in0'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'in2/in1'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'in2/in1'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'in0'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'in0'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'in2/in5'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'in2/in5'
Parsing XDC File [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/constrs_1/new/const6.xdc]
Finished Parsing XDC File [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/constrs_1/new/const6.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/constrs_1/new/const6.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vio_wrapper_6_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vio_wrapper_6_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1118.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1118.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1118.832 ; gain = 339.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1118.832 ; gain = 339.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for in2/in0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for in2/in1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for in0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for in2/in5. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1118.832 ; gain = 339.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1118.832 ; gain = 339.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module input_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1118.832 ; gain = 339.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'in2/in0/clk_out1' to pin 'in2/in0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1118.832 ; gain = 339.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1135.277 ; gain = 356.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1135.277 ; gain = 356.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1142.832 ; gain = 363.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1142.832 ; gain = 363.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1142.832 ; gain = 363.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1142.832 ; gain = 363.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1142.832 ; gain = 363.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1142.832 ; gain = 363.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |fifo_generator_0 |         1|
|3     |ila_0            |         1|
|4     |vio_0            |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0        |     1|
|2     |fifo_generator_0 |     1|
|3     |ila_0            |     1|
|4     |vio_0            |     1|
|5     |CARRY4           |    16|
|6     |LUT1             |     1|
|7     |LUT2             |     3|
|8     |LUT6             |     6|
|9     |FDRE             |    34|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    80|
|2     |  in2    |top_FIFO    |    73|
|3     |    in3  |input_pulse |     2|
|4     |    in2  |clk_divider |    58|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1142.832 ; gain = 363.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1142.832 ; gain = 268.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1142.832 ; gain = 363.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1158.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1158.926 ; gain = 617.320
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1158.926 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.runs/synth_1/vio_wrapper_6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vio_wrapper_6_utilization_synth.rpt -pb vio_wrapper_6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  9 21:34:34 2021...
