$date
	Wed Mar 03 20:41:34 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ clock $end
$var reg 1 % j $end
$var reg 1 & k $end
$var reg 1 ' reset $end
$scope module UUT $end
$var wire 1 $ clock $end
$var wire 1 % j $end
$var wire 1 & k $end
$var wire 1 ' reset $end
$var wire 4 ( qb [3:0] $end
$var wire 4 ) q [3:0] $end
$scope module JK1 $end
$var wire 1 $ clock $end
$var wire 1 % j $end
$var wire 1 & k $end
$var wire 1 ' reset $end
$var reg 1 * q $end
$var reg 1 + qb $end
$upscope $end
$scope module JK2 $end
$var wire 1 , clock $end
$var wire 1 % j $end
$var wire 1 & k $end
$var wire 1 ' reset $end
$var reg 1 - q $end
$var reg 1 . qb $end
$upscope $end
$scope module JK3 $end
$var wire 1 / clock $end
$var wire 1 % j $end
$var wire 1 & k $end
$var wire 1 ' reset $end
$var reg 1 0 q $end
$var reg 1 1 qb $end
$upscope $end
$scope module JK4 $end
$var wire 1 2 clock $end
$var wire 1 % j $end
$var wire 1 & k $end
$var wire 1 ' reset $end
$var reg 1 3 q $end
$var reg 1 4 qb $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
bx )
bx (
1'
1&
1%
1$
1#
x"
x!
$end
#10
0$
0#
#20
1$
1#
#30
0$
0#
#40
1#
