INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado_projects/traffic_light/traffic_light.srcs/sources_1/new/light_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado_projects/traffic_light/traffic_light.srcs/sources_1/new/seven_segment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado_projects/traffic_light/traffic_light.srcs/sources_1/new/traffic_light_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado_projects/traffic_light/traffic_light.srcs/sources_1/new/tb_traffic_light.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_traffic_light
