// Seed: 1714011483
module module_0;
  wire id_2;
  assign module_1.id_3 = 0;
  assign id_1 = 1'b0 - 1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input wire id_2,
    output supply0 id_3
);
  reg id_5;
  notif1 primCall (id_1, id_2, id_5);
  final begin : LABEL_0
    id_5 <= "";
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1'd0;
endmodule
module module_3;
  always begin : LABEL_0
    if (!1) begin : LABEL_0
      disable id_1;
    end
  end
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
