;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; TC
TC__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
TC__0__MASK EQU 0x80
TC__0__PC EQU CYREG_PRT2_PC7
TC__0__PORT EQU 2
TC__0__SHIFT EQU 7
TC__AG EQU CYREG_PRT2_AG
TC__AMUX EQU CYREG_PRT2_AMUX
TC__BIE EQU CYREG_PRT2_BIE
TC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TC__BYP EQU CYREG_PRT2_BYP
TC__CTL EQU CYREG_PRT2_CTL
TC__DM0 EQU CYREG_PRT2_DM0
TC__DM1 EQU CYREG_PRT2_DM1
TC__DM2 EQU CYREG_PRT2_DM2
TC__DR EQU CYREG_PRT2_DR
TC__INP_DIS EQU CYREG_PRT2_INP_DIS
TC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TC__LCD_EN EQU CYREG_PRT2_LCD_EN
TC__MASK EQU 0x80
TC__PORT EQU 2
TC__PRT EQU CYREG_PRT2_PRT
TC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TC__PS EQU CYREG_PRT2_PS
TC__SHIFT EQU 7
TC__SLW EQU CYREG_PRT2_SLW
TC_Dec_Bit__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
TC_Dec_Bit__0__MASK EQU 0x08
TC_Dec_Bit__0__PC EQU CYREG_PRT12_PC3
TC_Dec_Bit__0__PORT EQU 12
TC_Dec_Bit__0__SHIFT EQU 3
TC_Dec_Bit__AG EQU CYREG_PRT12_AG
TC_Dec_Bit__BIE EQU CYREG_PRT12_BIE
TC_Dec_Bit__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TC_Dec_Bit__BYP EQU CYREG_PRT12_BYP
TC_Dec_Bit__DM0 EQU CYREG_PRT12_DM0
TC_Dec_Bit__DM1 EQU CYREG_PRT12_DM1
TC_Dec_Bit__DM2 EQU CYREG_PRT12_DM2
TC_Dec_Bit__DR EQU CYREG_PRT12_DR
TC_Dec_Bit__INP_DIS EQU CYREG_PRT12_INP_DIS
TC_Dec_Bit__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TC_Dec_Bit__MASK EQU 0x08
TC_Dec_Bit__PORT EQU 12
TC_Dec_Bit__PRT EQU CYREG_PRT12_PRT
TC_Dec_Bit__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TC_Dec_Bit__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TC_Dec_Bit__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TC_Dec_Bit__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TC_Dec_Bit__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TC_Dec_Bit__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TC_Dec_Bit__PS EQU CYREG_PRT12_PS
TC_Dec_Bit__SHIFT EQU 3
TC_Dec_Bit__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TC_Dec_Bit__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TC_Dec_Bit__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TC_Dec_Bit__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TC_Dec_Bit__SLW EQU CYREG_PRT12_SLW
TC_word__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
TC_word__0__MASK EQU 0x80
TC_word__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
TC_word__0__PORT EQU 15
TC_word__0__SHIFT EQU 7
TC_word__AG EQU CYREG_PRT15_AG
TC_word__AMUX EQU CYREG_PRT15_AMUX
TC_word__BIE EQU CYREG_PRT15_BIE
TC_word__BIT_MASK EQU CYREG_PRT15_BIT_MASK
TC_word__BYP EQU CYREG_PRT15_BYP
TC_word__CTL EQU CYREG_PRT15_CTL
TC_word__DM0 EQU CYREG_PRT15_DM0
TC_word__DM1 EQU CYREG_PRT15_DM1
TC_word__DM2 EQU CYREG_PRT15_DM2
TC_word__DR EQU CYREG_PRT15_DR
TC_word__INP_DIS EQU CYREG_PRT15_INP_DIS
TC_word__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
TC_word__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
TC_word__LCD_EN EQU CYREG_PRT15_LCD_EN
TC_word__MASK EQU 0x80
TC_word__PORT EQU 15
TC_word__PRT EQU CYREG_PRT15_PRT
TC_word__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
TC_word__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
TC_word__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
TC_word__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
TC_word__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
TC_word__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
TC_word__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
TC_word__PS EQU CYREG_PRT15_PS
TC_word__SHIFT EQU 7
TC_word__SLW EQU CYREG_PRT15_SLW

; EN1
EN1__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
EN1__0__MASK EQU 0x20
EN1__0__PC EQU CYREG_PRT3_PC5
EN1__0__PORT EQU 3
EN1__0__SHIFT EQU 5
EN1__AG EQU CYREG_PRT3_AG
EN1__AMUX EQU CYREG_PRT3_AMUX
EN1__BIE EQU CYREG_PRT3_BIE
EN1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
EN1__BYP EQU CYREG_PRT3_BYP
EN1__CTL EQU CYREG_PRT3_CTL
EN1__DM0 EQU CYREG_PRT3_DM0
EN1__DM1 EQU CYREG_PRT3_DM1
EN1__DM2 EQU CYREG_PRT3_DM2
EN1__DR EQU CYREG_PRT3_DR
EN1__INP_DIS EQU CYREG_PRT3_INP_DIS
EN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
EN1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
EN1__LCD_EN EQU CYREG_PRT3_LCD_EN
EN1__MASK EQU 0x20
EN1__PORT EQU 3
EN1__PRT EQU CYREG_PRT3_PRT
EN1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
EN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
EN1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
EN1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
EN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
EN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
EN1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
EN1__PS EQU CYREG_PRT3_PS
EN1__SHIFT EQU 5
EN1__SLW EQU CYREG_PRT3_SLW

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW
LED_ON_Sync_ctrl_reg__0__MASK EQU 0x01
LED_ON_Sync_ctrl_reg__0__POS EQU 0
LED_ON_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
LED_ON_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
LED_ON_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
LED_ON_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
LED_ON_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
LED_ON_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
LED_ON_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
LED_ON_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
LED_ON_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
LED_ON_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
LED_ON_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
LED_ON_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
LED_ON_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
LED_ON_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
LED_ON_Sync_ctrl_reg__MASK EQU 0x01
LED_ON_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
LED_ON_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
LED_ON_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; DInN
DInN__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
DInN__0__MASK EQU 0x40
DInN__0__PC EQU CYREG_PRT0_PC6
DInN__0__PORT EQU 0
DInN__0__SHIFT EQU 6
DInN__AG EQU CYREG_PRT0_AG
DInN__AMUX EQU CYREG_PRT0_AMUX
DInN__BIE EQU CYREG_PRT0_BIE
DInN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DInN__BYP EQU CYREG_PRT0_BYP
DInN__CTL EQU CYREG_PRT0_CTL
DInN__DM0 EQU CYREG_PRT0_DM0
DInN__DM1 EQU CYREG_PRT0_DM1
DInN__DM2 EQU CYREG_PRT0_DM2
DInN__DR EQU CYREG_PRT0_DR
DInN__INP_DIS EQU CYREG_PRT0_INP_DIS
DInN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DInN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DInN__LCD_EN EQU CYREG_PRT0_LCD_EN
DInN__MASK EQU 0x40
DInN__PORT EQU 0
DInN__PRT EQU CYREG_PRT0_PRT
DInN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DInN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DInN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DInN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DInN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DInN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DInN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DInN__PS EQU CYREG_PRT0_PS
DInN__SHIFT EQU 6
DInN__SLW EQU CYREG_PRT0_SLW

; DInP
DInP__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
DInP__0__MASK EQU 0x20
DInP__0__PC EQU CYREG_PRT0_PC5
DInP__0__PORT EQU 0
DInP__0__SHIFT EQU 5
DInP__AG EQU CYREG_PRT0_AG
DInP__AMUX EQU CYREG_PRT0_AMUX
DInP__BIE EQU CYREG_PRT0_BIE
DInP__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DInP__BYP EQU CYREG_PRT0_BYP
DInP__CTL EQU CYREG_PRT0_CTL
DInP__DM0 EQU CYREG_PRT0_DM0
DInP__DM1 EQU CYREG_PRT0_DM1
DInP__DM2 EQU CYREG_PRT0_DM2
DInP__DR EQU CYREG_PRT0_DR
DInP__INP_DIS EQU CYREG_PRT0_INP_DIS
DInP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DInP__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DInP__LCD_EN EQU CYREG_PRT0_LCD_EN
DInP__MASK EQU 0x20
DInP__PORT EQU 0
DInP__PRT EQU CYREG_PRT0_PRT
DInP__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DInP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DInP__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DInP__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DInP__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DInP__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DInP__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DInP__PS EQU CYREG_PRT0_PS
DInP__SHIFT EQU 5
DInP__SLW EQU CYREG_PRT0_SLW

; LOAD
LOAD__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
LOAD__0__MASK EQU 0x02
LOAD__0__PC EQU CYREG_PRT0_PC1
LOAD__0__PORT EQU 0
LOAD__0__SHIFT EQU 1
LOAD__AG EQU CYREG_PRT0_AG
LOAD__AMUX EQU CYREG_PRT0_AMUX
LOAD__BIE EQU CYREG_PRT0_BIE
LOAD__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LOAD__BYP EQU CYREG_PRT0_BYP
LOAD__CTL EQU CYREG_PRT0_CTL
LOAD__DM0 EQU CYREG_PRT0_DM0
LOAD__DM1 EQU CYREG_PRT0_DM1
LOAD__DM2 EQU CYREG_PRT0_DM2
LOAD__DR EQU CYREG_PRT0_DR
LOAD__INP_DIS EQU CYREG_PRT0_INP_DIS
LOAD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LOAD__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LOAD__LCD_EN EQU CYREG_PRT0_LCD_EN
LOAD__MASK EQU 0x02
LOAD__PORT EQU 0
LOAD__PRT EQU CYREG_PRT0_PRT
LOAD__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LOAD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LOAD__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LOAD__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LOAD__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LOAD__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LOAD__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LOAD__PS EQU CYREG_PRT0_PS
LOAD__SHIFT EQU 1
LOAD__SLW EQU CYREG_PRT0_SLW
LOAD_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LOAD_1__0__MASK EQU 0x01
LOAD_1__0__PC EQU CYREG_PRT2_PC0
LOAD_1__0__PORT EQU 2
LOAD_1__0__SHIFT EQU 0
LOAD_1__AG EQU CYREG_PRT2_AG
LOAD_1__AMUX EQU CYREG_PRT2_AMUX
LOAD_1__BIE EQU CYREG_PRT2_BIE
LOAD_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LOAD_1__BYP EQU CYREG_PRT2_BYP
LOAD_1__CTL EQU CYREG_PRT2_CTL
LOAD_1__DM0 EQU CYREG_PRT2_DM0
LOAD_1__DM1 EQU CYREG_PRT2_DM1
LOAD_1__DM2 EQU CYREG_PRT2_DM2
LOAD_1__DR EQU CYREG_PRT2_DR
LOAD_1__INP_DIS EQU CYREG_PRT2_INP_DIS
LOAD_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LOAD_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LOAD_1__LCD_EN EQU CYREG_PRT2_LCD_EN
LOAD_1__MASK EQU 0x01
LOAD_1__PORT EQU 2
LOAD_1__PRT EQU CYREG_PRT2_PRT
LOAD_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LOAD_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LOAD_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LOAD_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LOAD_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LOAD_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LOAD_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LOAD_1__PS EQU CYREG_PRT2_PS
LOAD_1__SHIFT EQU 0
LOAD_1__SLW EQU CYREG_PRT2_SLW
LOAD_int__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
LOAD_int__0__MASK EQU 0x04
LOAD_int__0__PC EQU CYREG_PRT12_PC2
LOAD_int__0__PORT EQU 12
LOAD_int__0__SHIFT EQU 2
LOAD_int__AG EQU CYREG_PRT12_AG
LOAD_int__BIE EQU CYREG_PRT12_BIE
LOAD_int__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LOAD_int__BYP EQU CYREG_PRT12_BYP
LOAD_int__DM0 EQU CYREG_PRT12_DM0
LOAD_int__DM1 EQU CYREG_PRT12_DM1
LOAD_int__DM2 EQU CYREG_PRT12_DM2
LOAD_int__DR EQU CYREG_PRT12_DR
LOAD_int__INP_DIS EQU CYREG_PRT12_INP_DIS
LOAD_int__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LOAD_int__MASK EQU 0x04
LOAD_int__PORT EQU 12
LOAD_int__PRT EQU CYREG_PRT12_PRT
LOAD_int__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LOAD_int__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LOAD_int__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LOAD_int__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LOAD_int__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LOAD_int__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LOAD_int__PS EQU CYREG_PRT12_PS
LOAD_int__SHIFT EQU 2
LOAD_int__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LOAD_int__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LOAD_int__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LOAD_int__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LOAD_int__SLW EQU CYREG_PRT12_SLW

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Pin_1__0__MASK EQU 0x04
Pin_1__0__PC EQU CYREG_PRT0_PC2
Pin_1__0__PORT EQU 0
Pin_1__0__SHIFT EQU 2
Pin_1__AG EQU CYREG_PRT0_AG
Pin_1__AMUX EQU CYREG_PRT0_AMUX
Pin_1__BIE EQU CYREG_PRT0_BIE
Pin_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__BYP EQU CYREG_PRT0_BYP
Pin_1__CTL EQU CYREG_PRT0_CTL
Pin_1__DM0 EQU CYREG_PRT0_DM0
Pin_1__DM1 EQU CYREG_PRT0_DM1
Pin_1__DM2 EQU CYREG_PRT0_DM2
Pin_1__DR EQU CYREG_PRT0_DR
Pin_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__MASK EQU 0x04
Pin_1__PORT EQU 0
Pin_1__PRT EQU CYREG_PRT0_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__PS EQU CYREG_PRT0_PS
Pin_1__SHIFT EQU 2
Pin_1__SLW EQU CYREG_PRT0_SLW

; Pin_2
Pin_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Pin_2__0__MASK EQU 0x10
Pin_2__0__PC EQU CYREG_IO_PC_PRT15_PC4
Pin_2__0__PORT EQU 15
Pin_2__0__SHIFT EQU 4
Pin_2__AG EQU CYREG_PRT15_AG
Pin_2__AMUX EQU CYREG_PRT15_AMUX
Pin_2__BIE EQU CYREG_PRT15_BIE
Pin_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_2__BYP EQU CYREG_PRT15_BYP
Pin_2__CTL EQU CYREG_PRT15_CTL
Pin_2__DM0 EQU CYREG_PRT15_DM0
Pin_2__DM1 EQU CYREG_PRT15_DM1
Pin_2__DM2 EQU CYREG_PRT15_DM2
Pin_2__DR EQU CYREG_PRT15_DR
Pin_2__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_2__MASK EQU 0x10
Pin_2__PORT EQU 15
Pin_2__PRT EQU CYREG_PRT15_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_2__PS EQU CYREG_PRT15_PS
Pin_2__SHIFT EQU 4
Pin_2__SLW EQU CYREG_PRT15_SLW

; Pin_3
Pin_3__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Pin_3__0__MASK EQU 0x04
Pin_3__0__PC EQU CYREG_PRT1_PC2
Pin_3__0__PORT EQU 1
Pin_3__0__SHIFT EQU 2
Pin_3__AG EQU CYREG_PRT1_AG
Pin_3__AMUX EQU CYREG_PRT1_AMUX
Pin_3__BIE EQU CYREG_PRT1_BIE
Pin_3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_3__BYP EQU CYREG_PRT1_BYP
Pin_3__CTL EQU CYREG_PRT1_CTL
Pin_3__DM0 EQU CYREG_PRT1_DM0
Pin_3__DM1 EQU CYREG_PRT1_DM1
Pin_3__DM2 EQU CYREG_PRT1_DM2
Pin_3__DR EQU CYREG_PRT1_DR
Pin_3__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_3__MASK EQU 0x04
Pin_3__PORT EQU 1
Pin_3__PRT EQU CYREG_PRT1_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_3__PS EQU CYREG_PRT1_PS
Pin_3__SHIFT EQU 2
Pin_3__SLW EQU CYREG_PRT1_SLW

; Pin_4
Pin_4__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_4__0__MASK EQU 0x10
Pin_4__0__PC EQU CYREG_PRT1_PC4
Pin_4__0__PORT EQU 1
Pin_4__0__SHIFT EQU 4
Pin_4__AG EQU CYREG_PRT1_AG
Pin_4__AMUX EQU CYREG_PRT1_AMUX
Pin_4__BIE EQU CYREG_PRT1_BIE
Pin_4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_4__BYP EQU CYREG_PRT1_BYP
Pin_4__CTL EQU CYREG_PRT1_CTL
Pin_4__DM0 EQU CYREG_PRT1_DM0
Pin_4__DM1 EQU CYREG_PRT1_DM1
Pin_4__DM2 EQU CYREG_PRT1_DM2
Pin_4__DR EQU CYREG_PRT1_DR
Pin_4__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_4__MASK EQU 0x10
Pin_4__PORT EQU 1
Pin_4__PRT EQU CYREG_PRT1_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_4__PS EQU CYREG_PRT1_PS
Pin_4__SHIFT EQU 4
Pin_4__SLW EQU CYREG_PRT1_SLW

; Sh_in
Sh_in__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Sh_in__0__MASK EQU 0x80
Sh_in__0__PC EQU CYREG_PRT1_PC7
Sh_in__0__PORT EQU 1
Sh_in__0__SHIFT EQU 7
Sh_in__AG EQU CYREG_PRT1_AG
Sh_in__AMUX EQU CYREG_PRT1_AMUX
Sh_in__BIE EQU CYREG_PRT1_BIE
Sh_in__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Sh_in__BYP EQU CYREG_PRT1_BYP
Sh_in__CTL EQU CYREG_PRT1_CTL
Sh_in__DM0 EQU CYREG_PRT1_DM0
Sh_in__DM1 EQU CYREG_PRT1_DM1
Sh_in__DM2 EQU CYREG_PRT1_DM2
Sh_in__DR EQU CYREG_PRT1_DR
Sh_in__INP_DIS EQU CYREG_PRT1_INP_DIS
Sh_in__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Sh_in__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Sh_in__LCD_EN EQU CYREG_PRT1_LCD_EN
Sh_in__MASK EQU 0x80
Sh_in__PORT EQU 1
Sh_in__PRT EQU CYREG_PRT1_PRT
Sh_in__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Sh_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Sh_in__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Sh_in__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Sh_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Sh_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Sh_in__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Sh_in__PS EQU CYREG_PRT1_PS
Sh_in__SHIFT EQU 7
Sh_in__SLW EQU CYREG_PRT1_SLW

; Start
Start__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Start__0__MASK EQU 0x04
Start__0__PC EQU CYREG_PRT2_PC2
Start__0__PORT EQU 2
Start__0__SHIFT EQU 2
Start__AG EQU CYREG_PRT2_AG
Start__AMUX EQU CYREG_PRT2_AMUX
Start__BIE EQU CYREG_PRT2_BIE
Start__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Start__BYP EQU CYREG_PRT2_BYP
Start__CTL EQU CYREG_PRT2_CTL
Start__DM0 EQU CYREG_PRT2_DM0
Start__DM1 EQU CYREG_PRT2_DM1
Start__DM2 EQU CYREG_PRT2_DM2
Start__DR EQU CYREG_PRT2_DR
Start__INP_DIS EQU CYREG_PRT2_INP_DIS
Start__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Start__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Start__LCD_EN EQU CYREG_PRT2_LCD_EN
Start__MASK EQU 0x04
Start__PORT EQU 2
Start__PRT EQU CYREG_PRT2_PRT
Start__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Start__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Start__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Start__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Start__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Start__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Start__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Start__PS EQU CYREG_PRT2_PS
Start__SHIFT EQU 2
Start__SLW EQU CYREG_PRT2_SLW
Start_frame__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Start_frame__0__MASK EQU 0x08
Start_frame__0__PC EQU CYREG_PRT0_PC3
Start_frame__0__PORT EQU 0
Start_frame__0__SHIFT EQU 3
Start_frame__AG EQU CYREG_PRT0_AG
Start_frame__AMUX EQU CYREG_PRT0_AMUX
Start_frame__BIE EQU CYREG_PRT0_BIE
Start_frame__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Start_frame__BYP EQU CYREG_PRT0_BYP
Start_frame__CTL EQU CYREG_PRT0_CTL
Start_frame__DM0 EQU CYREG_PRT0_DM0
Start_frame__DM1 EQU CYREG_PRT0_DM1
Start_frame__DM2 EQU CYREG_PRT0_DM2
Start_frame__DR EQU CYREG_PRT0_DR
Start_frame__INP_DIS EQU CYREG_PRT0_INP_DIS
Start_frame__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Start_frame__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Start_frame__LCD_EN EQU CYREG_PRT0_LCD_EN
Start_frame__MASK EQU 0x08
Start_frame__PORT EQU 0
Start_frame__PRT EQU CYREG_PRT0_PRT
Start_frame__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Start_frame__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Start_frame__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Start_frame__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Start_frame__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Start_frame__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Start_frame__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Start_frame__PS EQU CYREG_PRT0_PS
Start_frame__SHIFT EQU 3
Start_frame__SLW EQU CYREG_PRT0_SLW

; Comp_1
Comp_1_ctComp__CLK EQU CYREG_CMP0_CLK
Comp_1_ctComp__CMP_MASK EQU 0x01
Comp_1_ctComp__CMP_NUMBER EQU 0
Comp_1_ctComp__CR EQU CYREG_CMP0_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT0_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x01
Comp_1_ctComp__LUT__MSK_SHIFT EQU 0
Comp_1_ctComp__LUT__MX EQU CYREG_LUT0_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x01
Comp_1_ctComp__LUT__SR_SHIFT EQU 0
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x01
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x01
Comp_1_ctComp__SW0 EQU CYREG_CMP0_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP0_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP0_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP0_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP0_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP0_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP0_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x01
Comp_1_ctComp__WRK_SHIFT EQU 0

; Comp_2
Comp_2_ctComp__CLK EQU CYREG_CMP2_CLK
Comp_2_ctComp__CMP_MASK EQU 0x04
Comp_2_ctComp__CMP_NUMBER EQU 2
Comp_2_ctComp__CR EQU CYREG_CMP2_CR
Comp_2_ctComp__LUT__CR EQU CYREG_LUT2_CR
Comp_2_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_2_ctComp__LUT__MSK_MASK EQU 0x04
Comp_2_ctComp__LUT__MSK_SHIFT EQU 2
Comp_2_ctComp__LUT__MX EQU CYREG_LUT2_MX
Comp_2_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_2_ctComp__LUT__SR_MASK EQU 0x04
Comp_2_ctComp__LUT__SR_SHIFT EQU 2
Comp_2_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_2_ctComp__PM_ACT_MSK EQU 0x04
Comp_2_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_2_ctComp__PM_STBY_MSK EQU 0x04
Comp_2_ctComp__SW0 EQU CYREG_CMP2_SW0
Comp_2_ctComp__SW2 EQU CYREG_CMP2_SW2
Comp_2_ctComp__SW3 EQU CYREG_CMP2_SW3
Comp_2_ctComp__SW4 EQU CYREG_CMP2_SW4
Comp_2_ctComp__SW6 EQU CYREG_CMP2_SW6
Comp_2_ctComp__TR0 EQU CYREG_CMP2_TR0
Comp_2_ctComp__TR1 EQU CYREG_CMP2_TR1
Comp_2_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
Comp_2_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
Comp_2_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
Comp_2_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
Comp_2_ctComp__WRK EQU CYREG_CMP_WRK
Comp_2_ctComp__WRK_MASK EQU 0x04
Comp_2_ctComp__WRK_SHIFT EQU 2

; DOut1N
DOut1N__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
DOut1N__0__MASK EQU 0x40
DOut1N__0__PC EQU CYREG_PRT12_PC6
DOut1N__0__PORT EQU 12
DOut1N__0__SHIFT EQU 6
DOut1N__AG EQU CYREG_PRT12_AG
DOut1N__BIE EQU CYREG_PRT12_BIE
DOut1N__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DOut1N__BYP EQU CYREG_PRT12_BYP
DOut1N__DM0 EQU CYREG_PRT12_DM0
DOut1N__DM1 EQU CYREG_PRT12_DM1
DOut1N__DM2 EQU CYREG_PRT12_DM2
DOut1N__DR EQU CYREG_PRT12_DR
DOut1N__INP_DIS EQU CYREG_PRT12_INP_DIS
DOut1N__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DOut1N__MASK EQU 0x40
DOut1N__PORT EQU 12
DOut1N__PRT EQU CYREG_PRT12_PRT
DOut1N__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DOut1N__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DOut1N__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DOut1N__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DOut1N__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DOut1N__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DOut1N__PS EQU CYREG_PRT12_PS
DOut1N__SHIFT EQU 6
DOut1N__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DOut1N__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DOut1N__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DOut1N__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DOut1N__SLW EQU CYREG_PRT12_SLW

; DOut1P
DOut1P__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
DOut1P__0__MASK EQU 0x80
DOut1P__0__PC EQU CYREG_PRT12_PC7
DOut1P__0__PORT EQU 12
DOut1P__0__SHIFT EQU 7
DOut1P__AG EQU CYREG_PRT12_AG
DOut1P__BIE EQU CYREG_PRT12_BIE
DOut1P__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DOut1P__BYP EQU CYREG_PRT12_BYP
DOut1P__DM0 EQU CYREG_PRT12_DM0
DOut1P__DM1 EQU CYREG_PRT12_DM1
DOut1P__DM2 EQU CYREG_PRT12_DM2
DOut1P__DR EQU CYREG_PRT12_DR
DOut1P__INP_DIS EQU CYREG_PRT12_INP_DIS
DOut1P__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DOut1P__MASK EQU 0x80
DOut1P__PORT EQU 12
DOut1P__PRT EQU CYREG_PRT12_PRT
DOut1P__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DOut1P__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DOut1P__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DOut1P__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DOut1P__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DOut1P__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DOut1P__PS EQU CYREG_PRT12_PS
DOut1P__SHIFT EQU 7
DOut1P__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DOut1P__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DOut1P__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DOut1P__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DOut1P__SLW EQU CYREG_PRT12_SLW

; Period
Period_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
Period_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
Period_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
Period_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
Period_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Period_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
Period_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
Period_bSR_sC16_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
Period_bSR_sC16_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB14_A0
Period_bSR_sC16_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB14_A1
Period_bSR_sC16_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
Period_bSR_sC16_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB14_D0
Period_bSR_sC16_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB14_D1
Period_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Period_bSR_sC16_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
Period_bSR_sC16_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB14_F0
Period_bSR_sC16_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB14_F1
Period_bSR_sC16_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
Period_bSR_sC16_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB15_A0
Period_bSR_sC16_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB15_A1
Period_bSR_sC16_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
Period_bSR_sC16_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB15_D0
Period_bSR_sC16_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB15_D1
Period_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Period_bSR_sC16_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
Period_bSR_sC16_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB15_F0
Period_bSR_sC16_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB15_F1
Period_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Period_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Period_bSR_StsReg__0__MASK EQU 0x01
Period_bSR_StsReg__0__POS EQU 0
Period_bSR_StsReg__3__MASK EQU 0x08
Period_bSR_StsReg__3__POS EQU 3
Period_bSR_StsReg__4__MASK EQU 0x10
Period_bSR_StsReg__4__POS EQU 4
Period_bSR_StsReg__5__MASK EQU 0x20
Period_bSR_StsReg__5__POS EQU 5
Period_bSR_StsReg__6__MASK EQU 0x40
Period_bSR_StsReg__6__POS EQU 6
Period_bSR_StsReg__MASK EQU 0x79
Period_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB15_MSK
Period_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Period_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Period_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Period_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
Period_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
Period_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB15_ST
Period_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
Period_bSR_SyncCtl_CtrlReg__0__POS EQU 0
Period_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Period_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
Period_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Period_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB15_CTL
Period_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Period_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
Period_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Period_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Period_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB15_MSK

; Sh_out
Sh_out__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Sh_out__0__MASK EQU 0x40
Sh_out__0__PC EQU CYREG_PRT3_PC6
Sh_out__0__PORT EQU 3
Sh_out__0__SHIFT EQU 6
Sh_out__AG EQU CYREG_PRT3_AG
Sh_out__AMUX EQU CYREG_PRT3_AMUX
Sh_out__BIE EQU CYREG_PRT3_BIE
Sh_out__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sh_out__BYP EQU CYREG_PRT3_BYP
Sh_out__CTL EQU CYREG_PRT3_CTL
Sh_out__DM0 EQU CYREG_PRT3_DM0
Sh_out__DM1 EQU CYREG_PRT3_DM1
Sh_out__DM2 EQU CYREG_PRT3_DM2
Sh_out__DR EQU CYREG_PRT3_DR
Sh_out__INP_DIS EQU CYREG_PRT3_INP_DIS
Sh_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sh_out__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sh_out__LCD_EN EQU CYREG_PRT3_LCD_EN
Sh_out__MASK EQU 0x40
Sh_out__PORT EQU 3
Sh_out__PRT EQU CYREG_PRT3_PRT
Sh_out__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sh_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sh_out__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sh_out__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sh_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sh_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sh_out__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sh_out__PS EQU CYREG_PRT3_PS
Sh_out__SHIFT EQU 6
Sh_out__SLW EQU CYREG_PRT3_SLW

; Vout_1
Vout_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Vout_1__0__MASK EQU 0x10
Vout_1__0__PC EQU CYREG_PRT0_PC4
Vout_1__0__PORT EQU 0
Vout_1__0__SHIFT EQU 4
Vout_1__AG EQU CYREG_PRT0_AG
Vout_1__AMUX EQU CYREG_PRT0_AMUX
Vout_1__BIE EQU CYREG_PRT0_BIE
Vout_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vout_1__BYP EQU CYREG_PRT0_BYP
Vout_1__CTL EQU CYREG_PRT0_CTL
Vout_1__DM0 EQU CYREG_PRT0_DM0
Vout_1__DM1 EQU CYREG_PRT0_DM1
Vout_1__DM2 EQU CYREG_PRT0_DM2
Vout_1__DR EQU CYREG_PRT0_DR
Vout_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Vout_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Vout_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vout_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Vout_1__MASK EQU 0x10
Vout_1__PORT EQU 0
Vout_1__PRT EQU CYREG_PRT0_PRT
Vout_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vout_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vout_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vout_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vout_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vout_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vout_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vout_1__PS EQU CYREG_PRT0_PS
Vout_1__SHIFT EQU 4
Vout_1__SLW EQU CYREG_PRT0_SLW

; Waiter
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Waiter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Waiter_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Waiter_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
Waiter_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
Waiter_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Waiter_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
Waiter_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
Waiter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Waiter_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Waiter_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
Waiter_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B1_UDB07_F1
Waiter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Waiter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Waiter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Waiter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Waiter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Waiter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Waiter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Waiter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Waiter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Waiter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Waiter_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
Waiter_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
Waiter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Waiter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Waiter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Waiter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Waiter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
Waiter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Waiter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Waiter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Waiter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Waiter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
Waiter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
Waiter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Compare
Compare__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Compare__0__MASK EQU 0x40
Compare__0__PC EQU CYREG_PRT2_PC6
Compare__0__PORT EQU 2
Compare__0__SHIFT EQU 6
Compare__AG EQU CYREG_PRT2_AG
Compare__AMUX EQU CYREG_PRT2_AMUX
Compare__BIE EQU CYREG_PRT2_BIE
Compare__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Compare__BYP EQU CYREG_PRT2_BYP
Compare__CTL EQU CYREG_PRT2_CTL
Compare__DM0 EQU CYREG_PRT2_DM0
Compare__DM1 EQU CYREG_PRT2_DM1
Compare__DM2 EQU CYREG_PRT2_DM2
Compare__DR EQU CYREG_PRT2_DR
Compare__INP_DIS EQU CYREG_PRT2_INP_DIS
Compare__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Compare__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Compare__LCD_EN EQU CYREG_PRT2_LCD_EN
Compare__MASK EQU 0x40
Compare__PORT EQU 2
Compare__PRT EQU CYREG_PRT2_PRT
Compare__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Compare__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Compare__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Compare__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Compare__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Compare__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Compare__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Compare__PS EQU CYREG_PRT2_PS
Compare__SHIFT EQU 6
Compare__SLW EQU CYREG_PRT2_SLW
Compare_wait__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Compare_wait__0__MASK EQU 0x10
Compare_wait__0__PC EQU CYREG_PRT12_PC4
Compare_wait__0__PORT EQU 12
Compare_wait__0__SHIFT EQU 4
Compare_wait__AG EQU CYREG_PRT12_AG
Compare_wait__BIE EQU CYREG_PRT12_BIE
Compare_wait__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Compare_wait__BYP EQU CYREG_PRT12_BYP
Compare_wait__DM0 EQU CYREG_PRT12_DM0
Compare_wait__DM1 EQU CYREG_PRT12_DM1
Compare_wait__DM2 EQU CYREG_PRT12_DM2
Compare_wait__DR EQU CYREG_PRT12_DR
Compare_wait__INP_DIS EQU CYREG_PRT12_INP_DIS
Compare_wait__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Compare_wait__MASK EQU 0x10
Compare_wait__PORT EQU 12
Compare_wait__PRT EQU CYREG_PRT12_PRT
Compare_wait__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Compare_wait__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Compare_wait__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Compare_wait__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Compare_wait__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Compare_wait__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Compare_wait__PS EQU CYREG_PRT12_PS
Compare_wait__SHIFT EQU 4
Compare_wait__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Compare_wait__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Compare_wait__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Compare_wait__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Compare_wait__SLW EQU CYREG_PRT12_SLW

; Data_in
Data_in__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Data_in__0__MASK EQU 0x01
Data_in__0__PC EQU CYREG_PRT3_PC0
Data_in__0__PORT EQU 3
Data_in__0__SHIFT EQU 0
Data_in__AG EQU CYREG_PRT3_AG
Data_in__AMUX EQU CYREG_PRT3_AMUX
Data_in__BIE EQU CYREG_PRT3_BIE
Data_in__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Data_in__BYP EQU CYREG_PRT3_BYP
Data_in__CTL EQU CYREG_PRT3_CTL
Data_in__DM0 EQU CYREG_PRT3_DM0
Data_in__DM1 EQU CYREG_PRT3_DM1
Data_in__DM2 EQU CYREG_PRT3_DM2
Data_in__DR EQU CYREG_PRT3_DR
Data_in__INP_DIS EQU CYREG_PRT3_INP_DIS
Data_in__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Data_in__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Data_in__LCD_EN EQU CYREG_PRT3_LCD_EN
Data_in__MASK EQU 0x01
Data_in__PORT EQU 3
Data_in__PRT EQU CYREG_PRT3_PRT
Data_in__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Data_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Data_in__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Data_in__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Data_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Data_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Data_in__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Data_in__PS EQU CYREG_PRT3_PS
Data_in__SHIFT EQU 0
Data_in__SLW EQU CYREG_PRT3_SLW

; Opamp_1
Opamp_1_ABuf__CR EQU CYREG_OPAMP2_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP2_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x04
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x04
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP2_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP2_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP2_TR1

; VDAC8_1
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC0_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x01
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x01
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC0_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC0_TST

; ClockEnc
ClockEnc__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
ClockEnc__0__MASK EQU 0x20
ClockEnc__0__PC EQU CYREG_PRT1_PC5
ClockEnc__0__PORT EQU 1
ClockEnc__0__SHIFT EQU 5
ClockEnc__AG EQU CYREG_PRT1_AG
ClockEnc__AMUX EQU CYREG_PRT1_AMUX
ClockEnc__BIE EQU CYREG_PRT1_BIE
ClockEnc__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ClockEnc__BYP EQU CYREG_PRT1_BYP
ClockEnc__CTL EQU CYREG_PRT1_CTL
ClockEnc__DM0 EQU CYREG_PRT1_DM0
ClockEnc__DM1 EQU CYREG_PRT1_DM1
ClockEnc__DM2 EQU CYREG_PRT1_DM2
ClockEnc__DR EQU CYREG_PRT1_DR
ClockEnc__INP_DIS EQU CYREG_PRT1_INP_DIS
ClockEnc__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ClockEnc__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ClockEnc__LCD_EN EQU CYREG_PRT1_LCD_EN
ClockEnc__MASK EQU 0x20
ClockEnc__PORT EQU 1
ClockEnc__PRT EQU CYREG_PRT1_PRT
ClockEnc__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ClockEnc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ClockEnc__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ClockEnc__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ClockEnc__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ClockEnc__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ClockEnc__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ClockEnc__PS EQU CYREG_PRT1_PS
ClockEnc__SHIFT EQU 5
ClockEnc__SLW EQU CYREG_PRT1_SLW

; EndFrame
EndFrame__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
EndFrame__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
EndFrame__INTC_MASK EQU 0x01
EndFrame__INTC_NUMBER EQU 0
EndFrame__INTC_PRIOR_NUM EQU 7
EndFrame__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
EndFrame__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
EndFrame__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Frame_in
Frame_in__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Frame_in__0__MASK EQU 0x80
Frame_in__0__PC EQU CYREG_PRT0_PC7
Frame_in__0__PORT EQU 0
Frame_in__0__SHIFT EQU 7
Frame_in__AG EQU CYREG_PRT0_AG
Frame_in__AMUX EQU CYREG_PRT0_AMUX
Frame_in__BIE EQU CYREG_PRT0_BIE
Frame_in__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Frame_in__BYP EQU CYREG_PRT0_BYP
Frame_in__CTL EQU CYREG_PRT0_CTL
Frame_in__DM0 EQU CYREG_PRT0_DM0
Frame_in__DM1 EQU CYREG_PRT0_DM1
Frame_in__DM2 EQU CYREG_PRT0_DM2
Frame_in__DR EQU CYREG_PRT0_DR
Frame_in__INP_DIS EQU CYREG_PRT0_INP_DIS
Frame_in__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Frame_in__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Frame_in__LCD_EN EQU CYREG_PRT0_LCD_EN
Frame_in__MASK EQU 0x80
Frame_in__PORT EQU 0
Frame_in__PRT EQU CYREG_PRT0_PRT
Frame_in__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Frame_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Frame_in__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Frame_in__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Frame_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Frame_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Frame_in__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Frame_in__PS EQU CYREG_PRT0_PS
Frame_in__SHIFT EQU 7
Frame_in__SLW EQU CYREG_PRT0_SLW

; SigmaReg
SigmaReg_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
SigmaReg_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
SigmaReg_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
SigmaReg_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
SigmaReg_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SigmaReg_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
SigmaReg_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
SigmaReg_bSR_sC16_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
SigmaReg_bSR_sC16_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB12_A0
SigmaReg_bSR_sC16_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB12_A1
SigmaReg_bSR_sC16_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
SigmaReg_bSR_sC16_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB12_D0
SigmaReg_bSR_sC16_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB12_D1
SigmaReg_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SigmaReg_bSR_sC16_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
SigmaReg_bSR_sC16_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB12_F0
SigmaReg_bSR_sC16_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB12_F1
SigmaReg_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SigmaReg_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SigmaReg_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
SigmaReg_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
SigmaReg_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
SigmaReg_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
SigmaReg_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SigmaReg_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
SigmaReg_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
SigmaReg_bSR_sC16_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
SigmaReg_bSR_sC16_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB13_A0
SigmaReg_bSR_sC16_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB13_A1
SigmaReg_bSR_sC16_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
SigmaReg_bSR_sC16_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB13_D0
SigmaReg_bSR_sC16_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB13_D1
SigmaReg_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SigmaReg_bSR_sC16_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
SigmaReg_bSR_sC16_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB13_F0
SigmaReg_bSR_sC16_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB13_F1
SigmaReg_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SigmaReg_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SigmaReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SigmaReg_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
SigmaReg_bSR_StsReg__3__MASK EQU 0x08
SigmaReg_bSR_StsReg__3__POS EQU 3
SigmaReg_bSR_StsReg__4__MASK EQU 0x10
SigmaReg_bSR_StsReg__4__POS EQU 4
SigmaReg_bSR_StsReg__5__MASK EQU 0x20
SigmaReg_bSR_StsReg__5__POS EQU 5
SigmaReg_bSR_StsReg__6__MASK EQU 0x40
SigmaReg_bSR_StsReg__6__POS EQU 6
SigmaReg_bSR_StsReg__MASK EQU 0x78
SigmaReg_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
SigmaReg_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SigmaReg_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SigmaReg_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SigmaReg_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
SigmaReg_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
SigmaReg_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB13_ST
SigmaReg_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
SigmaReg_bSR_SyncCtl_CtrlReg__0__POS EQU 0
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB12_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
SigmaReg_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
SigmaReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SigmaReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SigmaReg_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

; isr_DRDY
isr_DRDY__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_DRDY__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_DRDY__INTC_MASK EQU 0x10
isr_DRDY__INTC_NUMBER EQU 4
isr_DRDY__INTC_PRIOR_NUM EQU 7
isr_DRDY__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_DRDY__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_DRDY__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; FrameAllow
FrameAllow_Sync_ctrl_reg__0__MASK EQU 0x01
FrameAllow_Sync_ctrl_reg__0__POS EQU 0
FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
FrameAllow_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
FrameAllow_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
FrameAllow_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
FrameAllow_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
FrameAllow_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
FrameAllow_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
FrameAllow_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
FrameAllow_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
FrameAllow_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
FrameAllow_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
FrameAllow_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
FrameAllow_Sync_ctrl_reg__MASK EQU 0x01
FrameAllow_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
FrameAllow_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
FrameAllow_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

; Out_TikTak
Out_TikTak__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Out_TikTak__0__MASK EQU 0x08
Out_TikTak__0__PC EQU CYREG_PRT2_PC3
Out_TikTak__0__PORT EQU 2
Out_TikTak__0__SHIFT EQU 3
Out_TikTak__AG EQU CYREG_PRT2_AG
Out_TikTak__AMUX EQU CYREG_PRT2_AMUX
Out_TikTak__BIE EQU CYREG_PRT2_BIE
Out_TikTak__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Out_TikTak__BYP EQU CYREG_PRT2_BYP
Out_TikTak__CTL EQU CYREG_PRT2_CTL
Out_TikTak__DM0 EQU CYREG_PRT2_DM0
Out_TikTak__DM1 EQU CYREG_PRT2_DM1
Out_TikTak__DM2 EQU CYREG_PRT2_DM2
Out_TikTak__DR EQU CYREG_PRT2_DR
Out_TikTak__INP_DIS EQU CYREG_PRT2_INP_DIS
Out_TikTak__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Out_TikTak__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Out_TikTak__LCD_EN EQU CYREG_PRT2_LCD_EN
Out_TikTak__MASK EQU 0x08
Out_TikTak__PORT EQU 2
Out_TikTak__PRT EQU CYREG_PRT2_PRT
Out_TikTak__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Out_TikTak__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Out_TikTak__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Out_TikTak__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Out_TikTak__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Out_TikTak__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Out_TikTak__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Out_TikTak__PS EQU CYREG_PRT2_PS
Out_TikTak__SHIFT EQU 3
Out_TikTak__SLW EQU CYREG_PRT2_SLW
Out_TikTak_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Out_TikTak_1__0__MASK EQU 0x20
Out_TikTak_1__0__PC EQU CYREG_PRT12_PC5
Out_TikTak_1__0__PORT EQU 12
Out_TikTak_1__0__SHIFT EQU 5
Out_TikTak_1__AG EQU CYREG_PRT12_AG
Out_TikTak_1__BIE EQU CYREG_PRT12_BIE
Out_TikTak_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Out_TikTak_1__BYP EQU CYREG_PRT12_BYP
Out_TikTak_1__DM0 EQU CYREG_PRT12_DM0
Out_TikTak_1__DM1 EQU CYREG_PRT12_DM1
Out_TikTak_1__DM2 EQU CYREG_PRT12_DM2
Out_TikTak_1__DR EQU CYREG_PRT12_DR
Out_TikTak_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Out_TikTak_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Out_TikTak_1__MASK EQU 0x20
Out_TikTak_1__PORT EQU 12
Out_TikTak_1__PRT EQU CYREG_PRT12_PRT
Out_TikTak_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Out_TikTak_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Out_TikTak_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Out_TikTak_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Out_TikTak_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Out_TikTak_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Out_TikTak_1__PS EQU CYREG_PRT12_PS
Out_TikTak_1__SHIFT EQU 5
Out_TikTak_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Out_TikTak_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Out_TikTak_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Out_TikTak_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Out_TikTak_1__SLW EQU CYREG_PRT12_SLW

; StartButton
StartButton_1_sts_sts_reg__0__MASK EQU 0x01
StartButton_1_sts_sts_reg__0__POS EQU 0
StartButton_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
StartButton_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
StartButton_1_sts_sts_reg__MASK EQU 0x01
StartButton_1_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB06_MSK
StartButton_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
StartButton_1_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB06_ST
StartButton_sts_sts_reg__0__MASK EQU 0x01
StartButton_sts_sts_reg__0__POS EQU 0
StartButton_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
StartButton_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
StartButton_sts_sts_reg__MASK EQU 0x01
StartButton_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB09_MSK
StartButton_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
StartButton_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB09_ST

; WordShifted
WordShifted__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
WordShifted__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
WordShifted__INTC_MASK EQU 0x04
WordShifted__INTC_NUMBER EQU 2
WordShifted__INTC_PRIOR_NUM EQU 6
WordShifted__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
WordShifted__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
WordShifted__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; cap_comp_tc
cap_comp_tc__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
cap_comp_tc__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
cap_comp_tc__INTC_MASK EQU 0x08
cap_comp_tc__INTC_NUMBER EQU 3
cap_comp_tc__INTC_PRIOR_NUM EQU 7
cap_comp_tc__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
cap_comp_tc__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
cap_comp_tc__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Boundary8bit
Boundary8bit_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Boundary8bit_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Boundary8bit_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Boundary8bit_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Boundary8bit_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Boundary8bit_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Boundary8bit_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Boundary8bit_CounterHW__PER0 EQU CYREG_TMR0_PER0
Boundary8bit_CounterHW__PER1 EQU CYREG_TMR0_PER1
Boundary8bit_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Boundary8bit_CounterHW__PM_ACT_MSK EQU 0x01
Boundary8bit_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Boundary8bit_CounterHW__PM_STBY_MSK EQU 0x01
Boundary8bit_CounterHW__RT0 EQU CYREG_TMR0_RT0
Boundary8bit_CounterHW__RT1 EQU CYREG_TMR0_RT1
Boundary8bit_CounterHW__SR0 EQU CYREG_TMR0_SR0

; usec_counter
usec_counter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
usec_counter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
usec_counter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
usec_counter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
usec_counter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
usec_counter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
usec_counter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
usec_counter_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
usec_counter_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
usec_counter_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
usec_counter_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
usec_counter_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
usec_counter_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
usec_counter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
usec_counter_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
usec_counter_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
usec_counter_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
usec_counter_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
usec_counter_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
usec_counter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
usec_counter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
usec_counter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
usec_counter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
usec_counter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
usec_counter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
usec_counter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
usec_counter_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
usec_counter_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
usec_counter_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
usec_counter_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
usec_counter_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
usec_counter_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
usec_counter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
usec_counter_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
usec_counter_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
usec_counter_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
usec_counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
usec_counter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
usec_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
usec_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
usec_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
usec_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
usec_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
usec_counter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
usec_counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
usec_counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
usec_counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
usec_counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
usec_counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
usec_counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
usec_counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
usec_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
usec_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
usec_counter_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
usec_counter_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
usec_counter_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
usec_counter_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
usec_counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
usec_counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
usec_counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
usec_counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
usec_counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x7B
usec_counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
usec_counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
usec_counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST

; BitCounterDec
BitCounterDec_comp__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
BitCounterDec_comp__0__MASK EQU 0x02
BitCounterDec_comp__0__PC EQU CYREG_PRT3_PC1
BitCounterDec_comp__0__PORT EQU 3
BitCounterDec_comp__0__SHIFT EQU 1
BitCounterDec_comp__AG EQU CYREG_PRT3_AG
BitCounterDec_comp__AMUX EQU CYREG_PRT3_AMUX
BitCounterDec_comp__BIE EQU CYREG_PRT3_BIE
BitCounterDec_comp__BIT_MASK EQU CYREG_PRT3_BIT_MASK
BitCounterDec_comp__BYP EQU CYREG_PRT3_BYP
BitCounterDec_comp__CTL EQU CYREG_PRT3_CTL
BitCounterDec_comp__DM0 EQU CYREG_PRT3_DM0
BitCounterDec_comp__DM1 EQU CYREG_PRT3_DM1
BitCounterDec_comp__DM2 EQU CYREG_PRT3_DM2
BitCounterDec_comp__DR EQU CYREG_PRT3_DR
BitCounterDec_comp__INP_DIS EQU CYREG_PRT3_INP_DIS
BitCounterDec_comp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
BitCounterDec_comp__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
BitCounterDec_comp__LCD_EN EQU CYREG_PRT3_LCD_EN
BitCounterDec_comp__MASK EQU 0x02
BitCounterDec_comp__PORT EQU 3
BitCounterDec_comp__PRT EQU CYREG_PRT3_PRT
BitCounterDec_comp__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
BitCounterDec_comp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
BitCounterDec_comp__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
BitCounterDec_comp__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
BitCounterDec_comp__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
BitCounterDec_comp__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
BitCounterDec_comp__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
BitCounterDec_comp__PS EQU CYREG_PRT3_PS
BitCounterDec_comp__SHIFT EQU 1
BitCounterDec_comp__SLW EQU CYREG_PRT3_SLW
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
BitCounterDec_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
BitCounterDec_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
BitCounterDec_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
BitCounterDec_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
BitCounterDec_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
BitCounterDec_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
BitCounterDec_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
BitCounterDec_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
BitCounterDec_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
BitCounterDec_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
BitCounterDec_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
BitCounterDec_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
BitCounterDec_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
BitCounterDec_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
BitCounterDec_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
BitCounterDec_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
BitCounterDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
BitCounterDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
BitCounterDec_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
BitCounterDec_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
BitCounterDec_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
BitCounterDec_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
BitCounterDec_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
BitCounterDec_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
BitCounterDec_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
BitCounterDec_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
BitCounterDec_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
BitCounterDec_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST

; BitCounterEnc
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
BitCounterEnc_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST

; BitCounter_in
BitCounter_in__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
BitCounter_in__0__MASK EQU 0x40
BitCounter_in__0__PC EQU CYREG_PRT1_PC6
BitCounter_in__0__PORT EQU 1
BitCounter_in__0__SHIFT EQU 6
BitCounter_in__AG EQU CYREG_PRT1_AG
BitCounter_in__AMUX EQU CYREG_PRT1_AMUX
BitCounter_in__BIE EQU CYREG_PRT1_BIE
BitCounter_in__BIT_MASK EQU CYREG_PRT1_BIT_MASK
BitCounter_in__BYP EQU CYREG_PRT1_BYP
BitCounter_in__CTL EQU CYREG_PRT1_CTL
BitCounter_in__DM0 EQU CYREG_PRT1_DM0
BitCounter_in__DM1 EQU CYREG_PRT1_DM1
BitCounter_in__DM2 EQU CYREG_PRT1_DM2
BitCounter_in__DR EQU CYREG_PRT1_DR
BitCounter_in__INP_DIS EQU CYREG_PRT1_INP_DIS
BitCounter_in__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
BitCounter_in__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
BitCounter_in__LCD_EN EQU CYREG_PRT1_LCD_EN
BitCounter_in__MASK EQU 0x40
BitCounter_in__PORT EQU 1
BitCounter_in__PRT EQU CYREG_PRT1_PRT
BitCounter_in__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
BitCounter_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
BitCounter_in__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
BitCounter_in__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
BitCounter_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
BitCounter_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
BitCounter_in__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
BitCounter_in__PS EQU CYREG_PRT1_PS
BitCounter_in__SHIFT EQU 6
BitCounter_in__SLW EQU CYREG_PRT1_SLW

; ClockEncDelay
ClockEncDelay__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
ClockEncDelay__0__MASK EQU 0x80
ClockEncDelay__0__PC EQU CYREG_PRT3_PC7
ClockEncDelay__0__PORT EQU 3
ClockEncDelay__0__SHIFT EQU 7
ClockEncDelay__AG EQU CYREG_PRT3_AG
ClockEncDelay__AMUX EQU CYREG_PRT3_AMUX
ClockEncDelay__BIE EQU CYREG_PRT3_BIE
ClockEncDelay__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ClockEncDelay__BYP EQU CYREG_PRT3_BYP
ClockEncDelay__CTL EQU CYREG_PRT3_CTL
ClockEncDelay__DM0 EQU CYREG_PRT3_DM0
ClockEncDelay__DM1 EQU CYREG_PRT3_DM1
ClockEncDelay__DM2 EQU CYREG_PRT3_DM2
ClockEncDelay__DR EQU CYREG_PRT3_DR
ClockEncDelay__INP_DIS EQU CYREG_PRT3_INP_DIS
ClockEncDelay__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ClockEncDelay__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ClockEncDelay__LCD_EN EQU CYREG_PRT3_LCD_EN
ClockEncDelay__MASK EQU 0x80
ClockEncDelay__PORT EQU 3
ClockEncDelay__PRT EQU CYREG_PRT3_PRT
ClockEncDelay__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ClockEncDelay__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ClockEncDelay__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ClockEncDelay__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ClockEncDelay__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ClockEncDelay__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ClockEncDelay__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ClockEncDelay__PS EQU CYREG_PRT3_PS
ClockEncDelay__SHIFT EQU 7
ClockEncDelay__SLW EQU CYREG_PRT3_SLW

; StartTransmit
StartTransmit_Sync_ctrl_reg__0__MASK EQU 0x01
StartTransmit_Sync_ctrl_reg__0__POS EQU 0
StartTransmit_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
StartTransmit_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
StartTransmit_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
StartTransmit_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB11_CTL
StartTransmit_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
StartTransmit_Sync_ctrl_reg__MASK EQU 0x01
StartTransmit_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
StartTransmit_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
StartTransmit_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

; Status_Period
Status_Period_sts_sts_reg__0__MASK EQU 0x01
Status_Period_sts_sts_reg__0__POS EQU 0
Status_Period_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Status_Period_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Status_Period_sts_sts_reg__MASK EQU 0x01
Status_Period_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB11_MSK
Status_Period_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Status_Period_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB11_ST

; Control_Period
Control_Period_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Period_Sync_ctrl_reg__0__POS EQU 0
Control_Period_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Control_Period_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Control_Period_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Control_Period_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Control_Period_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Control_Period_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Control_Period_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Control_Period_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Control_Period_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Control_Period_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Control_Period_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Control_Period_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Control_Period_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Control_Period_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Control_Period_Sync_ctrl_reg__MASK EQU 0x01
Control_Period_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Control_Period_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Control_Period_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

; GlitchFilter_6
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
GlitchFilter_6_genblk2_Counter0_DP_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
GlitchFilter_6_genblk2_Counter0_DP_u0__A0_REG EQU CYREG_B1_UDB06_A0
GlitchFilter_6_genblk2_Counter0_DP_u0__A1_REG EQU CYREG_B1_UDB06_A1
GlitchFilter_6_genblk2_Counter0_DP_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
GlitchFilter_6_genblk2_Counter0_DP_u0__D0_REG EQU CYREG_B1_UDB06_D0
GlitchFilter_6_genblk2_Counter0_DP_u0__D1_REG EQU CYREG_B1_UDB06_D1
GlitchFilter_6_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
GlitchFilter_6_genblk2_Counter0_DP_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
GlitchFilter_6_genblk2_Counter0_DP_u0__F0_REG EQU CYREG_B1_UDB06_F0
GlitchFilter_6_genblk2_Counter0_DP_u0__F1_REG EQU CYREG_B1_UDB06_F1

; Control_Capture
Control_Capture_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Capture_1_Sync_ctrl_reg__0__POS EQU 0
Control_Capture_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Capture_1_Sync_ctrl_reg__1__POS EQU 1
Control_Capture_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Control_Capture_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Control_Capture_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Control_Capture_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Control_Capture_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Control_Capture_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Control_Capture_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Control_Capture_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Control_Capture_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Control_Capture_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Control_Capture_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Control_Capture_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Control_Capture_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Control_Capture_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Control_Capture_1_Sync_ctrl_reg__MASK EQU 0x03
Control_Capture_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Control_Capture_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Control_Capture_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Control_Capture_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Capture_Sync_ctrl_reg__0__POS EQU 0
Control_Capture_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Control_Capture_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Control_Capture_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Control_Capture_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Control_Capture_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Control_Capture_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Control_Capture_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Control_Capture_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Control_Capture_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Control_Capture_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Control_Capture_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
Control_Capture_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Control_Capture_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB01_CTL
Control_Capture_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Control_Capture_Sync_ctrl_reg__MASK EQU 0x01
Control_Capture_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Control_Capture_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Control_Capture_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB01_MSK

; RecieveShiftReg
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB04_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB04_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB04_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB04_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB04_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB04_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB05_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB05_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB05_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB05_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB05_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB05_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB06_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB06_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB06_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB06_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB06_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB06_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B0_UDB07_A0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B0_UDB07_A1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B0_UDB07_D0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B0_UDB07_D1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B0_UDB07_F0
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B0_UDB07_F1
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
RecieveShiftReg_bSR_StsReg__1__MASK EQU 0x02
RecieveShiftReg_bSR_StsReg__1__POS EQU 1
RecieveShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
RecieveShiftReg_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
RecieveShiftReg_bSR_StsReg__3__MASK EQU 0x08
RecieveShiftReg_bSR_StsReg__3__POS EQU 3
RecieveShiftReg_bSR_StsReg__4__MASK EQU 0x10
RecieveShiftReg_bSR_StsReg__4__POS EQU 4
RecieveShiftReg_bSR_StsReg__5__MASK EQU 0x20
RecieveShiftReg_bSR_StsReg__5__POS EQU 5
RecieveShiftReg_bSR_StsReg__6__MASK EQU 0x40
RecieveShiftReg_bSR_StsReg__6__POS EQU 6
RecieveShiftReg_bSR_StsReg__MASK EQU 0x7A
RecieveShiftReg_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
RecieveShiftReg_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
RecieveShiftReg_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
RecieveShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
RecieveShiftReg_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
RecieveShiftReg_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
RecieveShiftReg_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
RecieveShiftReg_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
RecieveShiftReg_bSR_SyncCtl_CtrlReg__0__POS EQU 0
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB07_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
RecieveShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
RecieveShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

; TransmitShiftReg
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB08_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB08_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB08_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB08_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB08_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB08_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B1_UDB09_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B1_UDB09_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B1_UDB09_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B1_UDB09_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B1_UDB09_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B1_UDB09_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B1_UDB10_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B1_UDB10_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B1_UDB10_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B1_UDB10_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B1_UDB10_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B1_UDB10_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B1_UDB11_A0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B1_UDB11_A1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B1_UDB11_D0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B1_UDB11_D1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B1_UDB11_F0
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B1_UDB11_F1
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
TransmitShiftReg_bSR_StsReg__0__MASK EQU 0x01
TransmitShiftReg_bSR_StsReg__0__POS EQU 0
TransmitShiftReg_bSR_StsReg__3__MASK EQU 0x08
TransmitShiftReg_bSR_StsReg__3__POS EQU 3
TransmitShiftReg_bSR_StsReg__4__MASK EQU 0x10
TransmitShiftReg_bSR_StsReg__4__POS EQU 4
TransmitShiftReg_bSR_StsReg__5__MASK EQU 0x20
TransmitShiftReg_bSR_StsReg__5__POS EQU 5
TransmitShiftReg_bSR_StsReg__6__MASK EQU 0x40
TransmitShiftReg_bSR_StsReg__6__POS EQU 6
TransmitShiftReg_bSR_StsReg__MASK EQU 0x79
TransmitShiftReg_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
TransmitShiftReg_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
TransmitShiftReg_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
TransmitShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
TransmitShiftReg_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
TransmitShiftReg_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
TransmitShiftReg_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB11_ST
TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__POS EQU 0
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB09_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
TransmitShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; isr_Load_TrShReg
isr_Load_TrShReg__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Load_TrShReg__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Load_TrShReg__INTC_MASK EQU 0x20
isr_Load_TrShReg__INTC_NUMBER EQU 5
isr_Load_TrShReg__INTC_PRIOR_NUM EQU 6
isr_Load_TrShReg__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_Load_TrShReg__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Load_TrShReg__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; TransmitWordShift
TransmitWordShift__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TransmitWordShift__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TransmitWordShift__INTC_MASK EQU 0x02
TransmitWordShift__INTC_NUMBER EQU 1
TransmitWordShift__INTC_PRIOR_NUM EQU 6
TransmitWordShift__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
TransmitWordShift__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TransmitWordShift__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 72000000
BCLK__BUS_CLK__KHZ EQU 72000
BCLK__BUS_CLK__MHZ EQU 72
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000003F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU0_INTTYPE0
Dedicated_Output__MASK EQU 0x01
Dedicated_Output__PC EQU CYREG_PRT0_PC0
Dedicated_Output__PORT EQU 0
Dedicated_Output__SHIFT EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
