#-----------------------------------------------------------
# Vivado v2013.2 (64-bit)
# Build 272601 by xbuild on Sat Jun 15 11:27:26 MDT 2013
# Start of session at: Mon Apr 03 12:58:27 2017
# Process ID: 7052
# Log file: C:/source/FPGA-tests/Testbench/axi_testbench/project_1/vivado.log
# Journal file: C:/source/FPGA-tests/Testbench/axi_testbench/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\source\FPGA-tests\Testbench\axi_testbench\project_1\project_1.xpr}
close [ open C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd w ]
add_files C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd w ]
add_files C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd
update_compile_order -fileset sources_1
