{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 03 11:28:46 2020 " "Info: Processing started: Thu Sep 03 11:28:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Additionneur -c Additionneur --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Additionneur -c Additionneur --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "compteur_bcd:U1_cpt\|Cpt_interne\[0\] " "Warning: Node \"compteur_bcd:U1_cpt\|Cpt_interne\[0\]\" is a latch" {  } { { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "compteur_bcd:U1_cpt\|Cpt_interne\[1\] " "Warning: Node \"compteur_bcd:U1_cpt\|Cpt_interne\[1\]\" is a latch" {  } { { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "compteur_bcd:U1_cpt\|Cpt_interne\[2\] " "Warning: Node \"compteur_bcd:U1_cpt\|Cpt_interne\[2\]\" is a latch" {  } { { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "compteur_bcd:U1_cpt\|Cpt_interne\[3\] " "Warning: Node \"compteur_bcd:U1_cpt\|Cpt_interne\[3\]\" is a latch" {  } { { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "compteur_bcd:U1_cpt\|Cpt\[0\] " "Warning: Node \"compteur_bcd:U1_cpt\|Cpt\[0\]\" is a latch" {  } { { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "compteur_bcd:U1_cpt\|Cpt\[1\] " "Warning: Node \"compteur_bcd:U1_cpt\|Cpt\[1\]\" is a latch" {  } { { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "compteur_bcd:U1_cpt\|Cpt\[2\] " "Warning: Node \"compteur_bcd:U1_cpt\|Cpt\[2\]\" is a latch" {  } { { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "compteur_bcd:U1_cpt\|Cpt\[3\] " "Warning: Node \"compteur_bcd:U1_cpt\|Cpt\[3\]\" is a latch" {  } { { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_I " "Info: Assuming node \"Clk_I\" is an undefined clock" {  } { { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Top.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_I" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ARst_N_I " "Info: Assuming node \"ARst_N_I\" is a latch enable. Will not compute fmax for this pin." {  } { { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Top.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_I register diviseur:U0_div\|cpt\[7\] register diviseur:U0_div\|cpt\[10\] 264.55 MHz 3.78 ns Internal " "Info: Clock \"Clk_I\" has Internal fmax of 264.55 MHz between source register \"diviseur:U0_div\|cpt\[7\]\" and destination register \"diviseur:U0_div\|cpt\[10\]\" (period= 3.78 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.566 ns + Longest register register " "Info: + Longest register to register delay is 3.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns diviseur:U0_div\|cpt\[7\] 1 REG LCFF_X58_Y6_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y6_N21; Fanout = 3; REG Node = 'diviseur:U0_div\|cpt\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { diviseur:U0_div|cpt[7] } "NODE_NAME" } } { "Diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.398 ns) 0.735 ns diviseur:U0_div\|LessThan0~2 2 COMB LCCOMB_X58_Y6_N2 1 " "Info: 2: + IC(0.337 ns) + CELL(0.398 ns) = 0.735 ns; Loc. = LCCOMB_X58_Y6_N2; Fanout = 1; COMB Node = 'diviseur:U0_div\|LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { diviseur:U0_div|cpt[7] diviseur:U0_div|LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.275 ns) 1.932 ns diviseur:U0_div\|LessThan0~3 3 COMB LCCOMB_X58_Y5_N26 2 " "Info: 3: + IC(0.922 ns) + CELL(0.275 ns) = 1.932 ns; Loc. = LCCOMB_X58_Y5_N26; Fanout = 2; COMB Node = 'diviseur:U0_div\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { diviseur:U0_div|LessThan0~2 diviseur:U0_div|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 2.336 ns diviseur:U0_div\|LessThan0~7 4 COMB LCCOMB_X58_Y5_N30 26 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 2.336 ns; Loc. = LCCOMB_X58_Y5_N30; Fanout = 26; COMB Node = 'diviseur:U0_div\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { diviseur:U0_div|LessThan0~3 diviseur:U0_div|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.510 ns) 3.566 ns diviseur:U0_div\|cpt\[10\] 5 REG LCFF_X58_Y6_N27 3 " "Info: 5: + IC(0.720 ns) + CELL(0.510 ns) = 3.566 ns; Loc. = LCFF_X58_Y6_N27; Fanout = 3; REG Node = 'diviseur:U0_div\|cpt\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { diviseur:U0_div|LessThan0~7 diviseur:U0_div|cpt[10] } "NODE_NAME" } } { "Diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.333 ns ( 37.38 % ) " "Info: Total cell delay = 1.333 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.233 ns ( 62.62 % ) " "Info: Total interconnect delay = 2.233 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.566 ns" { diviseur:U0_div|cpt[7] diviseur:U0_div|LessThan0~2 diviseur:U0_div|LessThan0~3 diviseur:U0_div|LessThan0~7 diviseur:U0_div|cpt[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.566 ns" { diviseur:U0_div|cpt[7] {} diviseur:U0_div|LessThan0~2 {} diviseur:U0_div|LessThan0~3 {} diviseur:U0_div|LessThan0~7 {} diviseur:U0_div|cpt[10] {} } { 0.000ns 0.337ns 0.922ns 0.254ns 0.720ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_I destination 2.683 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_I\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk_I 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_I } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk_I~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Clk_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk_I Clk_I~clkctrl } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns diviseur:U0_div\|cpt\[10\] 3 REG LCFF_X58_Y6_N27 3 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X58_Y6_N27; Fanout = 3; REG Node = 'diviseur:U0_div\|cpt\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { Clk_I~clkctrl diviseur:U0_div|cpt[10] } "NODE_NAME" } } { "Diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { Clk_I Clk_I~clkctrl diviseur:U0_div|cpt[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { Clk_I {} Clk_I~combout {} Clk_I~clkctrl {} diviseur:U0_div|cpt[10] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_I source 2.683 ns - Longest register " "Info: - Longest clock path from clock \"Clk_I\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk_I 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_I } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk_I~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'Clk_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk_I Clk_I~clkctrl } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns diviseur:U0_div\|cpt\[7\] 3 REG LCFF_X58_Y6_N21 3 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X58_Y6_N21; Fanout = 3; REG Node = 'diviseur:U0_div\|cpt\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { Clk_I~clkctrl diviseur:U0_div|cpt[7] } "NODE_NAME" } } { "Diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { Clk_I Clk_I~clkctrl diviseur:U0_div|cpt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { Clk_I {} Clk_I~combout {} Clk_I~clkctrl {} diviseur:U0_div|cpt[7] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { Clk_I Clk_I~clkctrl diviseur:U0_div|cpt[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { Clk_I {} Clk_I~combout {} Clk_I~clkctrl {} diviseur:U0_div|cpt[10] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { Clk_I Clk_I~clkctrl diviseur:U0_div|cpt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { Clk_I {} Clk_I~combout {} Clk_I~clkctrl {} diviseur:U0_div|cpt[7] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Diviseur.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Diviseur.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.566 ns" { diviseur:U0_div|cpt[7] diviseur:U0_div|LessThan0~2 diviseur:U0_div|LessThan0~3 diviseur:U0_div|LessThan0~7 diviseur:U0_div|cpt[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.566 ns" { diviseur:U0_div|cpt[7] {} diviseur:U0_div|LessThan0~2 {} diviseur:U0_div|LessThan0~3 {} diviseur:U0_div|LessThan0~7 {} diviseur:U0_div|cpt[10] {} } { 0.000ns 0.337ns 0.922ns 0.254ns 0.720ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { Clk_I Clk_I~clkctrl diviseur:U0_div|cpt[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { Clk_I {} Clk_I~combout {} Clk_I~clkctrl {} diviseur:U0_div|cpt[10] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { Clk_I Clk_I~clkctrl diviseur:U0_div|cpt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { Clk_I {} Clk_I~combout {} Clk_I~clkctrl {} diviseur:U0_div|cpt[7] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ARst_N_I register compteur_bcd:U1_cpt\|Cpt_interne\[2\] register compteur_bcd:U1_cpt\|Cpt_interne\[1\] 436.87 MHz 2.289 ns Internal " "Info: Clock \"ARst_N_I\" has Internal fmax of 436.87 MHz between source register \"compteur_bcd:U1_cpt\|Cpt_interne\[2\]\" and destination register \"compteur_bcd:U1_cpt\|Cpt_interne\[1\]\" (period= 2.289 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.301 ns + Longest register register " "Info: + Longest register to register delay is 1.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns compteur_bcd:U1_cpt\|Cpt_interne\[2\] 1 REG LCCOMB_X59_Y4_N8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X59_Y4_N8; Fanout = 5; REG Node = 'compteur_bcd:U1_cpt\|Cpt_interne\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { compteur_bcd:U1_cpt|Cpt_interne[2] } "NODE_NAME" } } { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.438 ns) 0.908 ns compteur_bcd:U1_cpt\|Cpt_interne~1 2 COMB LCCOMB_X59_Y4_N6 1 " "Info: 2: + IC(0.470 ns) + CELL(0.438 ns) = 0.908 ns; Loc. = LCCOMB_X59_Y4_N6; Fanout = 1; COMB Node = 'compteur_bcd:U1_cpt\|Cpt_interne~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { compteur_bcd:U1_cpt|Cpt_interne[2] compteur_bcd:U1_cpt|Cpt_interne~1 } "NODE_NAME" } } { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.301 ns compteur_bcd:U1_cpt\|Cpt_interne\[1\] 3 REG LCCOMB_X59_Y4_N14 5 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 1.301 ns; Loc. = LCCOMB_X59_Y4_N14; Fanout = 5; REG Node = 'compteur_bcd:U1_cpt\|Cpt_interne\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { compteur_bcd:U1_cpt|Cpt_interne~1 compteur_bcd:U1_cpt|Cpt_interne[1] } "NODE_NAME" } } { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.588 ns ( 45.20 % ) " "Info: Total cell delay = 0.588 ns ( 45.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.713 ns ( 54.80 % ) " "Info: Total interconnect delay = 0.713 ns ( 54.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { compteur_bcd:U1_cpt|Cpt_interne[2] compteur_bcd:U1_cpt|Cpt_interne~1 compteur_bcd:U1_cpt|Cpt_interne[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.301 ns" { compteur_bcd:U1_cpt|Cpt_interne[2] {} compteur_bcd:U1_cpt|Cpt_interne~1 {} compteur_bcd:U1_cpt|Cpt_interne[1] {} } { 0.000ns 0.470ns 0.243ns } { 0.000ns 0.438ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ARst_N_I destination 3.848 ns + Shortest register " "Info: + Shortest clock path from clock \"ARst_N_I\" to destination register is 3.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ARst_N_I 1 CLK PIN_V2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 9; CLK Node = 'ARst_N_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ARst_N_I } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.721 ns) + CELL(0.275 ns) 3.848 ns compteur_bcd:U1_cpt\|Cpt_interne\[1\] 2 REG LCCOMB_X59_Y4_N14 5 " "Info: 2: + IC(2.721 ns) + CELL(0.275 ns) = 3.848 ns; Loc. = LCCOMB_X59_Y4_N14; Fanout = 5; REG Node = 'compteur_bcd:U1_cpt\|Cpt_interne\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.996 ns" { ARst_N_I compteur_bcd:U1_cpt|Cpt_interne[1] } "NODE_NAME" } } { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.127 ns ( 29.29 % ) " "Info: Total cell delay = 1.127 ns ( 29.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.721 ns ( 70.71 % ) " "Info: Total interconnect delay = 2.721 ns ( 70.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.848 ns" { ARst_N_I compteur_bcd:U1_cpt|Cpt_interne[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.848 ns" { ARst_N_I {} ARst_N_I~combout {} compteur_bcd:U1_cpt|Cpt_interne[1] {} } { 0.000ns 0.000ns 2.721ns } { 0.000ns 0.852ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ARst_N_I source 3.850 ns - Longest register " "Info: - Longest clock path from clock \"ARst_N_I\" to source register is 3.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ARst_N_I 1 CLK PIN_V2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 9; CLK Node = 'ARst_N_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ARst_N_I } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.723 ns) + CELL(0.275 ns) 3.850 ns compteur_bcd:U1_cpt\|Cpt_interne\[2\] 2 REG LCCOMB_X59_Y4_N8 5 " "Info: 2: + IC(2.723 ns) + CELL(0.275 ns) = 3.850 ns; Loc. = LCCOMB_X59_Y4_N8; Fanout = 5; REG Node = 'compteur_bcd:U1_cpt\|Cpt_interne\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { ARst_N_I compteur_bcd:U1_cpt|Cpt_interne[2] } "NODE_NAME" } } { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.127 ns ( 29.27 % ) " "Info: Total cell delay = 1.127 ns ( 29.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.723 ns ( 70.73 % ) " "Info: Total interconnect delay = 2.723 ns ( 70.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.850 ns" { ARst_N_I compteur_bcd:U1_cpt|Cpt_interne[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.850 ns" { ARst_N_I {} ARst_N_I~combout {} compteur_bcd:U1_cpt|Cpt_interne[2] {} } { 0.000ns 0.000ns 2.723ns } { 0.000ns 0.852ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.848 ns" { ARst_N_I compteur_bcd:U1_cpt|Cpt_interne[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.848 ns" { ARst_N_I {} ARst_N_I~combout {} compteur_bcd:U1_cpt|Cpt_interne[1] {} } { 0.000ns 0.000ns 2.721ns } { 0.000ns 0.852ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.850 ns" { ARst_N_I compteur_bcd:U1_cpt|Cpt_interne[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.850 ns" { ARst_N_I {} ARst_N_I~combout {} compteur_bcd:U1_cpt|Cpt_interne[2] {} } { 0.000ns 0.000ns 2.723ns } { 0.000ns 0.852ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.986 ns + " "Info: + Micro setup delay of destination is 0.986 ns" {  } { { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { compteur_bcd:U1_cpt|Cpt_interne[2] compteur_bcd:U1_cpt|Cpt_interne~1 compteur_bcd:U1_cpt|Cpt_interne[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.301 ns" { compteur_bcd:U1_cpt|Cpt_interne[2] {} compteur_bcd:U1_cpt|Cpt_interne~1 {} compteur_bcd:U1_cpt|Cpt_interne[1] {} } { 0.000ns 0.470ns 0.243ns } { 0.000ns 0.438ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.848 ns" { ARst_N_I compteur_bcd:U1_cpt|Cpt_interne[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.848 ns" { ARst_N_I {} ARst_N_I~combout {} compteur_bcd:U1_cpt|Cpt_interne[1] {} } { 0.000ns 0.000ns 2.721ns } { 0.000ns 0.852ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.850 ns" { ARst_N_I compteur_bcd:U1_cpt|Cpt_interne[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.850 ns" { ARst_N_I {} ARst_N_I~combout {} compteur_bcd:U1_cpt|Cpt_interne[2] {} } { 0.000ns 0.000ns 2.723ns } { 0.000ns 0.852ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ARst_N_I led_bcd\[0\] compteur_bcd:U1_cpt\|Cpt\[0\] 7.402 ns register " "Info: tco from clock \"ARst_N_I\" to destination pin \"led_bcd\[0\]\" through register \"compteur_bcd:U1_cpt\|Cpt\[0\]\" is 7.402 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ARst_N_I source 3.707 ns + Longest register " "Info: + Longest clock path from clock \"ARst_N_I\" to source register is 3.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ARst_N_I 1 CLK PIN_V2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 9; CLK Node = 'ARst_N_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ARst_N_I } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.150 ns) 3.707 ns compteur_bcd:U1_cpt\|Cpt\[0\] 2 REG LCCOMB_X59_Y4_N28 1 " "Info: 2: + IC(2.705 ns) + CELL(0.150 ns) = 3.707 ns; Loc. = LCCOMB_X59_Y4_N28; Fanout = 1; REG Node = 'compteur_bcd:U1_cpt\|Cpt\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { ARst_N_I compteur_bcd:U1_cpt|Cpt[0] } "NODE_NAME" } } { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.002 ns ( 27.03 % ) " "Info: Total cell delay = 1.002 ns ( 27.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.705 ns ( 72.97 % ) " "Info: Total interconnect delay = 2.705 ns ( 72.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.707 ns" { ARst_N_I compteur_bcd:U1_cpt|Cpt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.707 ns" { ARst_N_I {} ARst_N_I~combout {} compteur_bcd:U1_cpt|Cpt[0] {} } { 0.000ns 0.000ns 2.705ns } { 0.000ns 0.852ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.695 ns + Longest register pin " "Info: + Longest register to pin delay is 3.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns compteur_bcd:U1_cpt\|Cpt\[0\] 1 REG LCCOMB_X59_Y4_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X59_Y4_N28; Fanout = 1; REG Node = 'compteur_bcd:U1_cpt\|Cpt\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { compteur_bcd:U1_cpt|Cpt[0] } "NODE_NAME" } } { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Compteur_bcd.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(2.808 ns) 3.695 ns led_bcd\[0\] 2 PIN PIN_AE22 0 " "Info: 2: + IC(0.887 ns) + CELL(2.808 ns) = 3.695 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'led_bcd\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.695 ns" { compteur_bcd:U1_cpt|Cpt[0] led_bcd[0] } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Top.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 75.99 % ) " "Info: Total cell delay = 2.808 ns ( 75.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.887 ns ( 24.01 % ) " "Info: Total interconnect delay = 0.887 ns ( 24.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.695 ns" { compteur_bcd:U1_cpt|Cpt[0] led_bcd[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.695 ns" { compteur_bcd:U1_cpt|Cpt[0] {} led_bcd[0] {} } { 0.000ns 0.887ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.707 ns" { ARst_N_I compteur_bcd:U1_cpt|Cpt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.707 ns" { ARst_N_I {} ARst_N_I~combout {} compteur_bcd:U1_cpt|Cpt[0] {} } { 0.000ns 0.000ns 2.705ns } { 0.000ns 0.852ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.695 ns" { compteur_bcd:U1_cpt|Cpt[0] led_bcd[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.695 ns" { compteur_bcd:U1_cpt|Cpt[0] {} led_bcd[0] {} } { 0.000ns 0.887ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 03 11:28:47 2020 " "Info: Processing ended: Thu Sep 03 11:28:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
