#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x59548022ae00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x5954801b8dd0 .param/l "ACCEPT_REQ" 0 3 15, C4<000>;
P_0x5954801b8e10 .param/l "LOOKUP" 0 3 16, C4<001>;
P_0x5954801b8e50 .param/l "LRU_BITS" 0 3 11, +C4<00000000000000000000000000000100>;
P_0x5954801b8e90 .param/l "NUM_ENTRIES" 0 3 8, +C4<00000000000000000000000001000000>;
P_0x5954801b8ed0 .param/l "NUM_SETS" 0 3 10, +C4<00000000000000000000000000010000>;
P_0x5954801b8f10 .param/l "NUM_WAYS" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x5954801b8f50 .param/l "PTW_PENDING" 0 3 18, C4<011>;
P_0x5954801b8f90 .param/l "PTW_REQ" 0 3 17, C4<010>;
P_0x5954801b8fd0 .param/l "RESPOND" 0 3 20, C4<101>;
P_0x5954801b9010 .param/l "SET_INDEX_BITS" 0 3 12, +C4<00000000000000000000000000000100>;
P_0x5954801b9050 .param/l "UPDATE" 0 3 19, C4<100>;
S_0x595480228dd0 .scope module, "test_integration_memory_ptw" "test_integration_memory_ptw" 4 7;
 .timescale 0 0;
v0x59548024dbb0_0 .var/i "active_translations", 31 0;
v0x59548024dcb0_0 .var "clk", 0 0;
v0x59548024ddc0_0 .var "expected_pte", 31 0;
v0x59548024de60 .array "expected_ptes", 7 0, 31 0;
v0x59548024df20_0 .var/i "i", 31 0;
v0x59548024e050_0 .net "mem_addr", 31 0, v0x59548024bba0_0;  1 drivers
v0x59548024e160_0 .net "mem_data", 31 0, v0x595480249bd0_0;  1 drivers
v0x59548024e270_0 .net "mem_req_ready", 0 0, v0x595480249cb0_0;  1 drivers
v0x59548024e360_0 .net "mem_req_valid", 0 0, v0x59548024be30_0;  1 drivers
v0x59548024e400_0 .net "mem_resp_ready", 0 0, v0x59548024bf00_0;  1 drivers
v0x59548024e4f0_0 .net "mem_resp_valid", 0 0, v0x595480249ef0_0;  1 drivers
v0x59548024e5e0_0 .net "ptw_pte_o", 31 0, v0x59548024c140_0;  1 drivers
v0x59548024e6a0_0 .net "ptw_req_ready_o", 0 0, v0x59548024c1e0_0;  1 drivers
v0x59548024e740_0 .var "ptw_req_valid_i", 0 0;
v0x59548024e7e0_0 .var "ptw_resp_ready_i", 0 0;
v0x59548024e880_0 .net "ptw_resp_valid_o", 0 0, v0x59548024c400_0;  1 drivers
v0x59548024e920_0 .var "ptw_vaddr_i", 31 0;
v0x59548024e9c0_0 .var "received_pte", 31 0;
v0x59548024ea60_0 .var "rst", 0 0;
v0x59548024eb50_0 .var/i "test_failed", 31 0;
v0x59548024ebf0_0 .var/i "test_passed", 31 0;
v0x59548024ecb0 .array "test_vaddrs", 7 0, 31 0;
v0x59548024ed70_0 .var/i "total_cycles", 31 0;
E_0x595480199530 .event edge, v0x595480249d70_0;
S_0x595480229e80 .scope task, "integrated_translate" "integrated_translate" 4 87, 4 87 0, S_0x595480228dd0;
 .timescale 0 0;
v0x5954801c4d00_0 .var "pte_result", 31 0;
v0x5954801c7760_0 .var "vaddr", 31 0;
E_0x59548019a160 .event posedge, v0x5954802497b0_0;
TD_test_integration_memory_ptw.integrated_translate ;
    %vpi_call/w 4 92 "$display", "  [INTEGRATED] Starting translation for vaddr=0x%08h", v0x5954801c7760_0 {0 0 0};
    %vpi_call/w 4 93 "$display", "    VPN1=%d, VPN0=%d", &PV<v0x5954801c7760_0, 22, 10>, &PV<v0x5954801c7760_0, 12, 10> {0 0 0};
T_0.0 ;
    %load/vec4 v0x59548024e6a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x59548019a160;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59548024e740_0, 0, 1;
    %load/vec4 v0x5954801c7760_0;
    %store/vec4 v0x59548024e920_0, 0, 32;
T_0.2 ;
    %wait E_0x59548019a160;
    %load/vec4 v0x59548024e6a0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59548024e740_0, 0, 1;
    %vpi_call/w 4 108 "$display", "  [INTEGRATED] PTW request sent, waiting for completion..." {0 0 0};
T_0.3 ;
    %load/vec4 v0x59548024e880_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.4, 6;
    %wait E_0x59548019a160;
    %load/vec4 v0x59548024e360_0;
    %load/vec4 v0x59548024e270_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %vpi_call/w 4 116 "$display", "    [MEM_ACCESS] Reading from addr=0x%08h", v0x59548024e050_0 {0 0 0};
T_0.5 ;
    %load/vec4 v0x59548024e4f0_0;
    %load/vec4 v0x59548024e400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %vpi_call/w 4 119 "$display", "    [MEM_ACCESS] Got data=0x%08h", v0x59548024e160_0 {0 0 0};
T_0.7 ;
    %jmp T_0.3;
T_0.4 ;
    %load/vec4 v0x59548024e5e0_0;
    %store/vec4 v0x5954801c4d00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59548024e7e0_0, 0, 1;
T_0.9 ;
    %wait E_0x59548019a160;
    %load/vec4 v0x59548024e880_0;
    %cmpi/ne 0, 0, 1;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59548024e7e0_0, 0, 1;
    %wait E_0x59548019a160;
    %vpi_call/w 4 136 "$display", "  [INTEGRATED] Translation complete: pte=0x%08h", v0x5954801c4d00_0 {0 0 0};
    %end;
S_0x595480248f30 .scope module, "mem_inst" "memory" 4 38, 5 4 0, S_0x595480228dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_req_valid_i";
    .port_info 3 /OUTPUT 1 "mem_req_ready_o";
    .port_info 4 /INPUT 32 "mem_addr_i";
    .port_info 5 /OUTPUT 1 "mem_resp_valid_o";
    .port_info 6 /INPUT 1 "mem_resp_ready_i";
    .port_info 7 /OUTPUT 32 "mem_data_o";
P_0x595480249130 .param/l "IDLE" 0 5 24, C4<00>;
P_0x595480249170 .param/l "MEM_ADDR_WIDTH" 0 5 21, +C4<00000000000000000000000000001010>;
P_0x5954802491b0 .param/l "MEM_SIZE" 0 5 20, +C4<00000000000000000000010000000000>;
P_0x5954802491f0 .param/l "READ_ACCESS" 0 5 25, C4<01>;
P_0x595480249230 .param/l "RESPOND" 0 5 26, C4<10>;
v0x5954801cbfb0_0 .net *"_ivl_3", 29 0, L_0x59548025e920;  1 drivers
v0x5954801b4fe0_0 .net *"_ivl_4", 31 0, L_0x59548025e9f0;  1 drivers
L_0x7218819b7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5954801b5490_0 .net *"_ivl_7", 1 0, L_0x7218819b7018;  1 drivers
L_0x7218819b7060 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5954801b5ba0_0 .net/2u *"_ivl_8", 31 0, L_0x7218819b7060;  1 drivers
v0x5954801b7670_0 .net "addr_valid", 0 0, L_0x59548026eb70;  1 drivers
v0x5954802497b0_0 .net "clk", 0 0, v0x59548024dcb0_0;  1 drivers
v0x595480249870_0 .var/i "i", 31 0;
v0x595480249950 .array "mem", 1023 0, 31 0;
v0x595480249a10_0 .net "mem_addr_i", 31 0, v0x59548024bba0_0;  alias, 1 drivers
v0x595480249af0_0 .var "mem_addr_reg", 31 0;
v0x595480249bd0_0 .var "mem_data_o", 31 0;
v0x595480249cb0_0 .var "mem_req_ready_o", 0 0;
v0x595480249d70_0 .net "mem_req_valid_i", 0 0, v0x59548024be30_0;  alias, 1 drivers
v0x595480249e30_0 .net "mem_resp_ready_i", 0 0, v0x59548024bf00_0;  alias, 1 drivers
v0x595480249ef0_0 .var "mem_resp_valid_o", 0 0;
v0x595480249fb0_0 .var "next_state", 1 0;
v0x59548024a090_0 .net "rst", 0 0, v0x59548024ea60_0;  1 drivers
v0x59548024a260_0 .var "state", 1 0;
v0x59548024a340_0 .net "word_index", 9 0, L_0x59548025e820;  1 drivers
E_0x5954800e90b0 .event edge, v0x59548024a260_0, v0x595480249d70_0, v0x595480249e30_0;
L_0x59548025e820 .part v0x595480249af0_0, 2, 10;
L_0x59548025e920 .part v0x595480249af0_0, 2, 30;
L_0x59548025e9f0 .concat [ 30 2 0 0], L_0x59548025e920, L_0x7218819b7018;
L_0x59548026eb70 .cmp/gt 32, L_0x7218819b7060, L_0x59548025e9f0;
S_0x59548024a520 .scope module, "ptw_inst" "ptw" 4 50, 6 4 0, S_0x595480228dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ptw_req_valid_i";
    .port_info 3 /OUTPUT 1 "ptw_req_ready_o";
    .port_info 4 /INPUT 32 "ptw_vaddr_i";
    .port_info 5 /OUTPUT 1 "ptw_resp_valid_o";
    .port_info 6 /INPUT 1 "ptw_resp_ready_i";
    .port_info 7 /OUTPUT 32 "ptw_pte_o";
    .port_info 8 /OUTPUT 1 "mem_req_valid_o";
    .port_info 9 /INPUT 1 "mem_req_ready_i";
    .port_info 10 /OUTPUT 32 "mem_addr_o";
    .port_info 11 /INPUT 1 "mem_resp_valid_i";
    .port_info 12 /OUTPUT 1 "mem_resp_ready_o";
    .port_info 13 /INPUT 32 "mem_data_i";
P_0x5954800c6c40 .param/l "ACCEPT_REQ" 0 6 34, C4<000>;
P_0x5954800c6c80 .param/l "READ_LEVEL1" 0 6 35, C4<001>;
P_0x5954800c6cc0 .param/l "READ_LEVEL2" 0 6 37, C4<011>;
P_0x5954800c6d00 .param/l "RESPOND" 0 6 39, C4<101>;
P_0x5954800c6d40 .param/l "SATP_PPN" 0 6 31, C4<00000000000000000000010000000000>;
P_0x5954800c6d80 .param/l "WAIT_LEVEL1" 0 6 36, C4<010>;
P_0x5954800c6dc0 .param/l "WAIT_LEVEL2" 0 6 38, C4<100>;
v0x59548024ab90_0 .net *"_ivl_10", 31 0, L_0x59548026f0a0;  1 drivers
L_0x7218819b7138 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59548024ac90_0 .net *"_ivl_13", 19 0, L_0x7218819b7138;  1 drivers
v0x59548024ad70_0 .net *"_ivl_17", 21 0, L_0x59548026f3a0;  1 drivers
L_0x7218819b7180 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x59548024ae60_0 .net/2u *"_ivl_18", 9 0, L_0x7218819b7180;  1 drivers
v0x59548024af40_0 .net *"_ivl_20", 31 0, L_0x59548026f480;  1 drivers
L_0x7218819b71c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59548024b070_0 .net/2u *"_ivl_22", 1 0, L_0x7218819b71c8;  1 drivers
v0x59548024b150_0 .net *"_ivl_24", 11 0, L_0x59548026f5c0;  1 drivers
v0x59548024b230_0 .net *"_ivl_26", 31 0, L_0x59548026f750;  1 drivers
L_0x7218819b7210 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59548024b310_0 .net *"_ivl_29", 19 0, L_0x7218819b7210;  1 drivers
L_0x7218819b70a8 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x59548024b3f0_0 .net/2u *"_ivl_4", 31 0, L_0x7218819b70a8;  1 drivers
L_0x7218819b70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59548024b4d0_0 .net/2u *"_ivl_6", 1 0, L_0x7218819b70f0;  1 drivers
v0x59548024b5b0_0 .net *"_ivl_8", 11 0, L_0x59548026ef30;  1 drivers
v0x59548024b690_0 .net "clk", 0 0, v0x59548024dcb0_0;  alias, 1 drivers
v0x59548024b730_0 .var "level1_pte", 31 0;
v0x59548024b7f0_0 .net "level1_pte_addr", 31 0, L_0x59548026f260;  1 drivers
v0x59548024b8d0_0 .var "level2_pte", 31 0;
v0x59548024b9b0_0 .net "level2_pte_addr", 31 0, L_0x59548026f890;  1 drivers
v0x59548024bba0_0 .var "mem_addr_o", 31 0;
v0x59548024bc90_0 .net "mem_data_i", 31 0, v0x595480249bd0_0;  alias, 1 drivers
v0x59548024bd60_0 .net "mem_req_ready_i", 0 0, v0x595480249cb0_0;  alias, 1 drivers
v0x59548024be30_0 .var "mem_req_valid_o", 0 0;
v0x59548024bf00_0 .var "mem_resp_ready_o", 0 0;
v0x59548024bfd0_0 .net "mem_resp_valid_i", 0 0, v0x595480249ef0_0;  alias, 1 drivers
v0x59548024c0a0_0 .var "next_state", 2 0;
v0x59548024c140_0 .var "ptw_pte_o", 31 0;
v0x59548024c1e0_0 .var "ptw_req_ready_o", 0 0;
v0x59548024c280_0 .net "ptw_req_valid_i", 0 0, v0x59548024e740_0;  1 drivers
v0x59548024c340_0 .net "ptw_resp_ready_i", 0 0, v0x59548024e7e0_0;  1 drivers
v0x59548024c400_0 .var "ptw_resp_valid_o", 0 0;
v0x59548024c4c0_0 .net "ptw_vaddr_i", 31 0, v0x59548024e920_0;  1 drivers
v0x59548024c5a0_0 .net "rst", 0 0, v0x59548024ea60_0;  alias, 1 drivers
v0x59548024c670_0 .var "state", 2 0;
v0x59548024c730_0 .var "vaddr_reg", 31 0;
v0x59548024c810_0 .net "vpn0", 9 0, L_0x59548026edb0;  1 drivers
v0x59548024c8f0_0 .net "vpn1", 9 0, L_0x59548026ed10;  1 drivers
E_0x595480234700/0 .event edge, v0x59548024c670_0, v0x59548024c280_0, v0x59548024c1e0_0, v0x595480249cb0_0;
E_0x595480234700/1 .event edge, v0x595480249d70_0, v0x595480249ef0_0, v0x595480249e30_0, v0x595480249bd0_0;
E_0x595480234700/2 .event edge, v0x59548024c340_0, v0x59548024c400_0;
E_0x595480234700 .event/or E_0x595480234700/0, E_0x595480234700/1, E_0x595480234700/2;
L_0x59548026ed10 .part v0x59548024c730_0, 22, 10;
L_0x59548026edb0 .part v0x59548024c730_0, 12, 10;
L_0x59548026ef30 .concat [ 2 10 0 0], L_0x7218819b70f0, L_0x59548026ed10;
L_0x59548026f0a0 .concat [ 12 20 0 0], L_0x59548026ef30, L_0x7218819b7138;
L_0x59548026f260 .arith/sum 32, L_0x7218819b70a8, L_0x59548026f0a0;
L_0x59548026f3a0 .part v0x59548024b730_0, 10, 22;
L_0x59548026f480 .concat [ 10 22 0 0], L_0x7218819b7180, L_0x59548026f3a0;
L_0x59548026f5c0 .concat [ 2 10 0 0], L_0x7218819b71c8, L_0x59548026edb0;
L_0x59548026f750 .concat [ 12 20 0 0], L_0x59548026f5c0, L_0x7218819b7210;
L_0x59548026f890 .arith/sum 32, L_0x59548026f480, L_0x59548026f750;
S_0x59548024cb90 .scope task, "reset_system" "reset_system" 4 73, 4 73 0, S_0x595480228dd0;
 .timescale 0 0;
TD_test_integration_memory_ptw.reset_system ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59548024ea60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59548024e740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59548024e7e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59548024e920_0, 0, 32;
    %wait E_0x59548019a160;
    %wait E_0x59548019a160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59548024ea60_0, 0, 1;
    %wait E_0x59548019a160;
    %vpi_call/w 4 83 "$display", "System reset completed" {0 0 0};
    %end;
S_0x59548024cd20 .scope task, "verify_detailed_walk" "verify_detailed_walk" 4 163, 4 163 0, S_0x595480228dd0;
 .timescale 0 0;
v0x59548024cf90_0 .var/i "access_count", 31 0;
v0x59548024d090 .array "captured_addrs", 3 0, 31 0;
v0x59548024d150 .array "captured_data", 3 0, 31 0;
v0x59548024d1f0_0 .var "exp_final_pte", 31 0;
v0x59548024d2d0_0 .var "exp_l1_addr", 31 0;
v0x59548024d400_0 .var "exp_l1_pte", 31 0;
v0x59548024d4e0_0 .var "exp_l2_addr", 31 0;
v0x59548024d5c0_0 .var "test_name", 255 0;
v0x59548024d6a0_0 .var "vaddr", 31 0;
E_0x595480234970 .event edge, v0x59548024c400_0;
TD_test_integration_memory_ptw.verify_detailed_walk ;
    %vpi_call/w 4 175 "$display", "\012=== Detailed Walk [%s] ===", v0x59548024d5c0_0 {0 0 0};
    %vpi_call/w 4 176 "$display", "Testing vaddr=0x%08h", v0x59548024d6a0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59548024cf90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59548024e740_0, 0, 1;
    %load/vec4 v0x59548024d6a0_0;
    %store/vec4 v0x59548024e920_0, 0, 32;
    %wait E_0x59548019a160;
    %wait E_0x59548019a160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59548024e740_0, 0, 1;
    %fork t_1, S_0x59548024cd20;
    %fork t_2, S_0x59548024cd20;
    %join;
    %join;
    %jmp t_0;
t_1 ;
T_2.10 ;
    %load/vec4 v0x59548024e880_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.11, 6;
    %wait E_0x595480234970;
    %jmp T_2.10;
T_2.11 ;
    %load/vec4 v0x59548024e5e0_0;
    %store/vec4 v0x59548024e9c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59548024e7e0_0, 0, 1;
    %wait E_0x59548019a160;
    %wait E_0x59548019a160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59548024e7e0_0, 0, 1;
    %end;
t_2 ;
T_2.12 ;
    %load/vec4 v0x59548024e880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.13, 8;
    %wait E_0x59548019a160;
    %load/vec4 v0x59548024e360_0;
    %load/vec4 v0x59548024e270_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x59548024e050_0;
    %ix/getv/s 4, v0x59548024cf90_0;
    %store/vec4a v0x59548024d090, 4, 0;
    %vpi_call/w 4 205 "$display", "  Memory Access %d: addr=0x%08h", v0x59548024cf90_0, v0x59548024e050_0 {0 0 0};
T_2.14 ;
    %load/vec4 v0x59548024e4f0_0;
    %load/vec4 v0x59548024e400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v0x59548024e160_0;
    %ix/getv/s 4, v0x59548024cf90_0;
    %store/vec4a v0x59548024d150, 4, 0;
    %vpi_call/w 4 209 "$display", "  Memory Response %d: data=0x%08h", v0x59548024cf90_0, v0x59548024e160_0 {0 0 0};
    %load/vec4 v0x59548024cf90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024cf90_0, 0, 32;
T_2.16 ;
    %jmp T_2.12;
T_2.13 ;
    %end;
    .scope S_0x59548024cd20;
t_0 ;
    %vpi_call/w 4 217 "$display", "  Final PTE: 0x%08h (expected: 0x%08h)", v0x59548024e9c0_0, v0x59548024d1f0_0 {0 0 0};
    %load/vec4 v0x59548024cf90_0;
    %cmpi/s 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.18, 5;
    %vpi_call/w 4 220 "$display", "  L1 Access - Addr: 0x%08h (expected: 0x%08h), Data: 0x%08h (expected: 0x%08h)", &A<v0x59548024d090, 0>, v0x59548024d2d0_0, &A<v0x59548024d150, 0>, v0x59548024d400_0 {0 0 0};
T_2.18 ;
    %load/vec4 v0x59548024cf90_0;
    %cmpi/s 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.20, 5;
    %vpi_call/w 4 225 "$display", "  L2 Access - Addr: 0x%08h (expected: 0x%08h)", &A<v0x59548024d090, 1>, v0x59548024d4e0_0 {0 0 0};
T_2.20 ;
    %load/vec4 v0x59548024e9c0_0;
    %load/vec4 v0x59548024d1f0_0;
    %cmp/e;
    %jmp/0xz  T_2.22, 4;
    %vpi_call/w 4 231 "$display", "PASS [%s]: Complete page walk successful", v0x59548024d5c0_0 {0 0 0};
    %load/vec4 v0x59548024ebf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024ebf0_0, 0, 32;
    %jmp T_2.23;
T_2.22 ;
    %vpi_call/w 4 234 "$display", "ERROR [%s]: Page walk failed", v0x59548024d5c0_0 {0 0 0};
    %load/vec4 v0x59548024eb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024eb50_0, 0, 32;
T_2.23 ;
    %end;
S_0x59548024d780 .scope task, "verify_translation" "verify_translation" 4 140, 4 140 0, S_0x595480228dd0;
 .timescale 0 0;
v0x59548024d910_0 .var "exp_pte", 31 0;
v0x59548024da10_0 .var "test_name", 255 0;
v0x59548024daf0_0 .var "vaddr", 31 0;
TD_test_integration_memory_ptw.verify_translation ;
    %vpi_call/w 4 146 "$display", "\012--- Testing [%s] ---", v0x59548024da10_0 {0 0 0};
    %vpi_call/w 4 147 "$display", "Virtual Address: 0x%08h", v0x59548024daf0_0 {0 0 0};
    %load/vec4 v0x59548024daf0_0;
    %store/vec4 v0x5954801c7760_0, 0, 32;
    %fork TD_test_integration_memory_ptw.integrated_translate, S_0x595480229e80;
    %join;
    %load/vec4 v0x5954801c4d00_0;
    %store/vec4 v0x59548024e9c0_0, 0, 32;
    %load/vec4 v0x59548024e9c0_0;
    %load/vec4 v0x59548024d910_0;
    %cmp/ne;
    %jmp/0xz  T_3.24, 6;
    %vpi_call/w 4 150 "$display", "ERROR [%s]: Translation mismatch", v0x59548024da10_0 {0 0 0};
    %vpi_call/w 4 151 "$display", "  VAddr:    0x%08h", v0x59548024daf0_0 {0 0 0};
    %vpi_call/w 4 152 "$display", "  Expected: 0x%08h", v0x59548024d910_0 {0 0 0};
    %vpi_call/w 4 153 "$display", "  Got:      0x%08h", v0x59548024e9c0_0 {0 0 0};
    %load/vec4 v0x59548024eb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024eb50_0, 0, 32;
    %jmp T_3.25;
T_3.24 ;
    %vpi_call/w 4 156 "$display", "PASS [%s]: vaddr=0x%08h -> pte=0x%08h", v0x59548024da10_0, v0x59548024daf0_0, v0x59548024e9c0_0 {0 0 0};
    %load/vec4 v0x59548024ebf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024ebf0_0, 0, 32;
T_3.25 ;
    %end;
S_0x595480227890 .scope module, "tlb" "tlb" 7 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req_valid_i";
    .port_info 3 /OUTPUT 1 "req_ready_o";
    .port_info 4 /INPUT 32 "vaddr_i";
    .port_info 5 /INPUT 1 "access_type_i";
    .port_info 6 /OUTPUT 1 "resp_valid_o";
    .port_info 7 /INPUT 1 "resp_ready_i";
    .port_info 8 /OUTPUT 32 "paddr_o";
    .port_info 9 /OUTPUT 1 "hit_o";
    .port_info 10 /OUTPUT 1 "fault_o";
    .port_info 11 /OUTPUT 1 "ptw_req_valid_o";
    .port_info 12 /INPUT 1 "ptw_req_ready_i";
    .port_info 13 /OUTPUT 32 "ptw_vaddr_o";
    .port_info 14 /INPUT 1 "ptw_resp_valid_i";
    .port_info 15 /OUTPUT 1 "ptw_resp_ready_o";
    .port_info 16 /INPUT 32 "ptw_pte_i";
L_0x5954802709f0 .functor AND 1, v0x59548024f4f0_0, L_0x595480271b90, C4<1>, C4<1>;
L_0x595480270a90 .functor AND 1, L_0x5954802709f0, L_0x595480270700, C4<1>, C4<1>;
v0x595480257440_0 .array/port v0x595480257440, 0;
L_0x5954802746d0 .functor BUFZ 1, v0x595480257440_0, C4<0>, C4<0>, C4<0>;
v0x595480257440_1 .array/port v0x595480257440, 1;
L_0x5954802747e0 .functor BUFZ 1, v0x595480257440_1, C4<0>, C4<0>, C4<0>;
v0x595480257440_2 .array/port v0x595480257440, 2;
L_0x5954802749c0 .functor BUFZ 1, v0x595480257440_2, C4<0>, C4<0>, C4<0>;
v0x595480257440_3 .array/port v0x595480257440, 3;
L_0x595480274ad0 .functor BUFZ 1, v0x595480257440_3, C4<0>, C4<0>, C4<0>;
v0x595480257560_0 .array/port v0x595480257560, 0;
L_0x595480274cc0 .functor BUFZ 20, v0x595480257560_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x595480257560_1 .array/port v0x595480257560, 1;
L_0x595480274dd0 .functor BUFZ 20, v0x595480257560_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x595480257560_2 .array/port v0x595480257560, 2;
L_0x595480274fd0 .functor BUFZ 20, v0x595480257560_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x595480257560_3 .array/port v0x595480257560, 3;
L_0x5954802750e0 .functor BUFZ 20, v0x595480257560_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x595480257210_0 .array/port v0x595480257210, 0;
L_0x5954802752f0 .functor BUFZ 20, v0x595480257210_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x595480257210_1 .array/port v0x595480257210, 1;
L_0x595480275400 .functor BUFZ 20, v0x595480257210_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x595480257210_2 .array/port v0x595480257210, 2;
L_0x595480275620 .functor BUFZ 20, v0x595480257210_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x595480257210_3 .array/port v0x595480257210, 3;
L_0x595480275730 .functor BUFZ 20, v0x595480257210_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5954802570a0_0 .array/port v0x5954802570a0, 0;
L_0x595480275960 .functor BUFZ 2, v0x5954802570a0_0, C4<00>, C4<00>, C4<00>;
v0x5954802570a0_1 .array/port v0x5954802570a0, 1;
L_0x595480275a70 .functor BUFZ 2, v0x5954802570a0_1, C4<00>, C4<00>, C4<00>;
v0x5954802570a0_2 .array/port v0x5954802570a0, 2;
L_0x595480275840 .functor BUFZ 2, v0x5954802570a0_2, C4<00>, C4<00>, C4<00>;
v0x5954802570a0_3 .array/port v0x5954802570a0, 3;
L_0x595480275cb0 .functor BUFZ 2, v0x5954802570a0_3, C4<00>, C4<00>, C4<00>;
v0x595480256f30_0 .array/port v0x595480256f30, 0;
L_0x595480275f00 .functor BUFZ 4, v0x595480256f30_0, C4<0000>, C4<0000>, C4<0000>;
v0x595480256f30_1 .array/port v0x595480256f30, 1;
L_0x595480275fc0 .functor BUFZ 4, v0x595480256f30_1, C4<0000>, C4<0000>, C4<0000>;
v0x595480256f30_2 .array/port v0x595480256f30, 2;
L_0x5954802761d0 .functor BUFZ 4, v0x595480256f30_2, C4<0000>, C4<0000>, C4<0000>;
v0x595480256f30_3 .array/port v0x595480256f30, 3;
L_0x595480276290 .functor BUFZ 4, v0x595480256f30_3, C4<0000>, C4<0000>, C4<0000>;
v0x59548025b690_0 .net *"_ivl_21", 0 0, L_0x5954802709f0;  1 drivers
v0x59548025b770_0 .net *"_ivl_23", 0 0, L_0x595480270700;  1 drivers
v0x59548025b830_0 .net *"_ivl_26", 3 0, L_0x595480270c40;  1 drivers
v0x59548025b920_0 .net *"_ivl_28", 3 0, L_0x595480270ce0;  1 drivers
L_0x7218819b7258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59548025ba00_0 .net *"_ivl_31", 1 0, L_0x7218819b7258;  1 drivers
L_0x7218819b72a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x59548025bb30_0 .net/2u *"_ivl_32", 3 0, L_0x7218819b72a0;  1 drivers
o0x721881c3efd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x59548025bc10_0 .net "access_type_i", 0 0, o0x721881c3efd8;  0 drivers
v0x59548025bcd0_0 .var "access_type_reg", 0 0;
o0x721881c39038 .functor BUFZ 1, C4<z>; HiZ drive
v0x59548025bd70_0 .net "clk", 0 0, o0x721881c39038;  0 drivers
v0x59548025be10_0 .var "fault_o", 0 0;
v0x59548025beb0_0 .net "hit", 0 0, L_0x595480271b90;  1 drivers
v0x59548025bfa0_0 .var "hit_o", 0 0;
v0x59548025c060_0 .net "hit_perms", 1 0, L_0x595480273bf0;  1 drivers
v0x59548025c120_0 .net "hit_ppn", 19 0, L_0x595480272be0;  1 drivers
v0x59548025c1c0_0 .net "hit_way", 1 0, L_0x5954802725e0;  1 drivers
v0x59548025c2b0_0 .net "lookup_en", 0 0, v0x59548024f450_0;  1 drivers
v0x59548025c350_0 .net "lru_update_en", 0 0, v0x59548024f4f0_0;  1 drivers
v0x59548025c530_0 .net "max_lru_value", 3 0, v0x595480255100_0;  1 drivers
v0x59548025c600_0 .net "next_state", 2 0, v0x59548024f5b0_0;  1 drivers
v0x59548025c6d0_0 .var "paddr_o", 31 0;
v0x59548025c770_0 .net "page_offset", 11 0, L_0x5954802719e0;  1 drivers
v0x59548025c860_0 .net "perm_fault", 0 0, L_0x595480274610;  1 drivers
v0x59548025c950_0 .var "pte_reg", 31 0;
o0x721881c3f0c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x59548025ca10_0 .net "ptw_pte_i", 31 0, o0x721881c3f0c8;  0 drivers
o0x721881c39158 .functor BUFZ 1, C4<z>; HiZ drive
v0x59548025caf0_0 .net "ptw_req_ready_i", 0 0, o0x721881c39158;  0 drivers
v0x59548025cb90_0 .net "ptw_req_valid_o", 0 0, v0x59548024f860_0;  1 drivers
v0x59548025cc60_0 .net "ptw_resp_ready_o", 0 0, v0x59548024f920_0;  1 drivers
o0x721881c391e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x59548025cd30_0 .net "ptw_resp_valid_i", 0 0, o0x721881c391e8;  0 drivers
v0x59548025ce00_0 .var "ptw_vaddr_o", 31 0;
v0x59548025cea0 .array "rd_lru_count", 3 0;
v0x59548025cea0_0 .net v0x59548025cea0 0, 3 0, v0x595480256f30_0; 1 drivers
v0x59548025cea0_1 .net v0x59548025cea0 1, 3 0, v0x595480256f30_1; 1 drivers
v0x59548025cea0_2 .net v0x59548025cea0 2, 3 0, v0x595480256f30_2; 1 drivers
v0x59548025cea0_3 .net v0x59548025cea0 3, 3 0, v0x595480256f30_3; 1 drivers
v0x59548025cfd0 .array "rd_perms", 3 0;
v0x59548025cfd0_0 .net v0x59548025cfd0 0, 1 0, v0x5954802570a0_0; 1 drivers
v0x59548025cfd0_1 .net v0x59548025cfd0 1, 1 0, v0x5954802570a0_1; 1 drivers
v0x59548025cfd0_2 .net v0x59548025cfd0 2, 1 0, v0x5954802570a0_2; 1 drivers
v0x59548025cfd0_3 .net v0x59548025cfd0 3, 1 0, v0x5954802570a0_3; 1 drivers
v0x59548025d140 .array "rd_ppn", 3 0;
v0x59548025d140_0 .net v0x59548025d140 0, 19 0, v0x595480257210_0; 1 drivers
v0x59548025d140_1 .net v0x59548025d140 1, 19 0, v0x595480257210_1; 1 drivers
v0x59548025d140_2 .net v0x59548025d140 2, 19 0, v0x595480257210_2; 1 drivers
v0x59548025d140_3 .net v0x59548025d140 3, 19 0, v0x595480257210_3; 1 drivers
v0x59548025d2b0 .array "rd_valid", 3 0;
v0x59548025d2b0_0 .net v0x59548025d2b0 0, 0 0, v0x595480257440_0; 1 drivers
v0x59548025d2b0_1 .net v0x59548025d2b0 1, 0 0, v0x595480257440_1; 1 drivers
v0x59548025d2b0_2 .net v0x59548025d2b0 2, 0 0, v0x595480257440_2; 1 drivers
v0x59548025d2b0_3 .net v0x59548025d2b0 3, 0 0, v0x595480257440_3; 1 drivers
v0x59548025d610 .array "rd_vpn", 3 0;
v0x59548025d610_0 .net v0x59548025d610 0, 19 0, v0x595480257560_0; 1 drivers
v0x59548025d610_1 .net v0x59548025d610 1, 19 0, v0x595480257560_1; 1 drivers
v0x59548025d610_2 .net v0x59548025d610 2, 19 0, v0x595480257560_2; 1 drivers
v0x59548025d610_3 .net v0x59548025d610 3, 19 0, v0x595480257560_3; 1 drivers
v0x59548025d780_0 .net "replace_way", 1 0, v0x5954802552d0_0;  1 drivers
v0x59548025d870_0 .net "req_ready_o", 0 0, v0x59548024faa0_0;  1 drivers
o0x721881c39248 .functor BUFZ 1, C4<z>; HiZ drive
v0x59548025d940_0 .net "req_valid_i", 0 0, o0x721881c39248;  0 drivers
o0x721881c39278 .functor BUFZ 1, C4<z>; HiZ drive
v0x59548025da10_0 .net "resp_ready_i", 0 0, o0x721881c39278;  0 drivers
v0x59548025dae0_0 .net "resp_valid_o", 0 0, v0x59548024fce0_0;  1 drivers
o0x721881c392d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x59548025dbb0_0 .net "rst", 0 0, o0x721881c392d8;  0 drivers
v0x59548025dca0_0 .net "set_index", 3 0, L_0x595480271940;  1 drivers
v0x59548025dd40_0 .net "state", 2 0, v0x59548024fe60_0;  1 drivers
v0x59548025dde0_0 .net "update_en", 0 0, v0x59548024ff40_0;  1 drivers
o0x721881c3f4e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x59548025deb0_0 .net "vaddr_i", 31 0, o0x721881c3f4e8;  0 drivers
v0x59548025df50_0 .var "vaddr_reg", 31 0;
v0x59548025e020_0 .net "vpn", 19 0, L_0x595480271850;  1 drivers
v0x59548025e0f0_0 .var "wr_en", 0 0;
v0x59548025e1c0_0 .var "wr_lru_count", 3 0;
v0x59548025e290_0 .var "wr_perms", 1 0;
v0x59548025e360_0 .var "wr_ppn", 19 0;
v0x59548025e430_0 .var "wr_valid", 0 0;
v0x59548025e500_0 .var "wr_vpn", 19 0;
v0x59548025e5d0_0 .var "wr_way", 1 0;
L_0x595480270700 .reduce/nor L_0x595480274610;
L_0x595480270c40 .array/port v0x59548025cea0, L_0x595480270ce0;
L_0x595480270ce0 .concat [ 2 2 0 0], L_0x5954802725e0, L_0x7218819b7258;
L_0x595480270e20 .arith/sum 4, L_0x595480270c40, L_0x7218819b72a0;
S_0x59548024ee50 .scope module, "controller" "tlb_controller" 7 74, 8 3 0, S_0x595480227890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req_valid_i";
    .port_info 3 /INPUT 1 "resp_ready_i";
    .port_info 4 /OUTPUT 1 "req_ready_o";
    .port_info 5 /OUTPUT 1 "resp_valid_o";
    .port_info 6 /INPUT 1 "ptw_req_ready_i";
    .port_info 7 /INPUT 1 "ptw_resp_valid_i";
    .port_info 8 /OUTPUT 1 "ptw_req_valid_o";
    .port_info 9 /OUTPUT 1 "ptw_resp_ready_o";
    .port_info 10 /INPUT 1 "hit";
    .port_info 11 /INPUT 1 "perm_fault";
    .port_info 12 /OUTPUT 1 "lookup_en";
    .port_info 13 /OUTPUT 1 "update_en";
    .port_info 14 /OUTPUT 1 "lru_update_en";
    .port_info 15 /OUTPUT 3 "state";
    .port_info 16 /OUTPUT 3 "next_state";
v0x59548024f2b0_0 .net "clk", 0 0, o0x721881c39038;  alias, 0 drivers
v0x59548024f390_0 .net "hit", 0 0, L_0x595480271b90;  alias, 1 drivers
v0x59548024f450_0 .var "lookup_en", 0 0;
v0x59548024f4f0_0 .var "lru_update_en", 0 0;
v0x59548024f5b0_0 .var "next_state", 2 0;
v0x59548024f6e0_0 .net "perm_fault", 0 0, L_0x595480274610;  alias, 1 drivers
v0x59548024f7a0_0 .net "ptw_req_ready_i", 0 0, o0x721881c39158;  alias, 0 drivers
v0x59548024f860_0 .var "ptw_req_valid_o", 0 0;
v0x59548024f920_0 .var "ptw_resp_ready_o", 0 0;
v0x59548024f9e0_0 .net "ptw_resp_valid_i", 0 0, o0x721881c391e8;  alias, 0 drivers
v0x59548024faa0_0 .var "req_ready_o", 0 0;
v0x59548024fb60_0 .net "req_valid_i", 0 0, o0x721881c39248;  alias, 0 drivers
v0x59548024fc20_0 .net "resp_ready_i", 0 0, o0x721881c39278;  alias, 0 drivers
v0x59548024fce0_0 .var "resp_valid_o", 0 0;
v0x59548024fda0_0 .net "rst", 0 0, o0x721881c392d8;  alias, 0 drivers
v0x59548024fe60_0 .var "state", 2 0;
v0x59548024ff40_0 .var "update_en", 0 0;
E_0x595480234bf0 .event posedge, v0x59548024f2b0_0;
E_0x59548024f230/0 .event edge, v0x59548024fe60_0, v0x59548024fb60_0, v0x59548024f390_0, v0x59548024f6e0_0;
E_0x59548024f230/1 .event edge, v0x59548024f7a0_0, v0x59548024f9e0_0, v0x59548024fc20_0;
E_0x59548024f230 .event/or E_0x59548024f230/0, E_0x59548024f230/1;
S_0x595480250330 .scope module, "lookup" "tlb_lookup" 7 119, 9 6 0, S_0x595480227890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "vaddr";
    .port_info 1 /INPUT 1 "access_type";
    .port_info 2 /INPUT 4 "tlb_valid";
    .port_info 3 /INPUT 80 "tlb_vpn";
    .port_info 4 /INPUT 80 "tlb_ppn";
    .port_info 5 /INPUT 8 "tlb_perms";
    .port_info 6 /OUTPUT 20 "vpn";
    .port_info 7 /OUTPUT 4 "set_index";
    .port_info 8 /OUTPUT 12 "page_offset";
    .port_info 9 /OUTPUT 1 "hit";
    .port_info 10 /OUTPUT 2 "hit_way";
    .port_info 11 /OUTPUT 20 "hit_ppn";
    .port_info 12 /OUTPUT 2 "hit_perms";
    .port_info 13 /OUTPUT 1 "perm_fault";
L_0x7218819b74e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x595480272480 .functor XNOR 1, v0x59548025bcd0_0, L_0x7218819b74e0, C4<0>, C4<0>;
L_0x5954802740b0 .functor AND 1, L_0x595480272480, L_0x595480273fc0, C4<1>, C4<1>;
L_0x7218819b7528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5954802741c0 .functor XNOR 1, v0x59548025bcd0_0, L_0x7218819b7528, C4<0>, C4<0>;
L_0x5954802744d0 .functor AND 1, L_0x5954802741c0, L_0x595480274430, C4<1>, C4<1>;
L_0x595480274610 .functor OR 1, L_0x5954802740b0, L_0x5954802744d0, C4<0>, C4<0>;
v0x5954802517a0_0 .net *"_ivl_102", 0 0, L_0x595480274280;  1 drivers
v0x5954802518a0_0 .net *"_ivl_104", 0 0, L_0x595480274430;  1 drivers
v0x595480251960_0 .net *"_ivl_106", 0 0, L_0x5954802744d0;  1 drivers
v0x595480251a00_0 .net *"_ivl_18", 0 0, L_0x595480271cc0;  1 drivers
L_0x7218819b72e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x595480251ae0_0 .net/2u *"_ivl_19", 1 0, L_0x7218819b72e8;  1 drivers
v0x595480251c10_0 .net *"_ivl_22", 0 0, L_0x595480271da0;  1 drivers
L_0x7218819b7330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x595480251cf0_0 .net/2u *"_ivl_23", 1 0, L_0x7218819b7330;  1 drivers
v0x595480251dd0_0 .net *"_ivl_26", 0 0, L_0x595480271ed0;  1 drivers
L_0x7218819b7378 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x595480251eb0_0 .net/2u *"_ivl_27", 1 0, L_0x7218819b7378;  1 drivers
v0x595480251f90_0 .net *"_ivl_30", 0 0, L_0x595480271ff0;  1 drivers
L_0x7218819b73c0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x595480252070_0 .net/2u *"_ivl_31", 1 0, L_0x7218819b73c0;  1 drivers
L_0x7218819b7408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x595480252150_0 .net/2u *"_ivl_33", 1 0, L_0x7218819b7408;  1 drivers
v0x595480252230_0 .net *"_ivl_35", 1 0, L_0x595480272120;  1 drivers
v0x595480252310_0 .net *"_ivl_37", 1 0, L_0x595480272250;  1 drivers
v0x5954802523f0_0 .net *"_ivl_39", 1 0, L_0x5954802723e0;  1 drivers
v0x5954802524d0_0 .net *"_ivl_44", 0 0, L_0x5954802727b0;  1 drivers
v0x5954802525b0_0 .net *"_ivl_47", 0 0, L_0x5954802728d0;  1 drivers
v0x5954802527a0_0 .net *"_ivl_50", 0 0, L_0x595480272970;  1 drivers
v0x595480252880_0 .net *"_ivl_53", 0 0, L_0x595480272aa0;  1 drivers
L_0x7218819b7450 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x595480252960_0 .net/2u *"_ivl_55", 19 0, L_0x7218819b7450;  1 drivers
v0x595480252a40_0 .net *"_ivl_57", 19 0, L_0x595480272b40;  1 drivers
v0x595480252b20_0 .net *"_ivl_59", 19 0, L_0x595480272d20;  1 drivers
v0x595480252c00_0 .net *"_ivl_61", 19 0, L_0x595480272e60;  1 drivers
v0x595480252ce0_0 .net *"_ivl_66", 0 0, L_0x595480273140;  1 drivers
v0x595480252dc0_0 .net *"_ivl_69", 0 0, L_0x5954802732a0;  1 drivers
v0x595480252ea0_0 .net *"_ivl_72", 0 0, L_0x595480273340;  1 drivers
v0x595480252f80_0 .net *"_ivl_75", 0 0, L_0x5954802734b0;  1 drivers
L_0x7218819b7498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x595480253060_0 .net/2u *"_ivl_77", 1 0, L_0x7218819b7498;  1 drivers
v0x595480253140_0 .net *"_ivl_79", 1 0, L_0x595480273660;  1 drivers
v0x595480253220_0 .net *"_ivl_81", 1 0, L_0x595480273880;  1 drivers
v0x595480253300_0 .net *"_ivl_83", 1 0, L_0x5954802739c0;  1 drivers
v0x5954802533e0_0 .net/2u *"_ivl_87", 0 0, L_0x7218819b74e0;  1 drivers
v0x5954802534c0_0 .net *"_ivl_89", 0 0, L_0x595480272480;  1 drivers
v0x595480253790_0 .net *"_ivl_92", 0 0, L_0x595480273e20;  1 drivers
v0x595480253870_0 .net *"_ivl_94", 0 0, L_0x595480273fc0;  1 drivers
v0x595480253930_0 .net *"_ivl_96", 0 0, L_0x5954802740b0;  1 drivers
v0x5954802539f0_0 .net/2u *"_ivl_97", 0 0, L_0x7218819b7528;  1 drivers
v0x595480253ad0_0 .net *"_ivl_99", 0 0, L_0x5954802741c0;  1 drivers
v0x595480253b90_0 .net "access_type", 0 0, v0x59548025bcd0_0;  1 drivers
v0x595480253c50_0 .net "hit", 0 0, L_0x595480271b90;  alias, 1 drivers
v0x595480253cf0_0 .net "hit_perms", 1 0, L_0x595480273bf0;  alias, 1 drivers
v0x595480253db0_0 .net "hit_ppn", 19 0, L_0x595480272be0;  alias, 1 drivers
v0x595480253e90_0 .net "hit_way", 1 0, L_0x5954802725e0;  alias, 1 drivers
v0x595480253f70_0 .net "match", 3 0, L_0x5954802714e0;  1 drivers
v0x595480254050_0 .net "page_offset", 11 0, L_0x5954802719e0;  alias, 1 drivers
v0x595480254130_0 .net "perm_fault", 0 0, L_0x595480274610;  alias, 1 drivers
v0x595480254200_0 .net "set_index", 3 0, L_0x595480271940;  alias, 1 drivers
v0x5954802542c0 .array "tlb_perms", 3 0;
v0x5954802542c0_0 .net v0x5954802542c0 0, 1 0, L_0x595480275960; 1 drivers
v0x5954802542c0_1 .net v0x5954802542c0 1, 1 0, L_0x595480275a70; 1 drivers
v0x5954802542c0_2 .net v0x5954802542c0 2, 1 0, L_0x595480275840; 1 drivers
v0x5954802542c0_3 .net v0x5954802542c0 3, 1 0, L_0x595480275cb0; 1 drivers
v0x595480254430 .array "tlb_ppn", 3 0;
v0x595480254430_0 .net v0x595480254430 0, 19 0, L_0x5954802752f0; 1 drivers
v0x595480254430_1 .net v0x595480254430 1, 19 0, L_0x595480275400; 1 drivers
v0x595480254430_2 .net v0x595480254430 2, 19 0, L_0x595480275620; 1 drivers
v0x595480254430_3 .net v0x595480254430 3, 19 0, L_0x595480275730; 1 drivers
v0x5954802545a0 .array "tlb_valid", 3 0;
v0x5954802545a0_0 .net v0x5954802545a0 0, 0 0, L_0x5954802746d0; 1 drivers
v0x5954802545a0_1 .net v0x5954802545a0 1, 0 0, L_0x5954802747e0; 1 drivers
v0x5954802545a0_2 .net v0x5954802545a0 2, 0 0, L_0x5954802749c0; 1 drivers
v0x5954802545a0_3 .net v0x5954802545a0 3, 0 0, L_0x595480274ad0; 1 drivers
v0x5954802546f0 .array "tlb_vpn", 3 0;
v0x5954802546f0_0 .net v0x5954802546f0 0, 19 0, L_0x595480274cc0; 1 drivers
v0x5954802546f0_1 .net v0x5954802546f0 1, 19 0, L_0x595480274dd0; 1 drivers
v0x5954802546f0_2 .net v0x5954802546f0 2, 19 0, L_0x595480274fd0; 1 drivers
v0x5954802546f0_3 .net v0x5954802546f0 3, 19 0, L_0x5954802750e0; 1 drivers
v0x595480254860_0 .net "vaddr", 31 0, v0x59548025df50_0;  1 drivers
v0x595480254940_0 .net "vpn", 19 0, L_0x595480271850;  alias, 1 drivers
L_0x5954802714e0 .concat8 [ 1 1 1 1], L_0x595480270ec0, L_0x595480271220, L_0x595480271410, L_0x595480271740;
L_0x595480271850 .part v0x59548025df50_0, 12, 20;
L_0x595480271940 .part v0x59548025df50_0, 12, 4;
L_0x5954802719e0 .part v0x59548025df50_0, 0, 12;
L_0x595480271b90 .reduce/or L_0x5954802714e0;
L_0x595480271cc0 .part L_0x5954802714e0, 0, 1;
L_0x595480271da0 .part L_0x5954802714e0, 1, 1;
L_0x595480271ed0 .part L_0x5954802714e0, 2, 1;
L_0x595480271ff0 .part L_0x5954802714e0, 3, 1;
L_0x595480272120 .functor MUXZ 2, L_0x7218819b7408, L_0x7218819b73c0, L_0x595480271ff0, C4<>;
L_0x595480272250 .functor MUXZ 2, L_0x595480272120, L_0x7218819b7378, L_0x595480271ed0, C4<>;
L_0x5954802723e0 .functor MUXZ 2, L_0x595480272250, L_0x7218819b7330, L_0x595480271da0, C4<>;
L_0x5954802725e0 .functor MUXZ 2, L_0x5954802723e0, L_0x7218819b72e8, L_0x595480271cc0, C4<>;
L_0x5954802727b0 .part L_0x5954802714e0, 0, 1;
L_0x5954802728d0 .part L_0x5954802714e0, 1, 1;
L_0x595480272970 .part L_0x5954802714e0, 2, 1;
L_0x595480272aa0 .part L_0x5954802714e0, 3, 1;
L_0x595480272b40 .functor MUXZ 20, L_0x7218819b7450, L_0x595480275730, L_0x595480272aa0, C4<>;
L_0x595480272d20 .functor MUXZ 20, L_0x595480272b40, L_0x595480275620, L_0x595480272970, C4<>;
L_0x595480272e60 .functor MUXZ 20, L_0x595480272d20, L_0x595480275400, L_0x5954802728d0, C4<>;
L_0x595480272be0 .functor MUXZ 20, L_0x595480272e60, L_0x5954802752f0, L_0x5954802727b0, C4<>;
L_0x595480273140 .part L_0x5954802714e0, 0, 1;
L_0x5954802732a0 .part L_0x5954802714e0, 1, 1;
L_0x595480273340 .part L_0x5954802714e0, 2, 1;
L_0x5954802734b0 .part L_0x5954802714e0, 3, 1;
L_0x595480273660 .functor MUXZ 2, L_0x7218819b7498, L_0x595480275cb0, L_0x5954802734b0, C4<>;
L_0x595480273880 .functor MUXZ 2, L_0x595480273660, L_0x595480275840, L_0x595480273340, C4<>;
L_0x5954802739c0 .functor MUXZ 2, L_0x595480273880, L_0x595480275a70, L_0x5954802732a0, C4<>;
L_0x595480273bf0 .functor MUXZ 2, L_0x5954802739c0, L_0x595480275960, L_0x595480273140, C4<>;
L_0x595480273e20 .part L_0x595480273bf0, 0, 1;
L_0x595480273fc0 .reduce/nor L_0x595480273e20;
L_0x595480274280 .part L_0x595480273bf0, 1, 1;
L_0x595480274430 .reduce/nor L_0x595480274280;
S_0x595480250640 .scope generate, "match_gen[0]" "match_gen[0]" 9 36, 9 36 0, S_0x595480250330;
 .timescale 0 0;
P_0x595480250840 .param/l "i" 0 9 36, +C4<00>;
L_0x595480270ec0 .functor AND 1, L_0x5954802746d0, L_0x595480270fe0, C4<1>, C4<1>;
v0x595480250920_0 .net *"_ivl_2", 0 0, L_0x595480270fe0;  1 drivers
v0x5954802509e0_0 .net *"_ivl_5", 0 0, L_0x595480270ec0;  1 drivers
L_0x595480270fe0 .cmp/eq 20, L_0x595480274cc0, L_0x595480271850;
S_0x595480250aa0 .scope generate, "match_gen[1]" "match_gen[1]" 9 36, 9 36 0, S_0x595480250330;
 .timescale 0 0;
P_0x595480250cc0 .param/l "i" 0 9 36, +C4<01>;
L_0x595480271220 .functor AND 1, L_0x5954802747e0, L_0x595480271150, C4<1>, C4<1>;
v0x595480250d80_0 .net *"_ivl_2", 0 0, L_0x595480271150;  1 drivers
v0x595480250e40_0 .net *"_ivl_5", 0 0, L_0x595480271220;  1 drivers
L_0x595480271150 .cmp/eq 20, L_0x595480274dd0, L_0x595480271850;
S_0x595480250f00 .scope generate, "match_gen[2]" "match_gen[2]" 9 36, 9 36 0, S_0x595480250330;
 .timescale 0 0;
P_0x595480251100 .param/l "i" 0 9 36, +C4<010>;
L_0x595480271410 .functor AND 1, L_0x5954802749c0, L_0x595480271340, C4<1>, C4<1>;
v0x5954802511c0_0 .net *"_ivl_2", 0 0, L_0x595480271340;  1 drivers
v0x595480251280_0 .net *"_ivl_5", 0 0, L_0x595480271410;  1 drivers
L_0x595480271340 .cmp/eq 20, L_0x595480274fd0, L_0x595480271850;
S_0x595480251340 .scope generate, "match_gen[3]" "match_gen[3]" 9 36, 9 36 0, S_0x595480250330;
 .timescale 0 0;
P_0x595480251540 .param/l "i" 0 9 36, +C4<011>;
L_0x595480271740 .functor AND 1, L_0x595480274ad0, L_0x5954802716a0, C4<1>, C4<1>;
v0x595480251620_0 .net *"_ivl_2", 0 0, L_0x5954802716a0;  1 drivers
v0x5954802516e0_0 .net *"_ivl_5", 0 0, L_0x595480271740;  1 drivers
L_0x5954802716a0 .cmp/eq 20, L_0x5954802750e0, L_0x595480271850;
S_0x595480254be0 .scope module, "lru" "tlb_lru" 7 137, 10 6 0, S_0x595480227890;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "lru_count";
    .port_info 1 /OUTPUT 2 "replace_way";
    .port_info 2 /OUTPUT 4 "max_lru_value";
v0x595480254e90_0 .var/i "i", 31 0;
v0x595480254f90 .array "lru_count", 3 0;
v0x595480254f90_0 .net v0x595480254f90 0, 3 0, L_0x595480275f00; 1 drivers
v0x595480254f90_1 .net v0x595480254f90 1, 3 0, L_0x595480275fc0; 1 drivers
v0x595480254f90_2 .net v0x595480254f90 2, 3 0, L_0x5954802761d0; 1 drivers
v0x595480254f90_3 .net v0x595480254f90 3, 3 0, L_0x595480276290; 1 drivers
v0x595480255100_0 .var "max_lru_value", 3 0;
v0x5954802551f0_0 .var "min_lru_value", 3 0;
v0x5954802552d0_0 .var "replace_way", 1 0;
E_0x595480254df0/0 .event edge, v0x595480254f90_0, v0x595480254f90_1, v0x595480254f90_2, v0x595480254f90_3;
E_0x595480254df0/1 .event edge, v0x5954802551f0_0, v0x595480255100_0;
E_0x595480254df0 .event/or E_0x595480254df0/0, E_0x595480254df0/1;
S_0x595480255480 .scope module, "storage" "tlb_storage" 7 95, 11 6 0, S_0x595480227890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "rd_set_index";
    .port_info 3 /OUTPUT 4 "rd_valid";
    .port_info 4 /OUTPUT 80 "rd_vpn";
    .port_info 5 /OUTPUT 80 "rd_ppn";
    .port_info 6 /OUTPUT 8 "rd_perms";
    .port_info 7 /OUTPUT 16 "rd_lru_count";
    .port_info 8 /INPUT 1 "wr_en";
    .port_info 9 /INPUT 4 "wr_set_index";
    .port_info 10 /INPUT 2 "wr_way";
    .port_info 11 /INPUT 1 "wr_valid";
    .port_info 12 /INPUT 20 "wr_vpn";
    .port_info 13 /INPUT 20 "wr_ppn";
    .port_info 14 /INPUT 2 "wr_perms";
    .port_info 15 /INPUT 4 "wr_lru_count";
    .port_info 16 /INPUT 1 "lru_update_en";
    .port_info 17 /INPUT 4 "lru_set_index";
    .port_info 18 /INPUT 2 "lru_way";
    .port_info 19 /INPUT 4 "lru_value";
v0x595480256a40_0 .net "clk", 0 0, o0x721881c39038;  alias, 0 drivers
v0x595480256b00_0 .net "lru_set_index", 3 0, L_0x595480271940;  alias, 1 drivers
v0x595480256bd0_0 .net "lru_update_en", 0 0, L_0x595480270a90;  1 drivers
v0x595480256ca0_0 .net "lru_value", 3 0, L_0x595480270e20;  1 drivers
v0x595480256d60_0 .net "lru_way", 1 0, L_0x5954802725e0;  alias, 1 drivers
v0x595480256e70_0 .var/i "r", 31 0;
v0x595480256f30 .array "rd_lru_count", 3 0, 3 0;
v0x5954802570a0 .array "rd_perms", 3 0, 1 0;
v0x595480257210 .array "rd_ppn", 3 0, 19 0;
v0x595480257380_0 .net "rd_set_index", 3 0, L_0x595480271940;  alias, 1 drivers
v0x595480257440 .array "rd_valid", 3 0, 0 0;
v0x595480257560 .array "rd_vpn", 3 0, 19 0;
v0x5954802576d0_0 .net "rst", 0 0, o0x721881c392d8;  alias, 0 drivers
v0x5954802577a0 .array "tlb_lru_count", 63 0, 3 0;
v0x595480258250 .array "tlb_perms", 63 0, 1 0;
v0x595480258d20 .array "tlb_ppn", 63 0, 19 0;
v0x5954802597f0 .array "tlb_valid", 63 0, 0 0;
v0x59548025a2a0 .array "tlb_vpn", 63 0, 19 0;
v0x59548025ad70_0 .net "wr_en", 0 0, v0x59548025e0f0_0;  1 drivers
v0x59548025ae30_0 .net "wr_lru_count", 3 0, v0x59548025e1c0_0;  1 drivers
v0x59548025af10_0 .net "wr_perms", 1 0, v0x59548025e290_0;  1 drivers
v0x59548025aff0_0 .net "wr_ppn", 19 0, v0x59548025e360_0;  1 drivers
v0x59548025b0d0_0 .net "wr_set_index", 3 0, L_0x595480271940;  alias, 1 drivers
v0x59548025b190_0 .net "wr_valid", 0 0, v0x59548025e430_0;  1 drivers
v0x59548025b250_0 .net "wr_vpn", 19 0, v0x59548025e500_0;  1 drivers
v0x59548025b330_0 .net "wr_way", 1 0, v0x59548025e5d0_0;  1 drivers
v0x5954802597f0_0 .array/port v0x5954802597f0, 0;
v0x5954802597f0_1 .array/port v0x5954802597f0, 1;
v0x5954802597f0_2 .array/port v0x5954802597f0, 2;
E_0x595480255850/0 .event edge, v0x595480254200_0, v0x5954802597f0_0, v0x5954802597f0_1, v0x5954802597f0_2;
v0x5954802597f0_3 .array/port v0x5954802597f0, 3;
v0x5954802597f0_4 .array/port v0x5954802597f0, 4;
v0x5954802597f0_5 .array/port v0x5954802597f0, 5;
v0x5954802597f0_6 .array/port v0x5954802597f0, 6;
E_0x595480255850/1 .event edge, v0x5954802597f0_3, v0x5954802597f0_4, v0x5954802597f0_5, v0x5954802597f0_6;
v0x5954802597f0_7 .array/port v0x5954802597f0, 7;
v0x5954802597f0_8 .array/port v0x5954802597f0, 8;
v0x5954802597f0_9 .array/port v0x5954802597f0, 9;
v0x5954802597f0_10 .array/port v0x5954802597f0, 10;
E_0x595480255850/2 .event edge, v0x5954802597f0_7, v0x5954802597f0_8, v0x5954802597f0_9, v0x5954802597f0_10;
v0x5954802597f0_11 .array/port v0x5954802597f0, 11;
v0x5954802597f0_12 .array/port v0x5954802597f0, 12;
v0x5954802597f0_13 .array/port v0x5954802597f0, 13;
v0x5954802597f0_14 .array/port v0x5954802597f0, 14;
E_0x595480255850/3 .event edge, v0x5954802597f0_11, v0x5954802597f0_12, v0x5954802597f0_13, v0x5954802597f0_14;
v0x5954802597f0_15 .array/port v0x5954802597f0, 15;
v0x5954802597f0_16 .array/port v0x5954802597f0, 16;
v0x5954802597f0_17 .array/port v0x5954802597f0, 17;
v0x5954802597f0_18 .array/port v0x5954802597f0, 18;
E_0x595480255850/4 .event edge, v0x5954802597f0_15, v0x5954802597f0_16, v0x5954802597f0_17, v0x5954802597f0_18;
v0x5954802597f0_19 .array/port v0x5954802597f0, 19;
v0x5954802597f0_20 .array/port v0x5954802597f0, 20;
v0x5954802597f0_21 .array/port v0x5954802597f0, 21;
v0x5954802597f0_22 .array/port v0x5954802597f0, 22;
E_0x595480255850/5 .event edge, v0x5954802597f0_19, v0x5954802597f0_20, v0x5954802597f0_21, v0x5954802597f0_22;
v0x5954802597f0_23 .array/port v0x5954802597f0, 23;
v0x5954802597f0_24 .array/port v0x5954802597f0, 24;
v0x5954802597f0_25 .array/port v0x5954802597f0, 25;
v0x5954802597f0_26 .array/port v0x5954802597f0, 26;
E_0x595480255850/6 .event edge, v0x5954802597f0_23, v0x5954802597f0_24, v0x5954802597f0_25, v0x5954802597f0_26;
v0x5954802597f0_27 .array/port v0x5954802597f0, 27;
v0x5954802597f0_28 .array/port v0x5954802597f0, 28;
v0x5954802597f0_29 .array/port v0x5954802597f0, 29;
v0x5954802597f0_30 .array/port v0x5954802597f0, 30;
E_0x595480255850/7 .event edge, v0x5954802597f0_27, v0x5954802597f0_28, v0x5954802597f0_29, v0x5954802597f0_30;
v0x5954802597f0_31 .array/port v0x5954802597f0, 31;
v0x5954802597f0_32 .array/port v0x5954802597f0, 32;
v0x5954802597f0_33 .array/port v0x5954802597f0, 33;
v0x5954802597f0_34 .array/port v0x5954802597f0, 34;
E_0x595480255850/8 .event edge, v0x5954802597f0_31, v0x5954802597f0_32, v0x5954802597f0_33, v0x5954802597f0_34;
v0x5954802597f0_35 .array/port v0x5954802597f0, 35;
v0x5954802597f0_36 .array/port v0x5954802597f0, 36;
v0x5954802597f0_37 .array/port v0x5954802597f0, 37;
v0x5954802597f0_38 .array/port v0x5954802597f0, 38;
E_0x595480255850/9 .event edge, v0x5954802597f0_35, v0x5954802597f0_36, v0x5954802597f0_37, v0x5954802597f0_38;
v0x5954802597f0_39 .array/port v0x5954802597f0, 39;
v0x5954802597f0_40 .array/port v0x5954802597f0, 40;
v0x5954802597f0_41 .array/port v0x5954802597f0, 41;
v0x5954802597f0_42 .array/port v0x5954802597f0, 42;
E_0x595480255850/10 .event edge, v0x5954802597f0_39, v0x5954802597f0_40, v0x5954802597f0_41, v0x5954802597f0_42;
v0x5954802597f0_43 .array/port v0x5954802597f0, 43;
v0x5954802597f0_44 .array/port v0x5954802597f0, 44;
v0x5954802597f0_45 .array/port v0x5954802597f0, 45;
v0x5954802597f0_46 .array/port v0x5954802597f0, 46;
E_0x595480255850/11 .event edge, v0x5954802597f0_43, v0x5954802597f0_44, v0x5954802597f0_45, v0x5954802597f0_46;
v0x5954802597f0_47 .array/port v0x5954802597f0, 47;
v0x5954802597f0_48 .array/port v0x5954802597f0, 48;
v0x5954802597f0_49 .array/port v0x5954802597f0, 49;
v0x5954802597f0_50 .array/port v0x5954802597f0, 50;
E_0x595480255850/12 .event edge, v0x5954802597f0_47, v0x5954802597f0_48, v0x5954802597f0_49, v0x5954802597f0_50;
v0x5954802597f0_51 .array/port v0x5954802597f0, 51;
v0x5954802597f0_52 .array/port v0x5954802597f0, 52;
v0x5954802597f0_53 .array/port v0x5954802597f0, 53;
v0x5954802597f0_54 .array/port v0x5954802597f0, 54;
E_0x595480255850/13 .event edge, v0x5954802597f0_51, v0x5954802597f0_52, v0x5954802597f0_53, v0x5954802597f0_54;
v0x5954802597f0_55 .array/port v0x5954802597f0, 55;
v0x5954802597f0_56 .array/port v0x5954802597f0, 56;
v0x5954802597f0_57 .array/port v0x5954802597f0, 57;
v0x5954802597f0_58 .array/port v0x5954802597f0, 58;
E_0x595480255850/14 .event edge, v0x5954802597f0_55, v0x5954802597f0_56, v0x5954802597f0_57, v0x5954802597f0_58;
v0x5954802597f0_59 .array/port v0x5954802597f0, 59;
v0x5954802597f0_60 .array/port v0x5954802597f0, 60;
v0x5954802597f0_61 .array/port v0x5954802597f0, 61;
v0x5954802597f0_62 .array/port v0x5954802597f0, 62;
E_0x595480255850/15 .event edge, v0x5954802597f0_59, v0x5954802597f0_60, v0x5954802597f0_61, v0x5954802597f0_62;
v0x5954802597f0_63 .array/port v0x5954802597f0, 63;
v0x59548025a2a0_0 .array/port v0x59548025a2a0, 0;
v0x59548025a2a0_1 .array/port v0x59548025a2a0, 1;
v0x59548025a2a0_2 .array/port v0x59548025a2a0, 2;
E_0x595480255850/16 .event edge, v0x5954802597f0_63, v0x59548025a2a0_0, v0x59548025a2a0_1, v0x59548025a2a0_2;
v0x59548025a2a0_3 .array/port v0x59548025a2a0, 3;
v0x59548025a2a0_4 .array/port v0x59548025a2a0, 4;
v0x59548025a2a0_5 .array/port v0x59548025a2a0, 5;
v0x59548025a2a0_6 .array/port v0x59548025a2a0, 6;
E_0x595480255850/17 .event edge, v0x59548025a2a0_3, v0x59548025a2a0_4, v0x59548025a2a0_5, v0x59548025a2a0_6;
v0x59548025a2a0_7 .array/port v0x59548025a2a0, 7;
v0x59548025a2a0_8 .array/port v0x59548025a2a0, 8;
v0x59548025a2a0_9 .array/port v0x59548025a2a0, 9;
v0x59548025a2a0_10 .array/port v0x59548025a2a0, 10;
E_0x595480255850/18 .event edge, v0x59548025a2a0_7, v0x59548025a2a0_8, v0x59548025a2a0_9, v0x59548025a2a0_10;
v0x59548025a2a0_11 .array/port v0x59548025a2a0, 11;
v0x59548025a2a0_12 .array/port v0x59548025a2a0, 12;
v0x59548025a2a0_13 .array/port v0x59548025a2a0, 13;
v0x59548025a2a0_14 .array/port v0x59548025a2a0, 14;
E_0x595480255850/19 .event edge, v0x59548025a2a0_11, v0x59548025a2a0_12, v0x59548025a2a0_13, v0x59548025a2a0_14;
v0x59548025a2a0_15 .array/port v0x59548025a2a0, 15;
v0x59548025a2a0_16 .array/port v0x59548025a2a0, 16;
v0x59548025a2a0_17 .array/port v0x59548025a2a0, 17;
v0x59548025a2a0_18 .array/port v0x59548025a2a0, 18;
E_0x595480255850/20 .event edge, v0x59548025a2a0_15, v0x59548025a2a0_16, v0x59548025a2a0_17, v0x59548025a2a0_18;
v0x59548025a2a0_19 .array/port v0x59548025a2a0, 19;
v0x59548025a2a0_20 .array/port v0x59548025a2a0, 20;
v0x59548025a2a0_21 .array/port v0x59548025a2a0, 21;
v0x59548025a2a0_22 .array/port v0x59548025a2a0, 22;
E_0x595480255850/21 .event edge, v0x59548025a2a0_19, v0x59548025a2a0_20, v0x59548025a2a0_21, v0x59548025a2a0_22;
v0x59548025a2a0_23 .array/port v0x59548025a2a0, 23;
v0x59548025a2a0_24 .array/port v0x59548025a2a0, 24;
v0x59548025a2a0_25 .array/port v0x59548025a2a0, 25;
v0x59548025a2a0_26 .array/port v0x59548025a2a0, 26;
E_0x595480255850/22 .event edge, v0x59548025a2a0_23, v0x59548025a2a0_24, v0x59548025a2a0_25, v0x59548025a2a0_26;
v0x59548025a2a0_27 .array/port v0x59548025a2a0, 27;
v0x59548025a2a0_28 .array/port v0x59548025a2a0, 28;
v0x59548025a2a0_29 .array/port v0x59548025a2a0, 29;
v0x59548025a2a0_30 .array/port v0x59548025a2a0, 30;
E_0x595480255850/23 .event edge, v0x59548025a2a0_27, v0x59548025a2a0_28, v0x59548025a2a0_29, v0x59548025a2a0_30;
v0x59548025a2a0_31 .array/port v0x59548025a2a0, 31;
v0x59548025a2a0_32 .array/port v0x59548025a2a0, 32;
v0x59548025a2a0_33 .array/port v0x59548025a2a0, 33;
v0x59548025a2a0_34 .array/port v0x59548025a2a0, 34;
E_0x595480255850/24 .event edge, v0x59548025a2a0_31, v0x59548025a2a0_32, v0x59548025a2a0_33, v0x59548025a2a0_34;
v0x59548025a2a0_35 .array/port v0x59548025a2a0, 35;
v0x59548025a2a0_36 .array/port v0x59548025a2a0, 36;
v0x59548025a2a0_37 .array/port v0x59548025a2a0, 37;
v0x59548025a2a0_38 .array/port v0x59548025a2a0, 38;
E_0x595480255850/25 .event edge, v0x59548025a2a0_35, v0x59548025a2a0_36, v0x59548025a2a0_37, v0x59548025a2a0_38;
v0x59548025a2a0_39 .array/port v0x59548025a2a0, 39;
v0x59548025a2a0_40 .array/port v0x59548025a2a0, 40;
v0x59548025a2a0_41 .array/port v0x59548025a2a0, 41;
v0x59548025a2a0_42 .array/port v0x59548025a2a0, 42;
E_0x595480255850/26 .event edge, v0x59548025a2a0_39, v0x59548025a2a0_40, v0x59548025a2a0_41, v0x59548025a2a0_42;
v0x59548025a2a0_43 .array/port v0x59548025a2a0, 43;
v0x59548025a2a0_44 .array/port v0x59548025a2a0, 44;
v0x59548025a2a0_45 .array/port v0x59548025a2a0, 45;
v0x59548025a2a0_46 .array/port v0x59548025a2a0, 46;
E_0x595480255850/27 .event edge, v0x59548025a2a0_43, v0x59548025a2a0_44, v0x59548025a2a0_45, v0x59548025a2a0_46;
v0x59548025a2a0_47 .array/port v0x59548025a2a0, 47;
v0x59548025a2a0_48 .array/port v0x59548025a2a0, 48;
v0x59548025a2a0_49 .array/port v0x59548025a2a0, 49;
v0x59548025a2a0_50 .array/port v0x59548025a2a0, 50;
E_0x595480255850/28 .event edge, v0x59548025a2a0_47, v0x59548025a2a0_48, v0x59548025a2a0_49, v0x59548025a2a0_50;
v0x59548025a2a0_51 .array/port v0x59548025a2a0, 51;
v0x59548025a2a0_52 .array/port v0x59548025a2a0, 52;
v0x59548025a2a0_53 .array/port v0x59548025a2a0, 53;
v0x59548025a2a0_54 .array/port v0x59548025a2a0, 54;
E_0x595480255850/29 .event edge, v0x59548025a2a0_51, v0x59548025a2a0_52, v0x59548025a2a0_53, v0x59548025a2a0_54;
v0x59548025a2a0_55 .array/port v0x59548025a2a0, 55;
v0x59548025a2a0_56 .array/port v0x59548025a2a0, 56;
v0x59548025a2a0_57 .array/port v0x59548025a2a0, 57;
v0x59548025a2a0_58 .array/port v0x59548025a2a0, 58;
E_0x595480255850/30 .event edge, v0x59548025a2a0_55, v0x59548025a2a0_56, v0x59548025a2a0_57, v0x59548025a2a0_58;
v0x59548025a2a0_59 .array/port v0x59548025a2a0, 59;
v0x59548025a2a0_60 .array/port v0x59548025a2a0, 60;
v0x59548025a2a0_61 .array/port v0x59548025a2a0, 61;
v0x59548025a2a0_62 .array/port v0x59548025a2a0, 62;
E_0x595480255850/31 .event edge, v0x59548025a2a0_59, v0x59548025a2a0_60, v0x59548025a2a0_61, v0x59548025a2a0_62;
v0x59548025a2a0_63 .array/port v0x59548025a2a0, 63;
v0x595480258d20_0 .array/port v0x595480258d20, 0;
v0x595480258d20_1 .array/port v0x595480258d20, 1;
v0x595480258d20_2 .array/port v0x595480258d20, 2;
E_0x595480255850/32 .event edge, v0x59548025a2a0_63, v0x595480258d20_0, v0x595480258d20_1, v0x595480258d20_2;
v0x595480258d20_3 .array/port v0x595480258d20, 3;
v0x595480258d20_4 .array/port v0x595480258d20, 4;
v0x595480258d20_5 .array/port v0x595480258d20, 5;
v0x595480258d20_6 .array/port v0x595480258d20, 6;
E_0x595480255850/33 .event edge, v0x595480258d20_3, v0x595480258d20_4, v0x595480258d20_5, v0x595480258d20_6;
v0x595480258d20_7 .array/port v0x595480258d20, 7;
v0x595480258d20_8 .array/port v0x595480258d20, 8;
v0x595480258d20_9 .array/port v0x595480258d20, 9;
v0x595480258d20_10 .array/port v0x595480258d20, 10;
E_0x595480255850/34 .event edge, v0x595480258d20_7, v0x595480258d20_8, v0x595480258d20_9, v0x595480258d20_10;
v0x595480258d20_11 .array/port v0x595480258d20, 11;
v0x595480258d20_12 .array/port v0x595480258d20, 12;
v0x595480258d20_13 .array/port v0x595480258d20, 13;
v0x595480258d20_14 .array/port v0x595480258d20, 14;
E_0x595480255850/35 .event edge, v0x595480258d20_11, v0x595480258d20_12, v0x595480258d20_13, v0x595480258d20_14;
v0x595480258d20_15 .array/port v0x595480258d20, 15;
v0x595480258d20_16 .array/port v0x595480258d20, 16;
v0x595480258d20_17 .array/port v0x595480258d20, 17;
v0x595480258d20_18 .array/port v0x595480258d20, 18;
E_0x595480255850/36 .event edge, v0x595480258d20_15, v0x595480258d20_16, v0x595480258d20_17, v0x595480258d20_18;
v0x595480258d20_19 .array/port v0x595480258d20, 19;
v0x595480258d20_20 .array/port v0x595480258d20, 20;
v0x595480258d20_21 .array/port v0x595480258d20, 21;
v0x595480258d20_22 .array/port v0x595480258d20, 22;
E_0x595480255850/37 .event edge, v0x595480258d20_19, v0x595480258d20_20, v0x595480258d20_21, v0x595480258d20_22;
v0x595480258d20_23 .array/port v0x595480258d20, 23;
v0x595480258d20_24 .array/port v0x595480258d20, 24;
v0x595480258d20_25 .array/port v0x595480258d20, 25;
v0x595480258d20_26 .array/port v0x595480258d20, 26;
E_0x595480255850/38 .event edge, v0x595480258d20_23, v0x595480258d20_24, v0x595480258d20_25, v0x595480258d20_26;
v0x595480258d20_27 .array/port v0x595480258d20, 27;
v0x595480258d20_28 .array/port v0x595480258d20, 28;
v0x595480258d20_29 .array/port v0x595480258d20, 29;
v0x595480258d20_30 .array/port v0x595480258d20, 30;
E_0x595480255850/39 .event edge, v0x595480258d20_27, v0x595480258d20_28, v0x595480258d20_29, v0x595480258d20_30;
v0x595480258d20_31 .array/port v0x595480258d20, 31;
v0x595480258d20_32 .array/port v0x595480258d20, 32;
v0x595480258d20_33 .array/port v0x595480258d20, 33;
v0x595480258d20_34 .array/port v0x595480258d20, 34;
E_0x595480255850/40 .event edge, v0x595480258d20_31, v0x595480258d20_32, v0x595480258d20_33, v0x595480258d20_34;
v0x595480258d20_35 .array/port v0x595480258d20, 35;
v0x595480258d20_36 .array/port v0x595480258d20, 36;
v0x595480258d20_37 .array/port v0x595480258d20, 37;
v0x595480258d20_38 .array/port v0x595480258d20, 38;
E_0x595480255850/41 .event edge, v0x595480258d20_35, v0x595480258d20_36, v0x595480258d20_37, v0x595480258d20_38;
v0x595480258d20_39 .array/port v0x595480258d20, 39;
v0x595480258d20_40 .array/port v0x595480258d20, 40;
v0x595480258d20_41 .array/port v0x595480258d20, 41;
v0x595480258d20_42 .array/port v0x595480258d20, 42;
E_0x595480255850/42 .event edge, v0x595480258d20_39, v0x595480258d20_40, v0x595480258d20_41, v0x595480258d20_42;
v0x595480258d20_43 .array/port v0x595480258d20, 43;
v0x595480258d20_44 .array/port v0x595480258d20, 44;
v0x595480258d20_45 .array/port v0x595480258d20, 45;
v0x595480258d20_46 .array/port v0x595480258d20, 46;
E_0x595480255850/43 .event edge, v0x595480258d20_43, v0x595480258d20_44, v0x595480258d20_45, v0x595480258d20_46;
v0x595480258d20_47 .array/port v0x595480258d20, 47;
v0x595480258d20_48 .array/port v0x595480258d20, 48;
v0x595480258d20_49 .array/port v0x595480258d20, 49;
v0x595480258d20_50 .array/port v0x595480258d20, 50;
E_0x595480255850/44 .event edge, v0x595480258d20_47, v0x595480258d20_48, v0x595480258d20_49, v0x595480258d20_50;
v0x595480258d20_51 .array/port v0x595480258d20, 51;
v0x595480258d20_52 .array/port v0x595480258d20, 52;
v0x595480258d20_53 .array/port v0x595480258d20, 53;
v0x595480258d20_54 .array/port v0x595480258d20, 54;
E_0x595480255850/45 .event edge, v0x595480258d20_51, v0x595480258d20_52, v0x595480258d20_53, v0x595480258d20_54;
v0x595480258d20_55 .array/port v0x595480258d20, 55;
v0x595480258d20_56 .array/port v0x595480258d20, 56;
v0x595480258d20_57 .array/port v0x595480258d20, 57;
v0x595480258d20_58 .array/port v0x595480258d20, 58;
E_0x595480255850/46 .event edge, v0x595480258d20_55, v0x595480258d20_56, v0x595480258d20_57, v0x595480258d20_58;
v0x595480258d20_59 .array/port v0x595480258d20, 59;
v0x595480258d20_60 .array/port v0x595480258d20, 60;
v0x595480258d20_61 .array/port v0x595480258d20, 61;
v0x595480258d20_62 .array/port v0x595480258d20, 62;
E_0x595480255850/47 .event edge, v0x595480258d20_59, v0x595480258d20_60, v0x595480258d20_61, v0x595480258d20_62;
v0x595480258d20_63 .array/port v0x595480258d20, 63;
v0x595480258250_0 .array/port v0x595480258250, 0;
v0x595480258250_1 .array/port v0x595480258250, 1;
v0x595480258250_2 .array/port v0x595480258250, 2;
E_0x595480255850/48 .event edge, v0x595480258d20_63, v0x595480258250_0, v0x595480258250_1, v0x595480258250_2;
v0x595480258250_3 .array/port v0x595480258250, 3;
v0x595480258250_4 .array/port v0x595480258250, 4;
v0x595480258250_5 .array/port v0x595480258250, 5;
v0x595480258250_6 .array/port v0x595480258250, 6;
E_0x595480255850/49 .event edge, v0x595480258250_3, v0x595480258250_4, v0x595480258250_5, v0x595480258250_6;
v0x595480258250_7 .array/port v0x595480258250, 7;
v0x595480258250_8 .array/port v0x595480258250, 8;
v0x595480258250_9 .array/port v0x595480258250, 9;
v0x595480258250_10 .array/port v0x595480258250, 10;
E_0x595480255850/50 .event edge, v0x595480258250_7, v0x595480258250_8, v0x595480258250_9, v0x595480258250_10;
v0x595480258250_11 .array/port v0x595480258250, 11;
v0x595480258250_12 .array/port v0x595480258250, 12;
v0x595480258250_13 .array/port v0x595480258250, 13;
v0x595480258250_14 .array/port v0x595480258250, 14;
E_0x595480255850/51 .event edge, v0x595480258250_11, v0x595480258250_12, v0x595480258250_13, v0x595480258250_14;
v0x595480258250_15 .array/port v0x595480258250, 15;
v0x595480258250_16 .array/port v0x595480258250, 16;
v0x595480258250_17 .array/port v0x595480258250, 17;
v0x595480258250_18 .array/port v0x595480258250, 18;
E_0x595480255850/52 .event edge, v0x595480258250_15, v0x595480258250_16, v0x595480258250_17, v0x595480258250_18;
v0x595480258250_19 .array/port v0x595480258250, 19;
v0x595480258250_20 .array/port v0x595480258250, 20;
v0x595480258250_21 .array/port v0x595480258250, 21;
v0x595480258250_22 .array/port v0x595480258250, 22;
E_0x595480255850/53 .event edge, v0x595480258250_19, v0x595480258250_20, v0x595480258250_21, v0x595480258250_22;
v0x595480258250_23 .array/port v0x595480258250, 23;
v0x595480258250_24 .array/port v0x595480258250, 24;
v0x595480258250_25 .array/port v0x595480258250, 25;
v0x595480258250_26 .array/port v0x595480258250, 26;
E_0x595480255850/54 .event edge, v0x595480258250_23, v0x595480258250_24, v0x595480258250_25, v0x595480258250_26;
v0x595480258250_27 .array/port v0x595480258250, 27;
v0x595480258250_28 .array/port v0x595480258250, 28;
v0x595480258250_29 .array/port v0x595480258250, 29;
v0x595480258250_30 .array/port v0x595480258250, 30;
E_0x595480255850/55 .event edge, v0x595480258250_27, v0x595480258250_28, v0x595480258250_29, v0x595480258250_30;
v0x595480258250_31 .array/port v0x595480258250, 31;
v0x595480258250_32 .array/port v0x595480258250, 32;
v0x595480258250_33 .array/port v0x595480258250, 33;
v0x595480258250_34 .array/port v0x595480258250, 34;
E_0x595480255850/56 .event edge, v0x595480258250_31, v0x595480258250_32, v0x595480258250_33, v0x595480258250_34;
v0x595480258250_35 .array/port v0x595480258250, 35;
v0x595480258250_36 .array/port v0x595480258250, 36;
v0x595480258250_37 .array/port v0x595480258250, 37;
v0x595480258250_38 .array/port v0x595480258250, 38;
E_0x595480255850/57 .event edge, v0x595480258250_35, v0x595480258250_36, v0x595480258250_37, v0x595480258250_38;
v0x595480258250_39 .array/port v0x595480258250, 39;
v0x595480258250_40 .array/port v0x595480258250, 40;
v0x595480258250_41 .array/port v0x595480258250, 41;
v0x595480258250_42 .array/port v0x595480258250, 42;
E_0x595480255850/58 .event edge, v0x595480258250_39, v0x595480258250_40, v0x595480258250_41, v0x595480258250_42;
v0x595480258250_43 .array/port v0x595480258250, 43;
v0x595480258250_44 .array/port v0x595480258250, 44;
v0x595480258250_45 .array/port v0x595480258250, 45;
v0x595480258250_46 .array/port v0x595480258250, 46;
E_0x595480255850/59 .event edge, v0x595480258250_43, v0x595480258250_44, v0x595480258250_45, v0x595480258250_46;
v0x595480258250_47 .array/port v0x595480258250, 47;
v0x595480258250_48 .array/port v0x595480258250, 48;
v0x595480258250_49 .array/port v0x595480258250, 49;
v0x595480258250_50 .array/port v0x595480258250, 50;
E_0x595480255850/60 .event edge, v0x595480258250_47, v0x595480258250_48, v0x595480258250_49, v0x595480258250_50;
v0x595480258250_51 .array/port v0x595480258250, 51;
v0x595480258250_52 .array/port v0x595480258250, 52;
v0x595480258250_53 .array/port v0x595480258250, 53;
v0x595480258250_54 .array/port v0x595480258250, 54;
E_0x595480255850/61 .event edge, v0x595480258250_51, v0x595480258250_52, v0x595480258250_53, v0x595480258250_54;
v0x595480258250_55 .array/port v0x595480258250, 55;
v0x595480258250_56 .array/port v0x595480258250, 56;
v0x595480258250_57 .array/port v0x595480258250, 57;
v0x595480258250_58 .array/port v0x595480258250, 58;
E_0x595480255850/62 .event edge, v0x595480258250_55, v0x595480258250_56, v0x595480258250_57, v0x595480258250_58;
v0x595480258250_59 .array/port v0x595480258250, 59;
v0x595480258250_60 .array/port v0x595480258250, 60;
v0x595480258250_61 .array/port v0x595480258250, 61;
v0x595480258250_62 .array/port v0x595480258250, 62;
E_0x595480255850/63 .event edge, v0x595480258250_59, v0x595480258250_60, v0x595480258250_61, v0x595480258250_62;
v0x595480258250_63 .array/port v0x595480258250, 63;
v0x5954802577a0_0 .array/port v0x5954802577a0, 0;
v0x5954802577a0_1 .array/port v0x5954802577a0, 1;
v0x5954802577a0_2 .array/port v0x5954802577a0, 2;
E_0x595480255850/64 .event edge, v0x595480258250_63, v0x5954802577a0_0, v0x5954802577a0_1, v0x5954802577a0_2;
v0x5954802577a0_3 .array/port v0x5954802577a0, 3;
v0x5954802577a0_4 .array/port v0x5954802577a0, 4;
v0x5954802577a0_5 .array/port v0x5954802577a0, 5;
v0x5954802577a0_6 .array/port v0x5954802577a0, 6;
E_0x595480255850/65 .event edge, v0x5954802577a0_3, v0x5954802577a0_4, v0x5954802577a0_5, v0x5954802577a0_6;
v0x5954802577a0_7 .array/port v0x5954802577a0, 7;
v0x5954802577a0_8 .array/port v0x5954802577a0, 8;
v0x5954802577a0_9 .array/port v0x5954802577a0, 9;
v0x5954802577a0_10 .array/port v0x5954802577a0, 10;
E_0x595480255850/66 .event edge, v0x5954802577a0_7, v0x5954802577a0_8, v0x5954802577a0_9, v0x5954802577a0_10;
v0x5954802577a0_11 .array/port v0x5954802577a0, 11;
v0x5954802577a0_12 .array/port v0x5954802577a0, 12;
v0x5954802577a0_13 .array/port v0x5954802577a0, 13;
v0x5954802577a0_14 .array/port v0x5954802577a0, 14;
E_0x595480255850/67 .event edge, v0x5954802577a0_11, v0x5954802577a0_12, v0x5954802577a0_13, v0x5954802577a0_14;
v0x5954802577a0_15 .array/port v0x5954802577a0, 15;
v0x5954802577a0_16 .array/port v0x5954802577a0, 16;
v0x5954802577a0_17 .array/port v0x5954802577a0, 17;
v0x5954802577a0_18 .array/port v0x5954802577a0, 18;
E_0x595480255850/68 .event edge, v0x5954802577a0_15, v0x5954802577a0_16, v0x5954802577a0_17, v0x5954802577a0_18;
v0x5954802577a0_19 .array/port v0x5954802577a0, 19;
v0x5954802577a0_20 .array/port v0x5954802577a0, 20;
v0x5954802577a0_21 .array/port v0x5954802577a0, 21;
v0x5954802577a0_22 .array/port v0x5954802577a0, 22;
E_0x595480255850/69 .event edge, v0x5954802577a0_19, v0x5954802577a0_20, v0x5954802577a0_21, v0x5954802577a0_22;
v0x5954802577a0_23 .array/port v0x5954802577a0, 23;
v0x5954802577a0_24 .array/port v0x5954802577a0, 24;
v0x5954802577a0_25 .array/port v0x5954802577a0, 25;
v0x5954802577a0_26 .array/port v0x5954802577a0, 26;
E_0x595480255850/70 .event edge, v0x5954802577a0_23, v0x5954802577a0_24, v0x5954802577a0_25, v0x5954802577a0_26;
v0x5954802577a0_27 .array/port v0x5954802577a0, 27;
v0x5954802577a0_28 .array/port v0x5954802577a0, 28;
v0x5954802577a0_29 .array/port v0x5954802577a0, 29;
v0x5954802577a0_30 .array/port v0x5954802577a0, 30;
E_0x595480255850/71 .event edge, v0x5954802577a0_27, v0x5954802577a0_28, v0x5954802577a0_29, v0x5954802577a0_30;
v0x5954802577a0_31 .array/port v0x5954802577a0, 31;
v0x5954802577a0_32 .array/port v0x5954802577a0, 32;
v0x5954802577a0_33 .array/port v0x5954802577a0, 33;
v0x5954802577a0_34 .array/port v0x5954802577a0, 34;
E_0x595480255850/72 .event edge, v0x5954802577a0_31, v0x5954802577a0_32, v0x5954802577a0_33, v0x5954802577a0_34;
v0x5954802577a0_35 .array/port v0x5954802577a0, 35;
v0x5954802577a0_36 .array/port v0x5954802577a0, 36;
v0x5954802577a0_37 .array/port v0x5954802577a0, 37;
v0x5954802577a0_38 .array/port v0x5954802577a0, 38;
E_0x595480255850/73 .event edge, v0x5954802577a0_35, v0x5954802577a0_36, v0x5954802577a0_37, v0x5954802577a0_38;
v0x5954802577a0_39 .array/port v0x5954802577a0, 39;
v0x5954802577a0_40 .array/port v0x5954802577a0, 40;
v0x5954802577a0_41 .array/port v0x5954802577a0, 41;
v0x5954802577a0_42 .array/port v0x5954802577a0, 42;
E_0x595480255850/74 .event edge, v0x5954802577a0_39, v0x5954802577a0_40, v0x5954802577a0_41, v0x5954802577a0_42;
v0x5954802577a0_43 .array/port v0x5954802577a0, 43;
v0x5954802577a0_44 .array/port v0x5954802577a0, 44;
v0x5954802577a0_45 .array/port v0x5954802577a0, 45;
v0x5954802577a0_46 .array/port v0x5954802577a0, 46;
E_0x595480255850/75 .event edge, v0x5954802577a0_43, v0x5954802577a0_44, v0x5954802577a0_45, v0x5954802577a0_46;
v0x5954802577a0_47 .array/port v0x5954802577a0, 47;
v0x5954802577a0_48 .array/port v0x5954802577a0, 48;
v0x5954802577a0_49 .array/port v0x5954802577a0, 49;
v0x5954802577a0_50 .array/port v0x5954802577a0, 50;
E_0x595480255850/76 .event edge, v0x5954802577a0_47, v0x5954802577a0_48, v0x5954802577a0_49, v0x5954802577a0_50;
v0x5954802577a0_51 .array/port v0x5954802577a0, 51;
v0x5954802577a0_52 .array/port v0x5954802577a0, 52;
v0x5954802577a0_53 .array/port v0x5954802577a0, 53;
v0x5954802577a0_54 .array/port v0x5954802577a0, 54;
E_0x595480255850/77 .event edge, v0x5954802577a0_51, v0x5954802577a0_52, v0x5954802577a0_53, v0x5954802577a0_54;
v0x5954802577a0_55 .array/port v0x5954802577a0, 55;
v0x5954802577a0_56 .array/port v0x5954802577a0, 56;
v0x5954802577a0_57 .array/port v0x5954802577a0, 57;
v0x5954802577a0_58 .array/port v0x5954802577a0, 58;
E_0x595480255850/78 .event edge, v0x5954802577a0_55, v0x5954802577a0_56, v0x5954802577a0_57, v0x5954802577a0_58;
v0x5954802577a0_59 .array/port v0x5954802577a0, 59;
v0x5954802577a0_60 .array/port v0x5954802577a0, 60;
v0x5954802577a0_61 .array/port v0x5954802577a0, 61;
v0x5954802577a0_62 .array/port v0x5954802577a0, 62;
E_0x595480255850/79 .event edge, v0x5954802577a0_59, v0x5954802577a0_60, v0x5954802577a0_61, v0x5954802577a0_62;
v0x5954802577a0_63 .array/port v0x5954802577a0, 63;
E_0x595480255850/80 .event edge, v0x5954802577a0_63;
E_0x595480255850 .event/or E_0x595480255850/0, E_0x595480255850/1, E_0x595480255850/2, E_0x595480255850/3, E_0x595480255850/4, E_0x595480255850/5, E_0x595480255850/6, E_0x595480255850/7, E_0x595480255850/8, E_0x595480255850/9, E_0x595480255850/10, E_0x595480255850/11, E_0x595480255850/12, E_0x595480255850/13, E_0x595480255850/14, E_0x595480255850/15, E_0x595480255850/16, E_0x595480255850/17, E_0x595480255850/18, E_0x595480255850/19, E_0x595480255850/20, E_0x595480255850/21, E_0x595480255850/22, E_0x595480255850/23, E_0x595480255850/24, E_0x595480255850/25, E_0x595480255850/26, E_0x595480255850/27, E_0x595480255850/28, E_0x595480255850/29, E_0x595480255850/30, E_0x595480255850/31, E_0x595480255850/32, E_0x595480255850/33, E_0x595480255850/34, E_0x595480255850/35, E_0x595480255850/36, E_0x595480255850/37, E_0x595480255850/38, E_0x595480255850/39, E_0x595480255850/40, E_0x595480255850/41, E_0x595480255850/42, E_0x595480255850/43, E_0x595480255850/44, E_0x595480255850/45, E_0x595480255850/46, E_0x595480255850/47, E_0x595480255850/48, E_0x595480255850/49, E_0x595480255850/50, E_0x595480255850/51, E_0x595480255850/52, E_0x595480255850/53, E_0x595480255850/54, E_0x595480255850/55, E_0x595480255850/56, E_0x595480255850/57, E_0x595480255850/58, E_0x595480255850/59, E_0x595480255850/60, E_0x595480255850/61, E_0x595480255850/62, E_0x595480255850/63, E_0x595480255850/64, E_0x595480255850/65, E_0x595480255850/66, E_0x595480255850/67, E_0x595480255850/68, E_0x595480255850/69, E_0x595480255850/70, E_0x595480255850/71, E_0x595480255850/72, E_0x595480255850/73, E_0x595480255850/74, E_0x595480255850/75, E_0x595480255850/76, E_0x595480255850/77, E_0x595480255850/78, E_0x595480255850/79, E_0x595480255850/80;
S_0x5954802562a0 .scope begin, "$unm_blk_59" "$unm_blk_59" 11 63, 11 63 0, S_0x595480255480;
 .timescale 0 0;
v0x5954802564a0_0 .var/i "s", 31 0;
v0x5954802565a0_0 .var/i "w", 31 0;
S_0x595480256680 .scope begin, "$unm_blk_65" "$unm_blk_65" 11 90, 11 90 0, S_0x595480255480;
 .timescale 0 0;
v0x595480256880_0 .var/i "s", 31 0;
v0x595480256960_0 .var/i "w", 31 0;
    .scope S_0x595480248f30;
T_4 ;
    %wait E_0x59548019a160;
    %load/vec4 v0x59548024a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59548024a260_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x595480249fb0_0;
    %assign/vec4 v0x59548024a260_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x595480248f30;
T_5 ;
    %wait E_0x5954800e90b0;
    %load/vec4 v0x59548024a260_0;
    %store/vec4 v0x595480249fb0_0, 0, 2;
    %load/vec4 v0x59548024a260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x595480249fb0_0, 0, 2;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x595480249d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x595480249fb0_0, 0, 2;
T_5.5 ;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x595480249fb0_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x595480249e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x595480249fb0_0, 0, 2;
T_5.7 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x595480248f30;
T_6 ;
    %wait E_0x59548019a160;
    %load/vec4 v0x59548024a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x595480249cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x595480249ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x595480249bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x595480249af0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x59548024a260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x595480249cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x595480249ef0_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x595480249d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x595480249a10_0;
    %assign/vec4 v0x595480249af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x595480249cb0_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x595480249cb0_0, 0;
T_6.8 ;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x5954801b7670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x59548024a340_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x595480249950, 4;
    %assign/vec4 v0x595480249bd0_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x595480249bd0_0, 0;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x595480249ef0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x595480249e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x595480249ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x595480249cb0_0, 0;
T_6.11 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x595480248f30;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x595480249870_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x595480249870_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x595480249870_0;
    %store/vec4a v0x595480249950, 4, 0;
    %load/vec4 v0x595480249870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x595480249870_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 2049, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x595480249950, 4, 0;
    %pushi/vec4 305397767, 0, 32;
    %ix/load 4, 257, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x595480249950, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 258, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x595480249950, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x595480249950, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 513, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x595480249950, 4, 0;
    %pushi/vec4 301989895, 0, 32;
    %ix/load 4, 514, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x595480249950, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 515, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x595480249950, 4, 0;
    %vpi_call/w 5 153 "$display", "Memory initialized with %d words", P_0x5954802491b0 {0 0 0};
    %vpi_call/w 5 154 "$display", "Page table structure (1024-word memory):" {0 0 0};
    %vpi_call/w 5 155 "$display", "  Root PT at 0x0400 (word index 256)" {0 0 0};
    %vpi_call/w 5 157 "$display", "  L2 PT at 0x0800 (word index 512)" {0 0 0};
    %vpi_call/w 5 159 "$display", "  Usable address range: 0x0000-0x%04X", 32'sb00000000000000000000111111111100 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x595480248f30;
T_8 ;
    %wait E_0x59548019a160;
    %load/vec4 v0x595480249d70_0;
    %load/vec4 v0x595480249cb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call/w 5 170 "$display", "[MEM] Request: addr=0x%08h, word_idx=%d", v0x595480249a10_0, &PV<v0x595480249a10_0, 2, 10> {0 0 0};
T_8.0 ;
    %load/vec4 v0x595480249ef0_0;
    %load/vec4 v0x595480249e30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %vpi_call/w 5 173 "$display", "[MEM] Response: data=0x%08h", v0x595480249bd0_0 {0 0 0};
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x59548024a520;
T_9 ;
    %wait E_0x59548019a160;
    %load/vec4 v0x59548024c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59548024c670_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x59548024c0a0_0;
    %assign/vec4 v0x59548024c670_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x59548024a520;
T_10 ;
    %wait E_0x595480234700;
    %load/vec4 v0x59548024c670_0;
    %store/vec4 v0x59548024c0a0_0, 0, 3;
    %load/vec4 v0x59548024c670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59548024c0a0_0, 0, 3;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x59548024c280_0;
    %load/vec4 v0x59548024c1e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x59548024c0a0_0, 0, 3;
T_10.8 ;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x59548024bd60_0;
    %load/vec4 v0x59548024be30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x59548024c0a0_0, 0, 3;
T_10.10 ;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x59548024bfd0_0;
    %load/vec4 v0x59548024bf00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x59548024bc90_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x59548024c0a0_0, 0, 3;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x59548024c0a0_0, 0, 3;
T_10.15 ;
T_10.12 ;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x59548024bd60_0;
    %load/vec4 v0x59548024be30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x59548024c0a0_0, 0, 3;
T_10.16 ;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x59548024bfd0_0;
    %load/vec4 v0x59548024bf00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x59548024c0a0_0, 0, 3;
T_10.18 ;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x59548024c340_0;
    %load/vec4 v0x59548024c400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59548024c0a0_0, 0, 3;
T_10.20 ;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x59548024a520;
T_11 ;
    %wait E_0x59548019a160;
    %load/vec4 v0x59548024c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024c1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024c400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59548024c140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024be30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59548024bba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024bf00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59548024c730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59548024b730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59548024b8d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x59548024c670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024c1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024c400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024be30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024bf00_0, 0;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v0x59548024c280_0;
    %load/vec4 v0x59548024c1e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x59548024c4c0_0;
    %assign/vec4 v0x59548024c730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024c1e0_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024c1e0_0, 0;
T_11.11 ;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0x59548024bd60_0;
    %load/vec4 v0x59548024be30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024be30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024bf00_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x59548024b7f0_0;
    %assign/vec4 v0x59548024bba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024be30_0, 0;
T_11.13 ;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0x59548024bfd0_0;
    %load/vec4 v0x59548024bf00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %load/vec4 v0x59548024bc90_0;
    %assign/vec4 v0x59548024b730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024bf00_0, 0;
    %load/vec4 v0x59548024bc90_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.16, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59548024c140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024c400_0, 0;
T_11.16 ;
T_11.14 ;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0x59548024bd60_0;
    %load/vec4 v0x59548024be30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024be30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024bf00_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x59548024b9b0_0;
    %assign/vec4 v0x59548024bba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024be30_0, 0;
T_11.19 ;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x59548024bfd0_0;
    %load/vec4 v0x59548024bf00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %load/vec4 v0x59548024bc90_0;
    %assign/vec4 v0x59548024b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024bf00_0, 0;
    %load/vec4 v0x59548024bc90_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.22, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59548024c140_0, 0;
    %jmp T_11.23;
T_11.22 ;
    %load/vec4 v0x59548024bc90_0;
    %assign/vec4 v0x59548024c140_0, 0;
T_11.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024c400_0, 0;
T_11.20 ;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x59548024c340_0;
    %load/vec4 v0x59548024c400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024c400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024c1e0_0, 0;
T_11.24 ;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x59548024a520;
T_12 ;
    %wait E_0x59548019a160;
    %load/vec4 v0x59548024c280_0;
    %load/vec4 v0x59548024c1e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call/w 6 239 "$display", "[PTW] Request: vaddr=0x%08h, vpn1=%d, vpn0=%d", v0x59548024c4c0_0, &PV<v0x59548024c4c0_0, 22, 10>, &PV<v0x59548024c4c0_0, 12, 10> {0 0 0};
T_12.0 ;
    %load/vec4 v0x59548024be30_0;
    %load/vec4 v0x59548024bd60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call/w 6 242 "$display", "[PTW] Memory Request: addr=0x%08h", v0x59548024bba0_0 {0 0 0};
T_12.2 ;
    %load/vec4 v0x59548024bfd0_0;
    %load/vec4 v0x59548024bf00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %vpi_call/w 6 245 "$display", "[PTW] Memory Response: data=0x%08h", v0x59548024bc90_0 {0 0 0};
T_12.4 ;
    %load/vec4 v0x59548024c400_0;
    %load/vec4 v0x59548024c340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %vpi_call/w 6 248 "$display", "[PTW] Response: pte=0x%08h", v0x59548024c140_0 {0 0 0};
T_12.6 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x595480228dd0;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0x59548024dcb0_0;
    %inv;
    %store/vec4 v0x59548024dcb0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x595480228dd0;
T_14 ;
    %vpi_call/w 4 245 "$dumpfile", "test_integration_memory_ptw.vcd" {0 0 0};
    %vpi_call/w 4 246 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x595480228dd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59548024dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59548024ebf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59548024eb50_0, 0, 32;
    %vpi_call/w 4 253 "$display", "================================================" {0 0 0};
    %vpi_call/w 4 254 "$display", "Memory-PTW Integrated Test Starting" {0 0 0};
    %vpi_call/w 4 255 "$display", "================================================" {0 0 0};
    %vpi_call/w 4 256 "$display", "Page Table Layout:" {0 0 0};
    %vpi_call/w 4 257 "$display", "  Root PT at 0x0400 (word index 256)" {0 0 0};
    %vpi_call/w 4 258 "$display", "    [0]: 0x00000801 -> L2 PT at 0x0800" {0 0 0};
    %vpi_call/w 4 259 "$display", "    [1]: 0x12340007 -> Megapage PPN=0x1234" {0 0 0};
    %vpi_call/w 4 260 "$display", "    [2]: 0x00000000 -> Invalid" {0 0 0};
    %vpi_call/w 4 261 "$display", "  L2 PT at 0x0800 (word index 512)" {0 0 0};
    %vpi_call/w 4 262 "$display", "    [0]: 0x1000000F -> PPN=0x10000" {0 0 0};
    %vpi_call/w 4 263 "$display", "    [1]: 0x1100000F -> PPN=0x11000" {0 0 0};
    %vpi_call/w 4 264 "$display", "    [2]: 0x12000007 -> PPN=0x12000" {0 0 0};
    %vpi_call/w 4 265 "$display", "    [3]: 0x00000000 -> Invalid" {0 0 0};
    %vpi_call/w 4 266 "$display", "================================================" {0 0 0};
    %vpi_call/w 4 269 "$display", "\012=== Test 1: System Reset ===" {0 0 0};
    %fork TD_test_integration_memory_ptw.reset_system, S_0x59548024cb90;
    %join;
    %load/vec4 v0x59548024e6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call/w 4 272 "$display", "ERROR: PTW not ready after reset" {0 0 0};
    %load/vec4 v0x59548024eb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024eb50_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 4 275 "$display", "PASS: System ready after reset" {0 0 0};
    %load/vec4 v0x59548024ebf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024ebf0_0, 0, 32;
T_14.1 ;
    %vpi_call/w 4 280 "$display", "\012=== Test 2: Two-Level Page Table Walks ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59548024daf0_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x59548024d910_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 52, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1260417121, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734680662, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x59548024da10_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_translation, S_0x59548024d780;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x59548024daf0_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x59548024d910_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 52, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1260417121, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734680662, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x59548024da10_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_translation, S_0x59548024d780;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x59548024daf0_0, 0, 32;
    %pushi/vec4 301989895, 0, 32;
    %store/vec4 v0x59548024d910_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 52, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1260417121, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734680662, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784242, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x59548024da10_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_translation, S_0x59548024d780;
    %join;
    %vpi_call/w 4 295 "$display", "\012=== Test 3: Detailed Page Walk Verification ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59548024d6a0_0, 0, 32;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x59548024d2d0_0, 0, 32;
    %pushi/vec4 2049, 0, 32;
    %store/vec4 v0x59548024d400_0, 0, 32;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x59548024d4e0_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x59548024d1f0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1147499617, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768711524, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 544694636, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1797285487, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1914712184, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x59548024d5c0_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_detailed_walk, S_0x59548024cd20;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x59548024d6a0_0, 0, 32;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x59548024d2d0_0, 0, 32;
    %pushi/vec4 2049, 0, 32;
    %store/vec4 v0x59548024d400_0, 0, 32;
    %pushi/vec4 2052, 0, 32;
    %store/vec4 v0x59548024d4e0_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x59548024d1f0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1147499617, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768711524, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 544694636, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1797285487, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1914712184, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 825241648, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x59548024d5c0_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_detailed_walk, S_0x59548024cd20;
    %join;
    %vpi_call/w 4 316 "$display", "\012=== Test 4: Invalid Page Table Entries ===" {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x59548024daf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59548024d910_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1231976033, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1278287973, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1853125241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x59548024da10_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_translation, S_0x59548024d780;
    %join;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0x59548024daf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59548024d910_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1231976033, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1278353509, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1853125241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x59548024da10_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_translation, S_0x59548024d780;
    %join;
    %vpi_call/w 4 327 "$display", "\012=== Test 5: Address Boundary Testing ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59548024daf0_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x59548024d910_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4353909, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852072306, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2033852502, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x59548024da10_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_translation, S_0x59548024d780;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x59548024daf0_0, 0, 32;
    %pushi/vec4 301989895, 0, 32;
    %store/vec4 v0x59548024d910_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4353909, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852072306, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2033852502, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784242, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x59548024da10_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_translation, S_0x59548024d780;
    %join;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0x59548024daf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59548024d910_0, 0, 32;
    %pushi/vec4 1114600814, 0, 32; draw_string_vec4
    %pushi/vec4 1684107897, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 975197776, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311849776, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 743854158, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 809317160, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768846945, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846249, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x59548024da10_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_translation, S_0x59548024d780;
    %join;
    %vpi_call/w 4 335 "$display", "\012=== Test 6: Back-to-Back Translations ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024ecb0, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024de60, 4, 0;
    %pushi/vec4 4096, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024ecb0, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024de60, 4, 0;
    %pushi/vec4 8192, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024ecb0, 4, 0;
    %pushi/vec4 301989895, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024de60, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024ecb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024de60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59548024df20_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x59548024df20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.3, 5;
    %ix/getv/s 4, v0x59548024df20_0;
    %load/vec4a v0x59548024ecb0, 4;
    %store/vec4 v0x5954801c7760_0, 0, 32;
    %fork TD_test_integration_memory_ptw.integrated_translate, S_0x595480229e80;
    %join;
    %load/vec4 v0x5954801c4d00_0;
    %store/vec4 v0x59548024e9c0_0, 0, 32;
    %load/vec4 v0x59548024e9c0_0;
    %ix/getv/s 4, v0x59548024df20_0;
    %load/vec4a v0x59548024de60, 4;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %vpi_call/w 4 345 "$display", "ERROR: Back-to-back test %d failed. vaddr=0x%08h, exp=0x%08h, got=0x%08h", v0x59548024df20_0, &A<v0x59548024ecb0, v0x59548024df20_0 >, &A<v0x59548024de60, v0x59548024df20_0 >, v0x59548024e9c0_0 {0 0 0};
    %load/vec4 v0x59548024eb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024eb50_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %vpi_call/w 4 349 "$display", "PASS: Back-to-back test %d: vaddr=0x%08h -> pte=0x%08h", v0x59548024df20_0, &A<v0x59548024ecb0, v0x59548024df20_0 >, v0x59548024e9c0_0 {0 0 0};
    %load/vec4 v0x59548024ebf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024ebf0_0, 0, 32;
T_14.5 ;
    %load/vec4 v0x59548024df20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024df20_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %vpi_call/w 4 356 "$display", "\012=== Test 7: System Stress Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59548024df20_0, 0, 32;
T_14.6 ;
    %load/vec4 v0x59548024df20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.7, 5;
    %load/vec4 v0x59548024df20_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5954801c7760_0, 0, 32;
    %fork TD_test_integration_memory_ptw.integrated_translate, S_0x595480229e80;
    %join;
    %load/vec4 v0x5954801c4d00_0;
    %store/vec4 v0x59548024e9c0_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x59548024ddc0_0, 0, 32;
    %jmp T_14.12;
T_14.9 ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5954801c7760_0, 0, 32;
    %fork TD_test_integration_memory_ptw.integrated_translate, S_0x595480229e80;
    %join;
    %load/vec4 v0x5954801c4d00_0;
    %store/vec4 v0x59548024e9c0_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x59548024ddc0_0, 0, 32;
    %jmp T_14.12;
T_14.10 ;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5954801c7760_0, 0, 32;
    %fork TD_test_integration_memory_ptw.integrated_translate, S_0x595480229e80;
    %join;
    %load/vec4 v0x5954801c4d00_0;
    %store/vec4 v0x59548024e9c0_0, 0, 32;
    %pushi/vec4 301989895, 0, 32;
    %store/vec4 v0x59548024ddc0_0, 0, 32;
    %jmp T_14.12;
T_14.11 ;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5954801c7760_0, 0, 32;
    %fork TD_test_integration_memory_ptw.integrated_translate, S_0x595480229e80;
    %join;
    %load/vec4 v0x5954801c4d00_0;
    %store/vec4 v0x59548024e9c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59548024ddc0_0, 0, 32;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %load/vec4 v0x59548024e9c0_0;
    %load/vec4 v0x59548024ddc0_0;
    %cmp/e;
    %jmp/0xz  T_14.13, 4;
    %vpi_call/w 4 380 "$display", "PASS: Stress test iteration %d", v0x59548024df20_0 {0 0 0};
    %load/vec4 v0x59548024ebf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024ebf0_0, 0, 32;
    %jmp T_14.14;
T_14.13 ;
    %vpi_call/w 4 383 "$display", "ERROR: Stress test iteration %d failed. exp=0x%08h, got=0x%08h", v0x59548024df20_0, v0x59548024ddc0_0, v0x59548024e9c0_0 {0 0 0};
    %load/vec4 v0x59548024eb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024eb50_0, 0, 32;
T_14.14 ;
    %load/vec4 v0x59548024df20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024df20_0, 0, 32;
    %jmp T_14.6;
T_14.7 ;
    %vpi_call/w 4 390 "$display", "\012=== Test 8: Response Delay Handling ===" {0 0 0};
    %fork t_4, S_0x595480228dd0;
    %fork t_5, S_0x595480228dd0;
    %join;
    %join;
    %jmp t_3;
t_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5954801c7760_0, 0, 32;
    %fork TD_test_integration_memory_ptw.integrated_translate, S_0x595480229e80;
    %join;
    %load/vec4 v0x5954801c4d00_0;
    %store/vec4 v0x59548024e9c0_0, 0, 32;
    %load/vec4 v0x59548024e9c0_0;
    %cmpi/e 268435471, 0, 32;
    %jmp/0xz  T_14.15, 4;
    %vpi_call/w 4 396 "$display", "PASS: Delayed response handling" {0 0 0};
    %load/vec4 v0x59548024ebf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024ebf0_0, 0, 32;
    %jmp T_14.16;
T_14.15 ;
    %vpi_call/w 4 399 "$display", "ERROR: Delayed response handling failed" {0 0 0};
    %load/vec4 v0x59548024eb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024eb50_0, 0, 32;
T_14.16 ;
    %end;
t_5 ;
T_14.17 ;
    %load/vec4 v0x59548024e360_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_14.18, 6;
    %wait E_0x595480199530;
    %jmp T_14.17;
T_14.18 ;
    %pushi/vec4 3, 0, 32;
T_14.19 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.20, 5;
    %jmp/1 T_14.20, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59548019a160;
    %jmp T_14.19;
T_14.20 ;
    %pop/vec4 1;
    %end;
    .scope S_0x595480228dd0;
t_3 ;
    %vpi_call/w 4 411 "$display", "\012=== Test 9: Comprehensive Integration Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024ecb0, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024de60, 4, 0;
    %pushi/vec4 4096, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024ecb0, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024de60, 4, 0;
    %pushi/vec4 8192, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024ecb0, 4, 0;
    %pushi/vec4 301989895, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024de60, 4, 0;
    %pushi/vec4 12288, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024ecb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024de60, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024ecb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024de60, 4, 0;
    %pushi/vec4 2048, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024ecb0, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024de60, 4, 0;
    %pushi/vec4 6144, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024ecb0, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024de60, 4, 0;
    %pushi/vec4 3221225472, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024ecb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59548024de60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59548024df20_0, 0, 32;
T_14.21 ;
    %load/vec4 v0x59548024df20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.22, 5;
    %ix/getv/s 4, v0x59548024df20_0;
    %load/vec4a v0x59548024ecb0, 4;
    %store/vec4 v0x5954801c7760_0, 0, 32;
    %fork TD_test_integration_memory_ptw.integrated_translate, S_0x595480229e80;
    %join;
    %load/vec4 v0x5954801c4d00_0;
    %store/vec4 v0x59548024e9c0_0, 0, 32;
    %load/vec4 v0x59548024e9c0_0;
    %ix/getv/s 4, v0x59548024df20_0;
    %load/vec4a v0x59548024de60, 4;
    %cmp/ne;
    %jmp/0xz  T_14.23, 6;
    %vpi_call/w 4 425 "$display", "ERROR: Comprehensive test %d failed", v0x59548024df20_0 {0 0 0};
    %vpi_call/w 4 426 "$display", "  vaddr=0x%08h, exp=0x%08h, got=0x%08h", &A<v0x59548024ecb0, v0x59548024df20_0 >, &A<v0x59548024de60, v0x59548024df20_0 >, v0x59548024e9c0_0 {0 0 0};
    %load/vec4 v0x59548024eb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024eb50_0, 0, 32;
    %jmp T_14.24;
T_14.23 ;
    %vpi_call/w 4 430 "$display", "PASS: Comprehensive test %d: 0x%08h -> 0x%08h", v0x59548024df20_0, &A<v0x59548024ecb0, v0x59548024df20_0 >, v0x59548024e9c0_0 {0 0 0};
    %load/vec4 v0x59548024ebf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024ebf0_0, 0, 32;
T_14.24 ;
    %load/vec4 v0x59548024df20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024df20_0, 0, 32;
    %jmp T_14.21;
T_14.22 ;
    %delay 100, 0;
    %vpi_call/w 4 438 "$display", "\012================================================" {0 0 0};
    %vpi_call/w 4 439 "$display", "Memory-PTW Integrated Test Summary:" {0 0 0};
    %vpi_call/w 4 440 "$display", "  Tests Passed: %d", v0x59548024ebf0_0 {0 0 0};
    %vpi_call/w 4 441 "$display", "  Tests Failed: %d", v0x59548024eb50_0 {0 0 0};
    %load/vec4 v0x59548024ebf0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x59548024ebf0_0;
    %load/vec4 v0x59548024eb50_0;
    %add;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 442 "$display", "  Success Rate: %0.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x59548024eb50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.25, 4;
    %vpi_call/w 4 445 "$display", "  ALL INTEGRATED TESTS PASSED! " {0 0 0};
    %vpi_call/w 4 446 "$display", "  The Memory and PTW modules work perfectly together!" {0 0 0};
    %jmp T_14.26;
T_14.25 ;
    %vpi_call/w 4 448 "$display", "  SOME INTEGRATED TESTS FAILED!" {0 0 0};
    %vpi_call/w 4 449 "$display", "  Please check the module interactions." {0 0 0};
T_14.26 ;
    %vpi_call/w 4 451 "$display", "================================================" {0 0 0};
    %vpi_call/w 4 453 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x595480228dd0;
T_15 ;
    %delay 200000, 0;
    %vpi_call/w 4 459 "$display", "ERROR: Integrated test timeout!" {0 0 0};
    %vpi_call/w 4 460 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x595480228dd0;
T_16 ;
    %wait E_0x59548019a160;
    %load/vec4 v0x59548024c670_0;
    %load/vec4 v0x59548024c0a0_0;
    %cmp/ne;
    %jmp/0xz  T_16.0, 4;
    %vpi_call/w 4 467 "$display", "[%0t] PTW State: %d -> %d", $time, v0x59548024c670_0, v0x59548024c0a0_0 {0 0 0};
T_16.0 ;
    %load/vec4 v0x59548024a260_0;
    %load/vec4 v0x595480249fb0_0;
    %cmp/ne;
    %jmp/0xz  T_16.2, 4;
    %vpi_call/w 4 472 "$display", "[%0t] Memory State: %d -> %d", $time, v0x59548024a260_0, v0x595480249fb0_0 {0 0 0};
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x595480228dd0;
T_17 ;
    %wait E_0x59548019a160;
    %load/vec4 v0x59548024e740_0;
    %load/vec4 v0x59548024e6a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call/w 4 479 "$display", "[%0t] [TRANSACTION] PTW request: vaddr=0x%08h", $time, v0x59548024e920_0 {0 0 0};
T_17.0 ;
    %load/vec4 v0x59548024e360_0;
    %load/vec4 v0x59548024e270_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %vpi_call/w 4 482 "$display", "[%0t] [TRANSACTION] Memory request: addr=0x%08h", $time, v0x59548024e050_0 {0 0 0};
T_17.2 ;
    %load/vec4 v0x59548024e4f0_0;
    %load/vec4 v0x59548024e400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %vpi_call/w 4 485 "$display", "[%0t] [TRANSACTION] Memory response: data=0x%08h", $time, v0x59548024e160_0 {0 0 0};
T_17.4 ;
    %load/vec4 v0x59548024e880_0;
    %load/vec4 v0x59548024e7e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %vpi_call/w 4 488 "$display", "[%0t] [TRANSACTION] PTW response: pte=0x%08h", $time, v0x59548024e5e0_0 {0 0 0};
T_17.6 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x595480228dd0;
T_18 ;
    %wait E_0x59548019a160;
    %load/vec4 v0x59548024ea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59548024ed70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59548024dbb0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x59548024ed70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024ed70_0, 0, 32;
    %load/vec4 v0x59548024e740_0;
    %load/vec4 v0x59548024e6a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x59548024dbb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59548024dbb0_0, 0, 32;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x595480228dd0;
T_19 ;
    %wait E_0x59548019a160;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x59548024ebf0_0;
    %load/vec4 v0x59548024eb50_0;
    %add;
    %cmp/s;
    %flag_get/vec4 5;
    %pushi/vec4 1000, 0, 32;
    %load/vec4 v0x59548024ed70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %vpi_call/w 4 510 "$display", "[PERF] Total cycles: %d, Active translations: %d", v0x59548024ed70_0, v0x59548024dbb0_0 {0 0 0};
    %load/vec4 v0x59548024dbb0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.2, 5;
    %load/vec4 v0x59548024ed70_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4066; load=1.00000
    %mul/wr;
    %load/vec4 v0x59548024dbb0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 513 "$display", "[PERF] Average cycles per translation: %0.1f", W<0,r> {0 1 0};
T_19.2 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x59548024ee50;
T_20 ;
    %wait E_0x59548024f230;
    %load/vec4 v0x59548024fe60_0;
    %store/vec4 v0x59548024f5b0_0, 0, 3;
    %load/vec4 v0x59548024fe60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59548024f5b0_0, 0, 3;
    %jmp T_20.7;
T_20.0 ;
    %load/vec4 v0x59548024fb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x59548024f5b0_0, 0, 3;
T_20.8 ;
    %jmp T_20.7;
T_20.1 ;
    %load/vec4 v0x59548024f390_0;
    %load/vec4 v0x59548024f6e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x59548024f5b0_0, 0, 3;
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0x59548024f390_0;
    %load/vec4 v0x59548024f6e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x59548024f5b0_0, 0, 3;
    %jmp T_20.13;
T_20.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x59548024f5b0_0, 0, 3;
T_20.13 ;
T_20.11 ;
    %jmp T_20.7;
T_20.2 ;
    %load/vec4 v0x59548024f7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x59548024f5b0_0, 0, 3;
T_20.14 ;
    %jmp T_20.7;
T_20.3 ;
    %load/vec4 v0x59548024f9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x59548024f5b0_0, 0, 3;
T_20.16 ;
    %jmp T_20.7;
T_20.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x59548024f5b0_0, 0, 3;
    %jmp T_20.7;
T_20.5 ;
    %load/vec4 v0x59548024fc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59548024f5b0_0, 0, 3;
T_20.18 ;
    %jmp T_20.7;
T_20.7 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x59548024ee50;
T_21 ;
    %wait E_0x595480234bf0;
    %load/vec4 v0x59548024fda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59548024fe60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024faa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024fce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024ff40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f4f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x59548024f5b0_0;
    %assign/vec4 v0x59548024fe60_0, 0;
    %load/vec4 v0x59548024f5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024faa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024fce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024ff40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f4f0_0, 0;
    %jmp T_21.9;
T_21.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024faa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024fce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024ff40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f4f0_0, 0;
    %jmp T_21.9;
T_21.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024faa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024fce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024f450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024ff40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f4f0_0, 0;
    %jmp T_21.9;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024faa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024fce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024f860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024ff40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f4f0_0, 0;
    %jmp T_21.9;
T_21.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024faa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024fce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024f920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024ff40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f4f0_0, 0;
    %jmp T_21.9;
T_21.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024faa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024fce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024ff40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024f4f0_0, 0;
    %jmp T_21.9;
T_21.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024faa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548024fce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024f450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548024ff40_0, 0;
    %load/vec4 v0x59548024fe60_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x59548024f390_0;
    %and;
    %load/vec4 v0x59548024f6e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_21.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.11, 8;
T_21.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.11, 8;
 ; End of false expr.
    %blend;
T_21.11;
    %assign/vec4 v0x59548024f4f0_0, 0;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x595480255480;
T_22 ;
    %fork t_7, S_0x5954802562a0;
    %jmp t_6;
    .scope S_0x5954802562a0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5954802564a0_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x5954802564a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5954802565a0_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x5954802565a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5954802564a0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5954802565a0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5954802597f0, 4, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5954802564a0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5954802565a0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x59548025a2a0, 4, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5954802564a0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5954802565a0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x595480258d20, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5954802564a0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5954802565a0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x595480258250, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5954802564a0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5954802565a0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5954802577a0, 4, 0;
    %load/vec4 v0x5954802565a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5954802565a0_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %load/vec4 v0x5954802564a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5954802564a0_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %end;
    .scope S_0x595480255480;
t_6 %join;
    %end;
    .thread T_22;
    .scope S_0x595480255480;
T_23 ;
    %wait E_0x595480255850;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x595480256e70_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x595480256e70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0x595480257380_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x595480256e70_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5954802597f0, 4;
    %ix/getv/s 4, v0x595480256e70_0;
    %store/vec4a v0x595480257440, 4, 0;
    %load/vec4 v0x595480257380_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x595480256e70_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x59548025a2a0, 4;
    %ix/getv/s 4, v0x595480256e70_0;
    %store/vec4a v0x595480257560, 4, 0;
    %load/vec4 v0x595480257380_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x595480256e70_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x595480258d20, 4;
    %ix/getv/s 4, v0x595480256e70_0;
    %store/vec4a v0x595480257210, 4, 0;
    %load/vec4 v0x595480257380_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x595480256e70_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x595480258250, 4;
    %ix/getv/s 4, v0x595480256e70_0;
    %store/vec4a v0x5954802570a0, 4, 0;
    %load/vec4 v0x595480257380_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x595480256e70_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5954802577a0, 4;
    %ix/getv/s 4, v0x595480256e70_0;
    %store/vec4a v0x595480256f30, 4, 0;
    %load/vec4 v0x595480256e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x595480256e70_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x595480255480;
T_24 ;
    %wait E_0x595480234bf0;
    %load/vec4 v0x5954802576d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %fork t_9, S_0x595480256680;
    %jmp t_8;
    .scope S_0x595480256680;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x595480256880_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x595480256880_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x595480256960_0, 0, 32;
T_24.4 ;
    %load/vec4 v0x595480256960_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x595480256880_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x595480256960_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5954802597f0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x595480256880_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x595480256960_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59548025a2a0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x595480256880_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x595480256960_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x595480258d20, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x595480256880_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x595480256960_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x595480258250, 0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x595480256880_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x595480256960_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5954802577a0, 0, 4;
    %load/vec4 v0x595480256960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x595480256960_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %load/vec4 v0x595480256880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x595480256880_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0x595480255480;
t_8 %join;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x59548025ad70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x59548025b190_0;
    %load/vec4 v0x59548025b0d0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x59548025b330_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5954802597f0, 0, 4;
    %load/vec4 v0x59548025b250_0;
    %load/vec4 v0x59548025b0d0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x59548025b330_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59548025a2a0, 0, 4;
    %load/vec4 v0x59548025aff0_0;
    %load/vec4 v0x59548025b0d0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x59548025b330_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x595480258d20, 0, 4;
    %load/vec4 v0x59548025af10_0;
    %load/vec4 v0x59548025b0d0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x59548025b330_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x595480258250, 0, 4;
    %load/vec4 v0x59548025ae30_0;
    %load/vec4 v0x59548025b0d0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x59548025b330_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5954802577a0, 0, 4;
T_24.6 ;
    %load/vec4 v0x595480256bd0_0;
    %load/vec4 v0x59548025ad70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0x595480256ca0_0;
    %load/vec4 v0x595480256b00_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x595480256d60_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5954802577a0, 0, 4;
T_24.8 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x595480254be0;
T_25 ;
    %wait E_0x595480254df0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5954802552d0_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x595480254f90, 4;
    %store/vec4 v0x5954802551f0_0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x595480254f90, 4;
    %store/vec4 v0x595480255100_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x595480254e90_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x595480254e90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.1, 5;
    %ix/getv/s 4, v0x595480254e90_0;
    %load/vec4a v0x595480254f90, 4;
    %load/vec4 v0x5954802551f0_0;
    %cmp/u;
    %jmp/0xz  T_25.2, 5;
    %ix/getv/s 4, v0x595480254e90_0;
    %load/vec4a v0x595480254f90, 4;
    %store/vec4 v0x5954802551f0_0, 0, 4;
    %load/vec4 v0x595480254e90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x5954802552d0_0, 0, 2;
T_25.2 ;
    %load/vec4 v0x595480255100_0;
    %ix/getv/s 4, v0x595480254e90_0;
    %load/vec4a v0x595480254f90, 4;
    %cmp/u;
    %jmp/0xz  T_25.4, 5;
    %ix/getv/s 4, v0x595480254e90_0;
    %load/vec4a v0x595480254f90, 4;
    %store/vec4 v0x595480255100_0, 0, 4;
T_25.4 ;
    %load/vec4 v0x595480254e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x595480254e90_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x595480227890;
T_26 ;
    %wait E_0x595480234bf0;
    %load/vec4 v0x59548025dbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59548025df50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548025bcd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59548025c950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59548025ce00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59548025c6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548025bfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548025be10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548025e0f0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548025e0f0_0, 0;
    %load/vec4 v0x59548025dd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %jmp T_26.7;
T_26.2 ;
    %load/vec4 v0x59548025d940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x59548025deb0_0;
    %assign/vec4 v0x59548025df50_0, 0;
    %load/vec4 v0x59548025bc10_0;
    %assign/vec4 v0x59548025bcd0_0, 0;
T_26.8 ;
    %jmp T_26.7;
T_26.3 ;
    %load/vec4 v0x59548025beb0_0;
    %load/vec4 v0x59548025c860_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %load/vec4 v0x59548025c120_0;
    %load/vec4 v0x59548025c770_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59548025c6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548025bfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548025be10_0, 0;
    %jmp T_26.11;
T_26.10 ;
    %load/vec4 v0x59548025beb0_0;
    %load/vec4 v0x59548025c860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59548025c6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548025bfa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548025be10_0, 0;
    %jmp T_26.13;
T_26.12 ;
    %load/vec4 v0x59548025df50_0;
    %assign/vec4 v0x59548025ce00_0, 0;
T_26.13 ;
T_26.11 ;
    %jmp T_26.7;
T_26.4 ;
    %load/vec4 v0x59548025cd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.14, 8;
    %load/vec4 v0x59548025ca10_0;
    %assign/vec4 v0x59548025c950_0, 0;
T_26.14 ;
    %jmp T_26.7;
T_26.5 ;
    %load/vec4 v0x59548025bcd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x59548025c950_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x59548025bcd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x59548025c950_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_26.16, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59548025c6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548025be10_0, 0;
    %jmp T_26.17;
T_26.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548025e0f0_0, 0;
    %load/vec4 v0x59548025d780_0;
    %assign/vec4 v0x59548025e5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59548025e430_0, 0;
    %load/vec4 v0x59548025e020_0;
    %assign/vec4 v0x59548025e500_0, 0;
    %load/vec4 v0x59548025c950_0;
    %parti/s 20, 12, 5;
    %assign/vec4 v0x59548025e360_0, 0;
    %load/vec4 v0x59548025c950_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x59548025e290_0, 0;
    %load/vec4 v0x59548025c530_0;
    %assign/vec4 v0x59548025e1c0_0, 0;
    %load/vec4 v0x59548025c950_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x59548025c770_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59548025c6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548025be10_0, 0;
T_26.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548025bfa0_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x59548025da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548025bfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59548025be10_0, 0;
T_26.18 ;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "./tlb_params.vh";
    "test_integration_memory_ptw.v";
    "memory.v";
    "ptw.v";
    "tlb.v";
    "tlb_controller.v";
    "tlb_lookup.v";
    "tlb_lru.v";
    "tlb_storage.v";
