// Seed: 3201137087
module module_0 (
    output uwire id_0,
    output wand id_1,
    input supply0 id_2
    , id_8,
    input tri0 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri1 id_6
);
  id_9(
      .id_0(1), .id_1(1)
  );
  assign id_0 = id_6;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    output wire id_2,
    input wor id_3,
    input tri1 id_4,
    input wire id_5,
    output uwire id_6,
    input wand id_7,
    output supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri id_12,
    output supply1 id_13,
    input tri0 id_14,
    output supply0 id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_3,
      id_5,
      id_1,
      id_5,
      id_10
  );
  assign modCall_1.type_2 = 0;
  assign id_13 = 1'b0;
endmodule
