

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
  <title>OXT Module &mdash; io  documentation</title>
  

  
  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />

  
  

  
  

  

  
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/doctools.js"></script>
    
    <script type="text/javascript" src="../../_static/js/theme.js"></script>

    
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="OXTool Module" href="OXTool.html" />
    <link rel="prev" title="OXS Module" href="OXS.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../index.html" class="icon icon-home"> io
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">Integrated Oberon:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../Hello.html">Usage</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../Development.html">Development</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../Tutorial.html">Tutorial</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../Examples.html">Examples</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../Core.html">IO Core Packages</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../Boot.html">Boot Package</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Kernel.html">Kernel Package</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Files.html">Files Package</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Modules.html">Modules Package</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../Build.html">Build Package</a><ul class="current">
<li class="toctree-l4 current"><a class="reference internal" href="../BuildModules.html">Modules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Build.html#package-dependencies">Package Dependencies</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Build.html#about">About</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Build.html#development-guide">Development Guide</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Edit.html">Edit Package</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Oberon.html">Oberon Package</a></li>
<li class="toctree-l3"><a class="reference internal" href="../System.html">System Package</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../Std.html">IO Standard Packages</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../Sup.html">IO Supplemental Packages</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../Style.html">Everything from Source and Contributing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../Port.html">Porting</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../Conduct.html">Code of Conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../License.html">License</a></li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">io</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          

















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
        
          <li><a href="../../Development.html">Development</a> &raquo;</li>
        
          <li><a href="../../Core.html">IO Core Packages</a> &raquo;</li>
        
          <li><a href="../Build.html">Build Package</a> &raquo;</li>
        
          <li><a href="../BuildModules.html">Build Modules</a> &raquo;</li>
        
      <li>OXT Module</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
          
            <a href="../../_sources/core/Build/OXT.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="oxt-module">
<h1>OXT Module<a class="headerlink" href="#oxt-module" title="Permalink to this headline">¶</a></h1>
<div class="section" id="about">
<h2>About<a class="headerlink" href="#about" title="Permalink to this headline">¶</a></h2>
</div>
<div class="section" id="command-guide">
<h2>Command Guide<a class="headerlink" href="#command-guide" title="Permalink to this headline">¶</a></h2>
<p>Module OXT generates the processor-specific opcodes for executing an Oberon program.</p>
</div>
<div class="section" id="api-guide">
<h2>API Guide<a class="headerlink" href="#api-guide" title="Permalink to this headline">¶</a></h2>
</div>
<div class="section" id="dependencies">
<h2>Dependencies<a class="headerlink" href="#dependencies" title="Permalink to this headline">¶</a></h2>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>SYSTEM Files OXS OXB
</pre></div>
</div>
</div>
<div class="section" id="constants">
<h2>Constants<a class="headerlink" href="#constants" title="Permalink to this headline">¶</a></h2>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>WordSize* = 4;
RStkOrg0 = -64;
IStkOrg0 = -64;
AStkOrg0 = -64;
aStkOrg0 = -64;
VStkOrg0 = -64;
vStkOrg0 = -64;
MT = 12; TL = 13; SP = 14; LNK = 15;   (*dedicated registers*)
maxCode = 10000; maxStrx = 6400; maxTD = 160; C24 = 1000000H;
Reg = 10; RegI = 11; Cond = 12;  (*internal item modes*)

(*frequently used opcodes*)  U = 2000H; V = 1000H;
Mov = 0; Lsl = 1; Asr = 2; Ror= 3; And = 4; Ann = 5; Ior = 6; Xor = 7;
Add = 8; Sub = 9; Cmp = 9; Mul = 10; Div = 11;
Fad = 12; Fsb = 13; Fml = 14; Fdv = 15; MovU = 16;
Ldr = 8; Ldb = 9; Str = 10; Stb = 11;
BR = 0; BLR = 1; BC = 2; BL = 3;
MI = 0; PL = 8; EQ = 1; NE = 9; LT = 5; GE = 13; LE = 6; GT = 14;
BMI =  0; BEQ =  1; BCS =  2; BVS =  3;
BLS =  4; BLT =  5; BLE =  6; B   =  7;
BPL =  8; BNE =  9; BVC = 10; BCC = 11;
BHI = 12; BGE = 13; BGT = 14; BNO = 15;
</pre></div>
</div>
</div>
<div class="section" id="types">
<h2>Types<a class="headerlink" href="#types" title="Permalink to this headline">¶</a></h2>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>CodePlacer* = POINTER TO CodePlacerProcs;
CodePlacerProcs* = RECORD
  CodeWord*:   PROCEDURE (a,v: INTEGER);
  OneByte*:    PROCEDURE (a: INTEGER; VAR pc, pcb: INTEGER);
  TwoBytes*:   PROCEDURE (a, b: INTEGER; VAR pc, pcb: INTEGER);
  ThreeBytes*: PROCEDURE (a, b, c: INTEGER; VAR pc, pcb: INTEGER);
  FourBytes*:  PROCEDURE (a, b, c, d: INTEGER; VAR pc, pcb: INTEGER);
  TwoByteInteger*:  PROCEDURE (i: INTEGER; VAR pc, pcb: INTEGER);
  FourByteInteger*:  PROCEDURE (i: INTEGER; VAR pc, pcb: INTEGER);
END;
</pre></div>
</div>
</div>
<div class="section" id="variables">
<h2>Variables<a class="headerlink" href="#variables" title="Permalink to this headline">¶</a></h2>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>regmap: ARRAY 16 OF INTEGER; (*shuffle of registers for allocation/use*)
it0: ARRAY 16 OF INTEGER;
it1: ARRAY 16 OF INTEGER;
it2: ARRAY 4 OF INTEGER;
it3: ARRAY 16 OF INTEGER;
Put: CodePlacer;
</pre></div>
</div>
</div>
<div class="section" id="functions-and-procedures">
<h2>Functions and Procedures<a class="headerlink" href="#functions-and-procedures" title="Permalink to this headline">¶</a></h2>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>
</pre></div>
</div>
<p>—
<strong>SetCodePlacer</strong> initializes the interface for depositing values into the code array</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">SetCodePlacer</span><span class="o">*</span><span class="p">(</span><span class="n">cp</span><span class="p">:</span> <span class="n">CodePlacer</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>RPut0</strong> PutRegFromRegOpReg</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">RPut0</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>RPut1</strong> PutRegFromRegOpImmSmall</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">RPut1</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>RPut1a</strong> PutRegFromRegOpImmLargeViaRH</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">RPut1a</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>RPut2</strong> PutRegLdStRegOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">RPut2</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>RPut3</strong> PutBrCondOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">RPut3</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">cond</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>RHeader</strong> prepares the code introductory sequence for a compiled module</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">RHeader</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">,</span> <span class="n">entry</span><span class="p">,</span> <span class="n">version</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>EPut0</strong> PutRegFromRegOpReg</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">EPut0</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>EPut1</strong> PutRegFromRegOpImmSmall</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">EPut1</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>EPut1a</strong> PutRegFromRegOpImmLargeViaRH</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">EPut1a</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>EPut2</strong> PutRegLdStRegOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">EPut2</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>EPut3</strong> PutBrCondOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">EPut3</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">cond</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>EHeader</strong> prepares the code introductory sequence for a compiled module</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">EHeader</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">,</span> <span class="n">entry</span><span class="p">,</span> <span class="n">version</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>ISetTables</strong> maps registers between the RISC5 model machine and the x86_64 actual machine and prepares opcode tables for x86_64.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">ISetTables</span><span class="p">;</span>
</pre></div>
</div>
<p>—
<strong>IPut0</strong> places a register &lt;= Register Operation Register instruction in the code array.</p>
<p>When the destination register (ai) is not the same as the first operand register (bi)
the AX register is used as an intermediate register.</p>
<dl class="simple">
<dt>::</dt><dd><p>PROCEDURE IPut0*(VAR pc, pcb: LONGINT; op, ai, bi, ci: LONGINT);</p>
</dd>
</dl>
<p>—
<strong>IPut1</strong> places a register &lt;= Register Operation Immediate instruction in the code array.</p>
<p>When the destination register (ai) is not the same as the first operand register (bi)
the AX register is used as an intermediate register.</p>
<p>The immediate value may be up to 32-bits in size.</p>
<p>If the ‘U’ bit is set and the operation is a move, the value is shifted left 32-bits.</p>
<dl class="simple">
<dt>::</dt><dd><p>PROCEDURE IPut1*(o: INTEGER; VAR pc, pcb: LONGINT; op, ai, bi, im: LONGINT);</p>
</dd>
</dl>
<p>—
<strong>IPut1a</strong> PutRegFromRegOpImmLargeViaRH</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">IPut1a</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>IPut2</strong> PutRegLdStRegOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">IPut2</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">ai</span><span class="p">,</span> <span class="n">bi</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>IPut3</strong> PutBrCondOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">IPut3</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">cond</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>IHeader</strong> prepares the code introductory sequence for a compiled X8664 module</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">IHeader</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">,</span> <span class="n">entry</span><span class="p">,</span> <span class="n">version</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>ASetTables</strong> maps registers between the RISC5 model machine and the aarch64 actual machine and prepares opcode tables for aarch64.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">ASetTables</span><span class="p">;</span>
</pre></div>
</div>
<p>—
<strong>APut0</strong> PutRegFromRegOpReg</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">APut0</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>APut1</strong> PutRegFromRegOpImmSmall</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">APut1</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>APut1a</strong> PutRegFromRegOpImmLargeViaRH</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">APut1a</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>APut2</strong> PutRegLdStRegOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">APut2</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">ai</span><span class="p">,</span> <span class="n">bi</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>APut3</strong> PutBrCondOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">APut3</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">cond</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>AHeader</strong> prepares the code introductory sequence for a compiled module</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">AHeader</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">,</span> <span class="n">entry</span><span class="p">,</span> <span class="n">version</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>aSetTables</strong> maps registers between the RISC5 model machine and the arm actual machine and prepares opcode tables for arm 32-bit.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">aSetTables</span><span class="p">;</span>
</pre></div>
</div>
<p>—
<strong>aUMT</strong> convert an integer to mov m/t immediate format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">aUMT</span><span class="p">(</span> <span class="n">i</span> <span class="p">:</span> <span class="n">LONGINT</span> <span class="p">):</span> <span class="n">LONGINT</span><span class="p">;</span>
</pre></div>
</div>
<p>—
<strong>aPut0</strong> PutRegFromRegOpReg</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">aPut0</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>aPut1</strong> PutRegFromRegOpImmSmall</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">aPut1</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>aPut1a</strong> PutRegFromRegOpImmLargeViaRH</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">aPut1a</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>aPut2</strong> PutRegLdStRegOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">aPut2</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">ai</span><span class="p">,</span> <span class="n">bi</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>aPut3</strong> PutBrCondOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">aPut3</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">cond</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>aHeader</strong> prepares the code introductory sequence for a compiled module</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">aHeader</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">,</span> <span class="n">entry</span><span class="p">,</span> <span class="n">version</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>CSetTables</strong> maps registers between the RISC5 model machine and the aarch64 actual machine and prepares opcode tables for aarch64.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">CSetTables</span><span class="p">;</span>
</pre></div>
</div>
<p>—
<strong>CPut0</strong> PutRegFromRegOpReg</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">CPut0</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>CPut1</strong> PutRegFromRegOpImmSmall</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">CPut1</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>CPut1a</strong> PutRegFromRegOpImmLargeViaRH</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">CPut1a</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>CPut2</strong> PutRegLdStRegOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">CPut2</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">ai</span><span class="p">,</span> <span class="n">bi</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>CPut3</strong> PutBrCondOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">CPut3</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">cond</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>CHeader</strong> prepares the code introductory sequence for a compiled module</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">CHeader</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">,</span> <span class="n">entry</span><span class="p">,</span> <span class="n">version</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>cSetTables</strong> maps registers between the RISC5 model machine and the arm actual machine and prepares opcode tables for arm 32-bit.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">cSetTables</span><span class="p">;</span>
</pre></div>
</div>
<p>—
<strong>cUMT</strong> convert an integer to mov m/t immediate format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">cUMT</span><span class="p">(</span> <span class="n">i</span> <span class="p">:</span> <span class="n">LONGINT</span> <span class="p">):</span> <span class="n">LONGINT</span><span class="p">;</span>
</pre></div>
</div>
<p>—
<strong>cPut0</strong> PutRegFromRegOpReg</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">cPut0</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>cPut1</strong> PutRegFromRegOpImmSmall</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">cPut1</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>cPut1a</strong> PutRegFromRegOpImmLargeViaRH</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">cPut1a</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>cPut2</strong> PutRegLdStRegOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">cPut2</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">ai</span><span class="p">,</span> <span class="n">bi</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>cPut3</strong> PutBrCondOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">cPut3</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">cond</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>cHeader</strong> prepares the code introductory sequence for a compiled module</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">cHeader</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">,</span> <span class="n">entry</span><span class="p">,</span> <span class="n">version</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>VSetTables</strong> maps registers between the RISC5 model machine and the rv64 actual machine and prepares opcode tables for riscv64.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">VSetTables</span><span class="p">;</span>
</pre></div>
</div>
<p>—
<strong>vUJ</strong> convert an integer to UJ immediate format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">vUJ</span><span class="p">(</span> <span class="n">i</span> <span class="p">:</span> <span class="n">LONGINT</span> <span class="p">):</span> <span class="n">LONGINT</span><span class="p">;</span>
</pre></div>
</div>
<p>—
<strong>VPut0</strong> PutRegFromRegOpReg</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">VPut0</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>VPut1</strong> PutRegFromRegOpImmSmall</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">VPut1</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>VPut1a</strong> PutRegFromRegOpImmLargeViaRH</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">VPut1a</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>VPut2</strong> PutRegLdStRegOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">VPut2</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>VPut3</strong> PutBrCondOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">VPut3</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">cond</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>VHeader</strong> prepares the code introductory sequence for a compiled module</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">VHeader</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">,</span> <span class="n">entry</span><span class="p">,</span> <span class="n">version</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>vSetTables</strong> configures opcode tables for riscv32.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">vSetTables</span><span class="p">;</span>
</pre></div>
</div>
<p>—
<strong>vPut0</strong> PutRegFromRegOpReg</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">vPut0</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>vPut1</strong> PutRegFromRegOpImmSmall</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">vPut1</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>vPut1a</strong> PutRegFromRegOpImmLargeViaRH</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">vPut1a</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>vPut2</strong> PutRegLdStRegOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">vPut2</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>vPut3</strong> PutBrCondOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">vPut3</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">cond</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>vHeader</strong> prepares the code introductory sequence for a compiled module</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">vHeader</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">,</span> <span class="n">entry</span><span class="p">,</span> <span class="n">version</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>WSetTables</strong> maps registers between the RISC5 model machine and the wasm virtual machine and prepares opcode tables for wasm.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">WSetTables</span><span class="p">;</span>
</pre></div>
</div>
<p>—
<strong>WPut0</strong> PutRegFromRegOpReg</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">WPut0</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>WPut1</strong> PutRegFromRegOpImmSmall</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">WPut1</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>WPut1a</strong> PutRegFromRegOpImmLargeViaRH</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">WPut1a</span><span class="o">*</span><span class="p">(</span><span class="n">o</span><span class="p">:</span> <span class="n">INTEGER</span><span class="p">;</span> <span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">im</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>WPut2</strong> PutRegLdStRegOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">WPut2</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">ai</span><span class="p">,</span> <span class="n">bi</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>WPut3</strong> PutBrCondOffset</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">WPut3</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">;</span> <span class="n">op</span><span class="p">,</span> <span class="n">cond</span><span class="p">,</span> <span class="n">off</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>WHeader</strong> prepares the code introductory sequence for a compiled module</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">WHeader</span><span class="o">*</span><span class="p">(</span><span class="n">VAR</span> <span class="n">pc</span><span class="p">,</span> <span class="n">pcb</span><span class="p">,</span> <span class="n">RH</span><span class="p">,</span> <span class="n">entry</span><span class="p">,</span> <span class="n">version</span><span class="p">:</span> <span class="n">LONGINT</span><span class="p">);</span>
</pre></div>
</div>
<p>—
<strong>setRegMap</strong></p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROCEDURE</span> <span class="n">setRegMap</span><span class="o">*</span><span class="p">;</span>
</pre></div>
</div>
</div>
<div class="section" id="development-guide">
<h2>Development Guide<a class="headerlink" href="#development-guide" title="Permalink to this headline">¶</a></h2>
<p>Module OXT implements the processor-specific opcodes used by OXX</p>
<p>(C.Perkins 2021)</p>
<p><strong>OXT</strong> is called from OXX and generates machine code various Oberon language constructs.</p>
<p><a class="reference external" href="https://github.com/io-core/Build/blob/main/OXT.Mod">https://github.com/io-core/Build/blob/main/OXT.Mod</a></p>
</div>
</div>


           </div>
           
          </div>
          <footer>
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
        <a href="OXTool.html" class="btn btn-neutral float-right" title="OXTool Module" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
        <a href="OXS.html" class="btn btn-neutral float-left" title="OXS Module" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>
        &#169; Copyright 2021 IO Authors.

    </p>
  </div>
    
    
    
    Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    
    provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>
        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>