INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sources_1/imports/Lab3_CDJ2326/bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.srcs/sim_1/new/tb_sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartC/Lab4_PartC.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
