#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002862dcc7a80 .scope module, "cpu" "cpu" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v000002862dd45b10_0 .net "ALUOP", 2 0, v000002862dcef8d0_0;  1 drivers
v000002862dd454d0_0 .net "ALURESULT", 7 0, v000002862dceee30_0;  1 drivers
o000002862dcf0428 .functor BUFZ 1, C4<z>; HiZ drive
v000002862dd45ed0_0 .net "CLK", 0 0, o000002862dcf0428;  0 drivers
v000002862dd466f0_0 .net "IMMIDIATE", 7 0, v000002862dd45570_0;  1 drivers
v000002862dd46bf0_0 .net "IMMIDIATE_SELECT", 0 0, v000002862dceea70_0;  1 drivers
v000002862dd46830_0 .net "IMMIDIATE_SELECTED", 7 0, v000002862dcef5b0_0;  1 drivers
o000002862dcf0248 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002862dd468d0_0 .net "INSTRUCTION", 31 0, o000002862dcf0248;  0 drivers
v000002862dd46a10_0 .net "OPCODE", 7 0, v000002862dd45c50_0;  1 drivers
v000002862dd45610_0 .net "PCOUT", 31 0, v000002862dd46150_0;  1 drivers
v000002862dd456b0_0 .net "READREG1", 2 0, v000002862dd46dd0_0;  1 drivers
v000002862dd45750_0 .net "READREG2", 2 0, v000002862dd45d90_0;  1 drivers
v000002862dd46c90_0 .net "REGOUT1", 7 0, v000002862dd452f0_0;  1 drivers
v000002862dd46d30_0 .net "REGOUT2", 7 0, L_000002862dce9010;  1 drivers
o000002862dcf0458 .functor BUFZ 1, C4<z>; HiZ drive
v000002862dd457f0_0 .net "RESET", 0 0, o000002862dcf0458;  0 drivers
v000002862dd45890_0 .net "TWOS_COMP", 7 0, v000002862dd46650_0;  1 drivers
v000002862dd4a360_0 .net "TWOS_COMP_SELECT", 7 0, L_000002862dd490a0;  1 drivers
v000002862dd4ad60_0 .net "TWOS_COMP_SELECTED", 7 0, v000002862dd45930_0;  1 drivers
v000002862dd49960_0 .net "WRITEENABLE", 0 0, v000002862dd46f10_0;  1 drivers
v000002862dd496e0_0 .net "WRITEREG", 2 0, v000002862dd460b0_0;  1 drivers
L_000002862dd70088 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000002862dd4a400_0 .net *"_ivl_3", 6 0, L_000002862dd70088;  1 drivers
L_000002862dd490a0 .concat [ 1 7 0 0], v000002862dd45250_0, L_000002862dd70088;
L_000002862dd4aea0 .part L_000002862dd490a0, 0, 1;
S_000002862dcc9260 .scope module, "alu" "alu" 2 247, 3 45 0, S_000002862dcc7a80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 8 "select";
v000002862dcef3d0_0 .net "ADD_RESULT", 7 0, v000002862dcef830_0;  1 drivers
v000002862dceef70_0 .net "AND_RESULT", 7 0, L_000002862dce92b0;  1 drivers
v000002862dceec50_0 .net "DATA1", 7 0, v000002862dd452f0_0;  alias, 1 drivers
v000002862dcef970_0 .net "DATA2", 7 0, v000002862dcef5b0_0;  alias, 1 drivers
v000002862dceed90_0 .net "MOV_RESULT", 7 0, L_000002862dce9240;  1 drivers
v000002862dceeed0_0 .net "OR_RESULT", 7 0, L_000002862dce9320;  1 drivers
v000002862dceee30_0 .var "RESULT", 7 0;
L_000002862dd700d0 .functor BUFT 1, C4<0000000z>, C4<0>, C4<0>, C4<0>;
v000002862dcef650_0 .net "select", 7 0, L_000002862dd700d0;  1 drivers
E_000002862dced3a0/0 .event anyedge, v000002862dcef650_0, v000002862dcef290_0, v000002862dcef830_0, v000002862dcef1f0_0;
E_000002862dced3a0/1 .event anyedge, v000002862dcef0b0_0;
E_000002862dced3a0 .event/or E_000002862dced3a0/0, E_000002862dced3a0/1;
S_000002862dcc93f0 .scope module, "add1" "add_module" 3 59, 3 11 0, S_000002862dcc9260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000002862dcef790_0 .net "DATA1", 7 0, v000002862dd452f0_0;  alias, 1 drivers
v000002862dceecf0_0 .net "DATA2", 7 0, v000002862dcef5b0_0;  alias, 1 drivers
v000002862dcef830_0 .var "RESULT", 7 0;
E_000002862dcecc20 .event anyedge, v000002862dceecf0_0, v000002862dcef790_0;
S_000002862dbfe0c0 .scope module, "and1" "and_module" 3 60, 3 26 0, S_000002862dcc9260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000002862dce92b0 .functor AND 8, v000002862dd452f0_0, v000002862dcef5b0_0, C4<11111111>, C4<11111111>;
v000002862dcef010_0 .net "DATA1", 7 0, v000002862dd452f0_0;  alias, 1 drivers
v000002862dceebb0_0 .net "DATA2", 7 0, v000002862dcef5b0_0;  alias, 1 drivers
v000002862dcef1f0_0 .net "RESULT", 7 0, L_000002862dce92b0;  alias, 1 drivers
S_000002862dbfe250 .scope module, "mov1" "mov_module" 3 58, 3 3 0, S_000002862dcc9260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000002862dce9240 .functor BUFZ 8, v000002862dcef5b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002862dcef150_0 .net "DATA2", 7 0, v000002862dcef5b0_0;  alias, 1 drivers
v000002862dcef290_0 .net "RESULT", 7 0, L_000002862dce9240;  alias, 1 drivers
S_000002862dcc4280 .scope module, "or1" "or_module" 3 61, 3 35 0, S_000002862dcc9260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000002862dce9320 .functor OR 8, v000002862dd452f0_0, v000002862dcef5b0_0, C4<00000000>, C4<00000000>;
v000002862dcef330_0 .net "DATA1", 7 0, v000002862dd452f0_0;  alias, 1 drivers
v000002862dceeb10_0 .net "DATA2", 7 0, v000002862dcef5b0_0;  alias, 1 drivers
v000002862dcef0b0_0 .net "RESULT", 7 0, L_000002862dce9320;  alias, 1 drivers
S_000002862dcc4410 .scope module, "alu_immidiate_mux" "mux_module" 2 246, 2 24 0, S_000002862dcc7a80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v000002862dcef470_0 .net "DATA1", 7 0, v000002862dd45930_0;  alias, 1 drivers
v000002862dcef510_0 .net "DATA2", 7 0, v000002862dd45570_0;  alias, 1 drivers
v000002862dcef5b0_0 .var "RESULT", 7 0;
v000002862dcef6f0_0 .net "SELECT", 0 0, v000002862dceea70_0;  alias, 1 drivers
E_000002862dcec860 .event anyedge, v000002862dcef6f0_0, v000002862dcef510_0, v000002862dcef470_0;
S_000002862dcca2a0 .scope module, "control_unit" "control_unit" 2 240, 2 96 0, S_000002862dcc7a80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 3 "ALU_OP";
    .port_info 2 /OUTPUT 1 "ALU_SRC";
    .port_info 3 /OUTPUT 1 "REG_WRITE";
    .port_info 4 /OUTPUT 1 "TWOS_COMP";
v000002862dcef8d0_0 .var "ALU_OP", 2 0;
v000002862dceea70_0 .var "ALU_SRC", 0 0;
v000002862dd45cf0_0 .var "MEM_READ", 0 0;
v000002862dd46010_0 .var "MEM_TO_REG", 0 0;
v000002862dd46790_0 .var "MEM_WRITE", 0 0;
v000002862dd45110_0 .net "OPCODE", 7 0, v000002862dd45c50_0;  alias, 1 drivers
v000002862dd45a70_0 .var "REG_DEST", 0 0;
v000002862dd46f10_0 .var "REG_WRITE", 0 0;
v000002862dd45250_0 .var "TWOS_COMP", 0 0;
E_000002862dcec820 .event anyedge, v000002862dd45110_0;
S_000002862dcca430 .scope module, "instruction_decoder" "instruction_decoder" 2 239, 2 71 0, S_000002862dcc7a80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 3 "REGISTER_1";
    .port_info 3 /OUTPUT 3 "REGISTER_2";
    .port_info 4 /OUTPUT 3 "REGISTER_DEST";
    .port_info 5 /OUTPUT 8 "IMMIDIATE";
v000002862dd45570_0 .var "IMMIDIATE", 7 0;
v000002862dd45070_0 .net "INSTRUCTION", 31 0, o000002862dcf0248;  alias, 0 drivers
v000002862dd45c50_0 .var "OPCODE", 7 0;
v000002862dd46dd0_0 .var "REGISTER_1", 2 0;
v000002862dd45d90_0 .var "REGISTER_2", 2 0;
v000002862dd460b0_0 .var "REGISTER_DEST", 2 0;
E_000002862dced420 .event anyedge, v000002862dd45070_0;
S_000002862dce06b0 .scope module, "pc" "programme_counter" 2 238, 2 47 0, S_000002862dcc7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RESULT";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
v000002862dd45e30_0 .net "CLK", 0 0, o000002862dcf0428;  alias, 0 drivers
v000002862dd459d0_0 .net "RESET", 0 0, o000002862dcf0458;  alias, 0 drivers
v000002862dd46150_0 .var "RESULT", 31 0;
E_000002862dced120 .event posedge, v000002862dd45e30_0;
S_000002862dce0840 .scope module, "reg_file" "reg_file" 2 243, 4 4 0, S_000002862dcc7a80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000002862dce9010 .functor BUFZ 8, v000002862dd45390_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002862dd46290_0 .net "CLK", 0 0, o000002862dcf0428;  alias, 0 drivers
v000002862dd46470_0 .net "IN", 7 0, v000002862dceee30_0;  alias, 1 drivers
v000002862dd46e70_0 .net "INADDRESS", 2 0, v000002862dd460b0_0;  alias, 1 drivers
v000002862dd463d0_0 .net "OUT1", 7 0, v000002862dd452f0_0;  alias, 1 drivers
v000002862dd46ab0_0 .net "OUT1ADDRESS", 2 0, v000002862dd46dd0_0;  alias, 1 drivers
v000002862dd45430_0 .net "OUT2", 7 0, L_000002862dce9010;  alias, 1 drivers
v000002862dd45f70_0 .net "OUT2ADDRESS", 2 0, v000002862dd45d90_0;  alias, 1 drivers
v000002862dd451b0_0 .net "RESET", 0 0, o000002862dcf0458;  alias, 0 drivers
v000002862dd461f0_0 .net "WRITE", 0 0, v000002862dd46f10_0;  alias, 1 drivers
v000002862dd452f0_0 .var "out1_reg", 7 0;
v000002862dd45390_0 .var "out2_reg", 7 0;
v000002862dd46330 .array "registers", 0 7, 7 0;
S_000002862dcd80f0 .scope module, "twos_complement_mux" "mux_module" 2 245, 2 24 0, S_000002862dcc7a80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v000002862dd46b50_0 .net "DATA1", 7 0, L_000002862dce9010;  alias, 1 drivers
v000002862dd45bb0_0 .net "DATA2", 7 0, v000002862dd46650_0;  alias, 1 drivers
v000002862dd45930_0 .var "RESULT", 7 0;
v000002862dd46510_0 .net "SELECT", 0 0, L_000002862dd4aea0;  1 drivers
E_000002862dcecea0 .event anyedge, v000002862dd46510_0, v000002862dd45bb0_0, v000002862dd45430_0;
S_000002862dcd8280 .scope module, "twoscomp" "twos_complement" 2 244, 2 36 0, S_000002862dcc7a80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "RESULT";
v000002862dd465b0_0 .net "DATA", 7 0, L_000002862dce9010;  alias, 1 drivers
v000002862dd46650_0 .var "RESULT", 7 0;
E_000002862dcecc60 .event anyedge, v000002862dd45430_0;
S_000002862dcc7c10 .scope module, "cu_tb" "cu_tb" 5 4;
 .timescale 0 0;
v000002862dd49b40_0 .net "ALU_OP", 2 0, v000002862dd4a180_0;  1 drivers
v000002862dd4acc0_0 .net "ALU_SRC", 0 0, v000002862dd498c0_0;  1 drivers
v000002862dd4a4a0_0 .var "OPCODE", 7 0;
v000002862dd49780_0 .net "REG_WRITE", 0 0, v000002862dd49aa0_0;  1 drivers
v000002862dd4a540_0 .net "TWOS_COMP", 0 0, v000002862dd4af40_0;  1 drivers
S_000002862dcce310 .scope module, "cu" "control_unit" 5 9, 2 96 0, S_000002862dcc7c10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 3 "ALU_OP";
    .port_info 2 /OUTPUT 1 "ALU_SRC";
    .port_info 3 /OUTPUT 1 "REG_WRITE";
    .port_info 4 /OUTPUT 1 "TWOS_COMP";
v000002862dd4a180_0 .var "ALU_OP", 2 0;
v000002862dd498c0_0 .var "ALU_SRC", 0 0;
v000002862dd49be0_0 .var "MEM_READ", 0 0;
v000002862dd4ae00_0 .var "MEM_TO_REG", 0 0;
v000002862dd4a900_0 .var "MEM_WRITE", 0 0;
v000002862dd49a00_0 .net "OPCODE", 7 0, v000002862dd4a4a0_0;  1 drivers
v000002862dd49140_0 .var "REG_DEST", 0 0;
v000002862dd49aa0_0 .var "REG_WRITE", 0 0;
v000002862dd4af40_0 .var "TWOS_COMP", 0 0;
E_000002862dced0a0 .event anyedge, v000002862dd49a00_0;
    .scope S_000002862dce06b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002862dd46150_0, 0;
    %end;
    .thread T_0;
    .scope S_000002862dce06b0;
T_1 ;
    %wait E_000002862dced120;
    %delay 1, 0;
    %load/vec4 v000002862dd459d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002862dd46150_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002862dd46150_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002862dd46150_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002862dcca430;
T_2 ;
    %wait E_000002862dced420;
    %delay 1, 0;
    %load/vec4 v000002862dd45070_0;
    %parti/s 9, 24, 6;
    %pad/u 8;
    %store/vec4 v000002862dd45c50_0, 0, 8;
    %load/vec4 v000002862dd45070_0;
    %parti/s 9, 8, 5;
    %pad/u 3;
    %store/vec4 v000002862dd46dd0_0, 0, 3;
    %load/vec4 v000002862dd45070_0;
    %parti/s 9, 0, 2;
    %pad/u 3;
    %store/vec4 v000002862dd45d90_0, 0, 3;
    %load/vec4 v000002862dd45070_0;
    %parti/s 9, 16, 6;
    %pad/u 3;
    %store/vec4 v000002862dd460b0_0, 0, 3;
    %load/vec4 v000002862dd45070_0;
    %parti/s 9, 0, 2;
    %pad/u 8;
    %store/vec4 v000002862dd45570_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002862dcca2a0;
T_3 ;
    %wait E_000002862dcec820;
    %load/vec4 v000002862dd45110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002862dcef8d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd45250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002862dceea70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd46f10_0, 0, 1;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002862dcef8d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd45250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dceea70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002862dd46f10_0, 0, 1;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002862dcef8d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd45250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dceea70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002862dd46f10_0, 0, 1;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002862dcef8d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002862dd45250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dceea70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002862dd46f10_0, 0, 1;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002862dcef8d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd45250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dceea70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002862dd46f10_0, 0, 1;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002862dcef8d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd45250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dceea70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd46f10_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002862dce0840;
T_4 ;
    %wait E_000002862dced120;
    %load/vec4 v000002862dd451b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000002862dd46330, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000002862dd46330, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000002862dd46330, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000002862dd46330, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000002862dd46330, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000002862dd46330, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000002862dd46330, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000002862dd46330, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002862dd461f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002862dd46470_0;
    %load/vec4 v000002862dd46e70_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000002862dd46330, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002862dd46ab0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002862dd46330, 4;
    %assign/vec4 v000002862dd452f0_0, 2;
    %load/vec4 v000002862dd45f70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002862dd46330, 4;
    %assign/vec4 v000002862dd45390_0, 2;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002862dcd8280;
T_5 ;
    %wait E_000002862dcecc60;
    %delay 1, 0;
    %load/vec4 v000002862dd465b0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v000002862dd46650_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002862dcd80f0;
T_6 ;
    %wait E_000002862dcecea0;
    %load/vec4 v000002862dd46510_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v000002862dd45bb0_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v000002862dd46b50_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v000002862dd45930_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002862dcc4410;
T_7 ;
    %wait E_000002862dcec860;
    %load/vec4 v000002862dcef6f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v000002862dcef510_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v000002862dcef470_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v000002862dcef5b0_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002862dcc93f0;
T_8 ;
    %wait E_000002862dcecc20;
    %load/vec4 v000002862dceecf0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_8.0, 5;
    %load/vec4 v000002862dcef790_0;
    %load/vec4 v000002862dceecf0_0;
    %sub;
    %store/vec4 v000002862dcef830_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002862dcef790_0;
    %load/vec4 v000002862dceecf0_0;
    %add;
    %store/vec4 v000002862dcef830_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002862dcc9260;
T_9 ;
    %wait E_000002862dced3a0;
    %load/vec4 v000002862dcef650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %delay 1, 0;
    %load/vec4 v000002862dceed90_0;
    %store/vec4 v000002862dceee30_0, 0, 8;
    %jmp T_9.4;
T_9.1 ;
    %delay 2, 0;
    %load/vec4 v000002862dcef3d0_0;
    %store/vec4 v000002862dceee30_0, 0, 8;
    %jmp T_9.4;
T_9.2 ;
    %delay 1, 0;
    %load/vec4 v000002862dceef70_0;
    %store/vec4 v000002862dceee30_0, 0, 8;
    %jmp T_9.4;
T_9.3 ;
    %delay 1, 0;
    %load/vec4 v000002862dceeed0_0;
    %store/vec4 v000002862dceee30_0, 0, 8;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002862dcce310;
T_10 ;
    %wait E_000002862dced0a0;
    %load/vec4 v000002862dd49a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002862dd4a180_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd4af40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002862dd498c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd49aa0_0, 0, 1;
    %jmp T_10.6;
T_10.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002862dd4a180_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd4af40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd498c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002862dd49aa0_0, 0, 1;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002862dd4a180_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd4af40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd498c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002862dd49aa0_0, 0, 1;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002862dd4a180_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002862dd4af40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd498c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002862dd49aa0_0, 0, 1;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002862dd4a180_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd4af40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd498c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002862dd49aa0_0, 0, 1;
    %jmp T_10.6;
T_10.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002862dd4a180_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd4af40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd498c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002862dd49aa0_0, 0, 1;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002862dcc7c10;
T_11 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002862dd4a4a0_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002862dd4a4a0_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000002862dd4a4a0_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000002862dd4a4a0_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000002862dd4a4a0_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000002862dd4a4a0_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_000002862dcc7c10;
T_12 ;
    %vpi_call 5 31 "$dumpfile", "cu_wavedata.vcd" {0 0 0};
    %vpi_call 5 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002862dcc7c10 {0 0 0};
    %delay 20, 0;
    %vpi_call 5 36 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./cpu.v";
    "./alu.v";
    "./reg_file.v";
    "cu_tb.v";
