Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7640113d2264400695cff3fb925b35ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mid_counter_tb_func_impl xil_defaultlib.mid_counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mid_counter [mid_counter_default]
Compiling architecture tb of entity xil_defaultlib.mid_counter_tb
Built simulation snapshot mid_counter_tb_func_impl
