{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 17:16:54 2022 " "Info: Processing started: Tue Jun 07 17:16:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off counter18 -c counter18 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off counter18 -c counter18" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "counter18 EP2C35F672C8 " "Info: Selected device EP2C35F672C8 for design \"counter18\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C8 " "Info: Device EP2C70F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 113 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "Critical Warning: No exact pin location assignment(s) for 23 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coutH\[6\] " "Info: Pin coutH\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { coutH[6] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2280 1224 1400 -2264 "coutH\[6..0\]" "" } { -2384 1128 1187 -2368 "coutH\[4\]" "" } { -2368 1128 1189 -2352 "coutH\[3\]" "" } { -2352 1128 1196 -2336 "coutH\[2\]" "" } { -2416 1128 1184 -2400 "coutH\[6\]" "" } { -2400 1128 1190 -2384 "coutH\[5\]" "" } { -2336 1128 1191 -2320 "coutH\[1\]" "" } { -2320 1128 1191 -2304 "coutH\[0\]" "" } { -2288 1172 1227 -2272 "coutH\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coutH[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 45 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coutH\[5\] " "Info: Pin coutH\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { coutH[5] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2280 1224 1400 -2264 "coutH\[6..0\]" "" } { -2384 1128 1187 -2368 "coutH\[4\]" "" } { -2368 1128 1189 -2352 "coutH\[3\]" "" } { -2352 1128 1196 -2336 "coutH\[2\]" "" } { -2416 1128 1184 -2400 "coutH\[6\]" "" } { -2400 1128 1190 -2384 "coutH\[5\]" "" } { -2336 1128 1191 -2320 "coutH\[1\]" "" } { -2320 1128 1191 -2304 "coutH\[0\]" "" } { -2288 1172 1227 -2272 "coutH\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coutH[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 46 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coutH\[4\] " "Info: Pin coutH\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { coutH[4] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2280 1224 1400 -2264 "coutH\[6..0\]" "" } { -2384 1128 1187 -2368 "coutH\[4\]" "" } { -2368 1128 1189 -2352 "coutH\[3\]" "" } { -2352 1128 1196 -2336 "coutH\[2\]" "" } { -2416 1128 1184 -2400 "coutH\[6\]" "" } { -2400 1128 1190 -2384 "coutH\[5\]" "" } { -2336 1128 1191 -2320 "coutH\[1\]" "" } { -2320 1128 1191 -2304 "coutH\[0\]" "" } { -2288 1172 1227 -2272 "coutH\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coutH[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 47 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coutH\[3\] " "Info: Pin coutH\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { coutH[3] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2280 1224 1400 -2264 "coutH\[6..0\]" "" } { -2384 1128 1187 -2368 "coutH\[4\]" "" } { -2368 1128 1189 -2352 "coutH\[3\]" "" } { -2352 1128 1196 -2336 "coutH\[2\]" "" } { -2416 1128 1184 -2400 "coutH\[6\]" "" } { -2400 1128 1190 -2384 "coutH\[5\]" "" } { -2336 1128 1191 -2320 "coutH\[1\]" "" } { -2320 1128 1191 -2304 "coutH\[0\]" "" } { -2288 1172 1227 -2272 "coutH\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coutH[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 48 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coutH\[2\] " "Info: Pin coutH\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { coutH[2] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2280 1224 1400 -2264 "coutH\[6..0\]" "" } { -2384 1128 1187 -2368 "coutH\[4\]" "" } { -2368 1128 1189 -2352 "coutH\[3\]" "" } { -2352 1128 1196 -2336 "coutH\[2\]" "" } { -2416 1128 1184 -2400 "coutH\[6\]" "" } { -2400 1128 1190 -2384 "coutH\[5\]" "" } { -2336 1128 1191 -2320 "coutH\[1\]" "" } { -2320 1128 1191 -2304 "coutH\[0\]" "" } { -2288 1172 1227 -2272 "coutH\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coutH[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 49 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coutH\[1\] " "Info: Pin coutH\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { coutH[1] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2280 1224 1400 -2264 "coutH\[6..0\]" "" } { -2384 1128 1187 -2368 "coutH\[4\]" "" } { -2368 1128 1189 -2352 "coutH\[3\]" "" } { -2352 1128 1196 -2336 "coutH\[2\]" "" } { -2416 1128 1184 -2400 "coutH\[6\]" "" } { -2400 1128 1190 -2384 "coutH\[5\]" "" } { -2336 1128 1191 -2320 "coutH\[1\]" "" } { -2320 1128 1191 -2304 "coutH\[0\]" "" } { -2288 1172 1227 -2272 "coutH\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coutH[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 50 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coutH\[0\] " "Info: Pin coutH\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { coutH[0] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2280 1224 1400 -2264 "coutH\[6..0\]" "" } { -2384 1128 1187 -2368 "coutH\[4\]" "" } { -2368 1128 1189 -2352 "coutH\[3\]" "" } { -2352 1128 1196 -2336 "coutH\[2\]" "" } { -2416 1128 1184 -2400 "coutH\[6\]" "" } { -2400 1128 1190 -2384 "coutH\[5\]" "" } { -2336 1128 1191 -2320 "coutH\[1\]" "" } { -2320 1128 1191 -2304 "coutH\[0\]" "" } { -2288 1172 1227 -2272 "coutH\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coutH[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 51 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H\[3\] " "Info: Pin H\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { H[3] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2080 600 776 -2064 "H\[3..0\]" "" } { -2424 496 540 -2408 "H\[1\]" "" } { -2088 560 600 -2072 "H\[3..0\]" "" } { -2312 544 610 -2296 "H\[3..0\]" "" } { -2368 944 1008 -2352 "H\[3\]" "" } { -2384 944 1008 -2368 "H\[2\]" "" } { -2400 944 1008 -2384 "H\[1\]" "" } { -2416 944 1008 -2400 "H\[0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { H[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 52 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H\[2\] " "Info: Pin H\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { H[2] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2080 600 776 -2064 "H\[3..0\]" "" } { -2424 496 540 -2408 "H\[1\]" "" } { -2088 560 600 -2072 "H\[3..0\]" "" } { -2312 544 610 -2296 "H\[3..0\]" "" } { -2368 944 1008 -2352 "H\[3\]" "" } { -2384 944 1008 -2368 "H\[2\]" "" } { -2400 944 1008 -2384 "H\[1\]" "" } { -2416 944 1008 -2400 "H\[0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { H[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 53 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H\[1\] " "Info: Pin H\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { H[1] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2080 600 776 -2064 "H\[3..0\]" "" } { -2424 496 540 -2408 "H\[1\]" "" } { -2088 560 600 -2072 "H\[3..0\]" "" } { -2312 544 610 -2296 "H\[3..0\]" "" } { -2368 944 1008 -2352 "H\[3\]" "" } { -2384 944 1008 -2368 "H\[2\]" "" } { -2400 944 1008 -2384 "H\[1\]" "" } { -2416 944 1008 -2400 "H\[0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { H[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 54 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H\[0\] " "Info: Pin H\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { H[0] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2080 600 776 -2064 "H\[3..0\]" "" } { -2424 496 540 -2408 "H\[1\]" "" } { -2088 560 600 -2072 "H\[3..0\]" "" } { -2312 544 610 -2296 "H\[3..0\]" "" } { -2368 944 1008 -2352 "H\[3\]" "" } { -2384 944 1008 -2368 "H\[2\]" "" } { -2400 944 1008 -2384 "H\[1\]" "" } { -2416 944 1008 -2400 "H\[0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { H[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 55 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L\[3\] " "Info: Pin L\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { L[3] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2056 600 776 -2040 "L\[3..0\]" "" } { -2064 560 601 -2048 "L\[3..0\]" "" } { -2168 544 608 -2152 "L\[3..0\]" "" } { -2200 944 1008 -2184 "L\[3\]" "" } { -2216 944 1008 -2200 "L\[2\]" "" } { -2232 944 1008 -2216 "L\[1\]" "" } { -2248 944 1008 -2232 "L\[0\]" "" } { -2416 496 536 -2400 "L\[0\]" "" } { -2408 496 536 -2392 "L\[1\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 56 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L\[2\] " "Info: Pin L\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { L[2] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2056 600 776 -2040 "L\[3..0\]" "" } { -2064 560 601 -2048 "L\[3..0\]" "" } { -2168 544 608 -2152 "L\[3..0\]" "" } { -2200 944 1008 -2184 "L\[3\]" "" } { -2216 944 1008 -2200 "L\[2\]" "" } { -2232 944 1008 -2216 "L\[1\]" "" } { -2248 944 1008 -2232 "L\[0\]" "" } { -2416 496 536 -2400 "L\[0\]" "" } { -2408 496 536 -2392 "L\[1\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 57 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L\[1\] " "Info: Pin L\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { L[1] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2056 600 776 -2040 "L\[3..0\]" "" } { -2064 560 601 -2048 "L\[3..0\]" "" } { -2168 544 608 -2152 "L\[3..0\]" "" } { -2200 944 1008 -2184 "L\[3\]" "" } { -2216 944 1008 -2200 "L\[2\]" "" } { -2232 944 1008 -2216 "L\[1\]" "" } { -2248 944 1008 -2232 "L\[0\]" "" } { -2416 496 536 -2400 "L\[0\]" "" } { -2408 496 536 -2392 "L\[1\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 58 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L\[0\] " "Info: Pin L\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { L[0] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2056 600 776 -2040 "L\[3..0\]" "" } { -2064 560 601 -2048 "L\[3..0\]" "" } { -2168 544 608 -2152 "L\[3..0\]" "" } { -2200 944 1008 -2184 "L\[3\]" "" } { -2216 944 1008 -2200 "L\[2\]" "" } { -2232 944 1008 -2216 "L\[1\]" "" } { -2248 944 1008 -2232 "L\[0\]" "" } { -2416 496 536 -2400 "L\[0\]" "" } { -2408 496 536 -2392 "L\[1\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 59 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coutL\[6\] " "Info: Pin coutL\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { coutL[6] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2256 1224 1400 -2240 "coutL\[6..0\]" "" } { -2216 1128 1189 -2200 "coutL\[4\]" "" } { -2200 1128 1190 -2184 "coutL\[3\]" "" } { -2184 1128 1191 -2168 "coutL\[2\]" "" } { -2248 1128 1185 -2232 "coutL\[6\]" "" } { -2232 1128 1189 -2216 "coutL\[5\]" "" } { -2168 1128 1190 -2152 "coutL\[1\]" "" } { -2152 1128 1192 -2136 "coutL\[0\]" "" } { -2264 1176 1229 -2248 "coutL\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coutL[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 60 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coutL\[5\] " "Info: Pin coutL\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { coutL[5] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2256 1224 1400 -2240 "coutL\[6..0\]" "" } { -2216 1128 1189 -2200 "coutL\[4\]" "" } { -2200 1128 1190 -2184 "coutL\[3\]" "" } { -2184 1128 1191 -2168 "coutL\[2\]" "" } { -2248 1128 1185 -2232 "coutL\[6\]" "" } { -2232 1128 1189 -2216 "coutL\[5\]" "" } { -2168 1128 1190 -2152 "coutL\[1\]" "" } { -2152 1128 1192 -2136 "coutL\[0\]" "" } { -2264 1176 1229 -2248 "coutL\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coutL[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 61 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coutL\[4\] " "Info: Pin coutL\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { coutL[4] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2256 1224 1400 -2240 "coutL\[6..0\]" "" } { -2216 1128 1189 -2200 "coutL\[4\]" "" } { -2200 1128 1190 -2184 "coutL\[3\]" "" } { -2184 1128 1191 -2168 "coutL\[2\]" "" } { -2248 1128 1185 -2232 "coutL\[6\]" "" } { -2232 1128 1189 -2216 "coutL\[5\]" "" } { -2168 1128 1190 -2152 "coutL\[1\]" "" } { -2152 1128 1192 -2136 "coutL\[0\]" "" } { -2264 1176 1229 -2248 "coutL\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coutL[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 62 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coutL\[3\] " "Info: Pin coutL\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { coutL[3] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2256 1224 1400 -2240 "coutL\[6..0\]" "" } { -2216 1128 1189 -2200 "coutL\[4\]" "" } { -2200 1128 1190 -2184 "coutL\[3\]" "" } { -2184 1128 1191 -2168 "coutL\[2\]" "" } { -2248 1128 1185 -2232 "coutL\[6\]" "" } { -2232 1128 1189 -2216 "coutL\[5\]" "" } { -2168 1128 1190 -2152 "coutL\[1\]" "" } { -2152 1128 1192 -2136 "coutL\[0\]" "" } { -2264 1176 1229 -2248 "coutL\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coutL[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 63 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coutL\[2\] " "Info: Pin coutL\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { coutL[2] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2256 1224 1400 -2240 "coutL\[6..0\]" "" } { -2216 1128 1189 -2200 "coutL\[4\]" "" } { -2200 1128 1190 -2184 "coutL\[3\]" "" } { -2184 1128 1191 -2168 "coutL\[2\]" "" } { -2248 1128 1185 -2232 "coutL\[6\]" "" } { -2232 1128 1189 -2216 "coutL\[5\]" "" } { -2168 1128 1190 -2152 "coutL\[1\]" "" } { -2152 1128 1192 -2136 "coutL\[0\]" "" } { -2264 1176 1229 -2248 "coutL\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coutL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 64 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coutL\[1\] " "Info: Pin coutL\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { coutL[1] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2256 1224 1400 -2240 "coutL\[6..0\]" "" } { -2216 1128 1189 -2200 "coutL\[4\]" "" } { -2200 1128 1190 -2184 "coutL\[3\]" "" } { -2184 1128 1191 -2168 "coutL\[2\]" "" } { -2248 1128 1185 -2232 "coutL\[6\]" "" } { -2232 1128 1189 -2216 "coutL\[5\]" "" } { -2168 1128 1190 -2152 "coutL\[1\]" "" } { -2152 1128 1192 -2136 "coutL\[0\]" "" } { -2264 1176 1229 -2248 "coutL\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coutL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 65 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coutL\[0\] " "Info: Pin coutL\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { coutL[0] } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2256 1224 1400 -2240 "coutL\[6..0\]" "" } { -2216 1128 1189 -2200 "coutL\[4\]" "" } { -2200 1128 1190 -2184 "coutL\[3\]" "" } { -2184 1128 1191 -2168 "coutL\[2\]" "" } { -2248 1128 1185 -2232 "coutL\[6\]" "" } { -2232 1128 1189 -2216 "coutL\[5\]" "" } { -2168 1128 1190 -2152 "coutL\[1\]" "" } { -2152 1128 1192 -2136 "coutL\[0\]" "" } { -2264 1176 1229 -2248 "coutL\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coutL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 66 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cin " "Info: Pin Cin not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Cin } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2312 152 320 -2296 "Cin" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 68 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cin (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node Cin (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Cin } } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2312 152 320 -2296 "Cin" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/mywork/counter18/" 0 { } { { 0 { 0 ""} 0 68 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 3.3V 0 22 0 " "Info: Number of I/O pins in group: 22 (unused VREF, 3.3V VCCIO, 0 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.651 ns register register " "Info: Estimated most critical path is register to register delay of 4.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 1 REG LAB_X14_Y35 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X14_Y35; Fanout = 12; REG Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.621 ns) 1.269 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X14_Y35 2 " "Info: 2: + IC(0.648 ns) + CELL(0.621 ns) = 1.269 ns; Loc. = LAB_X14_Y35; Fanout = 2; COMB Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.355 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X14_Y35 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.355 ns; Loc. = LAB_X14_Y35; Fanout = 2; COMB Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.441 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita2~COUT 4 COMB LAB_X14_Y35 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.441 ns; Loc. = LAB_X14_Y35; Fanout = 2; COMB Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.527 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~COUT 5 COMB LAB_X14_Y35 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.527 ns; Loc. = LAB_X14_Y35; Fanout = 1; COMB Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.033 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~0 6 COMB LAB_X14_Y35 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.033 ns; Loc. = LAB_X14_Y35; Fanout = 1; COMB Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.651 ns) 3.150 ns ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|_~1 7 COMB LAB_X15_Y35 8 " "Info: 7: + IC(0.466 ns) + CELL(0.651 ns) = 3.150 ns; Loc. = LAB_X15_Y35; Fanout = 8; COMB Node = 'ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|_~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~1 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.822 ns) 4.651 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 8 REG LAB_X14_Y35 12 " "Info: 8: + IC(0.679 ns) + CELL(0.822 ns) = 4.651 ns; Loc. = LAB_X14_Y35; Fanout = 12; REG Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~1 ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.858 ns ( 61.45 % ) " "Info: Total cell delay = 2.858 ns ( 61.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.793 ns ( 38.55 % ) " "Info: Total interconnect delay = 1.793 ns ( 38.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.651 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~1 ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y24 X21_Y36 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "22 " "Warning: Found 22 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coutH\[6\] 0 " "Info: Pin \"coutH\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coutH\[5\] 0 " "Info: Pin \"coutH\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coutH\[4\] 0 " "Info: Pin \"coutH\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coutH\[3\] 0 " "Info: Pin \"coutH\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coutH\[2\] 0 " "Info: Pin \"coutH\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coutH\[1\] 0 " "Info: Pin \"coutH\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coutH\[0\] 0 " "Info: Pin \"coutH\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H\[3\] 0 " "Info: Pin \"H\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H\[2\] 0 " "Info: Pin \"H\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H\[1\] 0 " "Info: Pin \"H\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H\[0\] 0 " "Info: Pin \"H\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L\[3\] 0 " "Info: Pin \"L\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L\[2\] 0 " "Info: Pin \"L\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L\[1\] 0 " "Info: Pin \"L\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L\[0\] 0 " "Info: Pin \"L\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coutL\[6\] 0 " "Info: Pin \"coutL\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coutL\[5\] 0 " "Info: Pin \"coutL\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coutL\[4\] 0 " "Info: Pin \"coutL\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coutL\[3\] 0 " "Info: Pin \"coutL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coutL\[2\] 0 " "Info: Pin \"coutL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coutL\[1\] 0 " "Info: Pin \"coutL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coutL\[0\] 0 " "Info: Pin \"coutL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 17:16:57 2022 " "Info: Processing ended: Tue Jun 07 17:16:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
