{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 10:14:31 2020 " "Info: Processing started: Mon Mar 02 10:14:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "faster " "Info: Assuming node \"faster\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 208 152 320 224 "faster" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "faster" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "slower " "Info: Assuming node \"slower\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 176 152 320 192 "slower" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "slower" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_hgj.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_hgj.tdf" 67 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_hgj.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_hgj.tdf" 67 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_hgj.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_hgj.tdf" 67 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_hgj.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_hgj.tdf" 67 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\] memory single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg1 186.36 MHz 5.366 ns Internal " "Info: Clock \"clk\" has Internal fmax of 186.36 MHz between source register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]\" and destination memory \"single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg1\" (period= 5.366 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.628 ns + Longest register memory " "Info: + Longest register to memory delay is 0.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\] 1 REG LCFF_X15_Y1_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N3; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.131 ns) 0.628 ns single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M512_X16_Y1 4 " "Info: 2: + IC(0.497 ns) + CELL(0.131 ns) = 0.628 ns; Loc. = M512_X16_Y1; Fanout = 4; MEM Node = 'single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_ff71.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.131 ns ( 20.86 % ) " "Info: Total cell delay = 0.131 ns ( 20.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.497 ns ( 79.14 % ) " "Info: Total interconnect delay = 0.497 ns ( 79.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.628 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.497ns } { 0.000ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.622 ns - Smallest " "Info: - Smallest clock skew is -4.622 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.315 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.458 ns) 2.315 ns single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M512_X16_Y1 4 " "Info: 3: + IC(0.660 ns) + CELL(0.458 ns) = 2.315 ns; Loc. = M512_X16_Y1; Fanout = 4; MEM Node = 'single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_ff71.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.67 % ) " "Info: Total cell delay = 1.312 ns ( 56.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 43.33 % ) " "Info: Total interconnect delay = 1.003 ns ( 43.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.937 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.712 ns) 2.879 ns lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\] 2 REG LCFF_X21_Y14_N7 3 " "Info: 2: + IC(1.313 ns) + CELL(0.712 ns) = 2.879 ns; Loc. = LCFF_X21_Y14_N7; Fanout = 3; REG Node = 'lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.025 ns" { clk lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_hgj.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_hgj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.378 ns) 3.621 ns inst13 3 COMB LCCOMB_X22_Y14_N12 5 " "Info: 3: + IC(0.364 ns) + CELL(0.378 ns) = 3.621 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.154 ns) 3.992 ns inst25 4 COMB LCCOMB_X22_Y14_N16 1 " "Info: 4: + IC(0.217 ns) + CELL(0.154 ns) = 3.992 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.371 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.000 ns) 5.650 ns inst25~clkctrl 5 COMB CLKCTRL_G11 3 " "Info: 5: + IC(1.658 ns) + CELL(0.000 ns) = 5.650 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 6.937 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\] 6 REG LCFF_X15_Y1_N3 4 " "Info: 6: + IC(0.669 ns) + CELL(0.618 ns) = 6.937 ns; Loc. = LCFF_X15_Y1_N3; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 39.15 % ) " "Info: Total cell delay = 2.716 ns ( 39.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.221 ns ( 60.85 % ) " "Info: Total interconnect delay = 4.221 ns ( 60.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.937 ns" { clk lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.937 ns" { clk {} clk~combout {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.313ns 0.364ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.937 ns" { clk lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.937 ns" { clk {} clk~combout {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.313ns 0.364ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_ff71.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.628 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.497ns } { 0.000ns 0.131ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.937 ns" { clk lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.937 ns" { clk {} clk~combout {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.313ns 0.364ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "faster register register lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 500.0 MHz Internal " "Info: Clock \"faster\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 1 REG LCFF_X15_Y1_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X15_Y1_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X15_Y1_N0; Fanout = 2; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X15_Y1_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X15_Y1_N2; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.618 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X15_Y1_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X15_Y1_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.715 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X15_Y1_N5 3 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 100.00 % ) " "Info: Total cell delay = 0.715 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "faster destination 5.531 ns + Shortest register " "Info: + Shortest clock path from clock \"faster\" to destination register is 5.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns faster 1 CLK PIN_M3 10 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 10; CLK Node = 'faster'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { faster } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 208 152 320 224 "faster" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.154 ns) 2.215 ns inst13 2 COMB LCCOMB_X22_Y14_N12 5 " "Info: 2: + IC(1.197 ns) + CELL(0.154 ns) = 2.215 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { faster inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.154 ns) 2.586 ns inst25 3 COMB LCCOMB_X22_Y14_N16 1 " "Info: 3: + IC(0.217 ns) + CELL(0.154 ns) = 2.586 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.371 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.000 ns) 4.244 ns inst25~clkctrl 4 COMB CLKCTRL_G11 3 " "Info: 4: + IC(1.658 ns) + CELL(0.000 ns) = 4.244 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 5.531 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X15_Y1_N5 3 " "Info: 5: + IC(0.669 ns) + CELL(0.618 ns) = 5.531 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 32.36 % ) " "Info: Total cell delay = 1.790 ns ( 32.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.741 ns ( 67.64 % ) " "Info: Total interconnect delay = 3.741 ns ( 67.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.531 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.531 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.197ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.864ns 0.154ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "faster source 5.531 ns - Longest register " "Info: - Longest clock path from clock \"faster\" to source register is 5.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns faster 1 CLK PIN_M3 10 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 10; CLK Node = 'faster'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { faster } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 208 152 320 224 "faster" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.154 ns) 2.215 ns inst13 2 COMB LCCOMB_X22_Y14_N12 5 " "Info: 2: + IC(1.197 ns) + CELL(0.154 ns) = 2.215 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { faster inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.154 ns) 2.586 ns inst25 3 COMB LCCOMB_X22_Y14_N16 1 " "Info: 3: + IC(0.217 ns) + CELL(0.154 ns) = 2.586 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.371 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.000 ns) 4.244 ns inst25~clkctrl 4 COMB CLKCTRL_G11 3 " "Info: 4: + IC(1.658 ns) + CELL(0.000 ns) = 4.244 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 5.531 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 5 REG LCFF_X15_Y1_N1 4 " "Info: 5: + IC(0.669 ns) + CELL(0.618 ns) = 5.531 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 32.36 % ) " "Info: Total cell delay = 1.790 ns ( 32.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.741 ns ( 67.64 % ) " "Info: Total interconnect delay = 3.741 ns ( 67.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.531 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.531 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.197ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.864ns 0.154ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.531 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.531 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.197ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.864ns 0.154ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.531 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.531 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.197ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.864ns 0.154ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.531 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.531 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.197ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.864ns 0.154ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.531 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.531 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.197ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.864ns 0.154ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } {  } {  } "" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "slower register register lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 500.0 MHz Internal " "Info: Clock \"slower\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 1 REG LCFF_X15_Y1_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X15_Y1_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X15_Y1_N0; Fanout = 2; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X15_Y1_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X15_Y1_N2; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.618 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X15_Y1_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X15_Y1_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.715 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X15_Y1_N5 3 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 100.00 % ) " "Info: Total cell delay = 0.715 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "slower destination 5.691 ns + Shortest register " "Info: + Shortest clock path from clock \"slower\" to destination register is 5.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns slower 1 CLK PIN_C11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C11; Fanout = 2; CLK Node = 'slower'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { slower } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 176 152 320 192 "slower" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.272 ns) 2.375 ns inst13 2 COMB LCCOMB_X22_Y14_N12 5 " "Info: 2: + IC(1.294 ns) + CELL(0.272 ns) = 2.375 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { slower inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.154 ns) 2.746 ns inst25 3 COMB LCCOMB_X22_Y14_N16 1 " "Info: 3: + IC(0.217 ns) + CELL(0.154 ns) = 2.746 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.371 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.000 ns) 4.404 ns inst25~clkctrl 4 COMB CLKCTRL_G11 3 " "Info: 4: + IC(1.658 ns) + CELL(0.000 ns) = 4.404 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 5.691 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X15_Y1_N5 3 " "Info: 5: + IC(0.669 ns) + CELL(0.618 ns) = 5.691 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.853 ns ( 32.56 % ) " "Info: Total cell delay = 1.853 ns ( 32.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.838 ns ( 67.44 % ) " "Info: Total interconnect delay = 3.838 ns ( 67.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.691 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.691 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.294ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.809ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "slower source 5.691 ns - Longest register " "Info: - Longest clock path from clock \"slower\" to source register is 5.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns slower 1 CLK PIN_C11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C11; Fanout = 2; CLK Node = 'slower'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { slower } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 176 152 320 192 "slower" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.272 ns) 2.375 ns inst13 2 COMB LCCOMB_X22_Y14_N12 5 " "Info: 2: + IC(1.294 ns) + CELL(0.272 ns) = 2.375 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { slower inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.154 ns) 2.746 ns inst25 3 COMB LCCOMB_X22_Y14_N16 1 " "Info: 3: + IC(0.217 ns) + CELL(0.154 ns) = 2.746 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.371 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.000 ns) 4.404 ns inst25~clkctrl 4 COMB CLKCTRL_G11 3 " "Info: 4: + IC(1.658 ns) + CELL(0.000 ns) = 4.404 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 5.691 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 5 REG LCFF_X15_Y1_N1 4 " "Info: 5: + IC(0.669 ns) + CELL(0.618 ns) = 5.691 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.853 ns ( 32.56 % ) " "Info: Total cell delay = 1.853 ns ( 32.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.838 ns ( 67.44 % ) " "Info: Total interconnect delay = 3.838 ns ( 67.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.691 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.691 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.294ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.809ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.691 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.691 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.294ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.809ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.691 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.691 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.294ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.809ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.691 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.691 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.294ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.809ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.691 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.691 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.294ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.809ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } {  } {  } "" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] clk 1.188 ns " "Info: Found hold time violation between source  pin or register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\" and destination pin or register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\" for clock \"clk\" (Hold time is 1.188 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.742 ns + Largest " "Info: + Largest clock skew is 1.742 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.937 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.712 ns) 2.879 ns lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\] 2 REG LCFF_X21_Y14_N7 3 " "Info: 2: + IC(1.313 ns) + CELL(0.712 ns) = 2.879 ns; Loc. = LCFF_X21_Y14_N7; Fanout = 3; REG Node = 'lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.025 ns" { clk lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_hgj.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_hgj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.378 ns) 3.621 ns inst13 3 COMB LCCOMB_X22_Y14_N12 5 " "Info: 3: + IC(0.364 ns) + CELL(0.378 ns) = 3.621 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.154 ns) 3.992 ns inst25 4 COMB LCCOMB_X22_Y14_N16 1 " "Info: 4: + IC(0.217 ns) + CELL(0.154 ns) = 3.992 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.371 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.000 ns) 5.650 ns inst25~clkctrl 5 COMB CLKCTRL_G11 3 " "Info: 5: + IC(1.658 ns) + CELL(0.000 ns) = 5.650 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 6.937 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 6 REG LCFF_X15_Y1_N5 3 " "Info: 6: + IC(0.669 ns) + CELL(0.618 ns) = 6.937 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 39.15 % ) " "Info: Total cell delay = 2.716 ns ( 39.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.221 ns ( 60.85 % ) " "Info: Total interconnect delay = 4.221 ns ( 60.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.937 ns" { clk lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.937 ns" { clk {} clk~combout {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.313ns 0.364ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.195 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.053 ns) 2.250 ns inst25 2 COMB LCCOMB_X22_Y14_N16 1 " "Info: 2: + IC(1.343 ns) + CELL(0.053 ns) = 2.250 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { clk inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.000 ns) 3.908 ns inst25~clkctrl 3 COMB CLKCTRL_G11 3 " "Info: 3: + IC(1.658 ns) + CELL(0.000 ns) = 3.908 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 5.195 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 4 REG LCFF_X15_Y1_N5 3 " "Info: 4: + IC(0.669 ns) + CELL(0.618 ns) = 5.195 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 29.36 % ) " "Info: Total cell delay = 1.525 ns ( 29.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.670 ns ( 70.64 % ) " "Info: Total interconnect delay = 3.670 ns ( 70.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { clk inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { clk {} clk~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.343ns 1.658ns 0.669ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.937 ns" { clk lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.937 ns" { clk {} clk~combout {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.313ns 0.364ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { clk inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { clk {} clk~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.343ns 1.658ns 0.669ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.609 ns - Shortest register register " "Info: - Shortest register to register delay is 0.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 1 REG LCFF_X15_Y1_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.512 ns) 0.512 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2 2 COMB LCCOMB_X15_Y1_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X15_Y1_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.609 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 3 REG LCFF_X15_Y1_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.609 ns ( 100.00 % ) " "Info: Total cell delay = 0.609 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.937 ns" { clk lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.937 ns" { clk {} clk~combout {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.313ns 0.364ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { clk inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { clk {} clk~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.343ns 1.658ns 0.669ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst8 key\[3\] clk 5.254 ns register " "Info: tsu for register \"inst8\" (data pin = \"key\[3\]\", clock pin = \"clk\") is 5.254 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.639 ns + Longest pin register " "Info: + Longest pin to register delay is 7.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns key\[3\] 1 PIN PIN_C15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C15; Fanout = 4; PIN Node = 'key\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 240 152 320 256 "key\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.814 ns) + CELL(0.366 ns) 6.027 ns inst22~0 2 COMB LCCOMB_X17_Y1_N12 3 " "Info: 2: + IC(4.814 ns) + CELL(0.366 ns) = 6.027 ns; Loc. = LCCOMB_X17_Y1_N12; Fanout = 3; COMB Node = 'inst22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.180 ns" { key[3] inst22~0 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 576 -80 -16 656 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.228 ns) 6.671 ns inst9~0 3 COMB LCCOMB_X17_Y1_N2 4 " "Info: 3: + IC(0.416 ns) + CELL(0.228 ns) = 6.671 ns; Loc. = LCCOMB_X17_Y1_N2; Fanout = 4; COMB Node = 'inst9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { inst22~0 inst9~0 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 688 -80 -16 768 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.746 ns) 7.639 ns inst8 4 REG LCFF_X17_Y1_N15 2 " "Info: 4: + IC(0.222 ns) + CELL(0.746 ns) = 7.639 ns; Loc. = LCFF_X17_Y1_N15; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { inst9~0 inst8 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 624 168 232 704 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 28.63 % ) " "Info: Total cell delay = 2.187 ns ( 28.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.452 ns ( 71.37 % ) " "Info: Total interconnect delay = 5.452 ns ( 71.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.639 ns" { key[3] inst22~0 inst9~0 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.639 ns" { key[3] {} key[3]~combout {} inst22~0 {} inst9~0 {} inst8 {} } { 0.000ns 0.000ns 4.814ns 0.416ns 0.222ns } { 0.000ns 0.847ns 0.366ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 624 168 232 704 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.475 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns inst8 3 REG LCFF_X17_Y1_N15 2 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y1_N15; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk~clkctrl inst8 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 624 168 232 704 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} inst8 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.639 ns" { key[3] inst22~0 inst9~0 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.639 ns" { key[3] {} key[3]~combout {} inst22~0 {} inst9~0 {} inst8 {} } { 0.000ns 0.000ns 4.814ns 0.416ns 0.222ns } { 0.000ns 0.847ns 0.366ns 0.228ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} inst8 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk COUNTER\[0\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 11.649 ns register " "Info: tco from clock \"clk\" to destination pin \"COUNTER\[0\]\" through register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" is 11.649 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.937 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.712 ns) 2.879 ns lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\] 2 REG LCFF_X21_Y14_N7 3 " "Info: 2: + IC(1.313 ns) + CELL(0.712 ns) = 2.879 ns; Loc. = LCFF_X21_Y14_N7; Fanout = 3; REG Node = 'lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.025 ns" { clk lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_hgj.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_hgj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.378 ns) 3.621 ns inst13 3 COMB LCCOMB_X22_Y14_N12 5 " "Info: 3: + IC(0.364 ns) + CELL(0.378 ns) = 3.621 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.154 ns) 3.992 ns inst25 4 COMB LCCOMB_X22_Y14_N16 1 " "Info: 4: + IC(0.217 ns) + CELL(0.154 ns) = 3.992 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.371 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.000 ns) 5.650 ns inst25~clkctrl 5 COMB CLKCTRL_G11 3 " "Info: 5: + IC(1.658 ns) + CELL(0.000 ns) = 5.650 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 6.937 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 6 REG LCFF_X15_Y1_N1 4 " "Info: 6: + IC(0.669 ns) + CELL(0.618 ns) = 6.937 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 39.15 % ) " "Info: Total cell delay = 2.716 ns ( 39.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.221 ns ( 60.85 % ) " "Info: Total interconnect delay = 4.221 ns ( 60.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.937 ns" { clk lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.937 ns" { clk {} clk~combout {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.313ns 0.364ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.618 ns + Longest register pin " "Info: + Longest register to pin delay is 4.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 1 REG LCFF_X15_Y1_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.610 ns) + CELL(2.008 ns) 4.618 ns COUNTER\[0\] 2 PIN PIN_A13 0 " "Info: 2: + IC(2.610 ns) + CELL(2.008 ns) = 4.618 ns; Loc. = PIN_A13; Fanout = 0; PIN Node = 'COUNTER\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.618 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] COUNTER[0] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 312 784 960 328 "COUNTER\[2..0\]" "" } { 608 680 768 624 "counter\[2..0\]" "" } { 448 336 544 464 "D3, D2, D1, D0, counter\[2..0\]" "" } { 304 720 790 320 "counter\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.008 ns ( 43.48 % ) " "Info: Total cell delay = 2.008 ns ( 43.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.610 ns ( 56.52 % ) " "Info: Total interconnect delay = 2.610 ns ( 56.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.618 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] COUNTER[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.618 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} COUNTER[0] {} } { 0.000ns 2.610ns } { 0.000ns 2.008ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.937 ns" { clk lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.937 ns" { clk {} clk~combout {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.313ns 0.364ns 0.217ns 1.658ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.618 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] COUNTER[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.618 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} COUNTER[0] {} } { 0.000ns 2.610ns } { 0.000ns 2.008ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "key\[8\] Din\[3\] 9.853 ns Longest " "Info: Longest tpd from source pin \"key\[8\]\" to destination pin \"Din\[3\]\" is 9.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns key\[8\] 1 PIN PIN_E11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E11; Fanout = 3; PIN Node = 'key\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[8] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 240 152 320 256 "key\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.053 ns) 5.540 ns inst17 2 COMB LCCOMB_X17_Y1_N0 2 " "Info: 2: + IC(4.660 ns) + CELL(0.053 ns) = 5.540 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 2; COMB Node = 'inst17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.713 ns" { key[8] inst17 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 336 -80 -16 384 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.325 ns) + CELL(1.988 ns) 9.853 ns Din\[3\] 3 PIN PIN_D13 0 " "Info: 3: + IC(2.325 ns) + CELL(1.988 ns) = 9.853 ns; Loc. = PIN_D13; Fanout = 0; PIN Node = 'Din\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.313 ns" { inst17 Din[3] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 248 784 960 264 "Din\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.868 ns ( 29.11 % ) " "Info: Total cell delay = 2.868 ns ( 29.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.985 ns ( 70.89 % ) " "Info: Total interconnect delay = 6.985 ns ( 70.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.853 ns" { key[8] inst17 Din[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.853 ns" { key[8] {} key[8]~combout {} inst17 {} Din[3] {} } { 0.000ns 0.000ns 4.660ns 2.325ns } { 0.000ns 0.827ns 0.053ns 1.988ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\] faster clk -0.105 ns register " "Info: th for register \"lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\]\" (data pin = \"faster\", clock pin = \"clk\") is -0.105 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.785 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.618 ns) 2.785 ns lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\] 2 REG LCFF_X21_Y14_N7 3 " "Info: 2: + IC(1.313 ns) + CELL(0.618 ns) = 2.785 ns; Loc. = LCFF_X21_Y14_N7; Fanout = 3; REG Node = 'lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { clk lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_hgj.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_hgj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 52.85 % ) " "Info: Total cell delay = 1.472 ns ( 52.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.313 ns ( 47.15 % ) " "Info: Total interconnect delay = 1.313 ns ( 47.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~combout {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.313ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_hgj.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_hgj.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.039 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns faster 1 CLK PIN_M3 10 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 10; CLK Node = 'faster'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { faster } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 208 152 320 224 "faster" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.154 ns) 2.215 ns inst13 2 COMB LCCOMB_X22_Y14_N12 5 " "Info: 2: + IC(1.197 ns) + CELL(0.154 ns) = 2.215 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { faster inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.503 ns) 3.039 ns lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\] 3 REG LCFF_X21_Y14_N7 3 " "Info: 3: + IC(0.321 ns) + CELL(0.503 ns) = 3.039 ns; Loc. = LCFF_X21_Y14_N7; Fanout = 3; REG Node = 'lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { inst13 lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_hgj.tdf" "" { Text "C:/Users/Dev/Dropbox/”˜∏·‡/—¿œ–/Labs/Lab2/Source code/Altera project/db/cntr_hgj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 50.05 % ) " "Info: Total cell delay = 1.521 ns ( 50.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.518 ns ( 49.95 % ) " "Info: Total interconnect delay = 1.518 ns ( 49.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { faster inst13 lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.039 ns" { faster {} faster~combout {} inst13 {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.197ns 0.321ns } { 0.000ns 0.864ns 0.154ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~combout {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.313ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { faster inst13 lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.039 ns" { faster {} faster~combout {} inst13 {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.197ns 0.321ns } { 0.000ns 0.864ns 0.154ns 0.503ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 02 10:14:31 2020 " "Info: Processing ended: Mon Mar 02 10:14:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
