1. Write an assertion to check that once the signal start is asserted, the done signal goes high within exactly 4 clock cycles.
assert propert (@(posedge clk) start |-> ##4 done);
*-------------------------------------------------------------------------------------------------------------------------------------*

2. Write an assertion to verify that when req goes high, ack must go high within 2 to 5 clock cycles.
assert property (@(posedge clk) $rose(req) |-> ##[2:5] ack); 
*-------------------------------------------------------------------------------------------------------------------------------------*

3. Write a concurrent assertion to check that when a valid signal is high, the ready signal should also be high within the same cycle.
assert property(@(posedge clk) valid |-> ready);
*-------------------------------------------------------------------------------------------------------------------------------------*

4. Write an assertion that ensures after a reset signal goes low (de-asserted), a data_valid signal must become high within 3 clock cycles and remain high for at least 2 cycles.
assert property (@(posedge clk) $fell(reset) |-> ##[1:3] (data_valid[*2]));
*-------------------------------------------------------------------------------------------------------------------------------------*

5. Write an assertion to check that if "write_en" goes high, the "data_out" signal must change within 2 clock cycles
assert property(@(posedge clk) $rose(write_en) |-> ##[1:2] data_out!=($past(data_out)));
*-------------------------------------------------------------------------------------------------------------------------------------*

6. Write an assertion to ensure that the signal busy is low when both enable and reset signals are high.
assert property (@(posedge clk) (en && rst) |-> !signal);
*-------------------------------------------------------------------------------------------------------------------------------------*

7. Write an assertion to check that the valid signal is not asserted for more than 3 consecutive clock cycles. (not asserted=not high)
assert property (@(posedge clk) valid |-> ##[1:3] !valid);
*-------------------------------------------------------------------------------------------------------------------------------------*

8. Write an assertion to verify that after a read operation is initiated (read_en goes high), the data_out signal should not change for 5 clock cycles unless read_en goes low.
assert property (@(posedge clk) $rose(read_en) |-> (read_en throughout (data_out == $past(data_out))[*5]) );
*-------------------------------------------------------------------------------------------------------------------------------------*

9. Write an assertion to check that after the load signal is asserted, a ready signal must be asserted within 10 cycles, but not before 3 cycles.
assert property (@(posedge clk) $rose(load) |-> ##[3:10] ready);
*-------------------------------------------------------------------------------------------------------------------------------------*

10. Write an assertion that checks if reset is de-asserted, the init_complete must go high exactly after 6 clock cycles and remain high for 2 cycles.
assert property (@(posedge clk) !reset |-> ##6 (init_complete[*2]));
