

================================================================
== Vitis HLS Report for 'conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9'
================================================================
* Date:           Sun Oct 12 22:06:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.060 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      250|      250|  2.500 us|  2.500 us|  250|  250|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_8_VITIS_LOOP_27_9  |      248|      248|         9|          3|          3|    81|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     425|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     119|    -|
|Register         |        -|     -|     153|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     153|     544|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_265_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln24_fu_274_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln26_1_fu_211_p2      |         +|   0|  0|  12|           4|           4|
    |add_ln26_2_fu_330_p2      |         +|   0|  0|  12|           4|           3|
    |add_ln26_3_fu_340_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln26_fu_221_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln27_fu_492_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln30_1_fu_419_p2      |         +|   0|  0|  16|           9|           9|
    |add_ln30_2_fu_429_p2      |         +|   0|  0|  12|           4|           4|
    |add_ln30_fu_439_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln32_1_fu_306_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln32_2_fu_324_p2      |         +|   0|  0|  17|          13|          13|
    |add_ln32_3_fu_408_p2      |         +|   0|  0|  17|          13|          13|
    |add_ln32_4_fu_481_p2      |         +|   0|  0|  16|          16|          16|
    |sub_ln32_fu_398_p2        |         -|   0|  0|  16|          16|          16|
    |icmp_ln200_2_fu_445_p2    |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln200_3_fu_346_p2    |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln200_fu_227_p2      |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln224_2_fu_463_p2    |      icmp|   0|  0|  17|          10|           1|
    |icmp_ln224_4_fu_364_p2    |      icmp|   0|  0|  17|          10|           1|
    |icmp_ln224_fu_245_p2      |      icmp|   0|  0|  17|          10|           1|
    |icmp_ln24_fu_259_p2       |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln27_fu_280_p2       |      icmp|   0|  0|  12|           4|           4|
    |ix_fu_469_p3              |    select|   0|  0|   9|           1|           9|
    |iy_fu_251_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln224_2_fu_451_p3  |    select|   0|  0|  10|           1|           8|
    |select_ln224_3_fu_352_p3  |    select|   0|  0|  10|           1|           8|
    |select_ln224_fu_233_p3    |    select|   0|  0|  10|           1|           8|
    |select_ln24_1_fu_294_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln24_2_fu_378_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln24_fu_286_p3     |    select|   0|  0|   4|           1|           1|
    |select_ln26_fu_370_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 425|         215|         223|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |acc_4_fu_86                           |   9|          2|   32|         64|
    |ap_NS_fsm                             |  20|          4|    1|          4|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_4_load_1         |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_kx_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_ky_2                 |   9|          2|    4|          8|
    |indvar_flatten_fu_98                  |   9|          2|    7|         14|
    |kx_fu_90                              |   9|          2|    4|          8|
    |ky_fu_94                              |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 119|         26|   98|        198|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_4_fu_86                       |  32|   0|   32|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |conv1_weights_load_reg_582        |  32|   0|   32|          0|
    |icmp_ln24_reg_563                 |   1|   0|    1|          0|
    |icmp_ln24_reg_563_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_98              |   7|   0|    7|          0|
    |input_ftmap_load_reg_577          |  32|   0|   32|          0|
    |kx_fu_90                          |   4|   0|    4|          0|
    |ky_fu_94                          |   4|   0|    4|          0|
    |mul_reg_597                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 153|   0|  153|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9|  return value|
|grp_fu_1176_p_din0      |  out|   32|  ap_ctrl_hs|  conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9|  return value|
|grp_fu_1176_p_din1      |  out|   32|  ap_ctrl_hs|  conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9|  return value|
|grp_fu_1176_p_opcode    |  out|    2|  ap_ctrl_hs|  conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9|  return value|
|grp_fu_1176_p_dout0     |   in|   32|  ap_ctrl_hs|  conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9|  return value|
|grp_fu_1176_p_ce        |  out|    1|  ap_ctrl_hs|  conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9|  return value|
|grp_fu_1180_p_din0      |  out|   32|  ap_ctrl_hs|  conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9|  return value|
|grp_fu_1180_p_din1      |  out|   32|  ap_ctrl_hs|  conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9|  return value|
|grp_fu_1180_p_dout0     |   in|   32|  ap_ctrl_hs|  conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9|  return value|
|grp_fu_1180_p_ce        |  out|    1|  ap_ctrl_hs|  conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9|  return value|
|select_ln18_2           |   in|   32|     ap_none|                                   select_ln18_2|        scalar|
|select_ln19_8           |   in|    9|     ap_none|                                   select_ln19_8|        scalar|
|add_ln32                |   in|   10|     ap_none|                                        add_ln32|        scalar|
|conv1_weights_address0  |  out|   13|   ap_memory|                                   conv1_weights|         array|
|conv1_weights_ce0       |  out|    1|   ap_memory|                                   conv1_weights|         array|
|conv1_weights_q0        |   in|   32|   ap_memory|                                   conv1_weights|         array|
|select_ln15_2           |   in|    8|     ap_none|                                   select_ln15_2|        scalar|
|zext_ln20_2             |   in|    5|     ap_none|                                     zext_ln20_2|        scalar|
|input_ftmap_address0    |  out|   16|   ap_memory|                                     input_ftmap|         array|
|input_ftmap_ce0         |  out|    1|   ap_memory|                                     input_ftmap|         array|
|input_ftmap_q0          |   in|   32|   ap_memory|                                     input_ftmap|         array|
|acc_6_out               |  out|   32|      ap_vld|                                       acc_6_out|       pointer|
|acc_6_out_ap_vld        |  out|    1|      ap_vld|                                       acc_6_out|       pointer|
+------------------------+-----+-----+------------+------------------------------------------------+--------------+

