--- verilog_synth
+++ uhdm_synth
@@ -1,7 +1,7 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* keep =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:1.1-34.10" *)
+(* top =  1  *)
 module top();
 (* src = "dut.sv:10.18-10.30" *)
 (* \wand  = 32'd1 *)
@@ -38,203 +38,11 @@
 (* wiretype = "\\typename" *)
 (* \wor  = 32'd1 *)
 wire [3:0] wor_typename;
-(* keep = 32'd1 *)
-(* src = "dut.sv:19.9-19.35" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967295),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _00_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:20.9-20.35" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967294),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _01_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:21.9-21.35" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967293),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _02_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:22.9-22.35" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967292),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _03_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:23.9-23.34" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967291),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _04_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:24.9-24.34" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967290),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _05_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:26.9-26.41" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967289),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _06_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:27.9-27.41" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967288),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _07_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:28.9-28.40" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967287),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _08_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:30.9-30.42" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967286),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _09_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:31.9-31.42" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967285),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _10_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:32.9-32.41" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967284),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _11_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
 \$reduce_and  #(
 .A_SIGNED(32'd0),
 .A_WIDTH(32'd1),
 .Y_WIDTH(32'd1)
-) _12_ (
+) _0_ (
 .A(1'h0),
 .Y(wand_logic_0)
 );
@@ -242,7 +50,7 @@
 .A_SIGNED(32'd0),
 .A_WIDTH(32'd1),
 .Y_WIDTH(32'd1)
-) _13_ (
+) _1_ (
 .A(1'h1),
 .Y(wand_logic_1)
 );
@@ -250,7 +58,7 @@
 .A_SIGNED(32'd0),
 .A_WIDTH(32'd1),
 .Y_WIDTH(32'd1)
-) _14_ (
+) _2_ (
 .A(1'h0),
 .Y(wor_logic_0)
 );
@@ -258,10 +66,25 @@
 .A_SIGNED(32'd0),
 .A_WIDTH(32'd1),
 .Y_WIDTH(32'd1)
-) _15_ (
+) _3_ (
 .A(1'h1),
 .Y(wor_logic_1)
 );
+(* src = "dut.sv:28.9-28.41" *)
+\$check  #(
+.ARGS_WIDTH(32'd0),
+.FLAVOR("assert"),
+.FORMAT(),
+.PRIORITY(32'd4294967295),
+.TRG_ENABLE(32'd0),
+.TRG_POLARITY(),
+.TRG_WIDTH(32'd0)
+) _4_ (
+.A(1'h1),
+.ARGS(),
+.EN(1'h1),
+.TRG()
+);
 assign wire_typename = 4'h9;
 assign wire_integer = 32'd9;
 assign wire_logic_1 = 1'h1;
