#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000270bcc0 .scope module, "tb_CALC1" "tb_CALC1" 2 1;
 .timescale 0 0;
v000000000278b2b0_0 .net "Instrucao", 31 0, L_0000000002700fd0;  1 drivers
v000000000278b350_0 .var "clk", 0 0;
v000000000278b3f0_0 .net "rAcc", 31 0, L_0000000002700b70;  1 drivers
v000000000278d7c0_0 .net "regA", 31 0, L_0000000002700cc0;  1 drivers
v000000000278c820_0 .net "regB", 31 0, L_0000000002700940;  1 drivers
S_000000000270be50 .scope module, "instCalc" "CALC1" 2 6, 3 1 0, S_000000000270bcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /OUTPUT 32 "RegA";
    .port_info 2 /OUTPUT 32 "RegB";
    .port_info 3 /OUTPUT 32 "RAcc";
    .port_info 4 /OUTPUT 32 "InstrAtual";
L_0000000002700fd0 .functor BUFZ 32, v000000000278a3b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000278a950_0 .var "Acc", 1 0;
v000000000278b530_0 .net "Clear", 0 0, v000000000272d100_0;  1 drivers
v000000000278ac70_0 .net "Clk", 0 0, v000000000278b350_0;  1 drivers
v000000000278b030_0 .net "DadosA", 31 0, v000000000272cac0_0;  1 drivers
v000000000278ba30_0 .net "DadosB", 31 0, v000000000272c840_0;  1 drivers
v000000000278a9f0_0 .var "DadosEscrita", 31 0;
v000000000278b5d0_0 .var "Dest", 1 0;
v000000000278a090_0 .var "DestEscrita", 1 0;
v000000000278bad0_0 .var "FonteA", 1 0;
v000000000278a450_0 .net "FonteEscrita", 0 0, v000000000272d1a0_0;  1 drivers
v000000000278b710_0 .net "InstrAtual", 31 0, L_0000000002700fd0;  alias, 1 drivers
v000000000278b0d0_0 .net "MemData", 31 0, v000000000278abd0_0;  1 drivers
v000000000278bc10_0 .net "MemEn", 0 0, v000000000272d240_0;  1 drivers
v000000000278a630_0 .net "MemOp", 0 0, v000000000278b8f0_0;  1 drivers
v000000000278bcb0_0 .net "MemtoReg", 0 0, v000000000278bb70_0;  1 drivers
v000000000278aa90_0 .var "PC", 31 0;
v000000000278b170_0 .var "PCP", 31 0;
v000000000278bd50_0 .net "RAcc", 31 0, L_0000000002700b70;  alias, 1 drivers
v000000000278bdf0_0 .net "RegA", 31 0, L_0000000002700cc0;  alias, 1 drivers
v000000000278a130_0 .net "RegB", 31 0, L_0000000002700940;  alias, 1 drivers
v000000000278a1d0_0 .net "RegEsc", 0 0, v000000000278b490_0;  1 drivers
v000000000278ad10_0 .net "ResultALU", 31 0, v000000000272cca0_0;  1 drivers
v000000000278adb0_0 .net "Stop", 0 0, v000000000278a810_0;  1 drivers
v000000000278a270_0 .net "imediato", 31 0, L_000000000278c3c0;  1 drivers
v000000000278b210_0 .net "instrucao", 31 0, v000000000278a3b0_0;  1 drivers
v000000000278ae50_0 .net "opALU", 3 0, v000000000272cfc0_0;  1 drivers
E_0000000002729250/0 .event edge, v000000000278a3b0_0, v000000000278a310_0, v000000000272d1a0_0, v000000000278a950_0;
E_0000000002729250/1 .event edge, v000000000278b5d0_0, v000000000278bb70_0, v000000000272cca0_0, v000000000278abd0_0;
E_0000000002729250 .event/or E_0000000002729250/0, E_0000000002729250/1;
L_000000000278cbe0 .part v000000000278a3b0_0, 29, 3;
L_000000000278caa0 .part v000000000278a3b0_0, 0, 25;
S_000000000270e6a0 .scope module, "insRegisterFile" "RegisterFile" 3 30, 4 1 0, S_000000000270be50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "RegEsc";
    .port_info 1 /INPUT 2 "Fonte1";
    .port_info 2 /INPUT 2 "Fonte2";
    .port_info 3 /INPUT 1 "Esc";
    .port_info 4 /INPUT 1 "Clk";
    .port_info 5 /INPUT 32 "Dado";
    .port_info 6 /OUTPUT 32 "Dado1";
    .port_info 7 /OUTPUT 32 "Dado2";
    .port_info 8 /OUTPUT 32 "RA";
    .port_info 9 /OUTPUT 32 "RB";
    .port_info 10 /OUTPUT 32 "RACC";
L_0000000002700cc0 .functor BUFZ 32, v000000000272d600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002700940 .functor BUFZ 32, v000000000272d560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002700b70 .functor BUFZ 32, v000000000272d060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000272d060_0 .var "Acc", 31 0;
v000000000272d2e0_0 .net "Clk", 0 0, v000000000278b350_0;  alias, 1 drivers
v000000000272d380_0 .net "Dado", 31 0, v000000000278a9f0_0;  1 drivers
v000000000272cac0_0 .var "Dado1", 31 0;
v000000000272c840_0 .var "Dado2", 31 0;
v000000000272c8e0_0 .net "Esc", 0 0, v000000000278b490_0;  alias, 1 drivers
v000000000272d6a0_0 .net "Fonte1", 1 0, v000000000278bad0_0;  1 drivers
v000000000272cb60_0 .net "Fonte2", 1 0, v000000000278bad0_0;  alias, 1 drivers
v000000000272d740_0 .net "RA", 31 0, L_0000000002700cc0;  alias, 1 drivers
v000000000272d420_0 .net "RACC", 31 0, L_0000000002700b70;  alias, 1 drivers
v000000000272d4c0_0 .net "RB", 31 0, L_0000000002700940;  alias, 1 drivers
v000000000272d600_0 .var "RegA", 31 0;
v000000000272d560_0 .var "RegB", 31 0;
v000000000272cc00_0 .net "RegEsc", 1 0, v000000000278a090_0;  1 drivers
E_0000000002729010 .event posedge, v000000000272d2e0_0;
E_0000000002729c10 .event negedge, v000000000272d2e0_0;
S_000000000270e830 .scope module, "instALU" "ALU" 3 22, 5 1 0, S_000000000270be50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "output1";
v000000000272cde0_0 .net "input1", 31 0, v000000000272cac0_0;  alias, 1 drivers
v000000000272c980_0 .net "input2", 31 0, L_000000000278c3c0;  alias, 1 drivers
v000000000272ca20_0 .net "op", 3 0, v000000000272cfc0_0;  alias, 1 drivers
v000000000272cca0_0 .var "output1", 31 0;
E_0000000002728650 .event edge, v000000000272ca20_0, v000000000272cac0_0, v000000000272c980_0;
S_0000000002715a90 .scope module, "instControle" "Controle" 3 58, 6 1 0, S_000000000270be50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "OpCode";
    .port_info 1 /OUTPUT 1 "MemtoReg";
    .port_info 2 /OUTPUT 1 "MemEn";
    .port_info 3 /OUTPUT 1 "MemOp";
    .port_info 4 /OUTPUT 1 "FonteEscrita";
    .port_info 5 /OUTPUT 1 "RegEsc";
    .port_info 6 /OUTPUT 1 "Stop";
    .port_info 7 /OUTPUT 1 "Clear";
    .port_info 8 /OUTPUT 4 "ALUCode";
v000000000272cfc0_0 .var "ALUCode", 3 0;
v000000000272d100_0 .var "Clear", 0 0;
v000000000272d1a0_0 .var "FonteEscrita", 0 0;
v000000000272d240_0 .var "MemEn", 0 0;
v000000000278b8f0_0 .var "MemOp", 0 0;
v000000000278bb70_0 .var "MemtoReg", 0 0;
v000000000278aef0_0 .net "OpCode", 2 0, L_000000000278cbe0;  1 drivers
v000000000278b490_0 .var "RegEsc", 0 0;
v000000000278a810_0 .var "Stop", 0 0;
E_0000000002728210 .event edge, v000000000278aef0_0;
S_0000000002715c20 .scope module, "instMem" "Mem" 3 45, 7 1 0, S_000000000270be50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ReadPC";
    .port_info 1 /INPUT 32 "RWAddr";
    .port_info 2 /INPUT 32 "Value";
    .port_info 3 /INPUT 1 "OP2En";
    .port_info 4 /INPUT 1 "OP2RW";
    .port_info 5 /INPUT 1 "Clk";
    .port_info 6 /INPUT 1 "Clear";
    .port_info 7 /OUTPUT 32 "Instr";
    .port_info 8 /OUTPUT 32 "Data";
v000000000278b850_0 .net "Clear", 0 0, v000000000272d100_0;  alias, 1 drivers
v000000000278a770_0 .net "Clk", 0 0, v000000000278b350_0;  alias, 1 drivers
v000000000278abd0_0 .var "Data", 31 0;
v000000000278a3b0_0 .var "Instr", 31 0;
v000000000278ab30_0 .net "OP2En", 0 0, v000000000272d240_0;  alias, 1 drivers
v000000000278a8b0_0 .net "OP2RW", 0 0, v000000000278b8f0_0;  alias, 1 drivers
v000000000278a4f0_0 .net "RWAddr", 31 0, L_000000000278c3c0;  alias, 1 drivers
v000000000278a310_0 .net "ReadPC", 31 0, v000000000278aa90_0;  1 drivers
v000000000278b670_0 .net "Value", 31 0, v000000000272c840_0;  alias, 1 drivers
v000000000278b7b0_0 .net *"_s4", 0 0, L_000000000278d220;  1 drivers
v000000000278af90 .array "memory", 0 1023, 31 0;
E_0000000002728fd0 .event posedge, L_000000000278d220;
L_000000000278d220 .reduce/nor v000000000278b350_0;
S_00000000027063b0 .scope module, "instSignExtend" "signExtend" 3 71, 8 1 0, S_000000000270be50;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "entrada";
    .port_info 1 /OUTPUT 32 "saida";
v000000000278be90_0 .net *"_s1", 0 0, L_000000000278c0a0;  1 drivers
v000000000278b990_0 .net *"_s2", 6 0, L_000000000278c780;  1 drivers
v000000000278a590_0 .net "entrada", 24 0, L_000000000278caa0;  1 drivers
v000000000278bf30_0 .net "saida", 31 0, L_000000000278c3c0;  alias, 1 drivers
L_000000000278c0a0 .part L_000000000278caa0, 24, 1;
LS_000000000278c780_0_0 .concat [ 1 1 1 1], L_000000000278c0a0, L_000000000278c0a0, L_000000000278c0a0, L_000000000278c0a0;
LS_000000000278c780_0_4 .concat [ 1 1 1 0], L_000000000278c0a0, L_000000000278c0a0, L_000000000278c0a0;
L_000000000278c780 .concat [ 4 3 0 0], LS_000000000278c780_0_0, LS_000000000278c780_0_4;
L_000000000278c3c0 .concat [ 25 7 0 0], L_000000000278caa0, L_000000000278c780;
    .scope S_000000000270e830;
T_0 ;
    %wait E_0000000002728650;
    %load/vec4 v000000000272ca20_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %load/vec4 v000000000272cde0_0;
    %store/vec4 v000000000272cca0_0, 0, 32;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v000000000272cde0_0;
    %load/vec4 v000000000272c980_0;
    %add;
    %store/vec4 v000000000272cca0_0, 0, 32;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v000000000272cde0_0;
    %load/vec4 v000000000272c980_0;
    %sub;
    %store/vec4 v000000000272cca0_0, 0, 32;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v000000000272cde0_0;
    %load/vec4 v000000000272c980_0;
    %mul;
    %store/vec4 v000000000272cca0_0, 0, 32;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v000000000272cde0_0;
    %load/vec4 v000000000272c980_0;
    %div;
    %store/vec4 v000000000272cca0_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000270e6a0;
T_1 ;
    %wait E_0000000002729c10;
    %load/vec4 v000000000272c8e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000000000272cc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %load/vec4 v000000000272d380_0;
    %store/vec4 v000000000272d060_0, 0, 32;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000000000272d380_0;
    %store/vec4 v000000000272d600_0, 0, 32;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v000000000272d380_0;
    %store/vec4 v000000000272d560_0, 0, 32;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000270e6a0;
T_2 ;
    %wait E_0000000002729010;
    %load/vec4 v000000000272d6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000272cac0_0, 0, 32;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v000000000272d600_0;
    %store/vec4 v000000000272cac0_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v000000000272d560_0;
    %store/vec4 v000000000272cac0_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000000000272d060_0;
    %store/vec4 v000000000272cac0_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %load/vec4 v000000000272cb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000272c840_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v000000000272d600_0;
    %store/vec4 v000000000272c840_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v000000000272d560_0;
    %store/vec4 v000000000272c840_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v000000000272d060_0;
    %store/vec4 v000000000272c840_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002715c20;
T_3 ;
    %vpi_call 7 13 "$readmemh", "memoria.txt", v000000000278af90 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000000002715c20;
T_4 ;
    %wait E_0000000002729010;
    %ix/getv 4, v000000000278a4f0_0;
    %load/vec4a v000000000278af90, 4;
    %store/vec4 v000000000278abd0_0, 0, 32;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000002715c20;
T_5 ;
    %wait E_0000000002728fd0;
    %ix/getv 4, v000000000278a310_0;
    %load/vec4a v000000000278af90, 4;
    %store/vec4 v000000000278a3b0_0, 0, 32;
    %load/vec4 v000000000278b850_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000000000278ab30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278a8b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000000000278b670_0;
    %ix/getv 4, v000000000278a4f0_0;
    %store/vec4a v000000000278af90, 4, 0;
T_5.2 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000278b850_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 4, v000000000278a4f0_0;
    %store/vec4a v000000000278af90, 4, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002715a90;
T_6 ;
    %wait E_0000000002728210;
    %load/vec4 v000000000278aef0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278bb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278b8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000278b490_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000000000272cfc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278a810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d100_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000278aef0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278bb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278b8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000278b490_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000000000272cfc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278a810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d100_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000000000278aef0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278bb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278b8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000278b490_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000272cfc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278a810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d100_0, 0, 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000000000278aef0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278bb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278b8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000278b490_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000272cfc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278a810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d100_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000000000278aef0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000278bb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000272d240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278b8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278b490_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000272cfc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278a810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000272d100_0, 0, 1;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v000000000278aef0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000278bb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000272d240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278b8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000272d1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000278b490_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000272cfc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278a810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d100_0, 0, 1;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v000000000278aef0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278bb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000272d240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000278b8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278b490_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000272cfc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278a810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d100_0, 0, 1;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278bb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278b8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278b490_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000272cfc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000278a810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000272d100_0, 0, 1;
T_6.13 ;
T_6.11 ;
T_6.9 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000270be50;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278aa90_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_000000000270be50;
T_8 ;
    %wait E_0000000002729250;
    %load/vec4 v000000000278b210_0;
    %parti/s 2, 25, 6;
    %store/vec4 v000000000278b5d0_0, 0, 2;
    %load/vec4 v000000000278b210_0;
    %parti/s 2, 27, 6;
    %store/vec4 v000000000278bad0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000278a950_0, 0, 2;
    %load/vec4 v000000000278aa90_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278b170_0, 0, 32;
    %load/vec4 v000000000278a450_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000000000278a950_0;
    %store/vec4 v000000000278a090_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000278b5d0_0;
    %store/vec4 v000000000278a090_0, 0, 2;
T_8.1 ;
    %load/vec4 v000000000278bcb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000000000278ad10_0;
    %store/vec4 v000000000278a9f0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000000000278b0d0_0;
    %store/vec4 v000000000278a9f0_0, 0, 32;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000270be50;
T_9 ;
    %wait E_0000000002729010;
    %load/vec4 v000000000278adb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000000000278b170_0;
    %store/vec4 v000000000278aa90_0, 0, 32;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000270bcc0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278b350_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000000000270bcc0;
T_11 ;
    %delay 10, 0;
    %load/vec4 v000000000278b350_0;
    %nor/r;
    %store/vec4 v000000000278b350_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000270bcc0;
T_12 ;
    %vpi_call 2 18 "$dumpfile", "saida.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %vpi_call 2 20 "$monitor", "No tempo %t, RegA = %h, RegB = %h, RAcc = %h, Instrucao = %h", $time, v000000000278d7c0_0, v000000000278c820_0, v000000000278b3f0_0, v000000000278b2b0_0 {0 0 0};
    %delay 250, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb_CALC1.v";
    "CALC1.v";
    "RegisterFile.v";
    "ALU.v";
    "Controle.v";
    "Mem.v";
    "signExtend.v";
