[{"id": "1", "content": "```\nDefine the module named TopModule with input ports clk, ar, d, and output port q.\n\nRetrieved Related Information:\nclk: Clock signal for synchronization\nar: Asynchronous reset signal\nd: Data input for the D flip flop\nq: Output of the D flip flop\nOn the positive edge of clk, if ar is high, q is reset to 0.\nIf ar is low, q takes the value of d on the positive edge of clk.\nThe D flip flop is positive edge triggered.\n```\n", "source": "I would like you to implement a module named TopModule with the following interface. All input and output ports are one bit unless otherwise specified.\n\n - input  clk\n - input  ar\n - input  d\n - output q", "parent_tasks": []}, {"id": "2", "content": "```\nImplement the D flip-flop with positive edge triggering using the clk signal and asynchronous reset ar. The flip-flop should store the value of input d and output it through q.\n\nRetrieved Related Information:\nclk: Clock signal for synchronization\nar: Asynchronous reset signal\nd: Data input for the D flip flop\nq: Output of the D flip flop\nOn the positive edge of clk, if ar is high, q is reset to 0.\nIf ar is low, q takes the value of d on the positive edge of clk.\nThe D flip flop is positive edge triggered.\n```\n", "source": "The module should implement a D flip flop, positive edge triggered, with an asynchronous reset \"ar\".", "parent_tasks": ["1"]}]