INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Clock_Divider/Clock_Divider.srcs/sim_1/new/Clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Clock_Divider/Clock_Divider.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Clock_Divider/Clock_Divider.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
