<p><br /><span class="math">$\epsfbox{02134x01.eps}$</span><br /></p>
<p>Use circuit simulation software to verify your predicted and actual truth tables.</p>
<p>It should be noted that the input states in this circuit are defined by the voltage levels, not by the contact status. In other words, a closed contact equals a &quot;low&quot; (0) logic state.</p>
<p>Suggested truth tables include the following (encoded as Boolean SOP statements):</p>
<p><span class="math"> • </span> <span class="math">$AB\overline{C} + ABC$</span></p>
<p><span class="math"> • </span> <span class="math">$\overline{A}B\overline{C} + \overline{A}BC$</span></p>
<p><span class="math"> • </span> <span class="math">$\overline{A}B\overline{C} + \overline{A}BC + \overline{A} \&gt; \overline{B} \&gt; \overline{C}$</span></p>
<p><span class="math"> • </span> <span class="math">$A\overline{B} \&gt; \overline{C} + A \&gt; \overline{B} \&gt; C$</span></p>
<p><span class="math"> • </span> <span class="math">$AB\overline{C} + A \overline{B} \&gt; \overline{C} + \overline{A} \&gt; \overline{B} \&gt; \overline{C}$</span></p>
<p><span class="math"> • </span> <span class="math">$\overline{A}BC + \overline{A} \&gt; \overline{B} C + \overline{A} \&gt; \overline{B} \&gt; \overline{C}$</span></p>
<p><span class="math"> • </span> <span class="math">$ABC + \overline{A}BC + AB \overline{C}$</span></p>
<p><span class="math"> • </span> <span class="math">$A\overline{B}C + \overline{A} \&gt; \overline{B}C + \overline{A} \&gt; \overline{B} \&gt; \overline{C}$</span></p>
<p><span class="math"> • </span> <span class="math">$ABC + A \overline{B}C + \overline{A} \&gt; \overline{B} C$</span></p>
<p>I strongly recommend having students build their logic circuits with CMOS chips rather than TTL, because of the less stringent power supply requirements of CMOS. I also recommend drawing a combinational circuit using four gates, because this is the common number of two-input gates found on 14-pin DIP logic chips.</p>
