module prbs16 #(
  parameter NUM_CYC = 1
) (
  input         clk,
  input         rst,
  input         shiftEn,
  output [15:0] outSeq
);

  reg [15:0] lfsrReg;
  
  always @(posedge clk)
  begin
    // TODO: create a synchronous reset...
    // if (RESET)...
    // TODO: create a clock enable
    // else if (CLOCK_ENABLE)...
    // TODO: fill out the body of the behavioral register
    //       transfer language (RTL) description of the LFSR
    //       according to Figure 2 in the instructions and be
    //       sure to take into account the failsafe mentioned
    //       in Phase III requirement 3.
    // end
  end

  assign outSeq = lfsrReg;
endmodule
