# HOW TO BUILD?

## iVerilog + waveform viewer (gtkwave)
* make clean
* make
* gtkwave tb/xxx.fst

## Modelsim

* run clean.do to remove files from past compiles
* run compile.do

compile.do contains the design units. must be updated as a consequence.