// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dense,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485t-ffg1157-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=31.958000,HLS_SYN_LAT=37,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=47,HLS_SYN_FF=3375,HLS_SYN_LUT=5139,HLS_VERSION=2020_1}" *)

module dense (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        flat_array_0,
        flat_array_1,
        flat_array_2,
        flat_array_3,
        flat_array_4,
        flat_array_5,
        flat_array_6,
        flat_array_7,
        prediction_0,
        prediction_0_ap_vld,
        prediction_1,
        prediction_1_ap_vld,
        prediction_2,
        prediction_2_ap_vld
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_pp0_stage0 = 9'd4;
parameter    ap_ST_fsm_state13 = 9'd8;
parameter    ap_ST_fsm_pp1_stage0 = 9'd16;
parameter    ap_ST_fsm_pp1_stage1 = 9'd32;
parameter    ap_ST_fsm_state19 = 9'd64;
parameter    ap_ST_fsm_pp2_stage0 = 9'd128;
parameter    ap_ST_fsm_state28 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] flat_array_0;
input  [31:0] flat_array_1;
input  [31:0] flat_array_2;
input  [31:0] flat_array_3;
input  [31:0] flat_array_4;
input  [31:0] flat_array_5;
input  [31:0] flat_array_6;
input  [31:0] flat_array_7;
output  [31:0] prediction_0;
output   prediction_0_ap_vld;
output  [31:0] prediction_1;
output   prediction_1_ap_vld;
output  [31:0] prediction_2;
output   prediction_2_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg prediction_0_ap_vld;
reg prediction_1_ap_vld;
reg prediction_2_ap_vld;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] d_0_reg_214;
reg   [1:0] d_0_reg_214_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_pp0_stage0_11001;
reg   [1:0] d_0_reg_214_pp0_iter2_reg;
reg   [1:0] d_0_reg_214_pp0_iter3_reg;
reg   [1:0] d_0_reg_214_pp0_iter4_reg;
reg   [1:0] d_0_reg_214_pp0_iter5_reg;
reg   [1:0] d_0_reg_214_pp0_iter6_reg;
reg   [1:0] d_0_reg_214_pp0_iter7_reg;
reg   [1:0] d_0_reg_214_pp0_iter8_reg;
reg   [31:0] sum_0_i_reg_226;
reg   [1:0] i_0_i_reg_238;
reg   [1:0] j_0_i_reg_249;
reg   [1:0] j_0_i_reg_249_pp2_iter1_reg;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state20_pp2_stage0_iter0;
wire    ap_block_state21_pp2_stage0_iter1;
wire    ap_block_state22_pp2_stage0_iter2;
wire    ap_block_state23_pp2_stage0_iter3;
wire    ap_block_state24_pp2_stage0_iter4;
wire    ap_block_state25_pp2_stage0_iter5;
wire    ap_block_state26_pp2_stage0_iter6;
wire    ap_block_state27_pp2_stage0_iter7;
wire    ap_block_pp2_stage0_11001;
reg   [1:0] j_0_i_reg_249_pp2_iter2_reg;
reg   [1:0] j_0_i_reg_249_pp2_iter3_reg;
reg   [1:0] j_0_i_reg_249_pp2_iter4_reg;
reg   [1:0] j_0_i_reg_249_pp2_iter5_reg;
reg   [1:0] j_0_i_reg_249_pp2_iter6_reg;
wire   [31:0] grp_fu_261_p2;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter2;
wire    ap_block_state14_pp1_stage0_iter0;
wire    ap_block_state16_pp1_stage0_iter1;
wire    ap_block_state18_pp1_stage0_iter2;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln10_reg_833;
reg   [0:0] icmp_ln10_reg_833_pp1_iter1_reg;
wire   [31:0] grp_fu_348_p2;
reg   [31:0] reg_368;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp2_iter2;
wire   [1:0] add_ln26_fu_383_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln26_fu_441_p2;
wire   [0:0] icmp_ln29_fu_477_p2;
reg   [0:0] icmp_ln29_reg_722;
wire   [1:0] d_fu_483_p2;
reg   [1:0] d_reg_726;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] tmp_2_fu_489_p5;
wire   [31:0] grp_fu_302_p2;
wire   [31:0] tmp_3_fu_502_p5;
wire   [31:0] grp_fu_307_p2;
wire   [31:0] tmp_6_fu_515_p5;
wire   [31:0] grp_fu_266_p2;
wire   [31:0] grp_fu_312_p2;
wire   [31:0] tmp_7_fu_528_p5;
wire   [31:0] grp_fu_271_p2;
wire   [31:0] grp_fu_317_p2;
wire   [31:0] tmp_8_fu_541_p5;
wire   [31:0] grp_fu_276_p2;
wire   [31:0] grp_fu_322_p2;
wire   [31:0] tmp_9_fu_555_p5;
wire   [31:0] grp_fu_327_p2;
reg   [31:0] tmp_2_6_reg_803;
reg   [31:0] tmp_2_6_reg_803_pp0_iter6_reg;
wire   [31:0] grp_fu_281_p2;
wire   [31:0] grp_fu_331_p2;
wire   [31:0] grp_fu_336_p2;
reg   [31:0] tmp_2_7_reg_818;
reg   [31:0] tmp_2_7_reg_818_pp0_iter7_reg;
wire   [31:0] grp_fu_286_p2;
wire   [31:0] grp_fu_291_p2;
wire   [0:0] icmp_ln10_fu_584_p2;
wire   [1:0] i_fu_590_p2;
reg   [1:0] i_reg_837;
reg    ap_enable_reg_pp1_iter0;
wire   [31:0] tmp_11_fu_596_p5;
wire   [0:0] icmp_ln16_fu_609_p2;
reg   [0:0] icmp_ln16_reg_847;
wire   [1:0] j_fu_615_p2;
reg   [1:0] j_reg_851;
reg    ap_enable_reg_pp2_iter0;
wire   [31:0] tmp_13_fu_621_p5;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
wire    ap_CS_fsm_state13;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state14;
wire    ap_block_state15_pp1_stage1_iter0;
wire    ap_block_state17_pp1_stage1_iter1;
wire    ap_block_pp1_stage1_subdone;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_CS_fsm_state19;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state20;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter7;
reg   [1:0] phi_ln26_reg_203;
reg   [1:0] ap_phi_mux_d_0_phi_fu_218_p4;
wire    ap_block_pp0_stage0;
reg   [1:0] ap_phi_mux_i_0_i_phi_fu_242_p4;
wire    ap_block_pp1_stage0;
reg   [1:0] ap_phi_mux_j_0_i_phi_fu_253_p4;
wire    ap_block_pp2_stage0;
reg   [31:0] dense_array_0_0_fu_110;
wire   [31:0] select_ln26_4_fu_433_p3;
reg   [31:0] dense_array_1_0_fu_114;
wire   [31:0] select_ln26_3_fu_425_p3;
reg   [31:0] dense_array_2_0_fu_118;
wire   [31:0] select_ln26_1_fu_409_p3;
reg   [31:0] dense_array_2_fu_122;
wire   [31:0] grp_fu_296_p2;
reg   [31:0] dense_array_2_1_fu_126;
reg   [31:0] dense_array_2_2_fu_130;
wire   [31:0] grp_fu_340_p2;
wire    ap_block_pp2_stage0_01001;
reg   [31:0] grp_fu_261_p0;
reg   [31:0] grp_fu_261_p1;
wire    ap_block_pp1_stage1;
reg   [31:0] grp_fu_348_p1;
wire   [0:0] icmp_ln26_1_fu_389_p2;
wire   [0:0] icmp_ln26_2_fu_403_p2;
wire   [31:0] select_ln26_fu_395_p3;
wire   [31:0] select_ln26_2_fu_417_p3;
wire    ap_CS_fsm_state28;
reg   [8:0] ap_NS_fsm;
wire    ap_block_pp1_stage1_11001;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
end

dense_fadd_32ns_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fadd_32ns_3bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_261_p0),
    .din1(grp_fu_261_p1),
    .ce(1'b1),
    .dout(grp_fu_261_p2)
);

dense_fadd_32ns_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fadd_32ns_3bkb_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_261_p2),
    .din1(grp_fu_307_p2),
    .ce(1'b1),
    .dout(grp_fu_266_p2)
);

dense_fadd_32ns_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fadd_32ns_3bkb_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_266_p2),
    .din1(grp_fu_312_p2),
    .ce(1'b1),
    .dout(grp_fu_271_p2)
);

dense_fadd_32ns_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fadd_32ns_3bkb_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_271_p2),
    .din1(grp_fu_317_p2),
    .ce(1'b1),
    .dout(grp_fu_276_p2)
);

dense_fadd_32ns_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fadd_32ns_3bkb_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_276_p2),
    .din1(grp_fu_322_p2),
    .ce(1'b1),
    .dout(grp_fu_281_p2)
);

dense_fadd_32ns_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fadd_32ns_3bkb_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_281_p2),
    .din1(grp_fu_331_p2),
    .ce(1'b1),
    .dout(grp_fu_286_p2)
);

dense_fadd_32ns_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fadd_32ns_3bkb_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_286_p2),
    .din1(tmp_2_6_reg_803_pp0_iter6_reg),
    .ce(1'b1),
    .dout(grp_fu_291_p2)
);

dense_fadd_32ns_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fadd_32ns_3bkb_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_291_p2),
    .din1(tmp_2_7_reg_818_pp0_iter7_reg),
    .ce(1'b1),
    .dout(grp_fu_296_p2)
);

dense_fmul_32ns_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fmul_32ns_3cud_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_2_fu_489_p5),
    .din1(flat_array_0),
    .ce(1'b1),
    .dout(grp_fu_302_p2)
);

dense_fmul_32ns_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fmul_32ns_3cud_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_3_fu_502_p5),
    .din1(flat_array_1),
    .ce(1'b1),
    .dout(grp_fu_307_p2)
);

dense_fmul_32ns_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fmul_32ns_3cud_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_6_fu_515_p5),
    .din1(flat_array_2),
    .ce(1'b1),
    .dout(grp_fu_312_p2)
);

dense_fmul_32ns_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fmul_32ns_3cud_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_7_fu_528_p5),
    .din1(flat_array_3),
    .ce(1'b1),
    .dout(grp_fu_317_p2)
);

dense_fmul_32ns_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fmul_32ns_3cud_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_8_fu_541_p5),
    .din1(flat_array_4),
    .ce(1'b1),
    .dout(grp_fu_322_p2)
);

dense_fmul_32ns_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fmul_32ns_3cud_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_8_fu_541_p5),
    .din1(flat_array_6),
    .ce(1'b1),
    .dout(grp_fu_327_p2)
);

dense_fmul_32ns_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fmul_32ns_3cud_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_9_fu_555_p5),
    .din1(flat_array_5),
    .ce(1'b1),
    .dout(grp_fu_331_p2)
);

dense_fmul_32ns_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fmul_32ns_3cud_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_9_fu_555_p5),
    .din1(flat_array_7),
    .ce(1'b1),
    .dout(grp_fu_336_p2)
);

dense_fdiv_32ns_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fdiv_32ns_3dEe_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_368),
    .din1(sum_0_i_reg_226),
    .ce(1'b1),
    .dout(grp_fu_340_p2)
);

dense_fexp_32ns_3eOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dense_fexp_32ns_3eOg_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_348_p1),
    .ce(1'b1),
    .dout(grp_fu_348_p2)
);

dense_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dense_mux_32_32_1_1_U19(
    .din0(32'd1062327069),
    .din1(32'd3196711182),
    .din2(32'd1048864114),
    .din3(ap_phi_mux_d_0_phi_fu_218_p4),
    .dout(tmp_2_fu_489_p5)
);

dense_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dense_mux_32_32_1_1_U20(
    .din0(32'd3158336446),
    .din1(32'd3208525578),
    .din2(32'd3209630702),
    .din3(d_0_reg_214),
    .dout(tmp_3_fu_502_p5)
);

dense_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dense_mux_32_32_1_1_U21(
    .din0(32'd1062049939),
    .din1(32'd1025270479),
    .din2(32'd1062725747),
    .din3(d_0_reg_214_pp0_iter1_reg),
    .dout(tmp_6_fu_515_p5)
);

dense_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dense_mux_32_32_1_1_U22(
    .din0(32'd3202682398),
    .din1(32'd1054330938),
    .din2(32'd3203452870),
    .din3(d_0_reg_214_pp0_iter2_reg),
    .dout(tmp_7_fu_528_p5)
);

dense_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dense_mux_32_32_1_1_U23(
    .din0(32'd1042709668),
    .din1(32'd3207467163),
    .din2(32'd3206060690),
    .din3(d_0_reg_214_pp0_iter3_reg),
    .dout(tmp_8_fu_541_p5)
);

dense_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dense_mux_32_32_1_1_U24(
    .din0(32'd3197416346),
    .din1(32'd3162476193),
    .din2(32'd3191281437),
    .din3(d_0_reg_214_pp0_iter4_reg),
    .dout(tmp_9_fu_555_p5)
);

dense_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dense_mux_32_32_1_1_U25(
    .din0(dense_array_2_fu_122),
    .din1(dense_array_2_1_fu_126),
    .din2(dense_array_2_2_fu_130),
    .din3(ap_phi_mux_i_0_i_phi_fu_242_p4),
    .dout(tmp_11_fu_596_p5)
);

dense_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
dense_mux_32_32_1_1_U26(
    .din0(dense_array_2_fu_122),
    .din1(dense_array_2_1_fu_126),
    .din2(dense_array_2_2_fu_130),
    .din3(ap_phi_mux_j_0_i_phi_fu_253_p4),
    .dout(tmp_13_fu_621_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln26_fu_441_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln26_fu_441_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state14) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state20))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state20)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state20);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end else if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_enable_reg_pp2_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln29_reg_722 == 1'd0))) begin
        d_0_reg_214 <= d_reg_726;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln26_fu_441_p2 == 1'd1))) begin
        d_0_reg_214 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((d_0_reg_214_pp0_iter8_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        dense_array_2_1_fu_126 <= grp_fu_296_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln26_fu_441_p2 == 1'd1))) begin
        dense_array_2_1_fu_126 <= select_ln26_3_fu_425_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(d_0_reg_214_pp0_iter8_reg == 2'd1) & ~(d_0_reg_214_pp0_iter8_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        dense_array_2_2_fu_130 <= grp_fu_296_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln26_fu_441_p2 == 1'd1))) begin
        dense_array_2_2_fu_130 <= select_ln26_1_fu_409_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((d_0_reg_214_pp0_iter8_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        dense_array_2_fu_122 <= grp_fu_296_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln26_fu_441_p2 == 1'd1))) begin
        dense_array_2_fu_122 <= select_ln26_4_fu_433_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        i_0_i_reg_238 <= 2'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln10_reg_833 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        i_0_i_reg_238 <= i_reg_837;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        j_0_i_reg_249 <= 2'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln16_reg_847 == 1'd0))) begin
        j_0_i_reg_249 <= j_reg_851;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln26_fu_441_p2 == 1'd0))) begin
        phi_ln26_reg_203 <= add_ln26_fu_383_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_ln26_reg_203 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sum_0_i_reg_226 <= 32'd0;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln10_reg_833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        sum_0_i_reg_226 <= grp_fu_261_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_0_reg_214_pp0_iter1_reg <= d_0_reg_214;
        icmp_ln29_reg_722 <= icmp_ln29_fu_477_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        d_0_reg_214_pp0_iter2_reg <= d_0_reg_214_pp0_iter1_reg;
        d_0_reg_214_pp0_iter3_reg <= d_0_reg_214_pp0_iter2_reg;
        d_0_reg_214_pp0_iter4_reg <= d_0_reg_214_pp0_iter3_reg;
        d_0_reg_214_pp0_iter5_reg <= d_0_reg_214_pp0_iter4_reg;
        d_0_reg_214_pp0_iter6_reg <= d_0_reg_214_pp0_iter5_reg;
        d_0_reg_214_pp0_iter7_reg <= d_0_reg_214_pp0_iter6_reg;
        d_0_reg_214_pp0_iter8_reg <= d_0_reg_214_pp0_iter7_reg;
        tmp_2_6_reg_803 <= grp_fu_327_p2;
        tmp_2_6_reg_803_pp0_iter6_reg <= tmp_2_6_reg_803;
        tmp_2_7_reg_818 <= grp_fu_336_p2;
        tmp_2_7_reg_818_pp0_iter7_reg <= tmp_2_7_reg_818;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        d_reg_726 <= d_fu_483_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        dense_array_0_0_fu_110 <= select_ln26_4_fu_433_p3;
        dense_array_1_0_fu_114 <= select_ln26_3_fu_425_p3;
        dense_array_2_0_fu_118 <= select_ln26_1_fu_409_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        i_reg_837 <= i_fu_590_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln10_reg_833 <= icmp_ln10_fu_584_p2;
        icmp_ln10_reg_833_pp1_iter1_reg <= icmp_ln10_reg_833;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln16_reg_847 <= icmp_ln16_fu_609_p2;
        j_0_i_reg_249_pp2_iter1_reg <= j_0_i_reg_249;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        j_0_i_reg_249_pp2_iter2_reg <= j_0_i_reg_249_pp2_iter1_reg;
        j_0_i_reg_249_pp2_iter3_reg <= j_0_i_reg_249_pp2_iter2_reg;
        j_0_i_reg_249_pp2_iter4_reg <= j_0_i_reg_249_pp2_iter3_reg;
        j_0_i_reg_249_pp2_iter5_reg <= j_0_i_reg_249_pp2_iter4_reg;
        j_0_i_reg_249_pp2_iter6_reg <= j_0_i_reg_249_pp2_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        j_reg_851 <= j_fu_615_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln10_reg_833 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        reg_368 <= grp_fu_348_p2;
    end
end

always @ (*) begin
    if ((icmp_ln29_fu_477_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln10_fu_584_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state14 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state14 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln16_fu_609_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state20 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state20 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln29_reg_722 == 1'd0))) begin
        ap_phi_mux_d_0_phi_fu_218_p4 = d_reg_726;
    end else begin
        ap_phi_mux_d_0_phi_fu_218_p4 = d_0_reg_214;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln10_reg_833 == 1'd0))) begin
        ap_phi_mux_i_0_i_phi_fu_242_p4 = i_reg_837;
    end else begin
        ap_phi_mux_i_0_i_phi_fu_242_p4 = i_0_i_reg_238;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln16_reg_847 == 1'd0))) begin
        ap_phi_mux_j_0_i_phi_fu_253_p4 = j_reg_851;
    end else begin
        ap_phi_mux_j_0_i_phi_fu_253_p4 = j_0_i_reg_249;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        grp_fu_261_p0 = sum_0_i_reg_226;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_261_p0 = grp_fu_302_p2;
    end else begin
        grp_fu_261_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        grp_fu_261_p1 = reg_368;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_261_p1 = 32'd0;
    end else begin
        grp_fu_261_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        grp_fu_348_p1 = tmp_13_fu_621_p5;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_348_p1 = tmp_11_fu_596_p5;
    end else begin
        grp_fu_348_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter7 == 1'b1) & (j_0_i_reg_249_pp2_iter6_reg == 2'd0))) begin
        prediction_0_ap_vld = 1'b1;
    end else begin
        prediction_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter7 == 1'b1) & (j_0_i_reg_249_pp2_iter6_reg == 2'd1))) begin
        prediction_1_ap_vld = 1'b1;
    end else begin
        prediction_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~(j_0_i_reg_249_pp2_iter6_reg == 2'd0) & ~(j_0_i_reg_249_pp2_iter6_reg == 2'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter7 == 1'b1))) begin
        prediction_2_ap_vld = 1'b1;
    end else begin
        prediction_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln26_fu_441_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln29_fu_477_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln29_fu_477_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln10_fu_584_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b0)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln10_fu_584_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln16_fu_609_p2 == 1'd1)) & ~((ap_enable_reg_pp2_iter6 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter7 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter6 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter7 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln16_fu_609_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln26_fu_383_p2 = (phi_ln26_reg_203 + 2'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign d_fu_483_p2 = (ap_phi_mux_d_0_phi_fu_218_p4 + 2'd1);

assign i_fu_590_p2 = (ap_phi_mux_i_0_i_phi_fu_242_p4 + 2'd1);

assign icmp_ln10_fu_584_p2 = ((ap_phi_mux_i_0_i_phi_fu_242_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_609_p2 = ((ap_phi_mux_j_0_i_phi_fu_253_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln26_1_fu_389_p2 = ((phi_ln26_reg_203 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln26_2_fu_403_p2 = ((phi_ln26_reg_203 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_441_p2 = ((phi_ln26_reg_203 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_477_p2 = ((ap_phi_mux_d_0_phi_fu_218_p4 == 2'd3) ? 1'b1 : 1'b0);

assign j_fu_615_p2 = (ap_phi_mux_j_0_i_phi_fu_253_p4 + 2'd1);

assign prediction_0 = grp_fu_340_p2;

assign prediction_1 = grp_fu_340_p2;

assign prediction_2 = grp_fu_340_p2;

assign select_ln26_1_fu_409_p3 = ((icmp_ln26_2_fu_403_p2[0:0] === 1'b1) ? dense_array_2_0_fu_118 : select_ln26_fu_395_p3);

assign select_ln26_2_fu_417_p3 = ((icmp_ln26_1_fu_389_p2[0:0] === 1'b1) ? 32'd0 : dense_array_1_0_fu_114);

assign select_ln26_3_fu_425_p3 = ((icmp_ln26_2_fu_403_p2[0:0] === 1'b1) ? dense_array_1_0_fu_114 : select_ln26_2_fu_417_p3);

assign select_ln26_4_fu_433_p3 = ((icmp_ln26_2_fu_403_p2[0:0] === 1'b1) ? 32'd0 : dense_array_0_0_fu_110);

assign select_ln26_fu_395_p3 = ((icmp_ln26_1_fu_389_p2[0:0] === 1'b1) ? dense_array_2_0_fu_118 : 32'd0);

endmodule //dense
