# Computer Organization

[![HitCount](http://hits.dwyl.io/wishx97/Computer_Organization.svg)](http://hits.dwyl.io/wishx97/Computer_Organization)

Labs that build a CPU stimulator using Verilog. 

## Contents
[Lab0 Design a simple marquee](https://github.com/wishx97/ComputerOrganization/tree/master/Lab0)<br />
[Lab1 Implement a 32-bit ALU](https://github.com/wishx97/ComputerOrganization/tree/master/Lab1)<br />
[Lab2 Implement a simple single cycle CPU](https://github.com/wishx97/ComputerOrganization/tree/master/Lab2)<br />
[Lab3 Modify CPU in Lab 2 to support R-type, I-type and jump instruction](https://github.com/wishx97/ComputerOrganization/tree/master/Lab3)<br />
[Lab4 Implement a simple version pipelined CPU nased on Lab 3](https://github.com/wishx97/ComputerOrganization/tree/master/Lab4)<br />
[Lab5 Implement an advanced version pipelined CPU based on Lab 4](https://github.com/wishx97/ComputerOrganization/tree/master/Lab5)<br />
[Lab6 Cache Stimulator](https://github.com/wishx97/ComputerOrganization/tree/master/Lab6)



