# gowtham_RISC-V-SoC_tapeout-program-Week-0
This repository documents my week-by-week progress with tasks inside each week.  "In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of Indiaâ€™s largest collaborative RISC-V tapeout initiative
## ğŸ“… Week 0 â€” Setup & Tools

| Task | Description | Status |
|------|-------------|---------|
| [**Task 0**](Week0/Task0/README.md) | ğŸ› ï¸ [Tools Installation](Week0/Task0/README.md) â€” Installed **Iverilog**, **Yosys**, and **gtkWave** | âœ… Completed |



### ğŸŒŸ Key Learnings from Week 0
- Installed and verified **open-source EDA tools** successfully.  
- Learned about **basic environment setup** for RTL design and synthesis.  
- Prepared the system for upcoming **RTL â†’ GDSII flow experiments**.


## ğŸ™ Acknowledgment  

I am grateful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.  


---
