// Seed: 867648434
module module_0 (
    input wand id_0,
    input tri1 id_1,
    output wor id_2,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    input wand id_6,
    input wand id_7,
    input uwire id_8,
    input wor id_9
);
  assign id_4 = id_5;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input tri0 id_2,
    output supply0 id_3,
    output tri1 id_4,
    input wand id_5,
    input uwire id_6,
    output wire id_7,
    input tri0 id_8,
    input wire void id_9,
    input wor id_10,
    output logic id_11,
    input tri0 id_12,
    output logic id_13,
    input supply1 id_14,
    output wor id_15,
    output supply1 id_16,
    input tri0 id_17,
    output wor id_18,
    input supply1 id_19,
    input wire id_20,
    output wor id_21,
    output supply0 id_22,
    input supply0 id_23,
    input supply1 id_24
);
  wire id_26, id_27;
  always_comb begin : LABEL_0
    id_7 = 1;
    id_11 <= 1;
    id_13 <= 1'b0;
  end
  module_0 modCall_1 (
      id_20,
      id_14,
      id_4,
      id_14,
      id_16,
      id_19,
      id_8,
      id_14,
      id_10,
      id_20
  );
  assign modCall_1.id_3 = 0;
  assign id_16 = 1;
endmodule
