/* Generated by Yosys 0.10+12 (git sha1 UNKNOWN, gcc 10.1.0 -fPIC -Os) */

(* top =  1  *)
(* src = "./verilog/b03_C.v:1.1-127.10" *)
module b03_C(STATO_REG_0__SCAN_IN, REQUEST1, REQUEST2, REQUEST3, REQUEST4, CODA0_REG_2__SCAN_IN, CODA0_REG_1__SCAN_IN, CODA0_REG_0__SCAN_IN, CODA1_REG_2__SCAN_IN, CODA1_REG_1__SCAN_IN, CODA1_REG_0__SCAN_IN, CODA2_REG_2__SCAN_IN, CODA2_REG_1__SCAN_IN, CODA2_REG_0__SCAN_IN, CODA3_REG_2__SCAN_IN, CODA3_REG_1__SCAN_IN, CODA3_REG_0__SCAN_IN, GRANT_REG_3__SCAN_IN, GRANT_REG_2__SCAN_IN, GRANT_REG_1__SCAN_IN, GRANT_REG_0__SCAN_IN, GRANT_O_REG_3__SCAN_IN, GRANT_O_REG_2__SCAN_IN, GRANT_O_REG_1__SCAN_IN, GRANT_O_REG_0__SCAN_IN, RU3_REG_SCAN_IN, FU1_REG_SCAN_IN, FU3_REG_SCAN_IN, RU1_REG_SCAN_IN, RU4_REG_SCAN_IN, FU2_REG_SCAN_IN, FU4_REG_SCAN_IN, RU2_REG_SCAN_IN, STATO_REG_1__SCAN_IN, U204, U205, U206, U207, U208, U209, U210, U211, U212, U213, U214, U215, U216, U217, U229, U230, U231, U232, U233, U234, U235, U236, U237, U238, U239, U240, U241, U242);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  (* src = "./verilog/b03_C.v:2.113-2.133" *)
  wire _083_;
  (* src = "./verilog/b03_C.v:2.91-2.111" *)
  wire _084_;
  (* src = "./verilog/b03_C.v:2.69-2.89" *)
  wire _085_;
  (* src = "./verilog/b03_C.v:2.179-2.199" *)
  wire _086_;
  (* src = "./verilog/b03_C.v:2.157-2.177" *)
  wire _087_;
  (* src = "./verilog/b03_C.v:2.135-2.155" *)
  wire _088_;
  (* src = "./verilog/b03_C.v:2.245-2.265" *)
  wire _089_;
  (* src = "./verilog/b03_C.v:2.223-2.243" *)
  wire _090_;
  (* src = "./verilog/b03_C.v:2.201-2.221" *)
  wire _091_;
  (* src = "./verilog/b03_C.v:2.311-2.331" *)
  wire _092_;
  (* src = "./verilog/b03_C.v:2.289-2.309" *)
  wire _093_;
  (* src = "./verilog/b03_C.v:2.267-2.287" *)
  wire _094_;
  (* src = "./verilog/b03_C.v:2.534-2.549" *)
  wire _095_;
  (* src = "./verilog/b03_C.v:2.602-2.617" *)
  wire _096_;
  (* src = "./verilog/b03_C.v:2.551-2.566" *)
  wire _097_;
  (* src = "./verilog/b03_C.v:2.619-2.634" *)
  wire _098_;
  (* src = "./verilog/b03_C.v:2.493-2.515" *)
  wire _099_;
  (* src = "./verilog/b03_C.v:2.469-2.491" *)
  wire _100_;
  (* src = "./verilog/b03_C.v:2.445-2.467" *)
  wire _101_;
  (* src = "./verilog/b03_C.v:2.421-2.443" *)
  wire _102_;
  (* src = "./verilog/b03_C.v:2.399-2.419" *)
  wire _103_;
  (* src = "./verilog/b03_C.v:2.377-2.397" *)
  wire _104_;
  (* src = "./verilog/b03_C.v:2.355-2.375" *)
  wire _105_;
  (* src = "./verilog/b03_C.v:2.333-2.353" *)
  wire _106_;
  (* src = "./verilog/b03_C.v:2.29-2.37" *)
  wire _107_;
  (* src = "./verilog/b03_C.v:2.39-2.47" *)
  wire _108_;
  (* src = "./verilog/b03_C.v:2.49-2.57" *)
  wire _109_;
  (* src = "./verilog/b03_C.v:2.59-2.67" *)
  wire _110_;
  (* src = "./verilog/b03_C.v:2.568-2.583" *)
  wire _111_;
  (* src = "./verilog/b03_C.v:2.636-2.651" *)
  wire _112_;
  (* src = "./verilog/b03_C.v:2.517-2.532" *)
  wire _113_;
  (* src = "./verilog/b03_C.v:2.585-2.600" *)
  wire _114_;
  (* src = "./verilog/b03_C.v:2.7-2.27" *)
  wire _115_;
  (* src = "./verilog/b03_C.v:2.653-2.673" *)
  wire _116_;
  (* src = "./verilog/b03_C.v:3.8-3.12" *)
  wire _117_;
  (* src = "./verilog/b03_C.v:3.14-3.18" *)
  wire _118_;
  (* src = "./verilog/b03_C.v:3.20-3.24" *)
  wire _119_;
  (* src = "./verilog/b03_C.v:3.26-3.30" *)
  wire _120_;
  (* src = "./verilog/b03_C.v:3.32-3.36" *)
  wire _121_;
  (* src = "./verilog/b03_C.v:3.38-3.42" *)
  wire _122_;
  (* src = "./verilog/b03_C.v:3.44-3.48" *)
  wire _123_;
  (* src = "./verilog/b03_C.v:3.50-3.54" *)
  wire _124_;
  (* src = "./verilog/b03_C.v:3.56-3.60" *)
  wire _125_;
  (* src = "./verilog/b03_C.v:3.62-3.66" *)
  wire _126_;
  (* src = "./verilog/b03_C.v:3.68-3.72" *)
  wire _127_;
  (* src = "./verilog/b03_C.v:3.74-3.78" *)
  wire _128_;
  (* src = "./verilog/b03_C.v:3.80-3.84" *)
  wire _129_;
  (* src = "./verilog/b03_C.v:3.86-3.90" *)
  wire _130_;
  (* src = "./verilog/b03_C.v:3.92-3.96" *)
  wire _131_;
  (* src = "./verilog/b03_C.v:3.98-3.102" *)
  wire _132_;
  (* src = "./verilog/b03_C.v:3.104-3.108" *)
  wire _133_;
  (* src = "./verilog/b03_C.v:3.110-3.114" *)
  wire _134_;
  (* src = "./verilog/b03_C.v:3.116-3.120" *)
  wire _135_;
  (* src = "./verilog/b03_C.v:3.122-3.126" *)
  wire _136_;
  (* src = "./verilog/b03_C.v:3.128-3.132" *)
  wire _137_;
  (* src = "./verilog/b03_C.v:3.134-3.138" *)
  wire _138_;
  (* src = "./verilog/b03_C.v:3.140-3.144" *)
  wire _139_;
  (* src = "./verilog/b03_C.v:3.146-3.150" *)
  wire _140_;
  (* src = "./verilog/b03_C.v:3.152-3.156" *)
  wire _141_;
  (* src = "./verilog/b03_C.v:3.158-3.162" *)
  wire _142_;
  (* src = "./verilog/b03_C.v:3.164-3.168" *)
  wire _143_;
  (* src = "./verilog/b03_C.v:3.170-3.174" *)
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  (* src = "./verilog/b03_C.v:2.113-2.133" *)
  input CODA0_REG_0__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.91-2.111" *)
  input CODA0_REG_1__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.69-2.89" *)
  input CODA0_REG_2__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.179-2.199" *)
  input CODA1_REG_0__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.157-2.177" *)
  input CODA1_REG_1__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.135-2.155" *)
  input CODA1_REG_2__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.245-2.265" *)
  input CODA2_REG_0__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.223-2.243" *)
  input CODA2_REG_1__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.201-2.221" *)
  input CODA2_REG_2__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.311-2.331" *)
  input CODA3_REG_0__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.289-2.309" *)
  input CODA3_REG_1__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.267-2.287" *)
  input CODA3_REG_2__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.534-2.549" *)
  input FU1_REG_SCAN_IN;
  (* src = "./verilog/b03_C.v:2.602-2.617" *)
  input FU2_REG_SCAN_IN;
  (* src = "./verilog/b03_C.v:2.551-2.566" *)
  input FU3_REG_SCAN_IN;
  (* src = "./verilog/b03_C.v:2.619-2.634" *)
  input FU4_REG_SCAN_IN;
  (* src = "./verilog/b03_C.v:2.493-2.515" *)
  input GRANT_O_REG_0__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.469-2.491" *)
  input GRANT_O_REG_1__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.445-2.467" *)
  input GRANT_O_REG_2__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.421-2.443" *)
  input GRANT_O_REG_3__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.399-2.419" *)
  input GRANT_REG_0__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.377-2.397" *)
  input GRANT_REG_1__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.355-2.375" *)
  input GRANT_REG_2__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.333-2.353" *)
  input GRANT_REG_3__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.29-2.37" *)
  input REQUEST1;
  (* src = "./verilog/b03_C.v:2.39-2.47" *)
  input REQUEST2;
  (* src = "./verilog/b03_C.v:2.49-2.57" *)
  input REQUEST3;
  (* src = "./verilog/b03_C.v:2.59-2.67" *)
  input REQUEST4;
  (* src = "./verilog/b03_C.v:2.568-2.583" *)
  input RU1_REG_SCAN_IN;
  (* src = "./verilog/b03_C.v:2.636-2.651" *)
  input RU2_REG_SCAN_IN;
  (* src = "./verilog/b03_C.v:2.517-2.532" *)
  input RU3_REG_SCAN_IN;
  (* src = "./verilog/b03_C.v:2.585-2.600" *)
  input RU4_REG_SCAN_IN;
  (* src = "./verilog/b03_C.v:2.7-2.27" *)
  input STATO_REG_0__SCAN_IN;
  (* src = "./verilog/b03_C.v:2.653-2.673" *)
  input STATO_REG_1__SCAN_IN;
  (* src = "./verilog/b03_C.v:3.8-3.12" *)
  output U204;
  (* src = "./verilog/b03_C.v:3.14-3.18" *)
  output U205;
  (* src = "./verilog/b03_C.v:3.20-3.24" *)
  output U206;
  (* src = "./verilog/b03_C.v:3.26-3.30" *)
  output U207;
  (* src = "./verilog/b03_C.v:3.32-3.36" *)
  output U208;
  (* src = "./verilog/b03_C.v:3.38-3.42" *)
  output U209;
  (* src = "./verilog/b03_C.v:3.44-3.48" *)
  output U210;
  (* src = "./verilog/b03_C.v:3.50-3.54" *)
  output U211;
  (* src = "./verilog/b03_C.v:3.56-3.60" *)
  output U212;
  (* src = "./verilog/b03_C.v:3.62-3.66" *)
  output U213;
  (* src = "./verilog/b03_C.v:3.68-3.72" *)
  output U214;
  (* src = "./verilog/b03_C.v:3.74-3.78" *)
  output U215;
  (* src = "./verilog/b03_C.v:3.80-3.84" *)
  output U216;
  (* src = "./verilog/b03_C.v:3.86-3.90" *)
  output U217;
  (* src = "./verilog/b03_C.v:3.92-3.96" *)
  output U229;
  (* src = "./verilog/b03_C.v:3.98-3.102" *)
  output U230;
  (* src = "./verilog/b03_C.v:3.104-3.108" *)
  output U231;
  (* src = "./verilog/b03_C.v:3.110-3.114" *)
  output U232;
  (* src = "./verilog/b03_C.v:3.116-3.120" *)
  output U233;
  (* src = "./verilog/b03_C.v:3.122-3.126" *)
  output U234;
  (* src = "./verilog/b03_C.v:3.128-3.132" *)
  output U235;
  (* src = "./verilog/b03_C.v:3.134-3.138" *)
  output U236;
  (* src = "./verilog/b03_C.v:3.140-3.144" *)
  output U237;
  (* src = "./verilog/b03_C.v:3.146-3.150" *)
  output U238;
  (* src = "./verilog/b03_C.v:3.152-3.156" *)
  output U239;
  (* src = "./verilog/b03_C.v:3.158-3.162" *)
  output U240;
  (* src = "./verilog/b03_C.v:3.164-3.168" *)
  output U241;
  (* src = "./verilog/b03_C.v:3.170-3.174" *)
  output U242;
  NOT _248_ (
    .A(_111_),
    .Y(_222_)
  );
  NOT _249_ (
    .A(_115_),
    .Y(_223_)
  );
  NOT _250_ (
    .A(_112_),
    .Y(_224_)
  );
  NOT _251_ (
    .A(_116_),
    .Y(_225_)
  );
  NOT _252_ (
    .A(_085_),
    .Y(_226_)
  );
  NAND _253_ (
    .A(_222_),
    .B(_115_),
    .Y(_227_)
  );
  OR _254_ (
    .A(_107_),
    .B(_115_),
    .Y(_228_)
  );
  NAND _255_ (
    .A(_111_),
    .B(_115_),
    .Y(_229_)
  );
  AND _256_ (
    .A(_227_),
    .B(_228_),
    .Y(_117_)
  );
  OR _257_ (
    .A(_115_),
    .B(_095_),
    .Y(_230_)
  );
  AND _258_ (
    .A(_227_),
    .B(_230_),
    .Y(_118_)
  );
  NAND _259_ (
    .A(_115_),
    .B(_106_),
    .Y(_231_)
  );
  NAND _260_ (
    .A(_223_),
    .B(_102_),
    .Y(_232_)
  );
  NAND _261_ (
    .A(_231_),
    .B(_232_),
    .Y(_135_)
  );
  NAND _262_ (
    .A(_115_),
    .B(_105_),
    .Y(_233_)
  );
  NAND _263_ (
    .A(_223_),
    .B(_101_),
    .Y(_234_)
  );
  NAND _264_ (
    .A(_233_),
    .B(_234_),
    .Y(_136_)
  );
  NAND _265_ (
    .A(_115_),
    .B(_104_),
    .Y(_235_)
  );
  NAND _266_ (
    .A(_223_),
    .B(_100_),
    .Y(_236_)
  );
  NAND _267_ (
    .A(_235_),
    .B(_236_),
    .Y(_137_)
  );
  NAND _268_ (
    .A(_115_),
    .B(_103_),
    .Y(_237_)
  );
  NAND _269_ (
    .A(_223_),
    .B(_099_),
    .Y(_238_)
  );
  NAND _270_ (
    .A(_237_),
    .B(_238_),
    .Y(_138_)
  );
  NAND _271_ (
    .A(_223_),
    .B(_109_),
    .Y(_239_)
  );
  NAND _272_ (
    .A(_115_),
    .B(_113_),
    .Y(_240_)
  );
  NAND _273_ (
    .A(_239_),
    .B(_240_),
    .Y(_139_)
  );
  NAND _274_ (
    .A(_223_),
    .B(_097_),
    .Y(_241_)
  );
  NAND _275_ (
    .A(_240_),
    .B(_241_),
    .Y(_140_)
  );
  NAND _276_ (
    .A(_223_),
    .B(_110_),
    .Y(_242_)
  );
  NAND _277_ (
    .A(_115_),
    .B(_114_),
    .Y(_243_)
  );
  NAND _278_ (
    .A(_242_),
    .B(_243_),
    .Y(_141_)
  );
  NAND _279_ (
    .A(_223_),
    .B(_096_),
    .Y(_244_)
  );
  NAND _280_ (
    .A(_115_),
    .B(_112_),
    .Y(_245_)
  );
  NAND _281_ (
    .A(_244_),
    .B(_245_),
    .Y(_142_)
  );
  NAND _282_ (
    .A(_223_),
    .B(_098_),
    .Y(_246_)
  );
  NAND _283_ (
    .A(_243_),
    .B(_246_),
    .Y(_143_)
  );
  NAND _284_ (
    .A(_223_),
    .B(_108_),
    .Y(_247_)
  );
  NAND _285_ (
    .A(_245_),
    .B(_247_),
    .Y(_144_)
  );
  NOR _286_ (
    .A(_096_),
    .B(_098_),
    .Y(_145_)
  );
  NOR _287_ (
    .A(_095_),
    .B(_097_),
    .Y(_146_)
  );
  NAND _288_ (
    .A(_145_),
    .B(_146_),
    .Y(_147_)
  );
  NAND _289_ (
    .A(_116_),
    .B(_147_),
    .Y(_148_)
  );
  NAND _290_ (
    .A(_106_),
    .B(_148_),
    .Y(_149_)
  );
  NOR _291_ (
    .A(_226_),
    .B(_148_),
    .Y(_150_)
  );
  NOR _292_ (
    .A(_084_),
    .B(_083_),
    .Y(_151_)
  );
  NAND _293_ (
    .A(_150_),
    .B(_151_),
    .Y(_152_)
  );
  NAND _294_ (
    .A(_149_),
    .B(_152_),
    .Y(_131_)
  );
  NOR _295_ (
    .A(_083_),
    .B(_085_),
    .Y(_153_)
  );
  NAND _296_ (
    .A(_084_),
    .B(_153_),
    .Y(_154_)
  );
  OR _297_ (
    .A(_148_),
    .B(_154_),
    .Y(_155_)
  );
  NAND _298_ (
    .A(_105_),
    .B(_148_),
    .Y(_156_)
  );
  NAND _299_ (
    .A(_155_),
    .B(_156_),
    .Y(_132_)
  );
  NOR _300_ (
    .A(_084_),
    .B(_085_),
    .Y(_157_)
  );
  NAND _301_ (
    .A(_083_),
    .B(_157_),
    .Y(_158_)
  );
  OR _302_ (
    .A(_148_),
    .B(_158_),
    .Y(_159_)
  );
  NAND _303_ (
    .A(_104_),
    .B(_148_),
    .Y(_160_)
  );
  NAND _304_ (
    .A(_159_),
    .B(_160_),
    .Y(_133_)
  );
  NAND _305_ (
    .A(_103_),
    .B(_148_),
    .Y(_161_)
  );
  AND _306_ (
    .A(_084_),
    .B(_083_),
    .Y(_162_)
  );
  NAND _307_ (
    .A(_150_),
    .B(_162_),
    .Y(_163_)
  );
  NAND _308_ (
    .A(_161_),
    .B(_163_),
    .Y(_134_)
  );
  OR _309_ (
    .A(_113_),
    .B(_112_),
    .Y(_164_)
  );
  NOR _310_ (
    .A(_098_),
    .B(_164_),
    .Y(_165_)
  );
  NAND _311_ (
    .A(_114_),
    .B(_165_),
    .Y(_166_)
  );
  NAND _312_ (
    .A(_113_),
    .B(_224_),
    .Y(_167_)
  );
  OR _313_ (
    .A(_097_),
    .B(_167_),
    .Y(_168_)
  );
  OR _314_ (
    .A(_096_),
    .B(_224_),
    .Y(_169_)
  );
  AND _315_ (
    .A(_168_),
    .B(_169_),
    .Y(_170_)
  );
  AND _316_ (
    .A(_166_),
    .B(_170_),
    .Y(_171_)
  );
  OR _317_ (
    .A(_227_),
    .B(_171_),
    .Y(_172_)
  );
  OR _318_ (
    .A(_095_),
    .B(_229_),
    .Y(_173_)
  );
  AND _319_ (
    .A(_148_),
    .B(_173_),
    .Y(_174_)
  );
  AND _320_ (
    .A(_172_),
    .B(_174_),
    .Y(_175_)
  );
  NOR _321_ (
    .A(_116_),
    .B(_175_),
    .Y(_176_)
  );
  NAND _322_ (
    .A(_089_),
    .B(_176_),
    .Y(_177_)
  );
  NAND _323_ (
    .A(_092_),
    .B(_175_),
    .Y(_178_)
  );
  NAND _324_ (
    .A(_177_),
    .B(_178_),
    .Y(_119_)
  );
  NAND _325_ (
    .A(_090_),
    .B(_176_),
    .Y(_179_)
  );
  NAND _326_ (
    .A(_093_),
    .B(_175_),
    .Y(_180_)
  );
  NAND _327_ (
    .A(_179_),
    .B(_180_),
    .Y(_120_)
  );
  NAND _328_ (
    .A(_091_),
    .B(_176_),
    .Y(_181_)
  );
  NAND _329_ (
    .A(_094_),
    .B(_175_),
    .Y(_182_)
  );
  NAND _330_ (
    .A(_181_),
    .B(_182_),
    .Y(_121_)
  );
  NAND _331_ (
    .A(_086_),
    .B(_176_),
    .Y(_183_)
  );
  NAND _332_ (
    .A(_089_),
    .B(_175_),
    .Y(_184_)
  );
  NOR _333_ (
    .A(_225_),
    .B(_175_),
    .Y(_185_)
  );
  NAND _334_ (
    .A(_092_),
    .B(_185_),
    .Y(_186_)
  );
  AND _335_ (
    .A(_184_),
    .B(_186_),
    .Y(_187_)
  );
  NAND _336_ (
    .A(_183_),
    .B(_187_),
    .Y(_122_)
  );
  NAND _337_ (
    .A(_087_),
    .B(_176_),
    .Y(_188_)
  );
  NAND _338_ (
    .A(_090_),
    .B(_175_),
    .Y(_189_)
  );
  NAND _339_ (
    .A(_093_),
    .B(_185_),
    .Y(_190_)
  );
  AND _340_ (
    .A(_189_),
    .B(_190_),
    .Y(_191_)
  );
  NAND _341_ (
    .A(_188_),
    .B(_191_),
    .Y(_123_)
  );
  NAND _342_ (
    .A(_088_),
    .B(_176_),
    .Y(_192_)
  );
  NAND _343_ (
    .A(_091_),
    .B(_175_),
    .Y(_193_)
  );
  NAND _344_ (
    .A(_094_),
    .B(_185_),
    .Y(_194_)
  );
  AND _345_ (
    .A(_193_),
    .B(_194_),
    .Y(_195_)
  );
  NAND _346_ (
    .A(_192_),
    .B(_195_),
    .Y(_124_)
  );
  NAND _347_ (
    .A(_083_),
    .B(_176_),
    .Y(_196_)
  );
  NAND _348_ (
    .A(_086_),
    .B(_175_),
    .Y(_197_)
  );
  NAND _349_ (
    .A(_089_),
    .B(_185_),
    .Y(_198_)
  );
  AND _350_ (
    .A(_197_),
    .B(_198_),
    .Y(_199_)
  );
  NAND _351_ (
    .A(_196_),
    .B(_199_),
    .Y(_125_)
  );
  NAND _352_ (
    .A(_084_),
    .B(_176_),
    .Y(_200_)
  );
  NAND _353_ (
    .A(_087_),
    .B(_175_),
    .Y(_201_)
  );
  NAND _354_ (
    .A(_090_),
    .B(_185_),
    .Y(_202_)
  );
  AND _355_ (
    .A(_201_),
    .B(_202_),
    .Y(_203_)
  );
  NAND _356_ (
    .A(_200_),
    .B(_203_),
    .Y(_126_)
  );
  NAND _357_ (
    .A(_085_),
    .B(_176_),
    .Y(_204_)
  );
  NAND _358_ (
    .A(_088_),
    .B(_175_),
    .Y(_205_)
  );
  NAND _359_ (
    .A(_091_),
    .B(_185_),
    .Y(_206_)
  );
  AND _360_ (
    .A(_205_),
    .B(_206_),
    .Y(_207_)
  );
  NAND _361_ (
    .A(_204_),
    .B(_207_),
    .Y(_127_)
  );
  AND _362_ (
    .A(_222_),
    .B(_176_),
    .Y(_208_)
  );
  NAND _363_ (
    .A(_224_),
    .B(_208_),
    .Y(_209_)
  );
  NAND _364_ (
    .A(_083_),
    .B(_175_),
    .Y(_210_)
  );
  NAND _365_ (
    .A(_086_),
    .B(_185_),
    .Y(_211_)
  );
  AND _366_ (
    .A(_210_),
    .B(_211_),
    .Y(_212_)
  );
  NAND _367_ (
    .A(_209_),
    .B(_212_),
    .Y(_128_)
  );
  NAND _368_ (
    .A(_167_),
    .B(_208_),
    .Y(_213_)
  );
  NAND _369_ (
    .A(_087_),
    .B(_185_),
    .Y(_214_)
  );
  NAND _370_ (
    .A(_084_),
    .B(_175_),
    .Y(_215_)
  );
  AND _371_ (
    .A(_214_),
    .B(_215_),
    .Y(_216_)
  );
  NAND _372_ (
    .A(_213_),
    .B(_216_),
    .Y(_129_)
  );
  NAND _373_ (
    .A(_088_),
    .B(_185_),
    .Y(_217_)
  );
  AND _374_ (
    .A(_085_),
    .B(_175_),
    .Y(_218_)
  );
  NAND _375_ (
    .A(_222_),
    .B(_164_),
    .Y(_219_)
  );
  AND _376_ (
    .A(_176_),
    .B(_219_),
    .Y(_220_)
  );
  NOR _377_ (
    .A(_218_),
    .B(_220_),
    .Y(_221_)
  );
  NAND _378_ (
    .A(_217_),
    .B(_221_),
    .Y(_130_)
  );
  assign _107_ = REQUEST1;
  assign _111_ = RU1_REG_SCAN_IN;
  assign _115_ = STATO_REG_0__SCAN_IN;
  assign U204 = _117_;
  assign _095_ = FU1_REG_SCAN_IN;
  assign U205 = _118_;
  assign _102_ = GRANT_O_REG_3__SCAN_IN;
  assign _106_ = GRANT_REG_3__SCAN_IN;
  assign U233 = _135_;
  assign _101_ = GRANT_O_REG_2__SCAN_IN;
  assign _105_ = GRANT_REG_2__SCAN_IN;
  assign U234 = _136_;
  assign _100_ = GRANT_O_REG_1__SCAN_IN;
  assign _104_ = GRANT_REG_1__SCAN_IN;
  assign U235 = _137_;
  assign _099_ = GRANT_O_REG_0__SCAN_IN;
  assign _103_ = GRANT_REG_0__SCAN_IN;
  assign U236 = _138_;
  assign _109_ = REQUEST3;
  assign _113_ = RU3_REG_SCAN_IN;
  assign U237 = _139_;
  assign _097_ = FU3_REG_SCAN_IN;
  assign U238 = _140_;
  assign _110_ = REQUEST4;
  assign _114_ = RU4_REG_SCAN_IN;
  assign U239 = _141_;
  assign _096_ = FU2_REG_SCAN_IN;
  assign _112_ = RU2_REG_SCAN_IN;
  assign U240 = _142_;
  assign _098_ = FU4_REG_SCAN_IN;
  assign U241 = _143_;
  assign _108_ = REQUEST2;
  assign U242 = _144_;
  assign _084_ = CODA0_REG_1__SCAN_IN;
  assign _083_ = CODA0_REG_0__SCAN_IN;
  assign _116_ = STATO_REG_1__SCAN_IN;
  assign _085_ = CODA0_REG_2__SCAN_IN;
  assign U229 = _131_;
  assign U230 = _132_;
  assign U231 = _133_;
  assign U232 = _134_;
  assign _092_ = CODA3_REG_0__SCAN_IN;
  assign _089_ = CODA2_REG_0__SCAN_IN;
  assign U206 = _119_;
  assign _093_ = CODA3_REG_1__SCAN_IN;
  assign _090_ = CODA2_REG_1__SCAN_IN;
  assign U207 = _120_;
  assign _094_ = CODA3_REG_2__SCAN_IN;
  assign _091_ = CODA2_REG_2__SCAN_IN;
  assign U208 = _121_;
  assign _086_ = CODA1_REG_0__SCAN_IN;
  assign U209 = _122_;
  assign _087_ = CODA1_REG_1__SCAN_IN;
  assign U210 = _123_;
  assign _088_ = CODA1_REG_2__SCAN_IN;
  assign U211 = _124_;
  assign U212 = _125_;
  assign U213 = _126_;
  assign U214 = _127_;
  assign U215 = _128_;
  assign U216 = _129_;
  assign U217 = _130_;
endmodule
