<profile>

<section name = "Vivado HLS Report for 'pynq_dsp_hls'" level="0">
<item name = "Date">Tue Feb 11 01:45:06 2020
</item>
<item name = "Version">2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)</item>
<item name = "Project">pynq_dsp_hls</item>
<item name = "Solution">pynq_dsp_hls</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 7.000, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">11, 276, 11, 276, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_effect_delay_fu_396">effect_delay, 10, 50, 10, 50, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">12, 220, 3 ~ 55, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1561, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">6, 30, 7700, 12246, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 713, -</column>
<column name="Register">-, -, 1519, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 13, 8, 27, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_effect_delay_fu_396">effect_delay, 0, 24, 3466, 5706, 0</column>
<column name="pynq_dsp_hls_AXILiteS_s_axi_U">pynq_dsp_hls_AXILiteS_s_axi, 2, 0, 458, 686, 0</column>
<column name="pynq_dsp_hls_extMemPtr_V_m_axi_U">pynq_dsp_hls_extMemPtr_V_m_axi, 2, 0, 512, 580, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U27">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U28">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U29">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U30">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fdivfYi_U23">pynq_dsp_hls_fdivfYi, 0, 0, 761, 994, 0</column>
<column name="pynq_dsp_hls_fdivfYi_U24">pynq_dsp_hls_fdivfYi, 0, 0, 761, 994, 0</column>
<column name="pynq_dsp_hls_fmulcud_U21">pynq_dsp_hls_fmulcud, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_fmulcud_U22">pynq_dsp_hls_fmulcud, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_physMemPtr_V_m_axi_U">pynq_dsp_hls_physMemPtr_V_m_axi, 2, 0, 512, 580, 0</column>
<column name="pynq_dsp_hls_sitog8j_U25">pynq_dsp_hls_sitog8j, 0, 0, 340, 554, 0</column>
<column name="pynq_dsp_hls_sitog8j_U26">pynq_dsp_hls_sitog8j, 0, 0, 340, 554, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln143_fu_593_p2">+, 0, 0, 39, 1, 32</column>
<column name="ret_V_1_fu_1477_p2">+, 0, 0, 38, 2, 31</column>
<column name="ret_V_fu_511_p2">+, 0, 0, 38, 31, 3</column>
<column name="stageIndex_V_fu_634_p2">+, 0, 0, 12, 3, 1</column>
<column name="sh_amt_1_fu_1201_p2">-, 0, 0, 15, 1, 9</column>
<column name="sh_amt_2_fu_1305_p2">-, 0, 0, 15, 8, 9</column>
<column name="sh_amt_3_fu_1412_p2">-, 0, 0, 15, 1, 9</column>
<column name="sh_amt_fu_1169_p2">-, 0, 0, 15, 8, 9</column>
<column name="sub_ln461_1_fu_1578_p2">-, 0, 0, 31, 1, 24</column>
<column name="sub_ln461_fu_1482_p2">-, 0, 0, 31, 1, 24</column>
<column name="and_ln11_fu_1072_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln12_fu_1096_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln134_fu_556_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln23_1_fu_856_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln23_fu_851_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln24_1_fu_879_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln24_fu_874_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_1_fu_1044_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_2_fu_1056_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_3_fu_1060_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_fu_1040_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln282_1_fu_1556_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln282_fu_1380_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_1_fu_1439_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_1228_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_1_fu_1362_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_2_fu_1445_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_3_fu_1538_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_fu_1234_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln295_1_fu_1471_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln295_fu_1260_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op134_readreq_state11">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op451_writeresp_state70">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_475_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln143_fu_587_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="icmp_ln23_1_fu_819_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln23_3_fu_728_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln23_fu_813_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln24_1_fu_841_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln24_fu_835_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln257_1_fu_1000_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln257_3_fu_909_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln257_4_fu_1022_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln257_5_fu_1028_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln257_fu_994_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln278_1_fu_1299_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln278_fu_1163_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln282_1_fu_1311_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln282_fu_1175_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln284_1_fu_1402_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln284_fu_1191_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln285_1_fu_1407_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln285_fu_1196_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln295_1_fu_1417_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln295_fu_1206_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln761_fu_527_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln887_fu_628_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="lshr_ln286_1_fu_1423_p2">lshr, 0, 0, 69, 24, 24</column>
<column name="lshr_ln286_fu_1212_p2">lshr, 0, 0, 69, 24, 24</column>
<column name="ap_block_state70">or, 0, 0, 2, 1, 1</column>
<column name="or_ln129_fu_540_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln134_fu_567_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln18_fu_667_p2">or, 0, 0, 7, 7, 2</column>
<column name="or_ln23_1_fu_734_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln23_fu_847_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln24_fu_870_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln257_1_fu_915_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln257_2_fu_1034_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln257_fu_1006_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln282_1_fu_1429_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln282_fu_1218_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln284_1_fu_1459_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln284_fu_1248_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln4_fu_653_p2">or, 0, 0, 7, 7, 1</column>
<column name="dst_l_1_fu_862_p3">select, 0, 0, 32, 1, 32</column>
<column name="dst_l_fu_1089_p3">select, 0, 0, 32, 1, 32</column>
<column name="dst_r_1_fu_885_p3">select, 0, 0, 32, 1, 32</column>
<column name="dst_r_fu_1113_p3">select, 0, 0, 32, 1, 32</column>
<column name="monitorDstL_1_fu_1050_p3">select, 0, 0, 32, 1, 32</column>
<column name="monitorDstR_1_fu_1066_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln143_fu_599_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln278_1_fu_1526_p3">select, 0, 0, 24, 1, 1</column>
<column name="select_ln278_fu_1350_p3">select, 0, 0, 24, 1, 1</column>
<column name="select_ln282_1_fu_1561_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln282_fu_1385_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_1_fu_1367_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_2_fu_1451_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_3_fu_1543_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_fu_1240_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln288_1_fu_1503_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln288_fu_1327_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln295_1_fu_1520_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln295_fu_1344_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln303_1_fu_1583_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln303_fu_1487_p3">select, 0, 0, 24, 1, 24</column>
<column name="shl_ln297_1_fu_1515_p2">shl, 0, 0, 69, 24, 24</column>
<column name="shl_ln297_fu_1339_p2">shl, 0, 0, 69, 24, 24</column>
<column name="xor_ln11_fu_1079_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln129_fu_545_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln12_fu_1103_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln134_1_fu_561_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln134_fu_550_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln278_1_fu_1551_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln278_fu_1375_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln282_1_fu_1433_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln282_fu_1222_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln284_1_fu_1465_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln284_fu_1254_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln285_1_fu_1533_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln285_fu_1357_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">317, 71, 1, 71</column>
<column name="ap_phi_mux_readyLch_flag_1_phi_fu_386_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_readyRch_flag_1_phi_fu_356_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_readyRch_new_1_phi_fu_371_p6">9, 2, 1, 2</column>
<column name="configReg_address0">33, 6, 6, 36</column>
<column name="configReg_ce0">15, 3, 1, 3</column>
<column name="configReg_we0">9, 2, 1, 2</column>
<column name="extMemPtr_V_ARVALID">9, 2, 1, 2</column>
<column name="extMemPtr_V_AWVALID">9, 2, 1, 2</column>
<column name="extMemPtr_V_BREADY">9, 2, 1, 2</column>
<column name="extMemPtr_V_RREADY">9, 2, 1, 2</column>
<column name="extMemPtr_V_WVALID">9, 2, 1, 2</column>
<column name="grp_fu_408_p0">21, 4, 32, 128</column>
<column name="grp_fu_408_p1">15, 3, 32, 96</column>
<column name="grp_fu_433_p0">15, 3, 32, 96</column>
<column name="grp_fu_433_p1">15, 3, 32, 96</column>
<column name="grp_fu_437_p0">15, 3, 32, 96</column>
<column name="grp_fu_437_p1">15, 3, 32, 96</column>
<column name="physMemPtr_V_ARADDR">15, 3, 32, 96</column>
<column name="physMemPtr_V_ARLEN">15, 3, 32, 96</column>
<column name="physMemPtr_V_WDATA">15, 3, 32, 96</column>
<column name="physMemPtr_V_blk_n_AR">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_AW">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_B">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_R">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_W">9, 2, 1, 2</column>
<column name="readyLch_flag_1_reg_382">15, 3, 1, 3</column>
<column name="readyRch_flag_1_reg_352">15, 3, 1, 3</column>
<column name="t_V_reg_340">9, 2, 3, 6</column>
<column name="x_assign_4_fu_190">21, 4, 32, 128</column>
<column name="x_assign_fu_186">21, 4, 32, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="absL_1_reg_1847">31, 0, 32, 1</column>
<column name="absR_1_reg_1853">31, 0, 32, 1</column>
<column name="and_ln284_1_reg_2030">1, 0, 1, 0</column>
<column name="and_ln284_reg_1957">1, 0, 1, 0</column>
<column name="and_ln295_1_reg_2040">1, 0, 1, 0</column>
<column name="and_ln295_reg_1967">1, 0, 1, 0</column>
<column name="ap_CS_fsm">70, 0, 70, 0</column>
<column name="basePhysAddr_V_0_data_reg">32, 0, 32, 0</column>
<column name="basePhysAddr_V_0_vld_reg">0, 0, 1, 1</column>
<column name="configReg_addr_1_reg_1746">2, 0, 6, 4</column>
<column name="configSizePerStage_1_data_reg">1, 0, 32, 31</column>
<column name="configSizePerStage_1_state">0, 0, 2, 2</column>
<column name="configSizePerStage_1_vld_reg">1, 0, 1, 0</column>
<column name="counter_0_data_reg">32, 0, 32, 0</column>
<column name="counter_0_vld_reg">0, 0, 1, 1</column>
<column name="counter_1_data_reg">32, 0, 32, 0</column>
<column name="counter_1_state">0, 0, 2, 2</column>
<column name="counter_1_vld_reg">1, 0, 1, 0</column>
<column name="dst_l_1_reg_1818">32, 0, 32, 0</column>
<column name="dst_r_1_reg_1823">32, 0, 32, 0</column>
<column name="floatDstL_reg_1893">32, 0, 32, 0</column>
<column name="floatDstR_reg_1899">32, 0, 32, 0</column>
<column name="floatSrcL_reg_1715">32, 0, 32, 0</column>
<column name="floatSrcR_reg_1721">32, 0, 32, 0</column>
<column name="grp_effect_delay_fu_396_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln23_1_reg_1803">1, 0, 1, 0</column>
<column name="icmp_ln23_reg_1798">1, 0, 1, 0</column>
<column name="icmp_ln24_1_reg_1813">1, 0, 1, 0</column>
<column name="icmp_ln24_reg_1808">1, 0, 1, 0</column>
<column name="icmp_ln278_1_reg_1987">1, 0, 1, 0</column>
<column name="icmp_ln278_reg_1920">1, 0, 1, 0</column>
<column name="icmp_ln282_1_reg_2002">1, 0, 1, 0</column>
<column name="icmp_ln282_reg_1935">1, 0, 1, 0</column>
<column name="icmp_ln285_1_reg_2020">1, 0, 1, 0</column>
<column name="icmp_ln285_reg_1947">1, 0, 1, 0</column>
<column name="icmp_ln761_reg_1643">1, 0, 1, 0</column>
<column name="id_reg_1756">4, 0, 4, 0</column>
<column name="lrclk_0_data_reg">1, 0, 1, 0</column>
<column name="lrclk_0_vld_reg">0, 0, 1, 1</column>
<column name="monitorDstL_1_data_reg">32, 0, 32, 0</column>
<column name="monitorDstL_1_reg_1871">31, 0, 32, 1</column>
<column name="monitorDstL_1_state">0, 0, 2, 2</column>
<column name="monitorDstL_1_vld_reg">1, 0, 1, 0</column>
<column name="monitorDstR_1_data_reg">32, 0, 32, 0</column>
<column name="monitorDstR_1_reg_1877">31, 0, 32, 1</column>
<column name="monitorDstR_1_state">0, 0, 2, 2</column>
<column name="monitorDstR_1_vld_reg">1, 0, 1, 0</column>
<column name="monitorSrcL_1_data_reg">32, 0, 32, 0</column>
<column name="monitorSrcL_1_state">0, 0, 2, 2</column>
<column name="monitorSrcL_1_vld_reg">1, 0, 1, 0</column>
<column name="monitorSrcR_1_data_reg">32, 0, 32, 0</column>
<column name="monitorSrcR_1_state">0, 0, 2, 2</column>
<column name="monitorSrcR_1_vld_reg">1, 0, 1, 0</column>
<column name="numOfStage_1_data_reg">1, 0, 32, 31</column>
<column name="numOfStage_1_state">0, 0, 2, 2</column>
<column name="numOfStage_1_vld_reg">1, 0, 1, 0</column>
<column name="or_ln134_reg_1652">1, 0, 1, 0</column>
<column name="or_ln23_1_reg_1776">1, 0, 1, 0</column>
<column name="or_ln257_1_reg_1833">1, 0, 1, 0</column>
<column name="or_ln257_2_reg_1865">1, 0, 1, 0</column>
<column name="or_ln257_reg_1859">1, 0, 1, 0</column>
<column name="p_Result_18_reg_1910">1, 0, 1, 0</column>
<column name="p_Result_19_reg_1977">1, 0, 1, 0</column>
<column name="r_V_reg_1617">30, 0, 30, 0</column>
<column name="readyLch">1, 0, 1, 0</column>
<column name="readyLch_flag_1_reg_382">1, 0, 1, 0</column>
<column name="readyRch">1, 0, 1, 0</column>
<column name="readyRch_flag_1_reg_352">1, 0, 1, 0</column>
<column name="readyRch_new_1_reg_366">1, 0, 1, 0</column>
<column name="reg_481">32, 0, 32, 0</column>
<column name="reg_489">32, 0, 32, 0</column>
<column name="reg_V_1_reg_1972">32, 0, 32, 0</column>
<column name="reg_V_reg_1905">32, 0, 32, 0</column>
<column name="ret_V_1_reg_2045">31, 0, 31, 0</column>
<column name="ret_V_reg_1627">31, 0, 31, 0</column>
<column name="select_ln282_1_reg_2055">24, 0, 24, 0</column>
<column name="select_ln282_reg_2008">24, 0, 24, 0</column>
<column name="select_ln285_2_reg_2035">24, 0, 24, 0</column>
<column name="select_ln285_reg_1962">24, 0, 24, 0</column>
<column name="select_ln303_1_reg_2068">24, 0, 24, 0</column>
<column name="select_ln303_reg_2050">24, 0, 24, 0</column>
<column name="sh_amt_1_reg_1952">9, 0, 9, 0</column>
<column name="sh_amt_2_reg_1994">9, 0, 9, 0</column>
<column name="sh_amt_3_reg_2025">9, 0, 9, 0</column>
<column name="sh_amt_reg_1927">9, 0, 9, 0</column>
<column name="srcL_V_reg_1680">24, 0, 24, 0</column>
<column name="srcR_V_reg_1690">24, 0, 24, 0</column>
<column name="stageIndex_V_reg_1730">3, 0, 3, 0</column>
<column name="status_V_reg_1638">32, 0, 32, 0</column>
<column name="t_V_reg_340">3, 0, 3, 0</column>
<column name="thresh_1_reg_1839">31, 0, 32, 1</column>
<column name="tmp_13_reg_1883">1, 0, 1, 0</column>
<column name="tmp_14_reg_1888">1, 0, 1, 0</column>
<column name="tmp_1_reg_1710">32, 0, 32, 0</column>
<column name="tmp_2_reg_1941">23, 0, 24, 1</column>
<column name="tmp_5_reg_1735">3, 0, 7, 4</column>
<column name="tmp_6_reg_2014">23, 0, 24, 1</column>
<column name="tmp_reg_1705">32, 0, 32, 0</column>
<column name="trunc_ln270_1_reg_1982">23, 0, 23, 0</column>
<column name="trunc_ln270_reg_1915">23, 0, 23, 0</column>
<column name="trunc_ln368_3_reg_1771">31, 0, 31, 0</column>
<column name="trunc_ln368_4_reg_1760">31, 0, 31, 0</column>
<column name="trunc_ln368_reg_1828">31, 0, 31, 0</column>
<column name="x_assign_4_fu_190">32, 0, 32, 0</column>
<column name="x_assign_fu_186">32, 0, 32, 0</column>
<column name="zext_ln215_reg_1622">30, 0, 31, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWADDR">in, 9, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARADDR">in, 9, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="lrclk">in, 1, ap_none, lrclk, scalar</column>
<column name="m_axi_physMemPtr_V_AWVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWADDR">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWLEN">out, 8, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWSIZE">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWBURST">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWLOCK">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWCACHE">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWPROT">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWQOS">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWREGION">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WDATA">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WSTRB">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WLAST">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARADDR">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARLEN">out, 8, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARSIZE">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARBURST">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARLOCK">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARCACHE">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARPROT">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARQOS">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARREGION">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RVALID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RREADY">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RDATA">in, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RLAST">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RUSER">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RRESP">in, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BVALID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BREADY">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BRESP">in, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BUSER">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWADDR">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWLEN">out, 8, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWSIZE">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWBURST">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWLOCK">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWCACHE">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWPROT">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWQOS">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWREGION">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WDATA">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WSTRB">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WLAST">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARADDR">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARLEN">out, 8, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARSIZE">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARBURST">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARLOCK">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARCACHE">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARPROT">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARQOS">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARREGION">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RVALID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RREADY">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RDATA">in, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RLAST">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RUSER">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RRESP">in, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BVALID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BREADY">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BRESP">in, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BUSER">in, 1, m_axi, extMemPtr_V, pointer</column>
</table>
</item>
</section>
</profile>
