<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemoryReceiver.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MemoryReceiver.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="MemoryReceiver.tfi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MemoryReceiver.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MemoryReceiver.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MemoryReceiver_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab5top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab5top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab5top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab5top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab5top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab5top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab5top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab5top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab5top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab5top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab5top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab5top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab5top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab5top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab5top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab5top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab5top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab5top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab5top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab5top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab5top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab5top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab5top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab5top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab5top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab5top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab5top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab5top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab5top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab5top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab5top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab5top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab5top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab5top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab5top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab5top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab5top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab5top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab6tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab6tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab6tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab6tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1439408947" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1439408947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439497320" xil_pn:in_ck="6663434847049331509" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1439497320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MemoryReceiver.vhd"/>
      <outfile xil_pn:name="SerialRX.vhd"/>
      <outfile xil_pn:name="SerialRx_tb.vhd"/>
      <outfile xil_pn:name="SerialTx.vhd"/>
      <outfile xil_pn:name="lab5top.vhd"/>
      <outfile xil_pn:name="lab6tb.vhd"/>
      <outfile xil_pn:name="mux7seg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1439409165" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6397189055651583995" xil_pn:start_ts="1439409165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439409165" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7285719381622506937" xil_pn:start_ts="1439409165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439408947" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4429439483200018260" xil_pn:start_ts="1439408947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439497321" xil_pn:in_ck="6663434847049331509" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1439497320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MemoryReceiver.vhd"/>
      <outfile xil_pn:name="SerialRX.vhd"/>
      <outfile xil_pn:name="SerialRx_tb.vhd"/>
      <outfile xil_pn:name="SerialTx.vhd"/>
      <outfile xil_pn:name="lab5top.vhd"/>
      <outfile xil_pn:name="lab6tb.vhd"/>
      <outfile xil_pn:name="mux7seg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1439497328" xil_pn:in_ck="6663434847049331509" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5238563417537189516" xil_pn:start_ts="1439497321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab6tb_beh.prj"/>
      <outfile xil_pn:name="lab6tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1439497329" xil_pn:in_ck="5439733290904688679" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="496202623555260636" xil_pn:start_ts="1439497328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab6tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1439496861" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1439496861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439496861" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7090088139787727678" xil_pn:start_ts="1439496861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439496861" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4429439483200018260" xil_pn:start_ts="1439496861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439496861" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1439496861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439496861" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-132575953919239872" xil_pn:start_ts="1439496861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439496861" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1439496861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439496861" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6585427515964447158" xil_pn:start_ts="1439496861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439500059" xil_pn:in_ck="2968035993325873243" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3394620101121610875" xil_pn:start_ts="1439500049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab5top.lso"/>
      <outfile xil_pn:name="lab5top.ngc"/>
      <outfile xil_pn:name="lab5top.ngr"/>
      <outfile xil_pn:name="lab5top.prj"/>
      <outfile xil_pn:name="lab5top.stx"/>
      <outfile xil_pn:name="lab5top.syr"/>
      <outfile xil_pn:name="lab5top.xst"/>
      <outfile xil_pn:name="lab5top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1439435665" xil_pn:in_ck="-6966985353893343" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1585703086169463275" xil_pn:start_ts="1439435665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439436482" xil_pn:in_ck="-9085462172100463074" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6355626392474578611" xil_pn:start_ts="1439436475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab5top.bld"/>
      <outfile xil_pn:name="lab5top.ngd"/>
      <outfile xil_pn:name="lab5top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1439436493" xil_pn:in_ck="-9085462172100463073" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3180699873896808002" xil_pn:start_ts="1439436482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab5top.pcf"/>
      <outfile xil_pn:name="lab5top_map.map"/>
      <outfile xil_pn:name="lab5top_map.mrp"/>
      <outfile xil_pn:name="lab5top_map.ncd"/>
      <outfile xil_pn:name="lab5top_map.ngm"/>
      <outfile xil_pn:name="lab5top_map.xrpt"/>
      <outfile xil_pn:name="lab5top_summary.xml"/>
      <outfile xil_pn:name="lab5top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1439436521" xil_pn:in_ck="-7851608159632966472" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1439436493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab5top.ncd"/>
      <outfile xil_pn:name="lab5top.pad"/>
      <outfile xil_pn:name="lab5top.par"/>
      <outfile xil_pn:name="lab5top.ptwx"/>
      <outfile xil_pn:name="lab5top.unroutes"/>
      <outfile xil_pn:name="lab5top.xpi"/>
      <outfile xil_pn:name="lab5top_pad.csv"/>
      <outfile xil_pn:name="lab5top_pad.txt"/>
      <outfile xil_pn:name="lab5top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1439436530" xil_pn:in_ck="170052685506527770" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1439436521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab5top.bgn"/>
      <outfile xil_pn:name="lab5top.bit"/>
      <outfile xil_pn:name="lab5top.drc"/>
      <outfile xil_pn:name="lab5top.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1439436521" xil_pn:in_ck="-9085462172100463205" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1439436514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab5top.twr"/>
      <outfile xil_pn:name="lab5top.twx"/>
    </transform>
  </transforms>

</generated_project>
