
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (12 4)  (106 532)  (106 532)  routing T_2_33.lc_trk_g1_1 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0

 (5 8)  (89 536)  (89 536)  routing T_2_33.span4_horz_r_9 <X> T_2_33.lc_trk_g1_1
 (7 8)  (91 536)  (91 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (92 536)  (92 536)  routing T_2_33.span4_horz_r_9 <X> T_2_33.lc_trk_g1_1


IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (12 4)  (160 532)  (160 532)  routing T_3_33.lc_trk_g1_7 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (161 532)  (161 532)  routing T_3_33.lc_trk_g1_7 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (12 5)  (160 533)  (160 533)  routing T_3_33.lc_trk_g1_7 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (5 9)  (143 537)  (143 537)  routing T_3_33.span4_vert_16 <X> T_3_33.lc_trk_g1_0
 (6 9)  (144 537)  (144 537)  routing T_3_33.span4_vert_16 <X> T_3_33.lc_trk_g1_0
 (7 9)  (145 537)  (145 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_0 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (5 14)  (143 543)  (143 543)  routing T_3_33.span4_horz_r_7 <X> T_3_33.lc_trk_g1_7
 (7 14)  (145 543)  (145 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit
 (8 15)  (146 542)  (146 542)  routing T_3_33.span4_horz_r_7 <X> T_3_33.lc_trk_g1_7


IO_Tile_4_33

 (12 2)  (214 531)  (214 531)  routing T_4_33.span4_vert_31 <X> T_4_33.span4_horz_l_13


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (6 1)  (252 529)  (252 529)  routing T_5_33.span12_vert_8 <X> T_5_33.lc_trk_g0_0
 (7 1)  (253 529)  (253 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_8 lc_trk_g0_0
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (11 12)  (321 540)  (321 540)  routing T_6_33.span4_vert_19 <X> T_6_33.span4_horz_l_15
 (12 12)  (322 540)  (322 540)  routing T_6_33.span4_vert_19 <X> T_6_33.span4_horz_l_15


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (3 6)  (681 535)  (681 535)  IO control bit: BIOUP_IE_1

 (0 9)  (677 537)  (677 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (16 9)  (658 537)  (658 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (0 11)  (677 538)  (677 538)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (13 1)  (743 529)  (743 529)  routing T_14_33.span4_vert_1 <X> T_14_33.span4_horz_r_0
 (14 1)  (744 529)  (744 529)  routing T_14_33.span4_vert_1 <X> T_14_33.span4_horz_r_0
 (3 6)  (735 535)  (735 535)  IO control bit: BIOUP_IE_1

 (16 8)  (712 536)  (712 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (712 537)  (712 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (4 0)  (832 528)  (832 528)  routing T_16_33.span4_horz_r_8 <X> T_16_33.lc_trk_g0_0
 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (5 1)  (833 529)  (833 529)  routing T_16_33.span4_horz_r_8 <X> T_16_33.lc_trk_g0_0
 (7 1)  (835 529)  (835 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (6 4)  (834 532)  (834 532)  routing T_16_33.span12_vert_21 <X> T_16_33.lc_trk_g0_5
 (7 4)  (835 532)  (835 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_21 lc_trk_g0_5
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (8 5)  (836 533)  (836 533)  routing T_16_33.span12_vert_21 <X> T_16_33.lc_trk_g0_5
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g0_5 <X> T_16_33.wire_gbuf/in
 (4 10)  (832 539)  (832 539)  routing T_16_33.span4_horz_r_10 <X> T_16_33.lc_trk_g1_2
 (12 10)  (850 539)  (850 539)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (5 11)  (833 538)  (833 538)  routing T_16_33.span4_horz_r_10 <X> T_16_33.lc_trk_g1_2
 (7 11)  (835 538)  (835 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (11 11)  (849 538)  (849 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (17 14)  (821 543)  (821 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (17 1)  (879 529)  (879 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (1 2)  (899 531)  (899 531)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_8
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (10 4)  (906 532)  (906 532)  routing T_17_33.lc_trk_g1_4 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (907 532)  (907 532)  routing T_17_33.lc_trk_g1_4 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_1 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (879 532)  (879 532)  IOB_0 IO Functioning bit
 (11 5)  (907 533)  (907 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (5 8)  (891 536)  (891 536)  routing T_17_33.span4_vert_25 <X> T_17_33.lc_trk_g1_1
 (6 8)  (892 536)  (892 536)  routing T_17_33.span4_vert_25 <X> T_17_33.lc_trk_g1_1
 (7 8)  (893 536)  (893 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_25 lc_trk_g1_1
 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0

 (8 9)  (894 537)  (894 537)  routing T_17_33.span4_vert_25 <X> T_17_33.lc_trk_g1_1
 (4 12)  (890 540)  (890 540)  routing T_17_33.span4_horz_r_12 <X> T_17_33.lc_trk_g1_4
 (5 13)  (891 541)  (891 541)  routing T_17_33.span4_horz_r_12 <X> T_17_33.lc_trk_g1_4
 (7 13)  (893 541)  (893 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4


IO_Tile_18_33

 (14 1)  (964 529)  (964 529)  routing T_18_33.span4_horz_l_12 <X> T_18_33.span4_horz_r_0
 (12 6)  (962 535)  (962 535)  routing T_18_33.span4_vert_37 <X> T_18_33.span4_horz_l_14


IO_Tile_19_33

 (14 0)  (1018 528)  (1018 528)  routing T_19_33.span4_horz_l_12 <X> T_19_33.span4_vert_1


IO_Tile_20_33

 (4 0)  (1052 528)  (1052 528)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g0_0
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 1)  (1053 529)  (1053 529)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (5 2)  (1053 531)  (1053 531)  routing T_20_33.span4_horz_r_3 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_3 lc_trk_g0_3
 (8 3)  (1056 530)  (1056 530)  routing T_20_33.span4_horz_r_3 <X> T_20_33.lc_trk_g0_3
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (11 11)  (1069 538)  (1069 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (17 14)  (1041 543)  (1041 543)  IOB_1 IO Functioning bit


IO_Tile_22_33

 (14 0)  (1180 528)  (1180 528)  routing T_22_33.span4_horz_l_12 <X> T_22_33.span4_vert_1
 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (14 1)  (1180 529)  (1180 529)  routing T_22_33.span4_horz_l_12 <X> T_22_33.span4_horz_r_0
 (3 6)  (1171 535)  (1171 535)  IO control bit: BIOUP_IE_1

 (6 8)  (1162 536)  (1162 536)  routing T_22_33.span4_vert_1 <X> T_22_33.lc_trk_g1_1
 (7 8)  (1163 536)  (1163 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
 (8 8)  (1164 536)  (1164 536)  routing T_22_33.span4_vert_1 <X> T_22_33.lc_trk_g1_1
 (0 10)  (1167 539)  (1167 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (11 10)  (1177 539)  (1177 539)  routing T_22_33.lc_trk_g1_1 <X> T_22_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1178 539)  (1178 539)  routing T_22_33.lc_trk_g1_2 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (4 11)  (1160 538)  (1160 538)  routing T_22_33.span4_horz_r_2 <X> T_22_33.lc_trk_g1_2
 (5 11)  (1161 538)  (1161 538)  routing T_22_33.span4_horz_r_2 <X> T_22_33.lc_trk_g1_2
 (7 11)  (1163 538)  (1163 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (11 11)  (1177 538)  (1177 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1178 538)  (1178 538)  routing T_22_33.lc_trk_g1_2 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 538)  (1179 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (17 14)  (1149 543)  (1149 543)  IOB_1 IO Functioning bit


IO_Tile_24_33

 (11 12)  (1285 540)  (1285 540)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_l_15
 (12 12)  (1286 540)  (1286 540)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_l_15


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (10 4)  (1338 532)  (1338 532)  routing T_25_33.lc_trk_g1_4 <X> T_25_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1339 532)  (1339 532)  routing T_25_33.lc_trk_g1_4 <X> T_25_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1311 532)  (1311 532)  IOB_0 IO Functioning bit
 (11 5)  (1339 533)  (1339 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (4 6)  (1322 535)  (1322 535)  routing T_25_33.span12_vert_6 <X> T_25_33.lc_trk_g0_6
 (4 7)  (1322 534)  (1322 534)  routing T_25_33.span12_vert_6 <X> T_25_33.lc_trk_g0_6
 (5 7)  (1323 534)  (1323 534)  routing T_25_33.span12_vert_6 <X> T_25_33.lc_trk_g0_6
 (7 7)  (1325 534)  (1325 534)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_6 lc_trk_g0_6
 (14 7)  (1342 534)  (1342 534)  routing T_25_33.span4_horz_l_14 <X> T_25_33.span4_horz_r_2
 (4 12)  (1322 540)  (1322 540)  routing T_25_33.span4_horz_r_12 <X> T_25_33.lc_trk_g1_4
 (5 13)  (1323 541)  (1323 541)  routing T_25_33.span4_horz_r_12 <X> T_25_33.lc_trk_g1_4
 (7 13)  (1325 541)  (1325 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (4 1)  (1364 529)  (1364 529)  routing T_26_33.span4_horz_r_0 <X> T_26_33.lc_trk_g0_0
 (5 1)  (1365 529)  (1365 529)  routing T_26_33.span4_horz_r_0 <X> T_26_33.lc_trk_g0_0
 (7 1)  (1367 529)  (1367 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (17 1)  (1353 529)  (1353 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (10 4)  (1380 532)  (1380 532)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1381 532)  (1381 532)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1353 532)  (1353 532)  IOB_0 IO Functioning bit
 (10 5)  (1380 533)  (1380 533)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1381 533)  (1381 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (11 6)  (1381 535)  (1381 535)  routing T_26_33.span4_horz_r_2 <X> T_26_33.span4_horz_l_14
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (4 15)  (1364 542)  (1364 542)  routing T_26_33.span12_vert_22 <X> T_26_33.lc_trk_g1_6
 (6 15)  (1366 542)  (1366 542)  routing T_26_33.span12_vert_22 <X> T_26_33.lc_trk_g1_6
 (7 15)  (1367 542)  (1367 542)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_22 lc_trk_g1_6


IO_Tile_27_33

 (17 2)  (1407 531)  (1407 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0



IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (14 6)  (1546 535)  (1546 535)  routing T_29_33.span4_horz_l_14 <X> T_29_33.span4_vert_13
 (0 9)  (1533 537)  (1533 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (16 9)  (1514 537)  (1514 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (11 0)  (1597 528)  (1597 528)  routing T_30_33.span4_vert_1 <X> T_30_33.span4_horz_l_12
 (12 0)  (1598 528)  (1598 528)  routing T_30_33.span4_vert_1 <X> T_30_33.span4_horz_l_12
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (4 3)  (1580 530)  (1580 530)  routing T_30_33.span4_horz_r_2 <X> T_30_33.lc_trk_g0_2
 (5 3)  (1581 530)  (1581 530)  routing T_30_33.span4_horz_r_2 <X> T_30_33.lc_trk_g0_2
 (7 3)  (1583 530)  (1583 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (5 4)  (1581 532)  (1581 532)  routing T_30_33.span12_vert_5 <X> T_30_33.lc_trk_g0_5
 (7 4)  (1583 532)  (1583 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_5 lc_trk_g0_5
 (8 4)  (1584 532)  (1584 532)  routing T_30_33.span12_vert_5 <X> T_30_33.lc_trk_g0_5
 (8 5)  (1584 533)  (1584 533)  routing T_30_33.span12_vert_5 <X> T_30_33.lc_trk_g0_5
 (11 6)  (1597 535)  (1597 535)  routing T_30_33.span4_vert_13 <X> T_30_33.span4_horz_l_14
 (12 6)  (1598 535)  (1598 535)  routing T_30_33.span4_vert_13 <X> T_30_33.span4_horz_l_14
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g0_5 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (10 11)  (1596 538)  (1596 538)  routing T_30_33.lc_trk_g0_2 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


LogicTile_13_32

 (11 4)  (665 516)  (665 516)  routing T_13_32.sp4_v_t_44 <X> T_13_32.sp4_v_b_5
 (13 4)  (667 516)  (667 516)  routing T_13_32.sp4_v_t_44 <X> T_13_32.sp4_v_b_5


LogicTile_14_32

 (19 1)  (727 513)  (727 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 12)  (711 524)  (711 524)  routing T_14_32.sp12_v_b_1 <X> T_14_32.sp12_h_r_1
 (3 13)  (711 525)  (711 525)  routing T_14_32.sp12_v_b_1 <X> T_14_32.sp12_h_r_1


LogicTile_15_32

 (5 4)  (767 516)  (767 516)  routing T_15_32.sp4_v_b_9 <X> T_15_32.sp4_h_r_3
 (4 5)  (766 517)  (766 517)  routing T_15_32.sp4_v_b_9 <X> T_15_32.sp4_h_r_3
 (6 5)  (768 517)  (768 517)  routing T_15_32.sp4_v_b_9 <X> T_15_32.sp4_h_r_3
 (3 12)  (765 524)  (765 524)  routing T_15_32.sp12_v_b_1 <X> T_15_32.sp12_h_r_1
 (3 13)  (765 525)  (765 525)  routing T_15_32.sp12_v_b_1 <X> T_15_32.sp12_h_r_1


LogicTile_16_32

 (3 12)  (819 524)  (819 524)  routing T_16_32.sp12_v_b_1 <X> T_16_32.sp12_h_r_1
 (3 13)  (819 525)  (819 525)  routing T_16_32.sp12_v_b_1 <X> T_16_32.sp12_h_r_1


LogicTile_18_32

 (4 2)  (932 514)  (932 514)  routing T_18_32.sp4_v_b_0 <X> T_18_32.sp4_v_t_37
 (8 8)  (936 520)  (936 520)  routing T_18_32.sp4_v_b_7 <X> T_18_32.sp4_h_r_7
 (9 8)  (937 520)  (937 520)  routing T_18_32.sp4_v_b_7 <X> T_18_32.sp4_h_r_7


LogicTile_19_32

 (5 8)  (987 520)  (987 520)  routing T_19_32.sp4_h_l_38 <X> T_19_32.sp4_h_r_6
 (4 9)  (986 521)  (986 521)  routing T_19_32.sp4_h_l_38 <X> T_19_32.sp4_h_r_6


LogicTile_20_32

 (3 12)  (1039 524)  (1039 524)  routing T_20_32.sp12_v_b_1 <X> T_20_32.sp12_h_r_1
 (3 13)  (1039 525)  (1039 525)  routing T_20_32.sp12_v_b_1 <X> T_20_32.sp12_h_r_1


LogicTile_22_32

 (9 12)  (1153 524)  (1153 524)  routing T_22_32.sp4_h_l_42 <X> T_22_32.sp4_h_r_10
 (10 12)  (1154 524)  (1154 524)  routing T_22_32.sp4_h_l_42 <X> T_22_32.sp4_h_r_10


LogicTile_23_32

 (6 9)  (1204 521)  (1204 521)  routing T_23_32.sp4_h_l_43 <X> T_23_32.sp4_h_r_6


RAM_Tile_25_32

 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (1321 512)  (1321 512)  routing T_25_32.sp4_h_r_17 <X> T_25_32.lc_trk_g0_1
 (16 0)  (1322 512)  (1322 512)  routing T_25_32.sp4_h_r_17 <X> T_25_32.lc_trk_g0_1
 (17 0)  (1323 512)  (1323 512)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_17 lc_trk_g0_1
 (18 0)  (1324 512)  (1324 512)  routing T_25_32.sp4_h_r_17 <X> T_25_32.lc_trk_g0_1
 (7 1)  (1313 513)  (1313 513)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 513)  (1324 513)  routing T_25_32.sp4_h_r_17 <X> T_25_32.lc_trk_g0_1
 (26 1)  (1332 513)  (1332 513)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.input0_0
 (27 1)  (1333 513)  (1333 513)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.input0_0
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (1 2)  (1307 514)  (1307 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (1322 514)  (1322 514)  routing T_25_32.sp12_h_l_18 <X> T_25_32.lc_trk_g0_5
 (17 2)  (1323 514)  (1323 514)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (26 2)  (1332 514)  (1332 514)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_1
 (1 3)  (1307 515)  (1307 515)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_r_17
 (7 3)  (1313 515)  (1313 515)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (1324 515)  (1324 515)  routing T_25_32.sp12_h_l_18 <X> T_25_32.lc_trk_g0_5
 (26 3)  (1332 515)  (1332 515)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_1
 (27 3)  (1333 515)  (1333 515)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_1
 (28 3)  (1334 515)  (1334 515)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (0 4)  (1306 516)  (1306 516)  routing T_25_32.lc_trk_g2_2 <X> T_25_32.wire_bram/ram/WCLKE
 (1 4)  (1307 516)  (1307 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 516)  (1313 516)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (22 4)  (1328 516)  (1328 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (1332 516)  (1332 516)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input0_2
 (1 5)  (1307 517)  (1307 517)  routing T_25_32.lc_trk_g2_2 <X> T_25_32.wire_bram/ram/WCLKE
 (15 5)  (1321 517)  (1321 517)  routing T_25_32.sp4_v_b_16 <X> T_25_32.lc_trk_g1_0
 (16 5)  (1322 517)  (1322 517)  routing T_25_32.sp4_v_b_16 <X> T_25_32.lc_trk_g1_0
 (17 5)  (1323 517)  (1323 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (22 5)  (1328 517)  (1328 517)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_18 lc_trk_g1_2
 (23 5)  (1329 517)  (1329 517)  routing T_25_32.sp12_h_r_18 <X> T_25_32.lc_trk_g1_2
 (25 5)  (1331 517)  (1331 517)  routing T_25_32.sp12_h_r_18 <X> T_25_32.lc_trk_g1_2
 (26 5)  (1332 517)  (1332 517)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input0_2
 (27 5)  (1333 517)  (1333 517)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input0_2
 (28 5)  (1334 517)  (1334 517)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (7 6)  (1313 518)  (1313 518)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (26 6)  (1332 518)  (1332 518)  routing T_25_32.lc_trk_g0_5 <X> T_25_32.input0_3
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_5 input0_3
 (14 8)  (1320 520)  (1320 520)  routing T_25_32.sp4_v_t_13 <X> T_25_32.lc_trk_g2_0
 (21 8)  (1327 520)  (1327 520)  routing T_25_32.sp12_v_t_0 <X> T_25_32.lc_trk_g2_3
 (22 8)  (1328 520)  (1328 520)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1330 520)  (1330 520)  routing T_25_32.sp12_v_t_0 <X> T_25_32.lc_trk_g2_3
 (25 8)  (1331 520)  (1331 520)  routing T_25_32.sp4_h_r_42 <X> T_25_32.lc_trk_g2_2
 (27 8)  (1333 520)  (1333 520)  routing T_25_32.lc_trk_g1_0 <X> T_25_32.wire_bram/ram/WDATA_3
 (29 8)  (1335 520)  (1335 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (16 9)  (1322 521)  (1322 521)  routing T_25_32.sp4_v_t_13 <X> T_25_32.lc_trk_g2_0
 (17 9)  (1323 521)  (1323 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (21 9)  (1327 521)  (1327 521)  routing T_25_32.sp12_v_t_0 <X> T_25_32.lc_trk_g2_3
 (22 9)  (1328 521)  (1328 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1329 521)  (1329 521)  routing T_25_32.sp4_h_r_42 <X> T_25_32.lc_trk_g2_2
 (24 9)  (1330 521)  (1330 521)  routing T_25_32.sp4_h_r_42 <X> T_25_32.lc_trk_g2_2
 (25 9)  (1331 521)  (1331 521)  routing T_25_32.sp4_h_r_42 <X> T_25_32.lc_trk_g2_2
 (27 9)  (1333 521)  (1333 521)  routing T_25_32.lc_trk_g3_1 <X> T_25_32.input0_4
 (28 9)  (1334 521)  (1334 521)  routing T_25_32.lc_trk_g3_1 <X> T_25_32.input0_4
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (40 9)  (1346 521)  (1346 521)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (14 10)  (1320 522)  (1320 522)  routing T_25_32.sp4_h_r_44 <X> T_25_32.lc_trk_g2_4
 (21 10)  (1327 522)  (1327 522)  routing T_25_32.sp4_h_r_47 <X> T_25_32.lc_trk_g2_7
 (22 10)  (1328 522)  (1328 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 522)  (1329 522)  routing T_25_32.sp4_h_r_47 <X> T_25_32.lc_trk_g2_7
 (24 10)  (1330 522)  (1330 522)  routing T_25_32.sp4_h_r_47 <X> T_25_32.lc_trk_g2_7
 (14 11)  (1320 523)  (1320 523)  routing T_25_32.sp4_h_r_44 <X> T_25_32.lc_trk_g2_4
 (15 11)  (1321 523)  (1321 523)  routing T_25_32.sp4_h_r_44 <X> T_25_32.lc_trk_g2_4
 (16 11)  (1322 523)  (1322 523)  routing T_25_32.sp4_h_r_44 <X> T_25_32.lc_trk_g2_4
 (17 11)  (1323 523)  (1323 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (1327 523)  (1327 523)  routing T_25_32.sp4_h_r_47 <X> T_25_32.lc_trk_g2_7
 (22 11)  (1328 523)  (1328 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1329 523)  (1329 523)  routing T_25_32.sp4_h_r_30 <X> T_25_32.lc_trk_g2_6
 (24 11)  (1330 523)  (1330 523)  routing T_25_32.sp4_h_r_30 <X> T_25_32.lc_trk_g2_6
 (25 11)  (1331 523)  (1331 523)  routing T_25_32.sp4_h_r_30 <X> T_25_32.lc_trk_g2_6
 (26 11)  (1332 523)  (1332 523)  routing T_25_32.lc_trk_g1_2 <X> T_25_32.input0_5
 (27 11)  (1333 523)  (1333 523)  routing T_25_32.lc_trk_g1_2 <X> T_25_32.input0_5
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (1338 523)  (1338 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (16 12)  (1322 524)  (1322 524)  routing T_25_32.sp4_v_b_25 <X> T_25_32.lc_trk_g3_1
 (17 12)  (1323 524)  (1323 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 524)  (1324 524)  routing T_25_32.sp4_v_b_25 <X> T_25_32.lc_trk_g3_1
 (26 12)  (1332 524)  (1332 524)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_6
 (26 13)  (1332 525)  (1332 525)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_6
 (28 13)  (1334 525)  (1334 525)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (1339 525)  (1339 525)  routing T_25_32.lc_trk_g2_0 <X> T_25_32.input2_6
 (0 14)  (1306 526)  (1306 526)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.wire_bram/ram/WE
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (21 14)  (1327 526)  (1327 526)  routing T_25_32.sp4_v_t_26 <X> T_25_32.lc_trk_g3_7
 (22 14)  (1328 526)  (1328 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1329 526)  (1329 526)  routing T_25_32.sp4_v_t_26 <X> T_25_32.lc_trk_g3_7
 (25 14)  (1331 526)  (1331 526)  routing T_25_32.sp12_v_b_6 <X> T_25_32.lc_trk_g3_6
 (35 14)  (1341 526)  (1341 526)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_7
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.wire_bram/ram/WE
 (21 15)  (1327 527)  (1327 527)  routing T_25_32.sp4_v_t_26 <X> T_25_32.lc_trk_g3_7
 (22 15)  (1328 527)  (1328 527)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1330 527)  (1330 527)  routing T_25_32.sp12_v_b_6 <X> T_25_32.lc_trk_g3_6
 (25 15)  (1331 527)  (1331 527)  routing T_25_32.sp12_v_b_6 <X> T_25_32.lc_trk_g3_6
 (26 15)  (1332 527)  (1332 527)  routing T_25_32.lc_trk_g2_3 <X> T_25_32.input0_7
 (28 15)  (1334 527)  (1334 527)  routing T_25_32.lc_trk_g2_3 <X> T_25_32.input0_7
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1339 527)  (1339 527)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_7
 (35 15)  (1341 527)  (1341 527)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_7


LogicTile_26_32

 (10 10)  (1358 522)  (1358 522)  routing T_26_32.sp4_v_b_2 <X> T_26_32.sp4_h_l_42
 (3 15)  (1351 527)  (1351 527)  routing T_26_32.sp12_h_l_22 <X> T_26_32.sp12_v_t_22
 (4 15)  (1352 527)  (1352 527)  routing T_26_32.sp4_v_b_4 <X> T_26_32.sp4_h_l_44


LogicTile_30_32

 (19 1)  (1583 513)  (1583 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_4_31

 (9 11)  (189 507)  (189 507)  routing T_4_31.sp4_v_b_7 <X> T_4_31.sp4_v_t_42


LogicTile_14_31

 (3 0)  (711 496)  (711 496)  routing T_14_31.sp12_v_t_23 <X> T_14_31.sp12_v_b_0


LogicTile_16_31

 (3 14)  (819 510)  (819 510)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_v_t_22


LogicTile_17_31

 (8 3)  (882 499)  (882 499)  routing T_17_31.sp4_h_r_1 <X> T_17_31.sp4_v_t_36
 (9 3)  (883 499)  (883 499)  routing T_17_31.sp4_h_r_1 <X> T_17_31.sp4_v_t_36


LogicTile_18_31

 (19 0)  (947 496)  (947 496)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (19 13)  (947 509)  (947 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_31

 (12 0)  (1102 496)  (1102 496)  routing T_21_31.sp4_v_b_2 <X> T_21_31.sp4_h_r_2
 (11 1)  (1101 497)  (1101 497)  routing T_21_31.sp4_v_b_2 <X> T_21_31.sp4_h_r_2
 (3 12)  (1093 508)  (1093 508)  routing T_21_31.sp12_v_b_1 <X> T_21_31.sp12_h_r_1
 (3 13)  (1093 509)  (1093 509)  routing T_21_31.sp12_v_b_1 <X> T_21_31.sp12_h_r_1


RAM_Tile_25_31

 (16 0)  (1322 496)  (1322 496)  routing T_25_31.sp12_h_r_9 <X> T_25_31.lc_trk_g0_1
 (17 0)  (1323 496)  (1323 496)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 0)  (1328 496)  (1328 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_t_6 lc_trk_g0_3
 (23 0)  (1329 496)  (1329 496)  routing T_25_31.sp4_v_t_6 <X> T_25_31.lc_trk_g0_3
 (24 0)  (1330 496)  (1330 496)  routing T_25_31.sp4_v_t_6 <X> T_25_31.lc_trk_g0_3
 (25 0)  (1331 496)  (1331 496)  routing T_25_31.sp4_v_b_10 <X> T_25_31.lc_trk_g0_2
 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (15 1)  (1321 497)  (1321 497)  routing T_25_31.sp4_v_b_16 <X> T_25_31.lc_trk_g0_0
 (16 1)  (1322 497)  (1322 497)  routing T_25_31.sp4_v_b_16 <X> T_25_31.lc_trk_g0_0
 (17 1)  (1323 497)  (1323 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_16 lc_trk_g0_0
 (22 1)  (1328 497)  (1328 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1329 497)  (1329 497)  routing T_25_31.sp4_v_b_10 <X> T_25_31.lc_trk_g0_2
 (25 1)  (1331 497)  (1331 497)  routing T_25_31.sp4_v_b_10 <X> T_25_31.lc_trk_g0_2
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_0 input0_0
 (0 2)  (1306 498)  (1306 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (1 2)  (1307 498)  (1307 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (12 3)  (1318 499)  (1318 499)  routing T_25_31.sp4_h_l_39 <X> T_25_31.sp4_v_t_39
 (26 3)  (1332 499)  (1332 499)  routing T_25_31.lc_trk_g0_3 <X> T_25_31.input0_1
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (14 4)  (1320 500)  (1320 500)  routing T_25_31.sp4_v_b_0 <X> T_25_31.lc_trk_g1_0
 (21 4)  (1327 500)  (1327 500)  routing T_25_31.sp4_v_b_11 <X> T_25_31.lc_trk_g1_3
 (22 4)  (1328 500)  (1328 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1329 500)  (1329 500)  routing T_25_31.sp4_v_b_11 <X> T_25_31.lc_trk_g1_3
 (16 5)  (1322 501)  (1322 501)  routing T_25_31.sp4_v_b_0 <X> T_25_31.lc_trk_g1_0
 (17 5)  (1323 501)  (1323 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (1327 501)  (1327 501)  routing T_25_31.sp4_v_b_11 <X> T_25_31.lc_trk_g1_3
 (26 5)  (1332 501)  (1332 501)  routing T_25_31.lc_trk_g0_2 <X> T_25_31.input0_2
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (26 6)  (1332 502)  (1332 502)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input0_3
 (15 7)  (1321 503)  (1321 503)  routing T_25_31.sp4_v_b_20 <X> T_25_31.lc_trk_g1_4
 (16 7)  (1322 503)  (1322 503)  routing T_25_31.sp4_v_b_20 <X> T_25_31.lc_trk_g1_4
 (17 7)  (1323 503)  (1323 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (26 7)  (1332 503)  (1332 503)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input0_3
 (28 7)  (1334 503)  (1334 503)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input0_3
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (16 8)  (1322 504)  (1322 504)  routing T_25_31.sp4_v_t_20 <X> T_25_31.lc_trk_g2_1
 (17 8)  (1323 504)  (1323 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 504)  (1324 504)  routing T_25_31.sp4_v_t_20 <X> T_25_31.lc_trk_g2_1
 (28 8)  (1334 504)  (1334 504)  routing T_25_31.lc_trk_g2_1 <X> T_25_31.wire_bram/ram/WDATA_11
 (29 8)  (1335 504)  (1335 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (15 9)  (1321 505)  (1321 505)  routing T_25_31.sp4_v_b_40 <X> T_25_31.lc_trk_g2_0
 (16 9)  (1322 505)  (1322 505)  routing T_25_31.sp4_v_b_40 <X> T_25_31.lc_trk_g2_0
 (17 9)  (1323 505)  (1323 505)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_40 lc_trk_g2_0
 (18 9)  (1324 505)  (1324 505)  routing T_25_31.sp4_v_t_20 <X> T_25_31.lc_trk_g2_1
 (26 9)  (1332 505)  (1332 505)  routing T_25_31.lc_trk_g1_3 <X> T_25_31.input0_4
 (27 9)  (1333 505)  (1333 505)  routing T_25_31.lc_trk_g1_3 <X> T_25_31.input0_4
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (40 9)  (1346 505)  (1346 505)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (21 10)  (1327 506)  (1327 506)  routing T_25_31.sp4_v_b_31 <X> T_25_31.lc_trk_g2_7
 (22 10)  (1328 506)  (1328 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_31 lc_trk_g2_7
 (23 10)  (1329 506)  (1329 506)  routing T_25_31.sp4_v_b_31 <X> T_25_31.lc_trk_g2_7
 (17 11)  (1323 507)  (1323 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (1333 507)  (1333 507)  routing T_25_31.lc_trk_g1_0 <X> T_25_31.input0_5
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 507)  (1338 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (14 12)  (1320 508)  (1320 508)  routing T_25_31.sp12_v_b_0 <X> T_25_31.lc_trk_g3_0
 (26 12)  (1332 508)  (1332 508)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.input0_6
 (14 13)  (1320 509)  (1320 509)  routing T_25_31.sp12_v_b_0 <X> T_25_31.lc_trk_g3_0
 (15 13)  (1321 509)  (1321 509)  routing T_25_31.sp12_v_b_0 <X> T_25_31.lc_trk_g3_0
 (17 13)  (1323 509)  (1323 509)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (27 13)  (1333 509)  (1333 509)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.input0_6
 (28 13)  (1334 509)  (1334 509)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.input0_6
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (1339 509)  (1339 509)  routing T_25_31.lc_trk_g2_0 <X> T_25_31.input2_6
 (0 14)  (1306 510)  (1306 510)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.wire_bram/ram/RE
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (16 14)  (1322 510)  (1322 510)  routing T_25_31.sp12_v_t_18 <X> T_25_31.lc_trk_g3_5
 (17 14)  (1323 510)  (1323 510)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_18 lc_trk_g3_5
 (35 14)  (1341 510)  (1341 510)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input2_7
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.wire_bram/ram/RE
 (18 15)  (1324 511)  (1324 511)  routing T_25_31.sp12_v_t_18 <X> T_25_31.lc_trk_g3_5
 (27 15)  (1333 511)  (1333 511)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input0_7
 (28 15)  (1334 511)  (1334 511)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input0_7
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_0 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_4 input2_7
 (34 15)  (1340 511)  (1340 511)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input2_7


LogicTile_26_31

 (19 3)  (1367 499)  (1367 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_30_31

 (3 3)  (1567 499)  (1567 499)  routing T_30_31.sp12_v_b_0 <X> T_30_31.sp12_h_l_23


IO_Tile_33_31

 (11 6)  (1737 502)  (1737 502)  routing T_33_31.span4_vert_b_2 <X> T_33_31.span4_vert_t_14


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (4 2)  (13 482)  (13 482)  routing T_0_30.span4_vert_b_10 <X> T_0_30.lc_trk_g0_2
 (5 3)  (12 483)  (12 483)  routing T_0_30.span4_vert_b_10 <X> T_0_30.lc_trk_g0_2
 (7 3)  (10 483)  (10 483)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g0_2 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0



LogicTile_3_30

 (13 6)  (139 486)  (139 486)  routing T_3_30.sp4_h_r_5 <X> T_3_30.sp4_v_t_40
 (12 7)  (138 487)  (138 487)  routing T_3_30.sp4_h_r_5 <X> T_3_30.sp4_v_t_40


LogicTile_4_30

 (2 0)  (182 480)  (182 480)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 7)  (199 487)  (199 487)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_6_30

 (4 10)  (292 490)  (292 490)  routing T_6_30.sp4_h_r_6 <X> T_6_30.sp4_v_t_43
 (5 11)  (293 491)  (293 491)  routing T_6_30.sp4_h_r_6 <X> T_6_30.sp4_v_t_43


LogicTile_10_30

 (4 11)  (496 491)  (496 491)  routing T_10_30.sp4_v_b_1 <X> T_10_30.sp4_h_l_43


LogicTile_12_30

 (3 3)  (603 483)  (603 483)  routing T_12_30.sp12_v_b_0 <X> T_12_30.sp12_h_l_23


LogicTile_17_30

 (12 12)  (886 492)  (886 492)  routing T_17_30.sp4_v_b_5 <X> T_17_30.sp4_h_r_11
 (11 13)  (885 493)  (885 493)  routing T_17_30.sp4_v_b_5 <X> T_17_30.sp4_h_r_11
 (13 13)  (887 493)  (887 493)  routing T_17_30.sp4_v_b_5 <X> T_17_30.sp4_h_r_11


LogicTile_21_30

 (19 2)  (1109 482)  (1109 482)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (8 8)  (1098 488)  (1098 488)  routing T_21_30.sp4_h_l_46 <X> T_21_30.sp4_h_r_7
 (10 8)  (1100 488)  (1100 488)  routing T_21_30.sp4_h_l_46 <X> T_21_30.sp4_h_r_7
 (12 8)  (1102 488)  (1102 488)  routing T_21_30.sp4_v_b_2 <X> T_21_30.sp4_h_r_8
 (11 9)  (1101 489)  (1101 489)  routing T_21_30.sp4_v_b_2 <X> T_21_30.sp4_h_r_8
 (13 9)  (1103 489)  (1103 489)  routing T_21_30.sp4_v_b_2 <X> T_21_30.sp4_h_r_8


LogicTile_24_30

 (4 10)  (1256 490)  (1256 490)  routing T_24_30.sp4_v_b_6 <X> T_24_30.sp4_v_t_43


RAM_Tile_25_30

 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 481)  (1313 481)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 481)  (1328 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (1 2)  (1307 482)  (1307 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (6 2)  (1312 482)  (1312 482)  routing T_25_30.sp4_h_l_42 <X> T_25_30.sp4_v_t_37
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 483)  (1313 483)  Ram config bit: MEMT_bram_cbit_2

 (10 3)  (1316 483)  (1316 483)  routing T_25_30.sp4_h_l_45 <X> T_25_30.sp4_v_t_36
 (14 3)  (1320 483)  (1320 483)  routing T_25_30.sp4_r_v_b_28 <X> T_25_30.lc_trk_g0_4
 (17 3)  (1323 483)  (1323 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (1307 484)  (1307 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 484)  (1313 484)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (1 5)  (1307 485)  (1307 485)  routing T_25_30.lc_trk_g0_2 <X> T_25_30.wire_bram/ram/WCLKE
 (7 5)  (1313 485)  (1313 485)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (22 5)  (1328 485)  (1328 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (7 6)  (1313 486)  (1313 486)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (11 6)  (1317 486)  (1317 486)  routing T_25_30.sp4_v_b_9 <X> T_25_30.sp4_v_t_40
 (13 6)  (1319 486)  (1319 486)  routing T_25_30.sp4_v_b_9 <X> T_25_30.sp4_v_t_40
 (7 7)  (1313 487)  (1313 487)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (27 8)  (1333 488)  (1333 488)  routing T_25_30.lc_trk_g1_2 <X> T_25_30.wire_bram/ram/WDATA_3
 (29 8)  (1335 488)  (1335 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (30 9)  (1336 489)  (1336 489)  routing T_25_30.lc_trk_g1_2 <X> T_25_30.wire_bram/ram/WDATA_3
 (40 9)  (1346 489)  (1346 489)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (19 10)  (1325 490)  (1325 490)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g0_4 <X> T_25_30.wire_bram/ram/WE


LogicTile_29_30

 (4 0)  (1514 480)  (1514 480)  routing T_29_30.sp4_v_t_37 <X> T_29_30.sp4_v_b_0


LogicTile_30_30

 (6 2)  (1570 482)  (1570 482)  routing T_30_30.sp4_v_b_9 <X> T_30_30.sp4_v_t_37
 (5 3)  (1569 483)  (1569 483)  routing T_30_30.sp4_v_b_9 <X> T_30_30.sp4_v_t_37


LogicTile_13_29

 (8 9)  (662 473)  (662 473)  routing T_13_29.sp4_v_t_41 <X> T_13_29.sp4_v_b_7
 (10 9)  (664 473)  (664 473)  routing T_13_29.sp4_v_t_41 <X> T_13_29.sp4_v_b_7


LogicTile_19_29

 (4 12)  (986 476)  (986 476)  routing T_19_29.sp4_v_t_36 <X> T_19_29.sp4_v_b_9
 (6 12)  (988 476)  (988 476)  routing T_19_29.sp4_v_t_36 <X> T_19_29.sp4_v_b_9


LogicTile_21_29

 (8 8)  (1098 472)  (1098 472)  routing T_21_29.sp4_v_b_1 <X> T_21_29.sp4_h_r_7
 (9 8)  (1099 472)  (1099 472)  routing T_21_29.sp4_v_b_1 <X> T_21_29.sp4_h_r_7
 (10 8)  (1100 472)  (1100 472)  routing T_21_29.sp4_v_b_1 <X> T_21_29.sp4_h_r_7


LogicTile_24_29

 (19 6)  (1271 470)  (1271 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_25_29

 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 466)  (1306 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (1 2)  (1307 466)  (1307 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (16 2)  (1322 466)  (1322 466)  routing T_25_29.sp4_v_b_13 <X> T_25_29.lc_trk_g0_5
 (17 2)  (1323 466)  (1323 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1324 466)  (1324 466)  routing T_25_29.sp4_v_b_13 <X> T_25_29.lc_trk_g0_5
 (18 3)  (1324 467)  (1324 467)  routing T_25_29.sp4_v_b_13 <X> T_25_29.lc_trk_g0_5
 (8 5)  (1314 469)  (1314 469)  routing T_25_29.sp4_h_r_4 <X> T_25_29.sp4_v_b_4
 (3 6)  (1309 470)  (1309 470)  routing T_25_29.sp12_v_b_0 <X> T_25_29.sp12_v_t_23
 (11 6)  (1317 470)  (1317 470)  routing T_25_29.sp4_v_b_9 <X> T_25_29.sp4_v_t_40
 (13 6)  (1319 470)  (1319 470)  routing T_25_29.sp4_v_b_9 <X> T_25_29.sp4_v_t_40
 (29 8)  (1335 472)  (1335 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 472)  (1336 472)  routing T_25_29.lc_trk_g0_5 <X> T_25_29.wire_bram/ram/WDATA_11
 (39 9)  (1345 473)  (1345 473)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (8 11)  (1314 475)  (1314 475)  routing T_25_29.sp4_h_l_42 <X> T_25_29.sp4_v_t_42
 (14 11)  (1320 475)  (1320 475)  routing T_25_29.sp4_r_v_b_36 <X> T_25_29.lc_trk_g2_4
 (17 11)  (1323 475)  (1323 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 478)  (1306 478)  routing T_25_29.lc_trk_g2_4 <X> T_25_29.wire_bram/ram/RE
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (3 14)  (1309 478)  (1309 478)  routing T_25_29.sp12_v_b_1 <X> T_25_29.sp12_v_t_22
 (6 14)  (1312 478)  (1312 478)  routing T_25_29.sp4_v_b_6 <X> T_25_29.sp4_v_t_44
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g2_4 <X> T_25_29.wire_bram/ram/RE
 (5 15)  (1311 479)  (1311 479)  routing T_25_29.sp4_v_b_6 <X> T_25_29.sp4_v_t_44


LogicTile_29_29

 (8 6)  (1518 470)  (1518 470)  routing T_29_29.sp4_v_t_41 <X> T_29_29.sp4_h_l_41
 (9 6)  (1519 470)  (1519 470)  routing T_29_29.sp4_v_t_41 <X> T_29_29.sp4_h_l_41


IO_Tile_0_28

 (11 6)  (6 454)  (6 454)  routing T_0_28.span4_horz_13 <X> T_0_28.span4_vert_t_14
 (12 6)  (5 454)  (5 454)  routing T_0_28.span4_horz_13 <X> T_0_28.span4_vert_t_14


LogicTile_3_28

 (4 3)  (130 451)  (130 451)  routing T_3_28.sp4_v_b_7 <X> T_3_28.sp4_h_l_37


LogicTile_13_28

 (9 1)  (663 449)  (663 449)  routing T_13_28.sp4_v_t_40 <X> T_13_28.sp4_v_b_1
 (10 1)  (664 449)  (664 449)  routing T_13_28.sp4_v_t_40 <X> T_13_28.sp4_v_b_1


LogicTile_15_28

 (4 14)  (766 462)  (766 462)  routing T_15_28.sp4_v_b_1 <X> T_15_28.sp4_v_t_44
 (6 14)  (768 462)  (768 462)  routing T_15_28.sp4_v_b_1 <X> T_15_28.sp4_v_t_44


LogicTile_18_28

 (8 11)  (936 459)  (936 459)  routing T_18_28.sp4_v_b_4 <X> T_18_28.sp4_v_t_42
 (10 11)  (938 459)  (938 459)  routing T_18_28.sp4_v_b_4 <X> T_18_28.sp4_v_t_42


LogicTile_21_28

 (5 0)  (1095 448)  (1095 448)  routing T_21_28.sp4_v_b_0 <X> T_21_28.sp4_h_r_0
 (8 0)  (1098 448)  (1098 448)  routing T_21_28.sp4_v_b_7 <X> T_21_28.sp4_h_r_1
 (9 0)  (1099 448)  (1099 448)  routing T_21_28.sp4_v_b_7 <X> T_21_28.sp4_h_r_1
 (10 0)  (1100 448)  (1100 448)  routing T_21_28.sp4_v_b_7 <X> T_21_28.sp4_h_r_1
 (6 1)  (1096 449)  (1096 449)  routing T_21_28.sp4_v_b_0 <X> T_21_28.sp4_h_r_0
 (19 1)  (1109 449)  (1109 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (8 4)  (1098 452)  (1098 452)  routing T_21_28.sp4_v_b_10 <X> T_21_28.sp4_h_r_4
 (9 4)  (1099 452)  (1099 452)  routing T_21_28.sp4_v_b_10 <X> T_21_28.sp4_h_r_4
 (10 4)  (1100 452)  (1100 452)  routing T_21_28.sp4_v_b_10 <X> T_21_28.sp4_h_r_4


RAM_Tile_25_28

 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (1 2)  (1307 450)  (1307 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 452)  (1306 452)  routing T_25_28.lc_trk_g3_3 <X> T_25_28.wire_bram/ram/WCLKE
 (1 4)  (1307 452)  (1307 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (0 5)  (1306 453)  (1306 453)  routing T_25_28.lc_trk_g3_3 <X> T_25_28.wire_bram/ram/WCLKE
 (1 5)  (1307 453)  (1307 453)  routing T_25_28.lc_trk_g3_3 <X> T_25_28.wire_bram/ram/WCLKE
 (7 5)  (1313 453)  (1313 453)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (11 6)  (1317 454)  (1317 454)  routing T_25_28.sp4_h_l_37 <X> T_25_28.sp4_v_t_40
 (7 7)  (1313 455)  (1313 455)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (15 7)  (1321 455)  (1321 455)  routing T_25_28.sp4_v_b_20 <X> T_25_28.lc_trk_g1_4
 (16 7)  (1322 455)  (1322 455)  routing T_25_28.sp4_v_b_20 <X> T_25_28.lc_trk_g1_4
 (17 7)  (1323 455)  (1323 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (27 8)  (1333 456)  (1333 456)  routing T_25_28.lc_trk_g1_4 <X> T_25_28.wire_bram/ram/WDATA_3
 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 456)  (1336 456)  routing T_25_28.lc_trk_g1_4 <X> T_25_28.wire_bram/ram/WDATA_3
 (40 9)  (1346 457)  (1346 457)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (6 10)  (1312 458)  (1312 458)  routing T_25_28.sp4_h_l_36 <X> T_25_28.sp4_v_t_43
 (14 10)  (1320 458)  (1320 458)  routing T_25_28.sp4_h_r_36 <X> T_25_28.lc_trk_g2_4
 (15 11)  (1321 459)  (1321 459)  routing T_25_28.sp4_h_r_36 <X> T_25_28.lc_trk_g2_4
 (16 11)  (1322 459)  (1322 459)  routing T_25_28.sp4_h_r_36 <X> T_25_28.lc_trk_g2_4
 (17 11)  (1323 459)  (1323 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 12)  (1328 460)  (1328 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1329 460)  (1329 460)  routing T_25_28.sp4_v_t_30 <X> T_25_28.lc_trk_g3_3
 (24 12)  (1330 460)  (1330 460)  routing T_25_28.sp4_v_t_30 <X> T_25_28.lc_trk_g3_3
 (0 14)  (1306 462)  (1306 462)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.wire_bram/ram/WE
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (6 14)  (1312 462)  (1312 462)  routing T_25_28.sp4_h_l_41 <X> T_25_28.sp4_v_t_44
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.wire_bram/ram/WE


LogicTile_26_28

 (9 2)  (1357 450)  (1357 450)  routing T_26_28.sp4_v_b_1 <X> T_26_28.sp4_h_l_36
 (11 2)  (1359 450)  (1359 450)  routing T_26_28.sp4_v_b_11 <X> T_26_28.sp4_v_t_39
 (9 3)  (1357 451)  (1357 451)  routing T_26_28.sp4_v_b_1 <X> T_26_28.sp4_v_t_36
 (12 3)  (1360 451)  (1360 451)  routing T_26_28.sp4_v_b_11 <X> T_26_28.sp4_v_t_39
 (9 7)  (1357 455)  (1357 455)  routing T_26_28.sp4_v_b_4 <X> T_26_28.sp4_v_t_41


LogicTile_30_28

 (12 0)  (1576 448)  (1576 448)  routing T_30_28.sp4_v_b_2 <X> T_30_28.sp4_h_r_2
 (11 1)  (1575 449)  (1575 449)  routing T_30_28.sp4_v_b_2 <X> T_30_28.sp4_h_r_2


LogicTile_32_28

 (3 0)  (1675 448)  (1675 448)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 1)  (1675 449)  (1675 449)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (4 3)  (1730 451)  (1730 451)  routing T_33_28.span4_horz_26 <X> T_33_28.lc_trk_g0_2
 (5 3)  (1731 451)  (1731 451)  routing T_33_28.span4_horz_26 <X> T_33_28.lc_trk_g0_2
 (6 3)  (1732 451)  (1732 451)  routing T_33_28.span4_horz_26 <X> T_33_28.lc_trk_g0_2
 (7 3)  (1733 451)  (1733 451)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_26 lc_trk_g0_2
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (10 4)  (1736 452)  (1736 452)  routing T_33_28.lc_trk_g1_6 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 452)  (1737 452)  routing T_33_28.lc_trk_g1_6 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 452)  (1743 452)  IOB_0 IO Functioning bit
 (10 5)  (1736 453)  (1736 453)  routing T_33_28.lc_trk_g1_6 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 453)  (1737 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 453)  (1738 453)  routing T_33_28.lc_trk_g0_2 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0

 (4 14)  (1730 462)  (1730 462)  routing T_33_28.span4_vert_b_14 <X> T_33_28.lc_trk_g1_6
 (5 15)  (1731 463)  (1731 463)  routing T_33_28.span4_vert_b_14 <X> T_33_28.lc_trk_g1_6
 (7 15)  (1733 463)  (1733 463)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_1 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (6 8)  (11 440)  (11 440)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (7 8)  (10 440)  (10 440)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_9 lc_trk_g1_1
 (8 8)  (9 440)  (9 440)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (8 9)  (9 441)  (9 441)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1


LogicTile_1_27

 (3 0)  (21 432)  (21 432)  routing T_1_27.sp12_h_r_0 <X> T_1_27.sp12_v_b_0
 (3 1)  (21 433)  (21 433)  routing T_1_27.sp12_h_r_0 <X> T_1_27.sp12_v_b_0


LogicTile_4_27

 (4 15)  (184 447)  (184 447)  routing T_4_27.sp4_v_b_4 <X> T_4_27.sp4_h_l_44


LogicTile_13_27

 (3 3)  (657 435)  (657 435)  routing T_13_27.sp12_v_b_0 <X> T_13_27.sp12_h_l_23


LogicTile_14_27

 (3 0)  (711 432)  (711 432)  routing T_14_27.sp12_h_r_0 <X> T_14_27.sp12_v_b_0
 (3 1)  (711 433)  (711 433)  routing T_14_27.sp12_h_r_0 <X> T_14_27.sp12_v_b_0


LogicTile_21_27

 (5 8)  (1095 440)  (1095 440)  routing T_21_27.sp4_v_b_0 <X> T_21_27.sp4_h_r_6
 (8 8)  (1098 440)  (1098 440)  routing T_21_27.sp4_v_b_1 <X> T_21_27.sp4_h_r_7
 (9 8)  (1099 440)  (1099 440)  routing T_21_27.sp4_v_b_1 <X> T_21_27.sp4_h_r_7
 (10 8)  (1100 440)  (1100 440)  routing T_21_27.sp4_v_b_1 <X> T_21_27.sp4_h_r_7
 (4 9)  (1094 441)  (1094 441)  routing T_21_27.sp4_v_b_0 <X> T_21_27.sp4_h_r_6
 (6 9)  (1096 441)  (1096 441)  routing T_21_27.sp4_v_b_0 <X> T_21_27.sp4_h_r_6


RAM_Tile_25_27

 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 434)  (1306 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (1 2)  (1307 434)  (1307 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (6 2)  (1312 434)  (1312 434)  routing T_25_27.sp4_h_l_42 <X> T_25_27.sp4_v_t_37
 (27 8)  (1333 440)  (1333 440)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.wire_bram/ram/WDATA_11
 (28 8)  (1334 440)  (1334 440)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.wire_bram/ram/WDATA_11
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 440)  (1336 440)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.wire_bram/ram/WDATA_11
 (30 9)  (1336 441)  (1336 441)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.wire_bram/ram/WDATA_11
 (38 9)  (1344 441)  (1344 441)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (4 10)  (1310 442)  (1310 442)  routing T_25_27.sp4_v_b_6 <X> T_25_27.sp4_v_t_43
 (17 11)  (1323 443)  (1323 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1306 446)  (1306 446)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.wire_bram/ram/RE
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (11 14)  (1317 446)  (1317 446)  routing T_25_27.sp4_h_l_43 <X> T_25_27.sp4_v_t_46
 (25 14)  (1331 446)  (1331 446)  routing T_25_27.sp4_v_t_19 <X> T_25_27.lc_trk_g3_6
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.wire_bram/ram/RE
 (22 15)  (1328 447)  (1328 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_19 lc_trk_g3_6
 (23 15)  (1329 447)  (1329 447)  routing T_25_27.sp4_v_t_19 <X> T_25_27.lc_trk_g3_6


LogicTile_26_27

 (3 2)  (1351 434)  (1351 434)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_h_l_23
 (3 3)  (1351 435)  (1351 435)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_h_l_23


LogicTile_29_27

 (3 1)  (1513 433)  (1513 433)  routing T_29_27.sp12_h_l_23 <X> T_29_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (11 6)  (1737 438)  (1737 438)  routing T_33_27.span4_vert_b_2 <X> T_33_27.span4_vert_t_14
 (17 9)  (1743 441)  (1743 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (1 10)  (1727 442)  (1727 442)  Enable bit of Mux _out_links/OutMux8_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_10
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_10_26

 (8 3)  (500 419)  (500 419)  routing T_10_26.sp4_v_b_10 <X> T_10_26.sp4_v_t_36
 (10 3)  (502 419)  (502 419)  routing T_10_26.sp4_v_b_10 <X> T_10_26.sp4_v_t_36


LogicTile_17_26

 (11 6)  (885 422)  (885 422)  routing T_17_26.sp4_v_b_2 <X> T_17_26.sp4_v_t_40
 (12 7)  (886 423)  (886 423)  routing T_17_26.sp4_v_b_2 <X> T_17_26.sp4_v_t_40


LogicTile_21_26

 (19 0)  (1109 416)  (1109 416)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (19 1)  (1109 417)  (1109 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (11 2)  (1101 418)  (1101 418)  routing T_21_26.sp4_v_b_6 <X> T_21_26.sp4_v_t_39
 (13 2)  (1103 418)  (1103 418)  routing T_21_26.sp4_v_b_6 <X> T_21_26.sp4_v_t_39


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (4 2)  (1310 418)  (1310 418)  routing T_25_26.sp4_v_b_4 <X> T_25_26.sp4_v_t_37
 (6 2)  (1312 418)  (1312 418)  routing T_25_26.sp4_v_b_4 <X> T_25_26.sp4_v_t_37
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 419)  (1320 419)  routing T_25_26.sp4_r_v_b_28 <X> T_25_26.lc_trk_g0_4
 (17 3)  (1323 419)  (1323 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (1307 420)  (1307 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (22 4)  (1328 420)  (1328 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1329 420)  (1329 420)  routing T_25_26.sp4_v_b_19 <X> T_25_26.lc_trk_g1_3
 (24 4)  (1330 420)  (1330 420)  routing T_25_26.sp4_v_b_19 <X> T_25_26.lc_trk_g1_3
 (0 5)  (1306 421)  (1306 421)  routing T_25_26.lc_trk_g1_3 <X> T_25_26.wire_bram/ram/WCLKE
 (1 5)  (1307 421)  (1307 421)  routing T_25_26.lc_trk_g1_3 <X> T_25_26.wire_bram/ram/WCLKE
 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (22 5)  (1328 421)  (1328 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (27 8)  (1333 424)  (1333 424)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (30 9)  (1336 425)  (1336 425)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.wire_bram/ram/WDATA_3
 (40 9)  (1346 425)  (1346 425)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (4 14)  (1310 430)  (1310 430)  routing T_25_26.sp4_v_b_1 <X> T_25_26.sp4_v_t_44
 (6 14)  (1312 430)  (1312 430)  routing T_25_26.sp4_v_b_1 <X> T_25_26.sp4_v_t_44
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g0_4 <X> T_25_26.wire_bram/ram/WE


LogicTile_26_26

 (13 2)  (1361 418)  (1361 418)  routing T_26_26.sp4_v_b_2 <X> T_26_26.sp4_v_t_39


LogicTile_27_26

 (19 10)  (1421 426)  (1421 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_29_26

 (6 4)  (1516 420)  (1516 420)  routing T_29_26.sp4_v_t_37 <X> T_29_26.sp4_v_b_3
 (5 5)  (1515 421)  (1515 421)  routing T_29_26.sp4_v_t_37 <X> T_29_26.sp4_v_b_3


LogicTile_30_26

 (4 14)  (1568 430)  (1568 430)  routing T_30_26.sp4_v_b_1 <X> T_30_26.sp4_v_t_44
 (6 14)  (1570 430)  (1570 430)  routing T_30_26.sp4_v_b_1 <X> T_30_26.sp4_v_t_44


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_1 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (6 8)  (11 408)  (11 408)  routing T_0_25.span4_horz_1 <X> T_0_25.lc_trk_g1_1
 (7 8)  (10 408)  (10 408)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 408)  (9 408)  routing T_0_25.span4_horz_1 <X> T_0_25.lc_trk_g1_1


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (9 2)  (189 402)  (189 402)  routing T_4_25.sp4_v_b_1 <X> T_4_25.sp4_h_l_36


LogicTile_5_25

 (3 6)  (237 406)  (237 406)  routing T_5_25.sp12_v_b_0 <X> T_5_25.sp12_v_t_23


LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25

 (9 8)  (663 408)  (663 408)  routing T_13_25.sp4_v_t_42 <X> T_13_25.sp4_h_r_7


LogicTile_14_25



LogicTile_15_25

 (0 2)  (762 402)  (762 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (1 2)  (763 402)  (763 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 4)  (789 404)  (789 404)  routing T_15_25.lc_trk_g3_6 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 404)  (790 404)  routing T_15_25.lc_trk_g3_6 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 404)  (791 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 404)  (792 404)  routing T_15_25.lc_trk_g3_6 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 404)  (793 404)  routing T_15_25.lc_trk_g2_5 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 404)  (794 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 404)  (795 404)  routing T_15_25.lc_trk_g2_5 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 404)  (797 404)  routing T_15_25.lc_trk_g1_5 <X> T_15_25.input_2_2
 (39 4)  (801 404)  (801 404)  LC_2 Logic Functioning bit
 (45 4)  (807 404)  (807 404)  LC_2 Logic Functioning bit
 (48 4)  (810 404)  (810 404)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (26 5)  (788 405)  (788 405)  routing T_15_25.lc_trk_g3_3 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 405)  (789 405)  routing T_15_25.lc_trk_g3_3 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 405)  (790 405)  routing T_15_25.lc_trk_g3_3 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 405)  (791 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 405)  (792 405)  routing T_15_25.lc_trk_g3_6 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 405)  (794 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (796 405)  (796 405)  routing T_15_25.lc_trk_g1_5 <X> T_15_25.input_2_2
 (37 5)  (799 405)  (799 405)  LC_2 Logic Functioning bit
 (38 5)  (800 405)  (800 405)  LC_2 Logic Functioning bit
 (39 5)  (801 405)  (801 405)  LC_2 Logic Functioning bit
 (40 5)  (802 405)  (802 405)  LC_2 Logic Functioning bit
 (42 5)  (804 405)  (804 405)  LC_2 Logic Functioning bit
 (51 5)  (813 405)  (813 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (778 406)  (778 406)  routing T_15_25.sp4_v_b_5 <X> T_15_25.lc_trk_g1_5
 (17 6)  (779 406)  (779 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (780 406)  (780 406)  routing T_15_25.sp4_v_b_5 <X> T_15_25.lc_trk_g1_5
 (16 10)  (778 410)  (778 410)  routing T_15_25.sp12_v_t_10 <X> T_15_25.lc_trk_g2_5
 (17 10)  (779 410)  (779 410)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 12)  (783 412)  (783 412)  routing T_15_25.sp4_v_t_14 <X> T_15_25.lc_trk_g3_3
 (22 12)  (784 412)  (784 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 412)  (785 412)  routing T_15_25.sp4_v_t_14 <X> T_15_25.lc_trk_g3_3
 (7 13)  (769 413)  (769 413)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (762 414)  (762 414)  routing T_15_25.glb_netwk_4 <X> T_15_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 414)  (763 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (787 414)  (787 414)  routing T_15_25.rgt_op_6 <X> T_15_25.lc_trk_g3_6
 (7 15)  (769 415)  (769 415)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (784 415)  (784 415)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 415)  (786 415)  routing T_15_25.rgt_op_6 <X> T_15_25.lc_trk_g3_6


LogicTile_16_25

 (15 2)  (831 402)  (831 402)  routing T_16_25.sp4_v_b_21 <X> T_16_25.lc_trk_g0_5
 (16 2)  (832 402)  (832 402)  routing T_16_25.sp4_v_b_21 <X> T_16_25.lc_trk_g0_5
 (17 2)  (833 402)  (833 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (15 4)  (831 404)  (831 404)  routing T_16_25.sp4_v_b_17 <X> T_16_25.lc_trk_g1_1
 (16 4)  (832 404)  (832 404)  routing T_16_25.sp4_v_b_17 <X> T_16_25.lc_trk_g1_1
 (17 4)  (833 404)  (833 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (841 404)  (841 404)  routing T_16_25.lft_op_2 <X> T_16_25.lc_trk_g1_2
 (5 5)  (821 405)  (821 405)  routing T_16_25.sp4_h_r_3 <X> T_16_25.sp4_v_b_3
 (22 5)  (838 405)  (838 405)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 405)  (840 405)  routing T_16_25.lft_op_2 <X> T_16_25.lc_trk_g1_2
 (25 8)  (841 408)  (841 408)  routing T_16_25.sp4_h_r_42 <X> T_16_25.lc_trk_g2_2
 (22 9)  (838 409)  (838 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 409)  (839 409)  routing T_16_25.sp4_h_r_42 <X> T_16_25.lc_trk_g2_2
 (24 9)  (840 409)  (840 409)  routing T_16_25.sp4_h_r_42 <X> T_16_25.lc_trk_g2_2
 (25 9)  (841 409)  (841 409)  routing T_16_25.sp4_h_r_42 <X> T_16_25.lc_trk_g2_2
 (29 12)  (845 412)  (845 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 412)  (846 412)  routing T_16_25.lc_trk_g0_5 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 412)  (848 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 412)  (850 412)  routing T_16_25.lc_trk_g1_2 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 412)  (856 412)  LC_6 Logic Functioning bit
 (41 12)  (857 412)  (857 412)  LC_6 Logic Functioning bit
 (42 12)  (858 412)  (858 412)  LC_6 Logic Functioning bit
 (43 12)  (859 412)  (859 412)  LC_6 Logic Functioning bit
 (27 13)  (843 413)  (843 413)  routing T_16_25.lc_trk_g1_1 <X> T_16_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 413)  (845 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 413)  (847 413)  routing T_16_25.lc_trk_g1_2 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 413)  (848 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (849 413)  (849 413)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.input_2_6
 (35 13)  (851 413)  (851 413)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.input_2_6
 (39 13)  (855 413)  (855 413)  LC_6 Logic Functioning bit
 (40 13)  (856 413)  (856 413)  LC_6 Logic Functioning bit
 (41 13)  (857 413)  (857 413)  LC_6 Logic Functioning bit
 (43 13)  (859 413)  (859 413)  LC_6 Logic Functioning bit
 (19 15)  (835 415)  (835 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_25

 (26 0)  (900 400)  (900 400)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 400)  (901 400)  routing T_17_25.lc_trk_g1_0 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 400)  (903 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 400)  (906 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 400)  (910 400)  LC_0 Logic Functioning bit
 (38 0)  (912 400)  (912 400)  LC_0 Logic Functioning bit
 (39 0)  (913 400)  (913 400)  LC_0 Logic Functioning bit
 (41 0)  (915 400)  (915 400)  LC_0 Logic Functioning bit
 (42 0)  (916 400)  (916 400)  LC_0 Logic Functioning bit
 (43 0)  (917 400)  (917 400)  LC_0 Logic Functioning bit
 (45 0)  (919 400)  (919 400)  LC_0 Logic Functioning bit
 (48 0)  (922 400)  (922 400)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (28 1)  (902 401)  (902 401)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 401)  (903 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 401)  (906 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 401)  (907 401)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.input_2_0
 (34 1)  (908 401)  (908 401)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.input_2_0
 (36 1)  (910 401)  (910 401)  LC_0 Logic Functioning bit
 (37 1)  (911 401)  (911 401)  LC_0 Logic Functioning bit
 (39 1)  (913 401)  (913 401)  LC_0 Logic Functioning bit
 (40 1)  (914 401)  (914 401)  LC_0 Logic Functioning bit
 (41 1)  (915 401)  (915 401)  LC_0 Logic Functioning bit
 (42 1)  (916 401)  (916 401)  LC_0 Logic Functioning bit
 (49 1)  (923 401)  (923 401)  Carry_In_Mux bit 

 (0 2)  (874 402)  (874 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (1 2)  (875 402)  (875 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (2 2)  (876 402)  (876 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (888 404)  (888 404)  routing T_17_25.wire_logic_cluster/lc_0/out <X> T_17_25.lc_trk_g1_0
 (17 5)  (891 405)  (891 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 11)  (888 411)  (888 411)  routing T_17_25.sp4_h_l_17 <X> T_17_25.lc_trk_g2_4
 (15 11)  (889 411)  (889 411)  routing T_17_25.sp4_h_l_17 <X> T_17_25.lc_trk_g2_4
 (16 11)  (890 411)  (890 411)  routing T_17_25.sp4_h_l_17 <X> T_17_25.lc_trk_g2_4
 (17 11)  (891 411)  (891 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (16 12)  (890 412)  (890 412)  routing T_17_25.sp4_v_b_33 <X> T_17_25.lc_trk_g3_1
 (17 12)  (891 412)  (891 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (892 412)  (892 412)  routing T_17_25.sp4_v_b_33 <X> T_17_25.lc_trk_g3_1
 (7 13)  (881 413)  (881 413)  Column buffer control bit: LH_colbuf_cntl_4

 (18 13)  (892 413)  (892 413)  routing T_17_25.sp4_v_b_33 <X> T_17_25.lc_trk_g3_1
 (0 14)  (874 414)  (874 414)  routing T_17_25.glb_netwk_4 <X> T_17_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 414)  (875 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (881 415)  (881 415)  Column buffer control bit: LH_colbuf_cntl_6

 (19 15)  (893 415)  (893 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_25



LogicTile_19_25

 (6 0)  (988 400)  (988 400)  routing T_19_25.sp4_v_t_44 <X> T_19_25.sp4_v_b_0
 (5 1)  (987 401)  (987 401)  routing T_19_25.sp4_v_t_44 <X> T_19_25.sp4_v_b_0
 (4 4)  (986 404)  (986 404)  routing T_19_25.sp4_h_l_38 <X> T_19_25.sp4_v_b_3
 (5 5)  (987 405)  (987 405)  routing T_19_25.sp4_h_l_38 <X> T_19_25.sp4_v_b_3
 (9 6)  (991 406)  (991 406)  routing T_19_25.sp4_v_b_4 <X> T_19_25.sp4_h_l_41


LogicTile_20_25



LogicTile_21_25

 (6 12)  (1096 412)  (1096 412)  routing T_21_25.sp4_h_r_4 <X> T_21_25.sp4_v_b_9


LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25

 (4 0)  (1310 400)  (1310 400)  routing T_25_25.sp4_v_t_41 <X> T_25_25.sp4_v_b_0
 (6 0)  (1312 400)  (1312 400)  routing T_25_25.sp4_v_t_41 <X> T_25_25.sp4_v_b_0
 (15 0)  (1321 400)  (1321 400)  routing T_25_25.sp4_v_t_4 <X> T_25_25.lc_trk_g0_1
 (16 0)  (1322 400)  (1322 400)  routing T_25_25.sp4_v_t_4 <X> T_25_25.lc_trk_g0_1
 (17 0)  (1323 400)  (1323 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_t_4 lc_trk_g0_1
 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 5)  (1311 405)  (1311 405)  routing T_25_25.sp4_h_r_3 <X> T_25_25.sp4_v_b_3
 (8 6)  (1314 406)  (1314 406)  routing T_25_25.sp4_v_t_41 <X> T_25_25.sp4_h_l_41
 (9 6)  (1315 406)  (1315 406)  routing T_25_25.sp4_v_t_41 <X> T_25_25.sp4_h_l_41
 (13 8)  (1319 408)  (1319 408)  routing T_25_25.sp4_v_t_45 <X> T_25_25.sp4_v_b_8
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (41 9)  (1347 409)  (1347 409)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (4 10)  (1310 410)  (1310 410)  routing T_25_25.sp4_v_b_10 <X> T_25_25.sp4_v_t_43
 (6 10)  (1312 410)  (1312 410)  routing T_25_25.sp4_v_b_10 <X> T_25_25.sp4_v_t_43
 (14 11)  (1320 411)  (1320 411)  routing T_25_25.sp4_r_v_b_36 <X> T_25_25.lc_trk_g2_4
 (17 11)  (1323 411)  (1323 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 414)  (1306 414)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (4 14)  (1310 414)  (1310 414)  routing T_25_25.sp4_v_b_9 <X> T_25_25.sp4_v_t_44
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_25

 (3 2)  (1351 402)  (1351 402)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_l_23


LogicTile_27_25

 (3 2)  (1405 402)  (1405 402)  routing T_27_25.sp12_v_t_23 <X> T_27_25.sp12_h_l_23


LogicTile_28_25



LogicTile_29_25

 (5 6)  (1515 406)  (1515 406)  routing T_29_25.sp4_h_r_0 <X> T_29_25.sp4_h_l_38
 (4 7)  (1514 407)  (1514 407)  routing T_29_25.sp4_h_r_0 <X> T_29_25.sp4_h_l_38


LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (11 7)  (1737 407)  (1737 407)  routing T_33_25.span4_vert_t_14 <X> T_33_25.span4_horz_37


IO_Tile_0_24



LogicTile_1_24

 (7 11)  (25 395)  (25 395)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_2_24

 (19 9)  (91 393)  (91 393)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_3_24

 (9 11)  (135 395)  (135 395)  routing T_3_24.sp4_v_b_11 <X> T_3_24.sp4_v_t_42
 (10 11)  (136 395)  (136 395)  routing T_3_24.sp4_v_b_11 <X> T_3_24.sp4_v_t_42


LogicTile_4_24

 (3 14)  (183 398)  (183 398)  routing T_4_24.sp12_h_r_1 <X> T_4_24.sp12_v_t_22
 (3 15)  (183 399)  (183 399)  routing T_4_24.sp12_h_r_1 <X> T_4_24.sp12_v_t_22


LogicTile_5_24



LogicTile_6_24

 (7 15)  (295 399)  (295 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24

 (22 1)  (460 385)  (460 385)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (462 385)  (462 385)  routing T_9_24.bot_op_2 <X> T_9_24.lc_trk_g0_2
 (0 2)  (438 386)  (438 386)  routing T_9_24.glb_netwk_6 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (1 2)  (439 386)  (439 386)  routing T_9_24.glb_netwk_6 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (440 386)  (440 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (453 386)  (453 386)  routing T_9_24.bot_op_5 <X> T_9_24.lc_trk_g0_5
 (17 2)  (455 386)  (455 386)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (465 386)  (465 386)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 386)  (466 386)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 386)  (467 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 386)  (468 386)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 386)  (470 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 386)  (472 386)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (27 3)  (465 387)  (465 387)  routing T_9_24.lc_trk_g1_0 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 387)  (467 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 387)  (469 387)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 387)  (474 387)  LC_1 Logic Functioning bit
 (38 3)  (476 387)  (476 387)  LC_1 Logic Functioning bit
 (14 4)  (452 388)  (452 388)  routing T_9_24.sp4_h_l_5 <X> T_9_24.lc_trk_g1_0
 (15 4)  (453 388)  (453 388)  routing T_9_24.bot_op_1 <X> T_9_24.lc_trk_g1_1
 (17 4)  (455 388)  (455 388)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (459 388)  (459 388)  routing T_9_24.wire_logic_cluster/lc_3/out <X> T_9_24.lc_trk_g1_3
 (22 4)  (460 388)  (460 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (467 388)  (467 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 388)  (468 388)  routing T_9_24.lc_trk_g0_5 <X> T_9_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 388)  (469 388)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 388)  (470 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 388)  (471 388)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 388)  (472 388)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 388)  (474 388)  LC_2 Logic Functioning bit
 (37 4)  (475 388)  (475 388)  LC_2 Logic Functioning bit
 (41 4)  (479 388)  (479 388)  LC_2 Logic Functioning bit
 (43 4)  (481 388)  (481 388)  LC_2 Logic Functioning bit
 (50 4)  (488 388)  (488 388)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (452 389)  (452 389)  routing T_9_24.sp4_h_l_5 <X> T_9_24.lc_trk_g1_0
 (15 5)  (453 389)  (453 389)  routing T_9_24.sp4_h_l_5 <X> T_9_24.lc_trk_g1_0
 (16 5)  (454 389)  (454 389)  routing T_9_24.sp4_h_l_5 <X> T_9_24.lc_trk_g1_0
 (17 5)  (455 389)  (455 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (31 5)  (469 389)  (469 389)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 389)  (474 389)  LC_2 Logic Functioning bit
 (37 5)  (475 389)  (475 389)  LC_2 Logic Functioning bit
 (41 5)  (479 389)  (479 389)  LC_2 Logic Functioning bit
 (43 5)  (481 389)  (481 389)  LC_2 Logic Functioning bit
 (48 5)  (486 389)  (486 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (38 6)  (476 390)  (476 390)  LC_3 Logic Functioning bit
 (39 6)  (477 390)  (477 390)  LC_3 Logic Functioning bit
 (40 6)  (478 390)  (478 390)  LC_3 Logic Functioning bit
 (41 6)  (479 390)  (479 390)  LC_3 Logic Functioning bit
 (45 6)  (483 390)  (483 390)  LC_3 Logic Functioning bit
 (50 6)  (488 390)  (488 390)  Cascade bit: LH_LC03_inmux02_5

 (38 7)  (476 391)  (476 391)  LC_3 Logic Functioning bit
 (39 7)  (477 391)  (477 391)  LC_3 Logic Functioning bit
 (40 7)  (478 391)  (478 391)  LC_3 Logic Functioning bit
 (41 7)  (479 391)  (479 391)  LC_3 Logic Functioning bit
 (7 10)  (445 394)  (445 394)  Column buffer control bit: LH_colbuf_cntl_3

 (32 10)  (470 394)  (470 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 394)  (472 394)  routing T_9_24.lc_trk_g1_1 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (40 10)  (478 394)  (478 394)  LC_5 Logic Functioning bit
 (41 10)  (479 394)  (479 394)  LC_5 Logic Functioning bit
 (42 10)  (480 394)  (480 394)  LC_5 Logic Functioning bit
 (43 10)  (481 394)  (481 394)  LC_5 Logic Functioning bit
 (45 10)  (483 394)  (483 394)  LC_5 Logic Functioning bit
 (7 11)  (445 395)  (445 395)  Column buffer control bit: LH_colbuf_cntl_2

 (40 11)  (478 395)  (478 395)  LC_5 Logic Functioning bit
 (41 11)  (479 395)  (479 395)  LC_5 Logic Functioning bit
 (42 11)  (480 395)  (480 395)  LC_5 Logic Functioning bit
 (43 11)  (481 395)  (481 395)  LC_5 Logic Functioning bit
 (29 12)  (467 396)  (467 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 396)  (468 396)  routing T_9_24.lc_trk_g0_5 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 396)  (470 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 396)  (472 396)  routing T_9_24.lc_trk_g1_0 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 396)  (473 396)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.input_2_6
 (26 13)  (464 397)  (464 397)  routing T_9_24.lc_trk_g0_2 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 397)  (467 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 397)  (470 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (471 397)  (471 397)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.input_2_6
 (34 13)  (472 397)  (472 397)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.input_2_6
 (42 13)  (480 397)  (480 397)  LC_6 Logic Functioning bit
 (43 13)  (481 397)  (481 397)  LC_6 Logic Functioning bit
 (17 14)  (455 398)  (455 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (456 398)  (456 398)  routing T_9_24.wire_logic_cluster/lc_5/out <X> T_9_24.lc_trk_g3_5
 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (460 399)  (460 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_10_24

 (14 0)  (506 384)  (506 384)  routing T_10_24.bnr_op_0 <X> T_10_24.lc_trk_g0_0
 (14 1)  (506 385)  (506 385)  routing T_10_24.bnr_op_0 <X> T_10_24.lc_trk_g0_0
 (17 1)  (509 385)  (509 385)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (26 2)  (518 386)  (518 386)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 386)  (521 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (35 2)  (527 386)  (527 386)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.input_2_1
 (36 2)  (528 386)  (528 386)  LC_1 Logic Functioning bit
 (38 2)  (530 386)  (530 386)  LC_1 Logic Functioning bit
 (39 2)  (531 386)  (531 386)  LC_1 Logic Functioning bit
 (40 2)  (532 386)  (532 386)  LC_1 Logic Functioning bit
 (41 2)  (533 386)  (533 386)  LC_1 Logic Functioning bit
 (43 2)  (535 386)  (535 386)  LC_1 Logic Functioning bit
 (22 3)  (514 387)  (514 387)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 387)  (516 387)  routing T_10_24.bot_op_6 <X> T_10_24.lc_trk_g0_6
 (27 3)  (519 387)  (519 387)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 387)  (520 387)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 387)  (521 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 387)  (524 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (526 387)  (526 387)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.input_2_1
 (35 3)  (527 387)  (527 387)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.input_2_1
 (36 3)  (528 387)  (528 387)  LC_1 Logic Functioning bit
 (38 3)  (530 387)  (530 387)  LC_1 Logic Functioning bit
 (41 3)  (533 387)  (533 387)  LC_1 Logic Functioning bit
 (43 3)  (535 387)  (535 387)  LC_1 Logic Functioning bit
 (51 3)  (543 387)  (543 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 5)  (509 389)  (509 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 7)  (514 391)  (514 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (7 10)  (499 394)  (499 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (499 395)  (499 395)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (514 395)  (514 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 13)  (514 397)  (514 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 14)  (520 398)  (520 398)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 398)  (521 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 398)  (522 398)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 398)  (523 398)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 398)  (524 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (39 14)  (531 398)  (531 398)  LC_7 Logic Functioning bit
 (40 14)  (532 398)  (532 398)  LC_7 Logic Functioning bit
 (43 14)  (535 398)  (535 398)  LC_7 Logic Functioning bit
 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (509 399)  (509 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (26 15)  (518 399)  (518 399)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 399)  (519 399)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 399)  (520 399)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 399)  (521 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 399)  (522 399)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 399)  (523 399)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 399)  (524 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (526 399)  (526 399)  routing T_10_24.lc_trk_g1_0 <X> T_10_24.input_2_7
 (39 15)  (531 399)  (531 399)  LC_7 Logic Functioning bit
 (40 15)  (532 399)  (532 399)  LC_7 Logic Functioning bit
 (42 15)  (534 399)  (534 399)  LC_7 Logic Functioning bit


LogicTile_11_24

 (14 0)  (560 384)  (560 384)  routing T_11_24.sp4_v_b_0 <X> T_11_24.lc_trk_g0_0
 (16 1)  (562 385)  (562 385)  routing T_11_24.sp4_v_b_0 <X> T_11_24.lc_trk_g0_0
 (17 1)  (563 385)  (563 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (568 385)  (568 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (569 385)  (569 385)  routing T_11_24.sp4_v_b_18 <X> T_11_24.lc_trk_g0_2
 (24 1)  (570 385)  (570 385)  routing T_11_24.sp4_v_b_18 <X> T_11_24.lc_trk_g0_2
 (25 2)  (571 386)  (571 386)  routing T_11_24.sp4_v_b_6 <X> T_11_24.lc_trk_g0_6
 (22 3)  (568 387)  (568 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (569 387)  (569 387)  routing T_11_24.sp4_v_b_6 <X> T_11_24.lc_trk_g0_6
 (14 4)  (560 388)  (560 388)  routing T_11_24.sp4_v_b_0 <X> T_11_24.lc_trk_g1_0
 (27 4)  (573 388)  (573 388)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 388)  (575 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 388)  (576 388)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 388)  (578 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 388)  (580 388)  routing T_11_24.lc_trk_g1_0 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 388)  (582 388)  LC_2 Logic Functioning bit
 (38 4)  (584 388)  (584 388)  LC_2 Logic Functioning bit
 (16 5)  (562 389)  (562 389)  routing T_11_24.sp4_v_b_0 <X> T_11_24.lc_trk_g1_0
 (17 5)  (563 389)  (563 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (572 389)  (572 389)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 389)  (575 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 389)  (576 389)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (25 6)  (571 390)  (571 390)  routing T_11_24.sp4_v_t_3 <X> T_11_24.lc_trk_g1_6
 (26 6)  (572 390)  (572 390)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 390)  (573 390)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 390)  (574 390)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 390)  (575 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 390)  (576 390)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 390)  (577 390)  routing T_11_24.lc_trk_g0_6 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 390)  (578 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 390)  (582 390)  LC_3 Logic Functioning bit
 (37 6)  (583 390)  (583 390)  LC_3 Logic Functioning bit
 (38 6)  (584 390)  (584 390)  LC_3 Logic Functioning bit
 (39 6)  (585 390)  (585 390)  LC_3 Logic Functioning bit
 (40 6)  (586 390)  (586 390)  LC_3 Logic Functioning bit
 (42 6)  (588 390)  (588 390)  LC_3 Logic Functioning bit
 (43 6)  (589 390)  (589 390)  LC_3 Logic Functioning bit
 (47 6)  (593 390)  (593 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (596 390)  (596 390)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (563 391)  (563 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (568 391)  (568 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (569 391)  (569 391)  routing T_11_24.sp4_v_t_3 <X> T_11_24.lc_trk_g1_6
 (25 7)  (571 391)  (571 391)  routing T_11_24.sp4_v_t_3 <X> T_11_24.lc_trk_g1_6
 (27 7)  (573 391)  (573 391)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 391)  (575 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 391)  (577 391)  routing T_11_24.lc_trk_g0_6 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 391)  (582 391)  LC_3 Logic Functioning bit
 (37 7)  (583 391)  (583 391)  LC_3 Logic Functioning bit
 (38 7)  (584 391)  (584 391)  LC_3 Logic Functioning bit
 (39 7)  (585 391)  (585 391)  LC_3 Logic Functioning bit
 (40 7)  (586 391)  (586 391)  LC_3 Logic Functioning bit
 (41 7)  (587 391)  (587 391)  LC_3 Logic Functioning bit
 (42 7)  (588 391)  (588 391)  LC_3 Logic Functioning bit
 (43 7)  (589 391)  (589 391)  LC_3 Logic Functioning bit
 (7 10)  (553 394)  (553 394)  Column buffer control bit: LH_colbuf_cntl_3

 (26 10)  (572 394)  (572 394)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 394)  (575 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 394)  (578 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 394)  (582 394)  LC_5 Logic Functioning bit
 (37 10)  (583 394)  (583 394)  LC_5 Logic Functioning bit
 (43 10)  (589 394)  (589 394)  LC_5 Logic Functioning bit
 (7 11)  (553 395)  (553 395)  Column buffer control bit: LH_colbuf_cntl_2

 (26 11)  (572 395)  (572 395)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 395)  (573 395)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 395)  (575 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 395)  (577 395)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 395)  (578 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (579 395)  (579 395)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.input_2_5
 (34 11)  (580 395)  (580 395)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.input_2_5
 (36 11)  (582 395)  (582 395)  LC_5 Logic Functioning bit
 (37 11)  (583 395)  (583 395)  LC_5 Logic Functioning bit
 (42 11)  (588 395)  (588 395)  LC_5 Logic Functioning bit
 (43 11)  (589 395)  (589 395)  LC_5 Logic Functioning bit
 (16 13)  (562 397)  (562 397)  routing T_11_24.sp12_v_b_8 <X> T_11_24.lc_trk_g3_0
 (17 13)  (563 397)  (563 397)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (17 14)  (563 398)  (563 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 398)  (564 398)  routing T_11_24.wire_logic_cluster/lc_5/out <X> T_11_24.lc_trk_g3_5
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (13 7)  (613 391)  (613 391)  routing T_12_24.sp4_v_b_0 <X> T_12_24.sp4_h_l_40
 (7 10)  (607 394)  (607 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (607 395)  (607 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (9 0)  (663 384)  (663 384)  routing T_13_24.sp4_v_t_36 <X> T_13_24.sp4_h_r_1
 (7 10)  (661 394)  (661 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (661 395)  (661 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (15 0)  (723 384)  (723 384)  routing T_14_24.sp4_h_r_1 <X> T_14_24.lc_trk_g0_1
 (16 0)  (724 384)  (724 384)  routing T_14_24.sp4_h_r_1 <X> T_14_24.lc_trk_g0_1
 (17 0)  (725 384)  (725 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (726 385)  (726 385)  routing T_14_24.sp4_h_r_1 <X> T_14_24.lc_trk_g0_1
 (22 4)  (730 388)  (730 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 388)  (731 388)  routing T_14_24.sp4_v_b_19 <X> T_14_24.lc_trk_g1_3
 (24 4)  (732 388)  (732 388)  routing T_14_24.sp4_v_b_19 <X> T_14_24.lc_trk_g1_3
 (6 8)  (714 392)  (714 392)  routing T_14_24.sp4_h_r_1 <X> T_14_24.sp4_v_b_6
 (19 10)  (727 394)  (727 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (729 394)  (729 394)  routing T_14_24.sp12_v_b_7 <X> T_14_24.lc_trk_g2_7
 (22 10)  (730 394)  (730 394)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (732 394)  (732 394)  routing T_14_24.sp12_v_b_7 <X> T_14_24.lc_trk_g2_7
 (21 11)  (729 395)  (729 395)  routing T_14_24.sp12_v_b_7 <X> T_14_24.lc_trk_g2_7
 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (15 14)  (723 398)  (723 398)  routing T_14_24.rgt_op_5 <X> T_14_24.lc_trk_g3_5
 (17 14)  (725 398)  (725 398)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 398)  (726 398)  routing T_14_24.rgt_op_5 <X> T_14_24.lc_trk_g3_5
 (27 14)  (735 398)  (735 398)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 398)  (736 398)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 398)  (737 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 398)  (738 398)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 398)  (740 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 398)  (742 398)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 398)  (743 398)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.input_2_7
 (37 14)  (745 398)  (745 398)  LC_7 Logic Functioning bit
 (38 14)  (746 398)  (746 398)  LC_7 Logic Functioning bit
 (39 14)  (747 398)  (747 398)  LC_7 Logic Functioning bit
 (40 14)  (748 398)  (748 398)  LC_7 Logic Functioning bit
 (42 14)  (750 398)  (750 398)  LC_7 Logic Functioning bit
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6

 (29 15)  (737 399)  (737 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 399)  (739 399)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 399)  (740 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 399)  (741 399)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.input_2_7
 (35 15)  (743 399)  (743 399)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.input_2_7
 (39 15)  (747 399)  (747 399)  LC_7 Logic Functioning bit
 (40 15)  (748 399)  (748 399)  LC_7 Logic Functioning bit
 (42 15)  (750 399)  (750 399)  LC_7 Logic Functioning bit


LogicTile_15_24

 (21 0)  (783 384)  (783 384)  routing T_15_24.wire_logic_cluster/lc_3/out <X> T_15_24.lc_trk_g0_3
 (22 0)  (784 384)  (784 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (15 1)  (777 385)  (777 385)  routing T_15_24.bot_op_0 <X> T_15_24.lc_trk_g0_0
 (17 1)  (779 385)  (779 385)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (784 385)  (784 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (762 386)  (762 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (1 2)  (763 386)  (763 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (777 387)  (777 387)  routing T_15_24.bot_op_4 <X> T_15_24.lc_trk_g0_4
 (17 3)  (779 387)  (779 387)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (784 387)  (784 387)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 387)  (786 387)  routing T_15_24.bot_op_6 <X> T_15_24.lc_trk_g0_6
 (22 4)  (784 388)  (784 388)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 388)  (786 388)  routing T_15_24.bot_op_3 <X> T_15_24.lc_trk_g1_3
 (29 4)  (791 388)  (791 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 388)  (793 388)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 388)  (794 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 388)  (796 388)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 388)  (799 388)  LC_2 Logic Functioning bit
 (38 4)  (800 388)  (800 388)  LC_2 Logic Functioning bit
 (39 4)  (801 388)  (801 388)  LC_2 Logic Functioning bit
 (40 4)  (802 388)  (802 388)  LC_2 Logic Functioning bit
 (42 4)  (804 388)  (804 388)  LC_2 Logic Functioning bit
 (15 5)  (777 389)  (777 389)  routing T_15_24.sp4_v_t_5 <X> T_15_24.lc_trk_g1_0
 (16 5)  (778 389)  (778 389)  routing T_15_24.sp4_v_t_5 <X> T_15_24.lc_trk_g1_0
 (17 5)  (779 389)  (779 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (788 389)  (788 389)  routing T_15_24.lc_trk_g0_2 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 389)  (791 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 389)  (792 389)  routing T_15_24.lc_trk_g0_3 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 389)  (794 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 389)  (795 389)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.input_2_2
 (34 5)  (796 389)  (796 389)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.input_2_2
 (39 5)  (801 389)  (801 389)  LC_2 Logic Functioning bit
 (40 5)  (802 389)  (802 389)  LC_2 Logic Functioning bit
 (42 5)  (804 389)  (804 389)  LC_2 Logic Functioning bit
 (21 6)  (783 390)  (783 390)  routing T_15_24.lft_op_7 <X> T_15_24.lc_trk_g1_7
 (22 6)  (784 390)  (784 390)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 390)  (786 390)  routing T_15_24.lft_op_7 <X> T_15_24.lc_trk_g1_7
 (26 6)  (788 390)  (788 390)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 390)  (791 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 390)  (793 390)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 390)  (794 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 390)  (795 390)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 390)  (796 390)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 390)  (800 390)  LC_3 Logic Functioning bit
 (41 6)  (803 390)  (803 390)  LC_3 Logic Functioning bit
 (45 6)  (807 390)  (807 390)  LC_3 Logic Functioning bit
 (46 6)  (808 390)  (808 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (812 390)  (812 390)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (776 391)  (776 391)  routing T_15_24.sp4_r_v_b_28 <X> T_15_24.lc_trk_g1_4
 (17 7)  (779 391)  (779 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (788 391)  (788 391)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 391)  (789 391)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 391)  (790 391)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 391)  (791 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (39 7)  (801 391)  (801 391)  LC_3 Logic Functioning bit
 (40 7)  (802 391)  (802 391)  LC_3 Logic Functioning bit
 (41 7)  (803 391)  (803 391)  LC_3 Logic Functioning bit
 (43 7)  (805 391)  (805 391)  LC_3 Logic Functioning bit
 (5 8)  (767 392)  (767 392)  routing T_15_24.sp4_v_b_6 <X> T_15_24.sp4_h_r_6
 (6 9)  (768 393)  (768 393)  routing T_15_24.sp4_v_b_6 <X> T_15_24.sp4_h_r_6
 (26 10)  (788 394)  (788 394)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 394)  (789 394)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 394)  (791 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 394)  (792 394)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 394)  (794 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 394)  (796 394)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (39 10)  (801 394)  (801 394)  LC_5 Logic Functioning bit
 (45 10)  (807 394)  (807 394)  LC_5 Logic Functioning bit
 (47 10)  (809 394)  (809 394)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (788 395)  (788 395)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 395)  (789 395)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 395)  (790 395)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 395)  (791 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 395)  (792 395)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 395)  (793 395)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 395)  (794 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (796 395)  (796 395)  routing T_15_24.lc_trk_g1_0 <X> T_15_24.input_2_5
 (37 11)  (799 395)  (799 395)  LC_5 Logic Functioning bit
 (38 11)  (800 395)  (800 395)  LC_5 Logic Functioning bit
 (39 11)  (801 395)  (801 395)  LC_5 Logic Functioning bit
 (40 11)  (802 395)  (802 395)  LC_5 Logic Functioning bit
 (42 11)  (804 395)  (804 395)  LC_5 Logic Functioning bit
 (15 12)  (777 396)  (777 396)  routing T_15_24.sp4_h_r_25 <X> T_15_24.lc_trk_g3_1
 (16 12)  (778 396)  (778 396)  routing T_15_24.sp4_h_r_25 <X> T_15_24.lc_trk_g3_1
 (17 12)  (779 396)  (779 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (18 13)  (780 397)  (780 397)  routing T_15_24.sp4_h_r_25 <X> T_15_24.lc_trk_g3_1
 (0 14)  (762 398)  (762 398)  routing T_15_24.glb_netwk_4 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 398)  (763 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 398)  (777 398)  routing T_15_24.sp4_h_r_45 <X> T_15_24.lc_trk_g3_5
 (16 14)  (778 398)  (778 398)  routing T_15_24.sp4_h_r_45 <X> T_15_24.lc_trk_g3_5
 (17 14)  (779 398)  (779 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 398)  (780 398)  routing T_15_24.sp4_h_r_45 <X> T_15_24.lc_trk_g3_5
 (25 14)  (787 398)  (787 398)  routing T_15_24.sp4_v_b_38 <X> T_15_24.lc_trk_g3_6
 (26 14)  (788 398)  (788 398)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 398)  (791 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 398)  (792 398)  routing T_15_24.lc_trk_g0_6 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 398)  (793 398)  routing T_15_24.lc_trk_g0_4 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 398)  (794 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (39 14)  (801 398)  (801 398)  LC_7 Logic Functioning bit
 (45 14)  (807 398)  (807 398)  LC_7 Logic Functioning bit
 (47 14)  (809 398)  (809 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (780 399)  (780 399)  routing T_15_24.sp4_h_r_45 <X> T_15_24.lc_trk_g3_5
 (22 15)  (784 399)  (784 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 399)  (785 399)  routing T_15_24.sp4_v_b_38 <X> T_15_24.lc_trk_g3_6
 (25 15)  (787 399)  (787 399)  routing T_15_24.sp4_v_b_38 <X> T_15_24.lc_trk_g3_6
 (26 15)  (788 399)  (788 399)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 399)  (789 399)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 399)  (790 399)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 399)  (791 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 399)  (792 399)  routing T_15_24.lc_trk_g0_6 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 399)  (794 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (796 399)  (796 399)  routing T_15_24.lc_trk_g1_0 <X> T_15_24.input_2_7
 (37 15)  (799 399)  (799 399)  LC_7 Logic Functioning bit
 (38 15)  (800 399)  (800 399)  LC_7 Logic Functioning bit
 (39 15)  (801 399)  (801 399)  LC_7 Logic Functioning bit
 (40 15)  (802 399)  (802 399)  LC_7 Logic Functioning bit
 (42 15)  (804 399)  (804 399)  LC_7 Logic Functioning bit


LogicTile_16_24

 (8 0)  (824 384)  (824 384)  routing T_16_24.sp4_v_b_7 <X> T_16_24.sp4_h_r_1
 (9 0)  (825 384)  (825 384)  routing T_16_24.sp4_v_b_7 <X> T_16_24.sp4_h_r_1
 (10 0)  (826 384)  (826 384)  routing T_16_24.sp4_v_b_7 <X> T_16_24.sp4_h_r_1
 (21 0)  (837 384)  (837 384)  routing T_16_24.sp4_v_b_3 <X> T_16_24.lc_trk_g0_3
 (22 0)  (838 384)  (838 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (839 384)  (839 384)  routing T_16_24.sp4_v_b_3 <X> T_16_24.lc_trk_g0_3
 (31 2)  (847 386)  (847 386)  routing T_16_24.lc_trk_g0_4 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 386)  (848 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 386)  (852 386)  LC_1 Logic Functioning bit
 (37 2)  (853 386)  (853 386)  LC_1 Logic Functioning bit
 (38 2)  (854 386)  (854 386)  LC_1 Logic Functioning bit
 (39 2)  (855 386)  (855 386)  LC_1 Logic Functioning bit
 (41 2)  (857 386)  (857 386)  LC_1 Logic Functioning bit
 (43 2)  (859 386)  (859 386)  LC_1 Logic Functioning bit
 (47 2)  (863 386)  (863 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (833 387)  (833 387)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (842 387)  (842 387)  routing T_16_24.lc_trk_g0_3 <X> T_16_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 387)  (845 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 387)  (852 387)  LC_1 Logic Functioning bit
 (37 3)  (853 387)  (853 387)  LC_1 Logic Functioning bit
 (38 3)  (854 387)  (854 387)  LC_1 Logic Functioning bit
 (39 3)  (855 387)  (855 387)  LC_1 Logic Functioning bit
 (40 3)  (856 387)  (856 387)  LC_1 Logic Functioning bit
 (42 3)  (858 387)  (858 387)  LC_1 Logic Functioning bit
 (52 3)  (868 387)  (868 387)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (22 4)  (838 388)  (838 388)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 388)  (840 388)  routing T_16_24.bot_op_3 <X> T_16_24.lc_trk_g1_3
 (1 6)  (817 390)  (817 390)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (25 6)  (841 390)  (841 390)  routing T_16_24.sp4_v_t_3 <X> T_16_24.lc_trk_g1_6
 (1 7)  (817 391)  (817 391)  routing T_16_24.glb_netwk_4 <X> T_16_24.glb2local_0
 (22 7)  (838 391)  (838 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (839 391)  (839 391)  routing T_16_24.sp4_v_t_3 <X> T_16_24.lc_trk_g1_6
 (25 7)  (841 391)  (841 391)  routing T_16_24.sp4_v_t_3 <X> T_16_24.lc_trk_g1_6
 (15 8)  (831 392)  (831 392)  routing T_16_24.sp4_h_r_25 <X> T_16_24.lc_trk_g2_1
 (16 8)  (832 392)  (832 392)  routing T_16_24.sp4_h_r_25 <X> T_16_24.lc_trk_g2_1
 (17 8)  (833 392)  (833 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (834 393)  (834 393)  routing T_16_24.sp4_h_r_25 <X> T_16_24.lc_trk_g2_1
 (14 10)  (830 394)  (830 394)  routing T_16_24.sp4_v_t_17 <X> T_16_24.lc_trk_g2_4
 (27 10)  (843 394)  (843 394)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 394)  (845 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 394)  (847 394)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 394)  (848 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 394)  (849 394)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 394)  (851 394)  routing T_16_24.lc_trk_g1_6 <X> T_16_24.input_2_5
 (37 10)  (853 394)  (853 394)  LC_5 Logic Functioning bit
 (38 10)  (854 394)  (854 394)  LC_5 Logic Functioning bit
 (39 10)  (855 394)  (855 394)  LC_5 Logic Functioning bit
 (40 10)  (856 394)  (856 394)  LC_5 Logic Functioning bit
 (42 10)  (858 394)  (858 394)  LC_5 Logic Functioning bit
 (13 11)  (829 395)  (829 395)  routing T_16_24.sp4_v_b_3 <X> T_16_24.sp4_h_l_45
 (16 11)  (832 395)  (832 395)  routing T_16_24.sp4_v_t_17 <X> T_16_24.lc_trk_g2_4
 (17 11)  (833 395)  (833 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (28 11)  (844 395)  (844 395)  routing T_16_24.lc_trk_g2_1 <X> T_16_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 395)  (845 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 395)  (846 395)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 395)  (848 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (850 395)  (850 395)  routing T_16_24.lc_trk_g1_6 <X> T_16_24.input_2_5
 (35 11)  (851 395)  (851 395)  routing T_16_24.lc_trk_g1_6 <X> T_16_24.input_2_5
 (39 11)  (855 395)  (855 395)  LC_5 Logic Functioning bit
 (40 11)  (856 395)  (856 395)  LC_5 Logic Functioning bit
 (42 11)  (858 395)  (858 395)  LC_5 Logic Functioning bit
 (48 11)  (864 395)  (864 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (4 0)  (878 384)  (878 384)  routing T_17_24.sp4_h_l_43 <X> T_17_24.sp4_v_b_0
 (6 0)  (880 384)  (880 384)  routing T_17_24.sp4_h_l_43 <X> T_17_24.sp4_v_b_0
 (14 0)  (888 384)  (888 384)  routing T_17_24.wire_logic_cluster/lc_0/out <X> T_17_24.lc_trk_g0_0
 (21 0)  (895 384)  (895 384)  routing T_17_24.wire_logic_cluster/lc_3/out <X> T_17_24.lc_trk_g0_3
 (22 0)  (896 384)  (896 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (899 384)  (899 384)  routing T_17_24.wire_logic_cluster/lc_2/out <X> T_17_24.lc_trk_g0_2
 (27 0)  (901 384)  (901 384)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 384)  (902 384)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 384)  (903 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 384)  (904 384)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 384)  (906 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 384)  (910 384)  LC_0 Logic Functioning bit
 (39 0)  (913 384)  (913 384)  LC_0 Logic Functioning bit
 (41 0)  (915 384)  (915 384)  LC_0 Logic Functioning bit
 (42 0)  (916 384)  (916 384)  LC_0 Logic Functioning bit
 (44 0)  (918 384)  (918 384)  LC_0 Logic Functioning bit
 (45 0)  (919 384)  (919 384)  LC_0 Logic Functioning bit
 (5 1)  (879 385)  (879 385)  routing T_17_24.sp4_h_l_43 <X> T_17_24.sp4_v_b_0
 (17 1)  (891 385)  (891 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (896 385)  (896 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (906 385)  (906 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (910 385)  (910 385)  LC_0 Logic Functioning bit
 (39 1)  (913 385)  (913 385)  LC_0 Logic Functioning bit
 (41 1)  (915 385)  (915 385)  LC_0 Logic Functioning bit
 (42 1)  (916 385)  (916 385)  LC_0 Logic Functioning bit
 (48 1)  (922 385)  (922 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (923 385)  (923 385)  Carry_In_Mux bit 

 (0 2)  (874 386)  (874 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (1 2)  (875 386)  (875 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (2 2)  (876 386)  (876 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 386)  (888 386)  routing T_17_24.wire_logic_cluster/lc_4/out <X> T_17_24.lc_trk_g0_4
 (28 2)  (902 386)  (902 386)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 386)  (903 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 386)  (904 386)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 386)  (906 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 386)  (910 386)  LC_1 Logic Functioning bit
 (39 2)  (913 386)  (913 386)  LC_1 Logic Functioning bit
 (41 2)  (915 386)  (915 386)  LC_1 Logic Functioning bit
 (42 2)  (916 386)  (916 386)  LC_1 Logic Functioning bit
 (44 2)  (918 386)  (918 386)  LC_1 Logic Functioning bit
 (45 2)  (919 386)  (919 386)  LC_1 Logic Functioning bit
 (17 3)  (891 387)  (891 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (32 3)  (906 387)  (906 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (907 387)  (907 387)  routing T_17_24.lc_trk_g2_1 <X> T_17_24.input_2_1
 (36 3)  (910 387)  (910 387)  LC_1 Logic Functioning bit
 (39 3)  (913 387)  (913 387)  LC_1 Logic Functioning bit
 (41 3)  (915 387)  (915 387)  LC_1 Logic Functioning bit
 (42 3)  (916 387)  (916 387)  LC_1 Logic Functioning bit
 (48 3)  (922 387)  (922 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (27 4)  (901 388)  (901 388)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 388)  (902 388)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 388)  (903 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 388)  (904 388)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 388)  (906 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 388)  (910 388)  LC_2 Logic Functioning bit
 (39 4)  (913 388)  (913 388)  LC_2 Logic Functioning bit
 (41 4)  (915 388)  (915 388)  LC_2 Logic Functioning bit
 (42 4)  (916 388)  (916 388)  LC_2 Logic Functioning bit
 (44 4)  (918 388)  (918 388)  LC_2 Logic Functioning bit
 (45 4)  (919 388)  (919 388)  LC_2 Logic Functioning bit
 (32 5)  (906 389)  (906 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 389)  (909 389)  routing T_17_24.lc_trk_g0_2 <X> T_17_24.input_2_2
 (36 5)  (910 389)  (910 389)  LC_2 Logic Functioning bit
 (39 5)  (913 389)  (913 389)  LC_2 Logic Functioning bit
 (41 5)  (915 389)  (915 389)  LC_2 Logic Functioning bit
 (42 5)  (916 389)  (916 389)  LC_2 Logic Functioning bit
 (48 5)  (922 389)  (922 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (879 390)  (879 390)  routing T_17_24.sp4_v_b_3 <X> T_17_24.sp4_h_l_38
 (16 6)  (890 390)  (890 390)  routing T_17_24.sp12_h_r_13 <X> T_17_24.lc_trk_g1_5
 (17 6)  (891 390)  (891 390)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (28 6)  (902 390)  (902 390)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 390)  (903 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 390)  (904 390)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 390)  (906 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 390)  (910 390)  LC_3 Logic Functioning bit
 (39 6)  (913 390)  (913 390)  LC_3 Logic Functioning bit
 (41 6)  (915 390)  (915 390)  LC_3 Logic Functioning bit
 (42 6)  (916 390)  (916 390)  LC_3 Logic Functioning bit
 (44 6)  (918 390)  (918 390)  LC_3 Logic Functioning bit
 (45 6)  (919 390)  (919 390)  LC_3 Logic Functioning bit
 (32 7)  (906 391)  (906 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (909 391)  (909 391)  routing T_17_24.lc_trk_g0_3 <X> T_17_24.input_2_3
 (36 7)  (910 391)  (910 391)  LC_3 Logic Functioning bit
 (39 7)  (913 391)  (913 391)  LC_3 Logic Functioning bit
 (41 7)  (915 391)  (915 391)  LC_3 Logic Functioning bit
 (42 7)  (916 391)  (916 391)  LC_3 Logic Functioning bit
 (48 7)  (922 391)  (922 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (891 392)  (891 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 392)  (892 392)  routing T_17_24.wire_logic_cluster/lc_1/out <X> T_17_24.lc_trk_g2_1
 (27 8)  (901 392)  (901 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 392)  (902 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 392)  (903 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 392)  (904 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 392)  (906 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (909 392)  (909 392)  routing T_17_24.lc_trk_g0_4 <X> T_17_24.input_2_4
 (36 8)  (910 392)  (910 392)  LC_4 Logic Functioning bit
 (39 8)  (913 392)  (913 392)  LC_4 Logic Functioning bit
 (41 8)  (915 392)  (915 392)  LC_4 Logic Functioning bit
 (42 8)  (916 392)  (916 392)  LC_4 Logic Functioning bit
 (44 8)  (918 392)  (918 392)  LC_4 Logic Functioning bit
 (45 8)  (919 392)  (919 392)  LC_4 Logic Functioning bit
 (32 9)  (906 393)  (906 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (910 393)  (910 393)  LC_4 Logic Functioning bit
 (39 9)  (913 393)  (913 393)  LC_4 Logic Functioning bit
 (41 9)  (915 393)  (915 393)  LC_4 Logic Functioning bit
 (42 9)  (916 393)  (916 393)  LC_4 Logic Functioning bit
 (48 9)  (922 393)  (922 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (28 10)  (902 394)  (902 394)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 394)  (903 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 394)  (904 394)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (44 10)  (918 394)  (918 394)  LC_5 Logic Functioning bit
 (4 11)  (878 395)  (878 395)  routing T_17_24.sp4_h_r_10 <X> T_17_24.sp4_h_l_43
 (6 11)  (880 395)  (880 395)  routing T_17_24.sp4_h_r_10 <X> T_17_24.sp4_h_l_43
 (15 11)  (889 395)  (889 395)  routing T_17_24.sp4_v_t_33 <X> T_17_24.lc_trk_g2_4
 (16 11)  (890 395)  (890 395)  routing T_17_24.sp4_v_t_33 <X> T_17_24.lc_trk_g2_4
 (17 11)  (891 395)  (891 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (896 395)  (896 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 395)  (897 395)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g2_6
 (24 11)  (898 395)  (898 395)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g2_6
 (25 11)  (899 395)  (899 395)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g2_6
 (30 11)  (904 395)  (904 395)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (4 12)  (878 396)  (878 396)  routing T_17_24.sp4_h_l_38 <X> T_17_24.sp4_v_b_9
 (6 12)  (880 396)  (880 396)  routing T_17_24.sp4_h_l_38 <X> T_17_24.sp4_v_b_9
 (27 12)  (901 396)  (901 396)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 396)  (902 396)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 396)  (903 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 396)  (904 396)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (44 12)  (918 396)  (918 396)  LC_6 Logic Functioning bit
 (5 13)  (879 397)  (879 397)  routing T_17_24.sp4_h_l_38 <X> T_17_24.sp4_v_b_9
 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (30 13)  (904 397)  (904 397)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (1 14)  (875 398)  (875 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (28 14)  (902 398)  (902 398)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 398)  (903 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 398)  (904 398)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_7/in_1
 (44 14)  (918 398)  (918 398)  LC_7 Logic Functioning bit
 (0 15)  (874 399)  (874 399)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 399)  (875 399)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (889 399)  (889 399)  routing T_17_24.sp4_v_t_33 <X> T_17_24.lc_trk_g3_4
 (16 15)  (890 399)  (890 399)  routing T_17_24.sp4_v_t_33 <X> T_17_24.lc_trk_g3_4
 (17 15)  (891 399)  (891 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (896 399)  (896 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (897 399)  (897 399)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g3_6
 (24 15)  (898 399)  (898 399)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g3_6
 (25 15)  (899 399)  (899 399)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g3_6
 (30 15)  (904 399)  (904 399)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_7/in_1


LogicTile_18_24

 (10 2)  (938 386)  (938 386)  routing T_18_24.sp4_v_b_8 <X> T_18_24.sp4_h_l_36
 (10 7)  (938 391)  (938 391)  routing T_18_24.sp4_h_l_46 <X> T_18_24.sp4_v_t_41
 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (16 0)  (998 384)  (998 384)  routing T_19_24.sp4_v_b_9 <X> T_19_24.lc_trk_g0_1
 (17 0)  (999 384)  (999 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1000 384)  (1000 384)  routing T_19_24.sp4_v_b_9 <X> T_19_24.lc_trk_g0_1
 (18 1)  (1000 385)  (1000 385)  routing T_19_24.sp4_v_b_9 <X> T_19_24.lc_trk_g0_1
 (28 2)  (1010 386)  (1010 386)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 386)  (1011 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 386)  (1012 386)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 386)  (1013 386)  routing T_19_24.lc_trk_g0_4 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 386)  (1014 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 386)  (1017 386)  routing T_19_24.lc_trk_g2_7 <X> T_19_24.input_2_1
 (39 2)  (1021 386)  (1021 386)  LC_1 Logic Functioning bit
 (40 2)  (1022 386)  (1022 386)  LC_1 Logic Functioning bit
 (42 2)  (1024 386)  (1024 386)  LC_1 Logic Functioning bit
 (1 3)  (983 387)  (983 387)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (14 3)  (996 387)  (996 387)  routing T_19_24.sp4_r_v_b_28 <X> T_19_24.lc_trk_g0_4
 (17 3)  (999 387)  (999 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (29 3)  (1011 387)  (1011 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 387)  (1014 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1015 387)  (1015 387)  routing T_19_24.lc_trk_g2_7 <X> T_19_24.input_2_1
 (35 3)  (1017 387)  (1017 387)  routing T_19_24.lc_trk_g2_7 <X> T_19_24.input_2_1
 (37 3)  (1019 387)  (1019 387)  LC_1 Logic Functioning bit
 (38 3)  (1020 387)  (1020 387)  LC_1 Logic Functioning bit
 (39 3)  (1021 387)  (1021 387)  LC_1 Logic Functioning bit
 (40 3)  (1022 387)  (1022 387)  LC_1 Logic Functioning bit
 (42 3)  (1024 387)  (1024 387)  LC_1 Logic Functioning bit
 (47 3)  (1029 387)  (1029 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (2 6)  (984 390)  (984 390)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (14 10)  (996 394)  (996 394)  routing T_19_24.sp4_h_r_36 <X> T_19_24.lc_trk_g2_4
 (22 10)  (1004 394)  (1004 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1005 394)  (1005 394)  routing T_19_24.sp4_v_b_47 <X> T_19_24.lc_trk_g2_7
 (24 10)  (1006 394)  (1006 394)  routing T_19_24.sp4_v_b_47 <X> T_19_24.lc_trk_g2_7
 (15 11)  (997 395)  (997 395)  routing T_19_24.sp4_h_r_36 <X> T_19_24.lc_trk_g2_4
 (16 11)  (998 395)  (998 395)  routing T_19_24.sp4_h_r_36 <X> T_19_24.lc_trk_g2_4
 (17 11)  (999 395)  (999 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (7 13)  (1043 397)  (1043 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_24

 (6 2)  (1096 386)  (1096 386)  routing T_21_24.sp4_v_b_9 <X> T_21_24.sp4_v_t_37
 (5 3)  (1095 387)  (1095 387)  routing T_21_24.sp4_v_b_9 <X> T_21_24.sp4_v_t_37
 (2 6)  (1092 390)  (1092 390)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (2 10)  (1092 394)  (1092 394)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (9 11)  (1099 395)  (1099 395)  routing T_21_24.sp4_v_b_7 <X> T_21_24.sp4_v_t_42
 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (1099 399)  (1099 399)  routing T_21_24.sp4_v_b_2 <X> T_21_24.sp4_v_t_47
 (10 15)  (1100 399)  (1100 399)  routing T_21_24.sp4_v_b_2 <X> T_21_24.sp4_v_t_47


LogicTile_22_24

 (4 8)  (1148 392)  (1148 392)  routing T_22_24.sp4_h_l_43 <X> T_22_24.sp4_v_b_6
 (5 9)  (1149 393)  (1149 393)  routing T_22_24.sp4_h_l_43 <X> T_22_24.sp4_v_b_6
 (7 13)  (1151 397)  (1151 397)  Column buffer control bit: LH_colbuf_cntl_4

 (8 13)  (1152 397)  (1152 397)  routing T_22_24.sp4_h_l_41 <X> T_22_24.sp4_v_b_10
 (9 13)  (1153 397)  (1153 397)  routing T_22_24.sp4_h_l_41 <X> T_22_24.sp4_v_b_10
 (10 13)  (1154 397)  (1154 397)  routing T_22_24.sp4_h_l_41 <X> T_22_24.sp4_v_b_10
 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_24

 (22 1)  (1220 385)  (1220 385)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1221 385)  (1221 385)  routing T_23_24.sp12_h_l_17 <X> T_23_24.lc_trk_g0_2
 (25 1)  (1223 385)  (1223 385)  routing T_23_24.sp12_h_l_17 <X> T_23_24.lc_trk_g0_2
 (21 6)  (1219 390)  (1219 390)  routing T_23_24.sp4_v_b_15 <X> T_23_24.lc_trk_g1_7
 (22 6)  (1220 390)  (1220 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1221 390)  (1221 390)  routing T_23_24.sp4_v_b_15 <X> T_23_24.lc_trk_g1_7
 (26 6)  (1224 390)  (1224 390)  routing T_23_24.lc_trk_g1_6 <X> T_23_24.wire_logic_cluster/lc_3/in_0
 (29 6)  (1227 390)  (1227 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 390)  (1229 390)  routing T_23_24.lc_trk_g1_7 <X> T_23_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 390)  (1230 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 390)  (1232 390)  routing T_23_24.lc_trk_g1_7 <X> T_23_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 390)  (1233 390)  routing T_23_24.lc_trk_g2_5 <X> T_23_24.input_2_3
 (43 6)  (1241 390)  (1241 390)  LC_3 Logic Functioning bit
 (46 6)  (1244 390)  (1244 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (1219 391)  (1219 391)  routing T_23_24.sp4_v_b_15 <X> T_23_24.lc_trk_g1_7
 (22 7)  (1220 391)  (1220 391)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (1221 391)  (1221 391)  routing T_23_24.sp12_h_l_21 <X> T_23_24.lc_trk_g1_6
 (25 7)  (1223 391)  (1223 391)  routing T_23_24.sp12_h_l_21 <X> T_23_24.lc_trk_g1_6
 (26 7)  (1224 391)  (1224 391)  routing T_23_24.lc_trk_g1_6 <X> T_23_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 391)  (1225 391)  routing T_23_24.lc_trk_g1_6 <X> T_23_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 391)  (1227 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 391)  (1228 391)  routing T_23_24.lc_trk_g0_2 <X> T_23_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 391)  (1229 391)  routing T_23_24.lc_trk_g1_7 <X> T_23_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 391)  (1230 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1231 391)  (1231 391)  routing T_23_24.lc_trk_g2_5 <X> T_23_24.input_2_3
 (16 10)  (1214 394)  (1214 394)  routing T_23_24.sp4_v_b_37 <X> T_23_24.lc_trk_g2_5
 (17 10)  (1215 394)  (1215 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1216 394)  (1216 394)  routing T_23_24.sp4_v_b_37 <X> T_23_24.lc_trk_g2_5
 (18 11)  (1216 395)  (1216 395)  routing T_23_24.sp4_v_b_37 <X> T_23_24.lc_trk_g2_5


LogicTile_24_24

 (11 0)  (1263 384)  (1263 384)  routing T_24_24.sp4_h_l_45 <X> T_24_24.sp4_v_b_2
 (13 0)  (1265 384)  (1265 384)  routing T_24_24.sp4_h_l_45 <X> T_24_24.sp4_v_b_2
 (15 0)  (1267 384)  (1267 384)  routing T_24_24.sp12_h_r_1 <X> T_24_24.lc_trk_g0_1
 (17 0)  (1269 384)  (1269 384)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (1270 384)  (1270 384)  routing T_24_24.sp12_h_r_1 <X> T_24_24.lc_trk_g0_1
 (12 1)  (1264 385)  (1264 385)  routing T_24_24.sp4_h_l_45 <X> T_24_24.sp4_v_b_2
 (14 1)  (1266 385)  (1266 385)  routing T_24_24.sp4_r_v_b_35 <X> T_24_24.lc_trk_g0_0
 (17 1)  (1269 385)  (1269 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (1270 385)  (1270 385)  routing T_24_24.sp12_h_r_1 <X> T_24_24.lc_trk_g0_1
 (3 6)  (1255 390)  (1255 390)  routing T_24_24.sp12_h_r_0 <X> T_24_24.sp12_v_t_23
 (16 6)  (1268 390)  (1268 390)  routing T_24_24.sp12_h_l_18 <X> T_24_24.lc_trk_g1_5
 (17 6)  (1269 390)  (1269 390)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (3 7)  (1255 391)  (1255 391)  routing T_24_24.sp12_h_r_0 <X> T_24_24.sp12_v_t_23
 (18 7)  (1270 391)  (1270 391)  routing T_24_24.sp12_h_l_18 <X> T_24_24.lc_trk_g1_5
 (4 8)  (1256 392)  (1256 392)  routing T_24_24.sp4_h_l_43 <X> T_24_24.sp4_v_b_6
 (3 9)  (1255 393)  (1255 393)  routing T_24_24.sp12_h_l_22 <X> T_24_24.sp12_v_b_1
 (5 9)  (1257 393)  (1257 393)  routing T_24_24.sp4_h_l_43 <X> T_24_24.sp4_v_b_6
 (29 10)  (1281 394)  (1281 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 394)  (1283 394)  routing T_24_24.lc_trk_g1_5 <X> T_24_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 394)  (1284 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 394)  (1286 394)  routing T_24_24.lc_trk_g1_5 <X> T_24_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 394)  (1287 394)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.input_2_5
 (29 11)  (1281 395)  (1281 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (1284 395)  (1284 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1285 395)  (1285 395)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.input_2_5
 (34 11)  (1286 395)  (1286 395)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.input_2_5
 (42 11)  (1294 395)  (1294 395)  LC_5 Logic Functioning bit
 (53 11)  (1305 395)  (1305 395)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (3 13)  (1255 397)  (1255 397)  routing T_24_24.sp12_h_l_22 <X> T_24_24.sp12_h_r_1
 (14 15)  (1266 399)  (1266 399)  routing T_24_24.sp4_r_v_b_44 <X> T_24_24.lc_trk_g3_4
 (17 15)  (1269 399)  (1269 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


RAM_Tile_25_24

 (3 0)  (1309 384)  (1309 384)  routing T_25_24.sp12_v_t_23 <X> T_25_24.sp12_v_b_0
 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (12 0)  (1318 384)  (1318 384)  routing T_25_24.sp4_v_b_8 <X> T_25_24.sp4_h_r_2
 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (11 1)  (1317 385)  (1317 385)  routing T_25_24.sp4_v_b_8 <X> T_25_24.sp4_h_r_2
 (13 1)  (1319 385)  (1319 385)  routing T_25_24.sp4_v_b_8 <X> T_25_24.sp4_h_r_2
 (22 1)  (1328 385)  (1328 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1329 385)  (1329 385)  routing T_25_24.sp4_h_r_2 <X> T_25_24.lc_trk_g0_2
 (24 1)  (1330 385)  (1330 385)  routing T_25_24.sp4_h_r_2 <X> T_25_24.lc_trk_g0_2
 (25 1)  (1331 385)  (1331 385)  routing T_25_24.sp4_h_r_2 <X> T_25_24.lc_trk_g0_2
 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 388)  (1307 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (1 5)  (1307 389)  (1307 389)  routing T_25_24.lc_trk_g0_2 <X> T_25_24.wire_bram/ram/WCLKE
 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (27 8)  (1333 392)  (1333 392)  routing T_25_24.lc_trk_g3_0 <X> T_25_24.wire_bram/ram/WDATA_3
 (28 8)  (1334 392)  (1334 392)  routing T_25_24.lc_trk_g3_0 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (40 9)  (1346 393)  (1346 393)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (14 10)  (1320 394)  (1320 394)  routing T_25_24.sp4_h_r_44 <X> T_25_24.lc_trk_g2_4
 (14 11)  (1320 395)  (1320 395)  routing T_25_24.sp4_h_r_44 <X> T_25_24.lc_trk_g2_4
 (15 11)  (1321 395)  (1321 395)  routing T_25_24.sp4_h_r_44 <X> T_25_24.lc_trk_g2_4
 (16 11)  (1322 395)  (1322 395)  routing T_25_24.sp4_h_r_44 <X> T_25_24.lc_trk_g2_4
 (17 11)  (1323 395)  (1323 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (14 12)  (1320 396)  (1320 396)  routing T_25_24.bnl_op_0 <X> T_25_24.lc_trk_g3_0
 (14 13)  (1320 397)  (1320 397)  routing T_25_24.bnl_op_0 <X> T_25_24.lc_trk_g3_0
 (17 13)  (1323 397)  (1323 397)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (3 14)  (1309 398)  (1309 398)  routing T_25_24.sp12_h_r_1 <X> T_25_24.sp12_v_t_22
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (3 15)  (1309 399)  (1309 399)  routing T_25_24.sp12_h_r_1 <X> T_25_24.sp12_v_t_22
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_24

 (9 3)  (1357 387)  (1357 387)  routing T_26_24.sp4_v_b_1 <X> T_26_24.sp4_v_t_36
 (9 7)  (1357 391)  (1357 391)  routing T_26_24.sp4_v_b_4 <X> T_26_24.sp4_v_t_41
 (4 15)  (1352 399)  (1352 399)  routing T_26_24.sp4_v_b_4 <X> T_26_24.sp4_h_l_44
 (12 15)  (1360 399)  (1360 399)  routing T_26_24.sp4_h_l_46 <X> T_26_24.sp4_v_t_46


LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24

 (26 0)  (1590 384)  (1590 384)  routing T_30_24.lc_trk_g3_5 <X> T_30_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (1591 384)  (1591 384)  routing T_30_24.lc_trk_g3_0 <X> T_30_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (1592 384)  (1592 384)  routing T_30_24.lc_trk_g3_0 <X> T_30_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1593 384)  (1593 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1596 384)  (1596 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (1601 384)  (1601 384)  LC_0 Logic Functioning bit
 (39 0)  (1603 384)  (1603 384)  LC_0 Logic Functioning bit
 (44 0)  (1608 384)  (1608 384)  LC_0 Logic Functioning bit
 (45 0)  (1609 384)  (1609 384)  LC_0 Logic Functioning bit
 (52 0)  (1616 384)  (1616 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (1591 385)  (1591 385)  routing T_30_24.lc_trk_g3_5 <X> T_30_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (1592 385)  (1592 385)  routing T_30_24.lc_trk_g3_5 <X> T_30_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1593 385)  (1593 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (41 1)  (1605 385)  (1605 385)  LC_0 Logic Functioning bit
 (43 1)  (1607 385)  (1607 385)  LC_0 Logic Functioning bit
 (49 1)  (1613 385)  (1613 385)  Carry_In_Mux bit 

 (0 2)  (1564 386)  (1564 386)  routing T_30_24.glb_netwk_6 <X> T_30_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1565 386)  (1565 386)  routing T_30_24.glb_netwk_6 <X> T_30_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1566 386)  (1566 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1575 386)  (1575 386)  routing T_30_24.sp4_v_b_11 <X> T_30_24.sp4_v_t_39
 (27 2)  (1591 386)  (1591 386)  routing T_30_24.lc_trk_g3_1 <X> T_30_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (1592 386)  (1592 386)  routing T_30_24.lc_trk_g3_1 <X> T_30_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1593 386)  (1593 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1596 386)  (1596 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1601 386)  (1601 386)  LC_1 Logic Functioning bit
 (39 2)  (1603 386)  (1603 386)  LC_1 Logic Functioning bit
 (44 2)  (1608 386)  (1608 386)  LC_1 Logic Functioning bit
 (45 2)  (1609 386)  (1609 386)  LC_1 Logic Functioning bit
 (47 2)  (1611 386)  (1611 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (12 3)  (1576 387)  (1576 387)  routing T_30_24.sp4_v_b_11 <X> T_30_24.sp4_v_t_39
 (26 3)  (1590 387)  (1590 387)  routing T_30_24.lc_trk_g3_2 <X> T_30_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (1591 387)  (1591 387)  routing T_30_24.lc_trk_g3_2 <X> T_30_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (1592 387)  (1592 387)  routing T_30_24.lc_trk_g3_2 <X> T_30_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1593 387)  (1593 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (1605 387)  (1605 387)  LC_1 Logic Functioning bit
 (43 3)  (1607 387)  (1607 387)  LC_1 Logic Functioning bit
 (21 4)  (1585 388)  (1585 388)  routing T_30_24.wire_logic_cluster/lc_3/out <X> T_30_24.lc_trk_g1_3
 (22 4)  (1586 388)  (1586 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1589 388)  (1589 388)  routing T_30_24.wire_logic_cluster/lc_2/out <X> T_30_24.lc_trk_g1_2
 (26 4)  (1590 388)  (1590 388)  routing T_30_24.lc_trk_g3_5 <X> T_30_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (1591 388)  (1591 388)  routing T_30_24.lc_trk_g1_2 <X> T_30_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1593 388)  (1593 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1596 388)  (1596 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1601 388)  (1601 388)  LC_2 Logic Functioning bit
 (39 4)  (1603 388)  (1603 388)  LC_2 Logic Functioning bit
 (44 4)  (1608 388)  (1608 388)  LC_2 Logic Functioning bit
 (45 4)  (1609 388)  (1609 388)  LC_2 Logic Functioning bit
 (47 4)  (1611 388)  (1611 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (1586 389)  (1586 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (1591 389)  (1591 389)  routing T_30_24.lc_trk_g3_5 <X> T_30_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (1592 389)  (1592 389)  routing T_30_24.lc_trk_g3_5 <X> T_30_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1593 389)  (1593 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1594 389)  (1594 389)  routing T_30_24.lc_trk_g1_2 <X> T_30_24.wire_logic_cluster/lc_2/in_1
 (41 5)  (1605 389)  (1605 389)  LC_2 Logic Functioning bit
 (43 5)  (1607 389)  (1607 389)  LC_2 Logic Functioning bit
 (17 6)  (1581 390)  (1581 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1582 390)  (1582 390)  routing T_30_24.wire_logic_cluster/lc_5/out <X> T_30_24.lc_trk_g1_5
 (25 6)  (1589 390)  (1589 390)  routing T_30_24.wire_logic_cluster/lc_6/out <X> T_30_24.lc_trk_g1_6
 (27 6)  (1591 390)  (1591 390)  routing T_30_24.lc_trk_g1_3 <X> T_30_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1593 390)  (1593 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1596 390)  (1596 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1601 390)  (1601 390)  LC_3 Logic Functioning bit
 (39 6)  (1603 390)  (1603 390)  LC_3 Logic Functioning bit
 (44 6)  (1608 390)  (1608 390)  LC_3 Logic Functioning bit
 (45 6)  (1609 390)  (1609 390)  LC_3 Logic Functioning bit
 (52 6)  (1616 390)  (1616 390)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (1586 391)  (1586 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1590 391)  (1590 391)  routing T_30_24.lc_trk_g3_2 <X> T_30_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (1591 391)  (1591 391)  routing T_30_24.lc_trk_g3_2 <X> T_30_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (1592 391)  (1592 391)  routing T_30_24.lc_trk_g3_2 <X> T_30_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1593 391)  (1593 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1594 391)  (1594 391)  routing T_30_24.lc_trk_g1_3 <X> T_30_24.wire_logic_cluster/lc_3/in_1
 (41 7)  (1605 391)  (1605 391)  LC_3 Logic Functioning bit
 (43 7)  (1607 391)  (1607 391)  LC_3 Logic Functioning bit
 (26 8)  (1590 392)  (1590 392)  routing T_30_24.lc_trk_g3_5 <X> T_30_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (1591 392)  (1591 392)  routing T_30_24.lc_trk_g3_4 <X> T_30_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (1592 392)  (1592 392)  routing T_30_24.lc_trk_g3_4 <X> T_30_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1593 392)  (1593 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1594 392)  (1594 392)  routing T_30_24.lc_trk_g3_4 <X> T_30_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (1596 392)  (1596 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1601 392)  (1601 392)  LC_4 Logic Functioning bit
 (39 8)  (1603 392)  (1603 392)  LC_4 Logic Functioning bit
 (44 8)  (1608 392)  (1608 392)  LC_4 Logic Functioning bit
 (45 8)  (1609 392)  (1609 392)  LC_4 Logic Functioning bit
 (27 9)  (1591 393)  (1591 393)  routing T_30_24.lc_trk_g3_5 <X> T_30_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (1592 393)  (1592 393)  routing T_30_24.lc_trk_g3_5 <X> T_30_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1593 393)  (1593 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (1605 393)  (1605 393)  LC_4 Logic Functioning bit
 (43 9)  (1607 393)  (1607 393)  LC_4 Logic Functioning bit
 (46 9)  (1610 393)  (1610 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (1585 394)  (1585 394)  routing T_30_24.wire_logic_cluster/lc_7/out <X> T_30_24.lc_trk_g2_7
 (22 10)  (1586 394)  (1586 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1591 394)  (1591 394)  routing T_30_24.lc_trk_g1_5 <X> T_30_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1593 394)  (1593 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1594 394)  (1594 394)  routing T_30_24.lc_trk_g1_5 <X> T_30_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (1596 394)  (1596 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1600 394)  (1600 394)  LC_5 Logic Functioning bit
 (37 10)  (1601 394)  (1601 394)  LC_5 Logic Functioning bit
 (38 10)  (1602 394)  (1602 394)  LC_5 Logic Functioning bit
 (39 10)  (1603 394)  (1603 394)  LC_5 Logic Functioning bit
 (41 10)  (1605 394)  (1605 394)  LC_5 Logic Functioning bit
 (43 10)  (1607 394)  (1607 394)  LC_5 Logic Functioning bit
 (44 10)  (1608 394)  (1608 394)  LC_5 Logic Functioning bit
 (45 10)  (1609 394)  (1609 394)  LC_5 Logic Functioning bit
 (47 10)  (1611 394)  (1611 394)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (1590 395)  (1590 395)  routing T_30_24.lc_trk_g3_2 <X> T_30_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (1591 395)  (1591 395)  routing T_30_24.lc_trk_g3_2 <X> T_30_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (1592 395)  (1592 395)  routing T_30_24.lc_trk_g3_2 <X> T_30_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1593 395)  (1593 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1601 395)  (1601 395)  LC_5 Logic Functioning bit
 (39 11)  (1603 395)  (1603 395)  LC_5 Logic Functioning bit
 (40 11)  (1604 395)  (1604 395)  LC_5 Logic Functioning bit
 (41 11)  (1605 395)  (1605 395)  LC_5 Logic Functioning bit
 (42 11)  (1606 395)  (1606 395)  LC_5 Logic Functioning bit
 (43 11)  (1607 395)  (1607 395)  LC_5 Logic Functioning bit
 (14 12)  (1578 396)  (1578 396)  routing T_30_24.wire_logic_cluster/lc_0/out <X> T_30_24.lc_trk_g3_0
 (17 12)  (1581 396)  (1581 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1582 396)  (1582 396)  routing T_30_24.wire_logic_cluster/lc_1/out <X> T_30_24.lc_trk_g3_1
 (19 12)  (1583 396)  (1583 396)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (26 12)  (1590 396)  (1590 396)  routing T_30_24.lc_trk_g3_5 <X> T_30_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (1591 396)  (1591 396)  routing T_30_24.lc_trk_g1_6 <X> T_30_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1593 396)  (1593 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1594 396)  (1594 396)  routing T_30_24.lc_trk_g1_6 <X> T_30_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (1596 396)  (1596 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1601 396)  (1601 396)  LC_6 Logic Functioning bit
 (39 12)  (1603 396)  (1603 396)  LC_6 Logic Functioning bit
 (44 12)  (1608 396)  (1608 396)  LC_6 Logic Functioning bit
 (45 12)  (1609 396)  (1609 396)  LC_6 Logic Functioning bit
 (52 12)  (1616 396)  (1616 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (7 13)  (1571 397)  (1571 397)  Column buffer control bit: LH_colbuf_cntl_4

 (17 13)  (1581 397)  (1581 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (1586 397)  (1586 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (1591 397)  (1591 397)  routing T_30_24.lc_trk_g3_5 <X> T_30_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (1592 397)  (1592 397)  routing T_30_24.lc_trk_g3_5 <X> T_30_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1593 397)  (1593 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1594 397)  (1594 397)  routing T_30_24.lc_trk_g1_6 <X> T_30_24.wire_logic_cluster/lc_6/in_1
 (41 13)  (1605 397)  (1605 397)  LC_6 Logic Functioning bit
 (43 13)  (1607 397)  (1607 397)  LC_6 Logic Functioning bit
 (0 14)  (1564 398)  (1564 398)  routing T_30_24.glb_netwk_4 <X> T_30_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1565 398)  (1565 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1578 398)  (1578 398)  routing T_30_24.wire_logic_cluster/lc_4/out <X> T_30_24.lc_trk_g3_4
 (17 14)  (1581 398)  (1581 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (1590 398)  (1590 398)  routing T_30_24.lc_trk_g2_7 <X> T_30_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (1591 398)  (1591 398)  routing T_30_24.lc_trk_g3_5 <X> T_30_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (1592 398)  (1592 398)  routing T_30_24.lc_trk_g3_5 <X> T_30_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1593 398)  (1593 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1594 398)  (1594 398)  routing T_30_24.lc_trk_g3_5 <X> T_30_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (1596 398)  (1596 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1600 398)  (1600 398)  LC_7 Logic Functioning bit
 (37 14)  (1601 398)  (1601 398)  LC_7 Logic Functioning bit
 (38 14)  (1602 398)  (1602 398)  LC_7 Logic Functioning bit
 (39 14)  (1603 398)  (1603 398)  LC_7 Logic Functioning bit
 (41 14)  (1605 398)  (1605 398)  LC_7 Logic Functioning bit
 (43 14)  (1607 398)  (1607 398)  LC_7 Logic Functioning bit
 (45 14)  (1609 398)  (1609 398)  LC_7 Logic Functioning bit
 (52 14)  (1616 398)  (1616 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (1571 399)  (1571 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (1581 399)  (1581 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (1590 399)  (1590 399)  routing T_30_24.lc_trk_g2_7 <X> T_30_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (1592 399)  (1592 399)  routing T_30_24.lc_trk_g2_7 <X> T_30_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1593 399)  (1593 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (1600 399)  (1600 399)  LC_7 Logic Functioning bit
 (38 15)  (1602 399)  (1602 399)  LC_7 Logic Functioning bit
 (40 15)  (1604 399)  (1604 399)  LC_7 Logic Functioning bit
 (41 15)  (1605 399)  (1605 399)  LC_7 Logic Functioning bit
 (42 15)  (1606 399)  (1606 399)  LC_7 Logic Functioning bit
 (43 15)  (1607 399)  (1607 399)  LC_7 Logic Functioning bit


LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (4 6)  (1730 390)  (1730 390)  routing T_33_24.span4_vert_b_14 <X> T_33_24.lc_trk_g0_6
 (5 7)  (1731 391)  (1731 391)  routing T_33_24.span4_vert_b_14 <X> T_33_24.lc_trk_g0_6
 (7 7)  (1733 391)  (1733 391)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (13 7)  (1739 391)  (1739 391)  routing T_33_24.span4_horz_37 <X> T_33_24.span4_vert_b_2
 (4 8)  (1730 392)  (1730 392)  routing T_33_24.span4_horz_32 <X> T_33_24.lc_trk_g1_0
 (5 9)  (1731 393)  (1731 393)  routing T_33_24.span4_horz_32 <X> T_33_24.lc_trk_g1_0
 (6 9)  (1732 393)  (1732 393)  routing T_33_24.span4_horz_32 <X> T_33_24.lc_trk_g1_0
 (7 9)  (1733 393)  (1733 393)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_32 lc_trk_g1_0
 (10 10)  (1736 394)  (1736 394)  routing T_33_24.lc_trk_g0_6 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 394)  (1738 394)  routing T_33_24.lc_trk_g1_0 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 394)  (1742 394)  IOB_1 IO Functioning bit
 (10 11)  (1736 395)  (1736 395)  routing T_33_24.lc_trk_g0_6 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 395)  (1737 395)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 395)  (1739 395)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 397)  (1743 397)  IOB_1 IO Functioning bit
 (17 14)  (1743 398)  (1743 398)  IOB_1 IO Functioning bit


LogicTile_4_23

 (8 7)  (188 375)  (188 375)  routing T_4_23.sp4_v_b_1 <X> T_4_23.sp4_v_t_41
 (10 7)  (190 375)  (190 375)  routing T_4_23.sp4_v_b_1 <X> T_4_23.sp4_v_t_41


LogicTile_5_23

 (3 0)  (237 368)  (237 368)  routing T_5_23.sp12_h_r_0 <X> T_5_23.sp12_v_b_0
 (3 1)  (237 369)  (237 369)  routing T_5_23.sp12_h_r_0 <X> T_5_23.sp12_v_b_0


LogicTile_7_23

 (12 5)  (354 373)  (354 373)  routing T_7_23.sp4_h_r_5 <X> T_7_23.sp4_v_b_5
 (8 9)  (350 377)  (350 377)  routing T_7_23.sp4_h_r_7 <X> T_7_23.sp4_v_b_7


LogicTile_9_23

 (14 1)  (452 369)  (452 369)  routing T_9_23.sp4_r_v_b_35 <X> T_9_23.lc_trk_g0_0
 (17 1)  (455 369)  (455 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (460 369)  (460 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (438 370)  (438 370)  routing T_9_23.glb_netwk_6 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (1 2)  (439 370)  (439 370)  routing T_9_23.glb_netwk_6 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (2 2)  (440 370)  (440 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (453 370)  (453 370)  routing T_9_23.top_op_5 <X> T_9_23.lc_trk_g0_5
 (17 2)  (455 370)  (455 370)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (29 2)  (467 370)  (467 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 370)  (469 370)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 370)  (470 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 370)  (474 370)  LC_1 Logic Functioning bit
 (38 2)  (476 370)  (476 370)  LC_1 Logic Functioning bit
 (18 3)  (456 371)  (456 371)  routing T_9_23.top_op_5 <X> T_9_23.lc_trk_g0_5
 (22 3)  (460 371)  (460 371)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (462 371)  (462 371)  routing T_9_23.top_op_6 <X> T_9_23.lc_trk_g0_6
 (25 3)  (463 371)  (463 371)  routing T_9_23.top_op_6 <X> T_9_23.lc_trk_g0_6
 (26 3)  (464 371)  (464 371)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 371)  (465 371)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 371)  (466 371)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 371)  (467 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 371)  (469 371)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 371)  (474 371)  LC_1 Logic Functioning bit
 (37 3)  (475 371)  (475 371)  LC_1 Logic Functioning bit
 (38 3)  (476 371)  (476 371)  LC_1 Logic Functioning bit
 (39 3)  (477 371)  (477 371)  LC_1 Logic Functioning bit
 (40 3)  (478 371)  (478 371)  LC_1 Logic Functioning bit
 (42 3)  (480 371)  (480 371)  LC_1 Logic Functioning bit
 (51 3)  (489 371)  (489 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (439 372)  (439 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (460 372)  (460 372)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (462 372)  (462 372)  routing T_9_23.top_op_3 <X> T_9_23.lc_trk_g1_3
 (27 4)  (465 372)  (465 372)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 372)  (466 372)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 372)  (467 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 372)  (469 372)  routing T_9_23.lc_trk_g0_5 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 372)  (470 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (473 372)  (473 372)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.input_2_2
 (37 4)  (475 372)  (475 372)  LC_2 Logic Functioning bit
 (45 4)  (483 372)  (483 372)  LC_2 Logic Functioning bit
 (1 5)  (439 373)  (439 373)  routing T_9_23.lc_trk_g0_2 <X> T_9_23.wire_logic_cluster/lc_7/cen
 (21 5)  (459 373)  (459 373)  routing T_9_23.top_op_3 <X> T_9_23.lc_trk_g1_3
 (26 5)  (464 373)  (464 373)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 373)  (465 373)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 373)  (466 373)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 373)  (467 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 373)  (468 373)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 373)  (470 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (472 373)  (472 373)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.input_2_2
 (38 5)  (476 373)  (476 373)  LC_2 Logic Functioning bit
 (17 6)  (455 374)  (455 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 374)  (456 374)  routing T_9_23.wire_logic_cluster/lc_5/out <X> T_9_23.lc_trk_g1_5
 (26 10)  (464 378)  (464 378)  routing T_9_23.lc_trk_g0_5 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 378)  (465 378)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 378)  (467 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 378)  (470 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 378)  (471 378)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 378)  (472 378)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (41 10)  (479 378)  (479 378)  LC_5 Logic Functioning bit
 (43 10)  (481 378)  (481 378)  LC_5 Logic Functioning bit
 (45 10)  (483 378)  (483 378)  LC_5 Logic Functioning bit
 (29 11)  (467 379)  (467 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 379)  (468 379)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 379)  (469 379)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (22 12)  (460 380)  (460 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (463 380)  (463 380)  routing T_9_23.wire_logic_cluster/lc_2/out <X> T_9_23.lc_trk_g3_2
 (21 13)  (459 381)  (459 381)  routing T_9_23.sp4_r_v_b_43 <X> T_9_23.lc_trk_g3_3
 (22 13)  (460 381)  (460 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_10_23

 (21 0)  (513 368)  (513 368)  routing T_10_23.bnr_op_3 <X> T_10_23.lc_trk_g0_3
 (22 0)  (514 368)  (514 368)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (517 368)  (517 368)  routing T_10_23.bnr_op_2 <X> T_10_23.lc_trk_g0_2
 (27 0)  (519 368)  (519 368)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 368)  (521 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 368)  (522 368)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 368)  (523 368)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 368)  (524 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (527 368)  (527 368)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.input_2_0
 (37 0)  (529 368)  (529 368)  LC_0 Logic Functioning bit
 (38 0)  (530 368)  (530 368)  LC_0 Logic Functioning bit
 (40 0)  (532 368)  (532 368)  LC_0 Logic Functioning bit
 (43 0)  (535 368)  (535 368)  LC_0 Logic Functioning bit
 (21 1)  (513 369)  (513 369)  routing T_10_23.bnr_op_3 <X> T_10_23.lc_trk_g0_3
 (22 1)  (514 369)  (514 369)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (517 369)  (517 369)  routing T_10_23.bnr_op_2 <X> T_10_23.lc_trk_g0_2
 (28 1)  (520 369)  (520 369)  routing T_10_23.lc_trk_g2_0 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 369)  (521 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 369)  (522 369)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 369)  (523 369)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 369)  (524 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (526 369)  (526 369)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.input_2_0
 (38 1)  (530 369)  (530 369)  LC_0 Logic Functioning bit
 (39 1)  (531 369)  (531 369)  LC_0 Logic Functioning bit
 (40 1)  (532 369)  (532 369)  LC_0 Logic Functioning bit
 (41 1)  (533 369)  (533 369)  LC_0 Logic Functioning bit
 (14 2)  (506 370)  (506 370)  routing T_10_23.bnr_op_4 <X> T_10_23.lc_trk_g0_4
 (17 2)  (509 370)  (509 370)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (510 370)  (510 370)  routing T_10_23.bnr_op_5 <X> T_10_23.lc_trk_g0_5
 (21 2)  (513 370)  (513 370)  routing T_10_23.bnr_op_7 <X> T_10_23.lc_trk_g0_7
 (22 2)  (514 370)  (514 370)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (518 370)  (518 370)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 370)  (519 370)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 370)  (521 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 370)  (522 370)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 370)  (525 370)  routing T_10_23.lc_trk_g2_0 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 370)  (527 370)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.input_2_1
 (36 2)  (528 370)  (528 370)  LC_1 Logic Functioning bit
 (37 2)  (529 370)  (529 370)  LC_1 Logic Functioning bit
 (39 2)  (531 370)  (531 370)  LC_1 Logic Functioning bit
 (40 2)  (532 370)  (532 370)  LC_1 Logic Functioning bit
 (42 2)  (534 370)  (534 370)  LC_1 Logic Functioning bit
 (51 2)  (543 370)  (543 370)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (506 371)  (506 371)  routing T_10_23.bnr_op_4 <X> T_10_23.lc_trk_g0_4
 (17 3)  (509 371)  (509 371)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (510 371)  (510 371)  routing T_10_23.bnr_op_5 <X> T_10_23.lc_trk_g0_5
 (21 3)  (513 371)  (513 371)  routing T_10_23.bnr_op_7 <X> T_10_23.lc_trk_g0_7
 (26 3)  (518 371)  (518 371)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 371)  (521 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 371)  (524 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (526 371)  (526 371)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.input_2_1
 (35 3)  (527 371)  (527 371)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.input_2_1
 (37 3)  (529 371)  (529 371)  LC_1 Logic Functioning bit
 (38 3)  (530 371)  (530 371)  LC_1 Logic Functioning bit
 (40 3)  (532 371)  (532 371)  LC_1 Logic Functioning bit
 (41 3)  (533 371)  (533 371)  LC_1 Logic Functioning bit
 (43 3)  (535 371)  (535 371)  LC_1 Logic Functioning bit
 (26 4)  (518 372)  (518 372)  routing T_10_23.lc_trk_g0_4 <X> T_10_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 372)  (521 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 372)  (523 372)  routing T_10_23.lc_trk_g0_5 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 372)  (524 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (529 372)  (529 372)  LC_2 Logic Functioning bit
 (38 4)  (530 372)  (530 372)  LC_2 Logic Functioning bit
 (43 4)  (535 372)  (535 372)  LC_2 Logic Functioning bit
 (50 4)  (542 372)  (542 372)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (507 373)  (507 373)  routing T_10_23.bot_op_0 <X> T_10_23.lc_trk_g1_0
 (17 5)  (509 373)  (509 373)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (29 5)  (521 373)  (521 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 373)  (522 373)  routing T_10_23.lc_trk_g0_3 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 373)  (528 373)  LC_2 Logic Functioning bit
 (17 6)  (509 374)  (509 374)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (510 374)  (510 374)  routing T_10_23.bnr_op_5 <X> T_10_23.lc_trk_g1_5
 (22 6)  (514 374)  (514 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (516 374)  (516 374)  routing T_10_23.top_op_7 <X> T_10_23.lc_trk_g1_7
 (25 6)  (517 374)  (517 374)  routing T_10_23.bnr_op_6 <X> T_10_23.lc_trk_g1_6
 (31 6)  (523 374)  (523 374)  routing T_10_23.lc_trk_g0_4 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 374)  (524 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (529 374)  (529 374)  LC_3 Logic Functioning bit
 (38 6)  (530 374)  (530 374)  LC_3 Logic Functioning bit
 (40 6)  (532 374)  (532 374)  LC_3 Logic Functioning bit
 (43 6)  (535 374)  (535 374)  LC_3 Logic Functioning bit
 (18 7)  (510 375)  (510 375)  routing T_10_23.bnr_op_5 <X> T_10_23.lc_trk_g1_5
 (21 7)  (513 375)  (513 375)  routing T_10_23.top_op_7 <X> T_10_23.lc_trk_g1_7
 (22 7)  (514 375)  (514 375)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (517 375)  (517 375)  routing T_10_23.bnr_op_6 <X> T_10_23.lc_trk_g1_6
 (27 7)  (519 375)  (519 375)  routing T_10_23.lc_trk_g1_0 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 375)  (521 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 375)  (524 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 375)  (527 375)  routing T_10_23.lc_trk_g0_3 <X> T_10_23.input_2_3
 (36 7)  (528 375)  (528 375)  LC_3 Logic Functioning bit
 (39 7)  (531 375)  (531 375)  LC_3 Logic Functioning bit
 (41 7)  (533 375)  (533 375)  LC_3 Logic Functioning bit
 (42 7)  (534 375)  (534 375)  LC_3 Logic Functioning bit
 (14 8)  (506 376)  (506 376)  routing T_10_23.rgt_op_0 <X> T_10_23.lc_trk_g2_0
 (25 8)  (517 376)  (517 376)  routing T_10_23.wire_logic_cluster/lc_2/out <X> T_10_23.lc_trk_g2_2
 (29 8)  (521 376)  (521 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 376)  (523 376)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 376)  (524 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 376)  (525 376)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (530 376)  (530 376)  LC_4 Logic Functioning bit
 (39 8)  (531 376)  (531 376)  LC_4 Logic Functioning bit
 (40 8)  (532 376)  (532 376)  LC_4 Logic Functioning bit
 (41 8)  (533 376)  (533 376)  LC_4 Logic Functioning bit
 (50 8)  (542 376)  (542 376)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (544 376)  (544 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (507 377)  (507 377)  routing T_10_23.rgt_op_0 <X> T_10_23.lc_trk_g2_0
 (17 9)  (509 377)  (509 377)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (514 377)  (514 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (518 377)  (518 377)  routing T_10_23.lc_trk_g0_2 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 377)  (521 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 377)  (522 377)  routing T_10_23.lc_trk_g0_3 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (36 9)  (528 377)  (528 377)  LC_4 Logic Functioning bit
 (38 9)  (530 377)  (530 377)  LC_4 Logic Functioning bit
 (39 9)  (531 377)  (531 377)  LC_4 Logic Functioning bit
 (41 9)  (533 377)  (533 377)  LC_4 Logic Functioning bit
 (47 9)  (539 377)  (539 377)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (540 377)  (540 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (509 378)  (509 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 378)  (510 378)  routing T_10_23.wire_logic_cluster/lc_5/out <X> T_10_23.lc_trk_g2_5
 (21 10)  (513 378)  (513 378)  routing T_10_23.wire_logic_cluster/lc_7/out <X> T_10_23.lc_trk_g2_7
 (22 10)  (514 378)  (514 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (518 378)  (518 378)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 378)  (520 378)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 378)  (521 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 378)  (523 378)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 378)  (524 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 378)  (526 378)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (52 10)  (544 378)  (544 378)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (518 379)  (518 379)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 379)  (520 379)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 379)  (521 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 379)  (522 379)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 379)  (523 379)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 379)  (524 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (525 379)  (525 379)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.input_2_5
 (34 11)  (526 379)  (526 379)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.input_2_5
 (37 11)  (529 379)  (529 379)  LC_5 Logic Functioning bit
 (39 11)  (531 379)  (531 379)  LC_5 Logic Functioning bit
 (42 11)  (534 379)  (534 379)  LC_5 Logic Functioning bit
 (47 11)  (539 379)  (539 379)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (506 380)  (506 380)  routing T_10_23.wire_logic_cluster/lc_0/out <X> T_10_23.lc_trk_g3_0
 (26 12)  (518 380)  (518 380)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 380)  (519 380)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 380)  (521 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 380)  (522 380)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 380)  (523 380)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 380)  (524 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (529 380)  (529 380)  LC_6 Logic Functioning bit
 (38 12)  (530 380)  (530 380)  LC_6 Logic Functioning bit
 (17 13)  (509 381)  (509 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (519 381)  (519 381)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 381)  (521 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 381)  (522 381)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 381)  (523 381)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 381)  (524 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (525 381)  (525 381)  routing T_10_23.lc_trk_g2_0 <X> T_10_23.input_2_6
 (37 13)  (529 381)  (529 381)  LC_6 Logic Functioning bit
 (38 13)  (530 381)  (530 381)  LC_6 Logic Functioning bit
 (39 13)  (531 381)  (531 381)  LC_6 Logic Functioning bit
 (27 14)  (519 382)  (519 382)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 382)  (521 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 382)  (522 382)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 382)  (523 382)  routing T_10_23.lc_trk_g0_4 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 382)  (524 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 382)  (528 382)  LC_7 Logic Functioning bit
 (37 14)  (529 382)  (529 382)  LC_7 Logic Functioning bit
 (38 14)  (530 382)  (530 382)  LC_7 Logic Functioning bit
 (39 14)  (531 382)  (531 382)  LC_7 Logic Functioning bit
 (40 14)  (532 382)  (532 382)  LC_7 Logic Functioning bit
 (41 14)  (533 382)  (533 382)  LC_7 Logic Functioning bit
 (43 14)  (535 382)  (535 382)  LC_7 Logic Functioning bit
 (50 14)  (542 382)  (542 382)  Cascade bit: LH_LC07_inmux02_5

 (36 15)  (528 383)  (528 383)  LC_7 Logic Functioning bit
 (37 15)  (529 383)  (529 383)  LC_7 Logic Functioning bit
 (38 15)  (530 383)  (530 383)  LC_7 Logic Functioning bit
 (39 15)  (531 383)  (531 383)  LC_7 Logic Functioning bit
 (40 15)  (532 383)  (532 383)  LC_7 Logic Functioning bit
 (41 15)  (533 383)  (533 383)  LC_7 Logic Functioning bit
 (43 15)  (535 383)  (535 383)  LC_7 Logic Functioning bit


LogicTile_11_23

 (27 0)  (573 368)  (573 368)  routing T_11_23.lc_trk_g1_0 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 368)  (575 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 368)  (578 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (583 368)  (583 368)  LC_0 Logic Functioning bit
 (39 0)  (585 368)  (585 368)  LC_0 Logic Functioning bit
 (41 0)  (587 368)  (587 368)  LC_0 Logic Functioning bit
 (43 0)  (589 368)  (589 368)  LC_0 Logic Functioning bit
 (45 0)  (591 368)  (591 368)  LC_0 Logic Functioning bit
 (53 0)  (599 368)  (599 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (37 1)  (583 369)  (583 369)  LC_0 Logic Functioning bit
 (39 1)  (585 369)  (585 369)  LC_0 Logic Functioning bit
 (41 1)  (587 369)  (587 369)  LC_0 Logic Functioning bit
 (43 1)  (589 369)  (589 369)  LC_0 Logic Functioning bit
 (49 1)  (595 369)  (595 369)  Carry_In_Mux bit 

 (0 2)  (546 370)  (546 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (1 2)  (547 370)  (547 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (546 372)  (546 372)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (1 4)  (547 372)  (547 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (560 372)  (560 372)  routing T_11_23.wire_logic_cluster/lc_0/out <X> T_11_23.lc_trk_g1_0
 (1 5)  (547 373)  (547 373)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (17 5)  (563 373)  (563 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (25 8)  (571 376)  (571 376)  routing T_11_23.rgt_op_2 <X> T_11_23.lc_trk_g2_2
 (22 9)  (568 377)  (568 377)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (570 377)  (570 377)  routing T_11_23.rgt_op_2 <X> T_11_23.lc_trk_g2_2
 (0 14)  (546 382)  (546 382)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 382)  (547 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (562 382)  (562 382)  routing T_11_23.sp12_v_b_21 <X> T_11_23.lc_trk_g3_5
 (17 14)  (563 382)  (563 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (546 383)  (546 383)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 383)  (547 383)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (18 15)  (564 383)  (564 383)  routing T_11_23.sp12_v_b_21 <X> T_11_23.lc_trk_g3_5


LogicTile_12_23

 (14 4)  (614 372)  (614 372)  routing T_12_23.sp4_h_r_8 <X> T_12_23.lc_trk_g1_0
 (25 4)  (625 372)  (625 372)  routing T_12_23.sp4_h_r_10 <X> T_12_23.lc_trk_g1_2
 (27 4)  (627 372)  (627 372)  routing T_12_23.lc_trk_g1_0 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 372)  (629 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 372)  (632 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 372)  (634 372)  routing T_12_23.lc_trk_g1_2 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 372)  (636 372)  LC_2 Logic Functioning bit
 (37 4)  (637 372)  (637 372)  LC_2 Logic Functioning bit
 (38 4)  (638 372)  (638 372)  LC_2 Logic Functioning bit
 (39 4)  (639 372)  (639 372)  LC_2 Logic Functioning bit
 (41 4)  (641 372)  (641 372)  LC_2 Logic Functioning bit
 (43 4)  (643 372)  (643 372)  LC_2 Logic Functioning bit
 (15 5)  (615 373)  (615 373)  routing T_12_23.sp4_h_r_8 <X> T_12_23.lc_trk_g1_0
 (16 5)  (616 373)  (616 373)  routing T_12_23.sp4_h_r_8 <X> T_12_23.lc_trk_g1_0
 (17 5)  (617 373)  (617 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (622 373)  (622 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 373)  (623 373)  routing T_12_23.sp4_h_r_10 <X> T_12_23.lc_trk_g1_2
 (24 5)  (624 373)  (624 373)  routing T_12_23.sp4_h_r_10 <X> T_12_23.lc_trk_g1_2
 (31 5)  (631 373)  (631 373)  routing T_12_23.lc_trk_g1_2 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 373)  (636 373)  LC_2 Logic Functioning bit
 (37 5)  (637 373)  (637 373)  LC_2 Logic Functioning bit
 (38 5)  (638 373)  (638 373)  LC_2 Logic Functioning bit
 (39 5)  (639 373)  (639 373)  LC_2 Logic Functioning bit
 (41 5)  (641 373)  (641 373)  LC_2 Logic Functioning bit
 (43 5)  (643 373)  (643 373)  LC_2 Logic Functioning bit
 (12 9)  (612 377)  (612 377)  routing T_12_23.sp4_h_r_8 <X> T_12_23.sp4_v_b_8
 (22 9)  (622 377)  (622 377)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (623 377)  (623 377)  routing T_12_23.sp12_v_t_9 <X> T_12_23.lc_trk_g2_2
 (21 12)  (621 380)  (621 380)  routing T_12_23.sp4_v_t_14 <X> T_12_23.lc_trk_g3_3
 (22 12)  (622 380)  (622 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (623 380)  (623 380)  routing T_12_23.sp4_v_t_14 <X> T_12_23.lc_trk_g3_3
 (27 14)  (627 382)  (627 382)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 382)  (628 382)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 382)  (629 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 382)  (632 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 382)  (633 382)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 382)  (637 382)  LC_7 Logic Functioning bit
 (39 14)  (639 382)  (639 382)  LC_7 Logic Functioning bit
 (30 15)  (630 383)  (630 383)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 383)  (631 383)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 383)  (637 383)  LC_7 Logic Functioning bit
 (39 15)  (639 383)  (639 383)  LC_7 Logic Functioning bit


LogicTile_13_23

 (22 0)  (676 368)  (676 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (677 368)  (677 368)  routing T_13_23.sp12_h_r_11 <X> T_13_23.lc_trk_g0_3
 (3 4)  (657 372)  (657 372)  routing T_13_23.sp12_v_t_23 <X> T_13_23.sp12_h_r_0
 (14 4)  (668 372)  (668 372)  routing T_13_23.sp4_h_l_5 <X> T_13_23.lc_trk_g1_0
 (14 5)  (668 373)  (668 373)  routing T_13_23.sp4_h_l_5 <X> T_13_23.lc_trk_g1_0
 (15 5)  (669 373)  (669 373)  routing T_13_23.sp4_h_l_5 <X> T_13_23.lc_trk_g1_0
 (16 5)  (670 373)  (670 373)  routing T_13_23.sp4_h_l_5 <X> T_13_23.lc_trk_g1_0
 (17 5)  (671 373)  (671 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 6)  (675 374)  (675 374)  routing T_13_23.sp12_h_l_4 <X> T_13_23.lc_trk_g1_7
 (22 6)  (676 374)  (676 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (678 374)  (678 374)  routing T_13_23.sp12_h_l_4 <X> T_13_23.lc_trk_g1_7
 (21 7)  (675 375)  (675 375)  routing T_13_23.sp12_h_l_4 <X> T_13_23.lc_trk_g1_7
 (26 8)  (680 376)  (680 376)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 376)  (683 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 376)  (688 376)  routing T_13_23.lc_trk_g1_0 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 376)  (694 376)  LC_4 Logic Functioning bit
 (42 8)  (696 376)  (696 376)  LC_4 Logic Functioning bit
 (48 8)  (702 376)  (702 376)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (706 376)  (706 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (680 377)  (680 377)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 377)  (681 377)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 377)  (683 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 377)  (684 377)  routing T_13_23.lc_trk_g0_3 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (52 9)  (706 377)  (706 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (5 12)  (659 380)  (659 380)  routing T_13_23.sp4_v_b_9 <X> T_13_23.sp4_h_r_9
 (6 13)  (660 381)  (660 381)  routing T_13_23.sp4_v_b_9 <X> T_13_23.sp4_h_r_9


LogicTile_14_23

 (17 2)  (725 370)  (725 370)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (734 370)  (734 370)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (37 2)  (745 370)  (745 370)  LC_1 Logic Functioning bit
 (39 2)  (747 370)  (747 370)  LC_1 Logic Functioning bit
 (40 2)  (748 370)  (748 370)  LC_1 Logic Functioning bit
 (42 2)  (750 370)  (750 370)  LC_1 Logic Functioning bit
 (47 2)  (755 370)  (755 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (760 370)  (760 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (16 3)  (724 371)  (724 371)  routing T_14_23.sp12_h_r_12 <X> T_14_23.lc_trk_g0_4
 (17 3)  (725 371)  (725 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (27 3)  (735 371)  (735 371)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 371)  (737 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 371)  (744 371)  LC_1 Logic Functioning bit
 (38 3)  (746 371)  (746 371)  LC_1 Logic Functioning bit
 (41 3)  (749 371)  (749 371)  LC_1 Logic Functioning bit
 (43 3)  (751 371)  (751 371)  LC_1 Logic Functioning bit
 (53 3)  (761 371)  (761 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 6)  (722 374)  (722 374)  routing T_14_23.lft_op_4 <X> T_14_23.lc_trk_g1_4
 (15 7)  (723 375)  (723 375)  routing T_14_23.lft_op_4 <X> T_14_23.lc_trk_g1_4
 (17 7)  (725 375)  (725 375)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (1 8)  (709 376)  (709 376)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (25 8)  (733 376)  (733 376)  routing T_14_23.bnl_op_2 <X> T_14_23.lc_trk_g2_2
 (1 9)  (709 377)  (709 377)  routing T_14_23.glb_netwk_4 <X> T_14_23.glb2local_1
 (22 9)  (730 377)  (730 377)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (733 377)  (733 377)  routing T_14_23.bnl_op_2 <X> T_14_23.lc_trk_g2_2
 (15 10)  (723 378)  (723 378)  routing T_14_23.sp4_h_l_16 <X> T_14_23.lc_trk_g2_5
 (16 10)  (724 378)  (724 378)  routing T_14_23.sp4_h_l_16 <X> T_14_23.lc_trk_g2_5
 (17 10)  (725 378)  (725 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (726 379)  (726 379)  routing T_14_23.sp4_h_l_16 <X> T_14_23.lc_trk_g2_5
 (26 12)  (734 380)  (734 380)  routing T_14_23.lc_trk_g0_4 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 380)  (736 380)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 380)  (737 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 380)  (738 380)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 380)  (739 380)  routing T_14_23.lc_trk_g0_5 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 380)  (740 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (749 380)  (749 380)  LC_6 Logic Functioning bit
 (43 12)  (751 380)  (751 380)  LC_6 Logic Functioning bit
 (29 13)  (737 381)  (737 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 381)  (740 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (741 381)  (741 381)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.input_2_6
 (35 13)  (743 381)  (743 381)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.input_2_6
 (41 13)  (749 381)  (749 381)  LC_6 Logic Functioning bit
 (42 13)  (750 381)  (750 381)  LC_6 Logic Functioning bit
 (43 13)  (751 381)  (751 381)  LC_6 Logic Functioning bit
 (53 13)  (761 381)  (761 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_15_23

 (15 0)  (777 368)  (777 368)  routing T_15_23.sp12_h_r_1 <X> T_15_23.lc_trk_g0_1
 (17 0)  (779 368)  (779 368)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (780 368)  (780 368)  routing T_15_23.sp12_h_r_1 <X> T_15_23.lc_trk_g0_1
 (22 0)  (784 368)  (784 368)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 368)  (786 368)  routing T_15_23.top_op_3 <X> T_15_23.lc_trk_g0_3
 (29 0)  (791 368)  (791 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 368)  (794 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 368)  (798 368)  LC_0 Logic Functioning bit
 (37 0)  (799 368)  (799 368)  LC_0 Logic Functioning bit
 (38 0)  (800 368)  (800 368)  LC_0 Logic Functioning bit
 (39 0)  (801 368)  (801 368)  LC_0 Logic Functioning bit
 (44 0)  (806 368)  (806 368)  LC_0 Logic Functioning bit
 (18 1)  (780 369)  (780 369)  routing T_15_23.sp12_h_r_1 <X> T_15_23.lc_trk_g0_1
 (21 1)  (783 369)  (783 369)  routing T_15_23.top_op_3 <X> T_15_23.lc_trk_g0_3
 (30 1)  (792 369)  (792 369)  routing T_15_23.lc_trk_g0_3 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (40 1)  (802 369)  (802 369)  LC_0 Logic Functioning bit
 (41 1)  (803 369)  (803 369)  LC_0 Logic Functioning bit
 (42 1)  (804 369)  (804 369)  LC_0 Logic Functioning bit
 (43 1)  (805 369)  (805 369)  LC_0 Logic Functioning bit
 (49 1)  (811 369)  (811 369)  Carry_In_Mux bit 

 (22 2)  (784 370)  (784 370)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 370)  (786 370)  routing T_15_23.top_op_7 <X> T_15_23.lc_trk_g0_7
 (27 2)  (789 370)  (789 370)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 370)  (790 370)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 370)  (791 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 370)  (794 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 370)  (798 370)  LC_1 Logic Functioning bit
 (37 2)  (799 370)  (799 370)  LC_1 Logic Functioning bit
 (38 2)  (800 370)  (800 370)  LC_1 Logic Functioning bit
 (39 2)  (801 370)  (801 370)  LC_1 Logic Functioning bit
 (44 2)  (806 370)  (806 370)  LC_1 Logic Functioning bit
 (21 3)  (783 371)  (783 371)  routing T_15_23.top_op_7 <X> T_15_23.lc_trk_g0_7
 (30 3)  (792 371)  (792 371)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (40 3)  (802 371)  (802 371)  LC_1 Logic Functioning bit
 (41 3)  (803 371)  (803 371)  LC_1 Logic Functioning bit
 (42 3)  (804 371)  (804 371)  LC_1 Logic Functioning bit
 (43 3)  (805 371)  (805 371)  LC_1 Logic Functioning bit
 (16 4)  (778 372)  (778 372)  routing T_15_23.sp4_v_b_1 <X> T_15_23.lc_trk_g1_1
 (17 4)  (779 372)  (779 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (780 372)  (780 372)  routing T_15_23.sp4_v_b_1 <X> T_15_23.lc_trk_g1_1
 (29 4)  (791 372)  (791 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 372)  (794 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 372)  (798 372)  LC_2 Logic Functioning bit
 (37 4)  (799 372)  (799 372)  LC_2 Logic Functioning bit
 (38 4)  (800 372)  (800 372)  LC_2 Logic Functioning bit
 (39 4)  (801 372)  (801 372)  LC_2 Logic Functioning bit
 (44 4)  (806 372)  (806 372)  LC_2 Logic Functioning bit
 (47 4)  (809 372)  (809 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (5 5)  (767 373)  (767 373)  routing T_15_23.sp4_h_r_3 <X> T_15_23.sp4_v_b_3
 (40 5)  (802 373)  (802 373)  LC_2 Logic Functioning bit
 (41 5)  (803 373)  (803 373)  LC_2 Logic Functioning bit
 (42 5)  (804 373)  (804 373)  LC_2 Logic Functioning bit
 (43 5)  (805 373)  (805 373)  LC_2 Logic Functioning bit
 (4 6)  (766 374)  (766 374)  routing T_15_23.sp4_h_r_3 <X> T_15_23.sp4_v_t_38
 (15 6)  (777 374)  (777 374)  routing T_15_23.top_op_5 <X> T_15_23.lc_trk_g1_5
 (17 6)  (779 374)  (779 374)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (789 374)  (789 374)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 374)  (791 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 374)  (792 374)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 374)  (794 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 374)  (798 374)  LC_3 Logic Functioning bit
 (37 6)  (799 374)  (799 374)  LC_3 Logic Functioning bit
 (38 6)  (800 374)  (800 374)  LC_3 Logic Functioning bit
 (39 6)  (801 374)  (801 374)  LC_3 Logic Functioning bit
 (44 6)  (806 374)  (806 374)  LC_3 Logic Functioning bit
 (5 7)  (767 375)  (767 375)  routing T_15_23.sp4_h_r_3 <X> T_15_23.sp4_v_t_38
 (18 7)  (780 375)  (780 375)  routing T_15_23.top_op_5 <X> T_15_23.lc_trk_g1_5
 (40 7)  (802 375)  (802 375)  LC_3 Logic Functioning bit
 (41 7)  (803 375)  (803 375)  LC_3 Logic Functioning bit
 (42 7)  (804 375)  (804 375)  LC_3 Logic Functioning bit
 (43 7)  (805 375)  (805 375)  LC_3 Logic Functioning bit
 (29 8)  (791 376)  (791 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 376)  (792 376)  routing T_15_23.lc_trk_g0_7 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 376)  (794 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 376)  (798 376)  LC_4 Logic Functioning bit
 (37 8)  (799 376)  (799 376)  LC_4 Logic Functioning bit
 (38 8)  (800 376)  (800 376)  LC_4 Logic Functioning bit
 (39 8)  (801 376)  (801 376)  LC_4 Logic Functioning bit
 (44 8)  (806 376)  (806 376)  LC_4 Logic Functioning bit
 (30 9)  (792 377)  (792 377)  routing T_15_23.lc_trk_g0_7 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (40 9)  (802 377)  (802 377)  LC_4 Logic Functioning bit
 (41 9)  (803 377)  (803 377)  LC_4 Logic Functioning bit
 (42 9)  (804 377)  (804 377)  LC_4 Logic Functioning bit
 (43 9)  (805 377)  (805 377)  LC_4 Logic Functioning bit
 (22 10)  (784 378)  (784 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (787 378)  (787 378)  routing T_15_23.rgt_op_6 <X> T_15_23.lc_trk_g2_6
 (28 10)  (790 378)  (790 378)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 378)  (791 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 378)  (792 378)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 378)  (794 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (799 378)  (799 378)  LC_5 Logic Functioning bit
 (39 10)  (801 378)  (801 378)  LC_5 Logic Functioning bit
 (41 10)  (803 378)  (803 378)  LC_5 Logic Functioning bit
 (43 10)  (805 378)  (805 378)  LC_5 Logic Functioning bit
 (21 11)  (783 379)  (783 379)  routing T_15_23.sp4_r_v_b_39 <X> T_15_23.lc_trk_g2_7
 (22 11)  (784 379)  (784 379)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 379)  (786 379)  routing T_15_23.rgt_op_6 <X> T_15_23.lc_trk_g2_6
 (30 11)  (792 379)  (792 379)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (37 11)  (799 379)  (799 379)  LC_5 Logic Functioning bit
 (39 11)  (801 379)  (801 379)  LC_5 Logic Functioning bit
 (41 11)  (803 379)  (803 379)  LC_5 Logic Functioning bit
 (43 11)  (805 379)  (805 379)  LC_5 Logic Functioning bit
 (17 12)  (779 380)  (779 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (783 380)  (783 380)  routing T_15_23.rgt_op_3 <X> T_15_23.lc_trk_g3_3
 (22 12)  (784 380)  (784 380)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 380)  (786 380)  routing T_15_23.rgt_op_3 <X> T_15_23.lc_trk_g3_3
 (28 12)  (790 380)  (790 380)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 380)  (791 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 380)  (792 380)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 380)  (793 380)  routing T_15_23.lc_trk_g0_7 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 380)  (794 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (38 12)  (800 380)  (800 380)  LC_6 Logic Functioning bit
 (40 12)  (802 380)  (802 380)  LC_6 Logic Functioning bit
 (41 12)  (803 380)  (803 380)  LC_6 Logic Functioning bit
 (42 12)  (804 380)  (804 380)  LC_6 Logic Functioning bit
 (18 13)  (780 381)  (780 381)  routing T_15_23.sp4_r_v_b_41 <X> T_15_23.lc_trk_g3_1
 (27 13)  (789 381)  (789 381)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 381)  (790 381)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 381)  (791 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 381)  (792 381)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 381)  (793 381)  routing T_15_23.lc_trk_g0_7 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 381)  (794 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (796 381)  (796 381)  routing T_15_23.lc_trk_g1_1 <X> T_15_23.input_2_6
 (40 13)  (802 381)  (802 381)  LC_6 Logic Functioning bit
 (41 13)  (803 381)  (803 381)  LC_6 Logic Functioning bit
 (42 13)  (804 381)  (804 381)  LC_6 Logic Functioning bit
 (43 13)  (805 381)  (805 381)  LC_6 Logic Functioning bit


LogicTile_16_23

 (15 0)  (831 368)  (831 368)  routing T_16_23.bot_op_1 <X> T_16_23.lc_trk_g0_1
 (17 0)  (833 368)  (833 368)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (838 368)  (838 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (839 368)  (839 368)  routing T_16_23.sp4_h_r_3 <X> T_16_23.lc_trk_g0_3
 (24 0)  (840 368)  (840 368)  routing T_16_23.sp4_h_r_3 <X> T_16_23.lc_trk_g0_3
 (21 1)  (837 369)  (837 369)  routing T_16_23.sp4_h_r_3 <X> T_16_23.lc_trk_g0_3
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 370)  (831 370)  routing T_16_23.lft_op_5 <X> T_16_23.lc_trk_g0_5
 (17 2)  (833 370)  (833 370)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 370)  (834 370)  routing T_16_23.lft_op_5 <X> T_16_23.lc_trk_g0_5
 (22 2)  (838 370)  (838 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 370)  (839 370)  routing T_16_23.sp4_v_b_23 <X> T_16_23.lc_trk_g0_7
 (24 2)  (840 370)  (840 370)  routing T_16_23.sp4_v_b_23 <X> T_16_23.lc_trk_g0_7
 (25 2)  (841 370)  (841 370)  routing T_16_23.sp4_h_r_14 <X> T_16_23.lc_trk_g0_6
 (26 2)  (842 370)  (842 370)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 370)  (844 370)  routing T_16_23.lc_trk_g2_0 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 370)  (849 370)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 370)  (851 370)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.input_2_1
 (37 2)  (853 370)  (853 370)  LC_1 Logic Functioning bit
 (38 2)  (854 370)  (854 370)  LC_1 Logic Functioning bit
 (39 2)  (855 370)  (855 370)  LC_1 Logic Functioning bit
 (41 2)  (857 370)  (857 370)  LC_1 Logic Functioning bit
 (45 2)  (861 370)  (861 370)  LC_1 Logic Functioning bit
 (52 2)  (868 370)  (868 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (838 371)  (838 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 371)  (839 371)  routing T_16_23.sp4_h_r_14 <X> T_16_23.lc_trk_g0_6
 (24 3)  (840 371)  (840 371)  routing T_16_23.sp4_h_r_14 <X> T_16_23.lc_trk_g0_6
 (26 3)  (842 371)  (842 371)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 371)  (843 371)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 371)  (845 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 371)  (847 371)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 371)  (848 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (849 371)  (849 371)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.input_2_1
 (39 3)  (855 371)  (855 371)  LC_1 Logic Functioning bit
 (40 3)  (856 371)  (856 371)  LC_1 Logic Functioning bit
 (48 3)  (864 371)  (864 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (831 372)  (831 372)  routing T_16_23.lft_op_1 <X> T_16_23.lc_trk_g1_1
 (17 4)  (833 372)  (833 372)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 372)  (834 372)  routing T_16_23.lft_op_1 <X> T_16_23.lc_trk_g1_1
 (12 6)  (828 374)  (828 374)  routing T_16_23.sp4_v_b_5 <X> T_16_23.sp4_h_l_40
 (25 6)  (841 374)  (841 374)  routing T_16_23.sp4_h_r_14 <X> T_16_23.lc_trk_g1_6
 (26 6)  (842 374)  (842 374)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 374)  (844 374)  routing T_16_23.lc_trk_g2_0 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 374)  (850 374)  routing T_16_23.lc_trk_g1_1 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 374)  (851 374)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.input_2_3
 (37 6)  (853 374)  (853 374)  LC_3 Logic Functioning bit
 (38 6)  (854 374)  (854 374)  LC_3 Logic Functioning bit
 (39 6)  (855 374)  (855 374)  LC_3 Logic Functioning bit
 (41 6)  (857 374)  (857 374)  LC_3 Logic Functioning bit
 (45 6)  (861 374)  (861 374)  LC_3 Logic Functioning bit
 (22 7)  (838 375)  (838 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (839 375)  (839 375)  routing T_16_23.sp4_h_r_14 <X> T_16_23.lc_trk_g1_6
 (24 7)  (840 375)  (840 375)  routing T_16_23.sp4_h_r_14 <X> T_16_23.lc_trk_g1_6
 (26 7)  (842 375)  (842 375)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 375)  (843 375)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 375)  (845 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 375)  (848 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (851 375)  (851 375)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.input_2_3
 (39 7)  (855 375)  (855 375)  LC_3 Logic Functioning bit
 (40 7)  (856 375)  (856 375)  LC_3 Logic Functioning bit
 (53 7)  (869 375)  (869 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (830 376)  (830 376)  routing T_16_23.sp4_v_b_24 <X> T_16_23.lc_trk_g2_0
 (25 8)  (841 376)  (841 376)  routing T_16_23.bnl_op_2 <X> T_16_23.lc_trk_g2_2
 (16 9)  (832 377)  (832 377)  routing T_16_23.sp4_v_b_24 <X> T_16_23.lc_trk_g2_0
 (17 9)  (833 377)  (833 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (838 377)  (838 377)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (841 377)  (841 377)  routing T_16_23.bnl_op_2 <X> T_16_23.lc_trk_g2_2
 (12 10)  (828 378)  (828 378)  routing T_16_23.sp4_v_b_8 <X> T_16_23.sp4_h_l_45
 (17 10)  (833 378)  (833 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (841 378)  (841 378)  routing T_16_23.bnl_op_6 <X> T_16_23.lc_trk_g2_6
 (22 11)  (838 379)  (838 379)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (841 379)  (841 379)  routing T_16_23.bnl_op_6 <X> T_16_23.lc_trk_g2_6
 (14 12)  (830 380)  (830 380)  routing T_16_23.sp4_v_b_24 <X> T_16_23.lc_trk_g3_0
 (26 12)  (842 380)  (842 380)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 380)  (847 380)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (39 12)  (855 380)  (855 380)  LC_6 Logic Functioning bit
 (45 12)  (861 380)  (861 380)  LC_6 Logic Functioning bit
 (47 12)  (863 380)  (863 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (16 13)  (832 381)  (832 381)  routing T_16_23.sp4_v_b_24 <X> T_16_23.lc_trk_g3_0
 (17 13)  (833 381)  (833 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (842 381)  (842 381)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 381)  (845 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 381)  (846 381)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 381)  (848 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (849 381)  (849 381)  routing T_16_23.lc_trk_g2_0 <X> T_16_23.input_2_6
 (37 13)  (853 381)  (853 381)  LC_6 Logic Functioning bit
 (38 13)  (854 381)  (854 381)  LC_6 Logic Functioning bit
 (39 13)  (855 381)  (855 381)  LC_6 Logic Functioning bit
 (40 13)  (856 381)  (856 381)  LC_6 Logic Functioning bit
 (42 13)  (858 381)  (858 381)  LC_6 Logic Functioning bit
 (0 14)  (816 382)  (816 382)  routing T_16_23.glb_netwk_4 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 382)  (817 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (825 382)  (825 382)  routing T_16_23.sp4_v_b_10 <X> T_16_23.sp4_h_l_47
 (29 14)  (845 382)  (845 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 382)  (846 382)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 382)  (847 382)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 382)  (849 382)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (39 14)  (855 382)  (855 382)  LC_7 Logic Functioning bit
 (45 14)  (861 382)  (861 382)  LC_7 Logic Functioning bit
 (47 14)  (863 382)  (863 382)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (29 15)  (845 383)  (845 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 383)  (846 383)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 383)  (847 383)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 383)  (848 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (849 383)  (849 383)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.input_2_7
 (34 15)  (850 383)  (850 383)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.input_2_7
 (36 15)  (852 383)  (852 383)  LC_7 Logic Functioning bit
 (38 15)  (854 383)  (854 383)  LC_7 Logic Functioning bit
 (39 15)  (855 383)  (855 383)  LC_7 Logic Functioning bit
 (41 15)  (857 383)  (857 383)  LC_7 Logic Functioning bit
 (43 15)  (859 383)  (859 383)  LC_7 Logic Functioning bit


LogicTile_17_23

 (14 0)  (888 368)  (888 368)  routing T_17_23.wire_logic_cluster/lc_0/out <X> T_17_23.lc_trk_g0_0
 (15 0)  (889 368)  (889 368)  routing T_17_23.sp4_h_r_9 <X> T_17_23.lc_trk_g0_1
 (16 0)  (890 368)  (890 368)  routing T_17_23.sp4_h_r_9 <X> T_17_23.lc_trk_g0_1
 (17 0)  (891 368)  (891 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (892 368)  (892 368)  routing T_17_23.sp4_h_r_9 <X> T_17_23.lc_trk_g0_1
 (21 0)  (895 368)  (895 368)  routing T_17_23.wire_logic_cluster/lc_3/out <X> T_17_23.lc_trk_g0_3
 (22 0)  (896 368)  (896 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (899 368)  (899 368)  routing T_17_23.wire_logic_cluster/lc_2/out <X> T_17_23.lc_trk_g0_2
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (37 0)  (911 368)  (911 368)  LC_0 Logic Functioning bit
 (38 0)  (912 368)  (912 368)  LC_0 Logic Functioning bit
 (41 0)  (915 368)  (915 368)  LC_0 Logic Functioning bit
 (42 0)  (916 368)  (916 368)  LC_0 Logic Functioning bit
 (44 0)  (918 368)  (918 368)  LC_0 Logic Functioning bit
 (45 0)  (919 368)  (919 368)  LC_0 Logic Functioning bit
 (17 1)  (891 369)  (891 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (896 369)  (896 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (906 369)  (906 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (911 369)  (911 369)  LC_0 Logic Functioning bit
 (38 1)  (912 369)  (912 369)  LC_0 Logic Functioning bit
 (41 1)  (915 369)  (915 369)  LC_0 Logic Functioning bit
 (42 1)  (916 369)  (916 369)  LC_0 Logic Functioning bit
 (0 2)  (874 370)  (874 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (1 2)  (875 370)  (875 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 2)  (876 370)  (876 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (891 370)  (891 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (892 370)  (892 370)  routing T_17_23.wire_logic_cluster/lc_5/out <X> T_17_23.lc_trk_g0_5
 (27 2)  (901 370)  (901 370)  routing T_17_23.lc_trk_g1_1 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 370)  (903 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 370)  (910 370)  LC_1 Logic Functioning bit
 (39 2)  (913 370)  (913 370)  LC_1 Logic Functioning bit
 (41 2)  (915 370)  (915 370)  LC_1 Logic Functioning bit
 (42 2)  (916 370)  (916 370)  LC_1 Logic Functioning bit
 (44 2)  (918 370)  (918 370)  LC_1 Logic Functioning bit
 (45 2)  (919 370)  (919 370)  LC_1 Logic Functioning bit
 (15 3)  (889 371)  (889 371)  routing T_17_23.sp4_v_t_9 <X> T_17_23.lc_trk_g0_4
 (16 3)  (890 371)  (890 371)  routing T_17_23.sp4_v_t_9 <X> T_17_23.lc_trk_g0_4
 (17 3)  (891 371)  (891 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (32 3)  (906 371)  (906 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (907 371)  (907 371)  routing T_17_23.lc_trk_g2_1 <X> T_17_23.input_2_1
 (36 3)  (910 371)  (910 371)  LC_1 Logic Functioning bit
 (39 3)  (913 371)  (913 371)  LC_1 Logic Functioning bit
 (41 3)  (915 371)  (915 371)  LC_1 Logic Functioning bit
 (42 3)  (916 371)  (916 371)  LC_1 Logic Functioning bit
 (15 4)  (889 372)  (889 372)  routing T_17_23.sp4_h_r_9 <X> T_17_23.lc_trk_g1_1
 (16 4)  (890 372)  (890 372)  routing T_17_23.sp4_h_r_9 <X> T_17_23.lc_trk_g1_1
 (17 4)  (891 372)  (891 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (892 372)  (892 372)  routing T_17_23.sp4_h_r_9 <X> T_17_23.lc_trk_g1_1
 (29 4)  (903 372)  (903 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 372)  (906 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 372)  (910 372)  LC_2 Logic Functioning bit
 (39 4)  (913 372)  (913 372)  LC_2 Logic Functioning bit
 (41 4)  (915 372)  (915 372)  LC_2 Logic Functioning bit
 (42 4)  (916 372)  (916 372)  LC_2 Logic Functioning bit
 (44 4)  (918 372)  (918 372)  LC_2 Logic Functioning bit
 (45 4)  (919 372)  (919 372)  LC_2 Logic Functioning bit
 (11 5)  (885 373)  (885 373)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_h_r_5
 (13 5)  (887 373)  (887 373)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_h_r_5
 (32 5)  (906 373)  (906 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 373)  (909 373)  routing T_17_23.lc_trk_g0_2 <X> T_17_23.input_2_2
 (36 5)  (910 373)  (910 373)  LC_2 Logic Functioning bit
 (39 5)  (913 373)  (913 373)  LC_2 Logic Functioning bit
 (41 5)  (915 373)  (915 373)  LC_2 Logic Functioning bit
 (42 5)  (916 373)  (916 373)  LC_2 Logic Functioning bit
 (27 6)  (901 374)  (901 374)  routing T_17_23.lc_trk_g1_1 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 374)  (903 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 374)  (906 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 374)  (910 374)  LC_3 Logic Functioning bit
 (39 6)  (913 374)  (913 374)  LC_3 Logic Functioning bit
 (41 6)  (915 374)  (915 374)  LC_3 Logic Functioning bit
 (42 6)  (916 374)  (916 374)  LC_3 Logic Functioning bit
 (44 6)  (918 374)  (918 374)  LC_3 Logic Functioning bit
 (45 6)  (919 374)  (919 374)  LC_3 Logic Functioning bit
 (32 7)  (906 375)  (906 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (909 375)  (909 375)  routing T_17_23.lc_trk_g0_3 <X> T_17_23.input_2_3
 (36 7)  (910 375)  (910 375)  LC_3 Logic Functioning bit
 (39 7)  (913 375)  (913 375)  LC_3 Logic Functioning bit
 (41 7)  (915 375)  (915 375)  LC_3 Logic Functioning bit
 (42 7)  (916 375)  (916 375)  LC_3 Logic Functioning bit
 (17 8)  (891 376)  (891 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 376)  (892 376)  routing T_17_23.wire_logic_cluster/lc_1/out <X> T_17_23.lc_trk_g2_1
 (29 8)  (903 376)  (903 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 376)  (906 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (909 376)  (909 376)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.input_2_4
 (36 8)  (910 376)  (910 376)  LC_4 Logic Functioning bit
 (39 8)  (913 376)  (913 376)  LC_4 Logic Functioning bit
 (41 8)  (915 376)  (915 376)  LC_4 Logic Functioning bit
 (42 8)  (916 376)  (916 376)  LC_4 Logic Functioning bit
 (44 8)  (918 376)  (918 376)  LC_4 Logic Functioning bit
 (45 8)  (919 376)  (919 376)  LC_4 Logic Functioning bit
 (32 9)  (906 377)  (906 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (907 377)  (907 377)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.input_2_4
 (36 9)  (910 377)  (910 377)  LC_4 Logic Functioning bit
 (39 9)  (913 377)  (913 377)  LC_4 Logic Functioning bit
 (41 9)  (915 377)  (915 377)  LC_4 Logic Functioning bit
 (42 9)  (916 377)  (916 377)  LC_4 Logic Functioning bit
 (14 10)  (888 378)  (888 378)  routing T_17_23.wire_logic_cluster/lc_4/out <X> T_17_23.lc_trk_g2_4
 (21 10)  (895 378)  (895 378)  routing T_17_23.wire_logic_cluster/lc_7/out <X> T_17_23.lc_trk_g2_7
 (22 10)  (896 378)  (896 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 378)  (899 378)  routing T_17_23.wire_logic_cluster/lc_6/out <X> T_17_23.lc_trk_g2_6
 (27 10)  (901 378)  (901 378)  routing T_17_23.lc_trk_g1_1 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 378)  (903 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 378)  (906 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (909 378)  (909 378)  routing T_17_23.lc_trk_g0_5 <X> T_17_23.input_2_5
 (36 10)  (910 378)  (910 378)  LC_5 Logic Functioning bit
 (39 10)  (913 378)  (913 378)  LC_5 Logic Functioning bit
 (41 10)  (915 378)  (915 378)  LC_5 Logic Functioning bit
 (42 10)  (916 378)  (916 378)  LC_5 Logic Functioning bit
 (44 10)  (918 378)  (918 378)  LC_5 Logic Functioning bit
 (45 10)  (919 378)  (919 378)  LC_5 Logic Functioning bit
 (17 11)  (891 379)  (891 379)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (896 379)  (896 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (906 379)  (906 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (910 379)  (910 379)  LC_5 Logic Functioning bit
 (39 11)  (913 379)  (913 379)  LC_5 Logic Functioning bit
 (41 11)  (915 379)  (915 379)  LC_5 Logic Functioning bit
 (42 11)  (916 379)  (916 379)  LC_5 Logic Functioning bit
 (8 12)  (882 380)  (882 380)  routing T_17_23.sp4_v_b_4 <X> T_17_23.sp4_h_r_10
 (9 12)  (883 380)  (883 380)  routing T_17_23.sp4_v_b_4 <X> T_17_23.sp4_h_r_10
 (10 12)  (884 380)  (884 380)  routing T_17_23.sp4_v_b_4 <X> T_17_23.sp4_h_r_10
 (29 12)  (903 380)  (903 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 380)  (906 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (909 380)  (909 380)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.input_2_6
 (36 12)  (910 380)  (910 380)  LC_6 Logic Functioning bit
 (39 12)  (913 380)  (913 380)  LC_6 Logic Functioning bit
 (41 12)  (915 380)  (915 380)  LC_6 Logic Functioning bit
 (42 12)  (916 380)  (916 380)  LC_6 Logic Functioning bit
 (44 12)  (918 380)  (918 380)  LC_6 Logic Functioning bit
 (45 12)  (919 380)  (919 380)  LC_6 Logic Functioning bit
 (32 13)  (906 381)  (906 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (907 381)  (907 381)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.input_2_6
 (35 13)  (909 381)  (909 381)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.input_2_6
 (36 13)  (910 381)  (910 381)  LC_6 Logic Functioning bit
 (39 13)  (913 381)  (913 381)  LC_6 Logic Functioning bit
 (41 13)  (915 381)  (915 381)  LC_6 Logic Functioning bit
 (42 13)  (916 381)  (916 381)  LC_6 Logic Functioning bit
 (1 14)  (875 382)  (875 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (878 382)  (878 382)  routing T_17_23.sp4_h_r_9 <X> T_17_23.sp4_v_t_44
 (27 14)  (901 382)  (901 382)  routing T_17_23.lc_trk_g1_1 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 382)  (903 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 382)  (906 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (909 382)  (909 382)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.input_2_7
 (36 14)  (910 382)  (910 382)  LC_7 Logic Functioning bit
 (39 14)  (913 382)  (913 382)  LC_7 Logic Functioning bit
 (41 14)  (915 382)  (915 382)  LC_7 Logic Functioning bit
 (42 14)  (916 382)  (916 382)  LC_7 Logic Functioning bit
 (44 14)  (918 382)  (918 382)  LC_7 Logic Functioning bit
 (45 14)  (919 382)  (919 382)  LC_7 Logic Functioning bit
 (1 15)  (875 383)  (875 383)  routing T_17_23.lc_trk_g0_4 <X> T_17_23.wire_logic_cluster/lc_7/s_r
 (5 15)  (879 383)  (879 383)  routing T_17_23.sp4_h_r_9 <X> T_17_23.sp4_v_t_44
 (32 15)  (906 383)  (906 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (907 383)  (907 383)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.input_2_7
 (35 15)  (909 383)  (909 383)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.input_2_7
 (36 15)  (910 383)  (910 383)  LC_7 Logic Functioning bit
 (39 15)  (913 383)  (913 383)  LC_7 Logic Functioning bit
 (41 15)  (915 383)  (915 383)  LC_7 Logic Functioning bit
 (42 15)  (916 383)  (916 383)  LC_7 Logic Functioning bit


LogicTile_18_23

 (14 0)  (942 368)  (942 368)  routing T_18_23.sp4_h_l_5 <X> T_18_23.lc_trk_g0_0
 (14 1)  (942 369)  (942 369)  routing T_18_23.sp4_h_l_5 <X> T_18_23.lc_trk_g0_0
 (15 1)  (943 369)  (943 369)  routing T_18_23.sp4_h_l_5 <X> T_18_23.lc_trk_g0_0
 (16 1)  (944 369)  (944 369)  routing T_18_23.sp4_h_l_5 <X> T_18_23.lc_trk_g0_0
 (17 1)  (945 369)  (945 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (0 2)  (928 370)  (928 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (1 2)  (929 370)  (929 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 370)  (943 370)  routing T_18_23.sp4_v_b_21 <X> T_18_23.lc_trk_g0_5
 (16 2)  (944 370)  (944 370)  routing T_18_23.sp4_v_b_21 <X> T_18_23.lc_trk_g0_5
 (17 2)  (945 370)  (945 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (950 370)  (950 370)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (954 370)  (954 370)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 370)  (955 370)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 370)  (957 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 370)  (958 370)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 370)  (960 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 370)  (961 370)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 370)  (962 370)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 370)  (964 370)  LC_1 Logic Functioning bit
 (38 2)  (966 370)  (966 370)  LC_1 Logic Functioning bit
 (39 2)  (967 370)  (967 370)  LC_1 Logic Functioning bit
 (41 2)  (969 370)  (969 370)  LC_1 Logic Functioning bit
 (43 2)  (971 370)  (971 370)  LC_1 Logic Functioning bit
 (45 2)  (973 370)  (973 370)  LC_1 Logic Functioning bit
 (14 3)  (942 371)  (942 371)  routing T_18_23.sp4_r_v_b_28 <X> T_18_23.lc_trk_g0_4
 (17 3)  (945 371)  (945 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (954 371)  (954 371)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 371)  (957 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 371)  (960 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (961 371)  (961 371)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.input_2_1
 (34 3)  (962 371)  (962 371)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.input_2_1
 (35 3)  (963 371)  (963 371)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.input_2_1
 (36 3)  (964 371)  (964 371)  LC_1 Logic Functioning bit
 (38 3)  (966 371)  (966 371)  LC_1 Logic Functioning bit
 (41 3)  (969 371)  (969 371)  LC_1 Logic Functioning bit
 (43 3)  (971 371)  (971 371)  LC_1 Logic Functioning bit
 (14 4)  (942 372)  (942 372)  routing T_18_23.sp12_h_r_0 <X> T_18_23.lc_trk_g1_0
 (14 5)  (942 373)  (942 373)  routing T_18_23.sp12_h_r_0 <X> T_18_23.lc_trk_g1_0
 (15 5)  (943 373)  (943 373)  routing T_18_23.sp12_h_r_0 <X> T_18_23.lc_trk_g1_0
 (17 5)  (945 373)  (945 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (15 6)  (943 374)  (943 374)  routing T_18_23.bot_op_5 <X> T_18_23.lc_trk_g1_5
 (17 6)  (945 374)  (945 374)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (954 374)  (954 374)  routing T_18_23.lc_trk_g0_5 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 374)  (955 374)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 374)  (956 374)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 374)  (957 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 374)  (959 374)  routing T_18_23.lc_trk_g0_4 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (969 374)  (969 374)  LC_3 Logic Functioning bit
 (43 6)  (971 374)  (971 374)  LC_3 Logic Functioning bit
 (46 6)  (974 374)  (974 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (976 374)  (976 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (29 7)  (957 375)  (957 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (40 7)  (968 375)  (968 375)  LC_3 Logic Functioning bit
 (41 7)  (969 375)  (969 375)  LC_3 Logic Functioning bit
 (42 7)  (970 375)  (970 375)  LC_3 Logic Functioning bit
 (43 7)  (971 375)  (971 375)  LC_3 Logic Functioning bit
 (47 7)  (975 375)  (975 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (17 10)  (945 378)  (945 378)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (946 378)  (946 378)  routing T_18_23.bnl_op_5 <X> T_18_23.lc_trk_g2_5
 (25 10)  (953 378)  (953 378)  routing T_18_23.wire_logic_cluster/lc_6/out <X> T_18_23.lc_trk_g2_6
 (26 10)  (954 378)  (954 378)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 378)  (957 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 378)  (959 378)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 378)  (960 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 378)  (961 378)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 378)  (965 378)  LC_5 Logic Functioning bit
 (39 10)  (967 378)  (967 378)  LC_5 Logic Functioning bit
 (18 11)  (946 379)  (946 379)  routing T_18_23.bnl_op_5 <X> T_18_23.lc_trk_g2_5
 (22 11)  (950 379)  (950 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (956 379)  (956 379)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 379)  (957 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 379)  (959 379)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (1 12)  (929 380)  (929 380)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (17 12)  (945 380)  (945 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 380)  (946 380)  routing T_18_23.wire_logic_cluster/lc_1/out <X> T_18_23.lc_trk_g3_1
 (26 12)  (954 380)  (954 380)  routing T_18_23.lc_trk_g0_4 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 380)  (955 380)  routing T_18_23.lc_trk_g1_0 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 380)  (957 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 380)  (959 380)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 380)  (960 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (41 12)  (969 380)  (969 380)  LC_6 Logic Functioning bit
 (42 12)  (970 380)  (970 380)  LC_6 Logic Functioning bit
 (43 12)  (971 380)  (971 380)  LC_6 Logic Functioning bit
 (45 12)  (973 380)  (973 380)  LC_6 Logic Functioning bit
 (48 12)  (976 380)  (976 380)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (978 380)  (978 380)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (979 380)  (979 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (1 13)  (929 381)  (929 381)  routing T_18_23.glb_netwk_4 <X> T_18_23.glb2local_3
 (22 13)  (950 381)  (950 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (951 381)  (951 381)  routing T_18_23.sp4_v_b_42 <X> T_18_23.lc_trk_g3_2
 (24 13)  (952 381)  (952 381)  routing T_18_23.sp4_v_b_42 <X> T_18_23.lc_trk_g3_2
 (29 13)  (957 381)  (957 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 381)  (959 381)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (40 13)  (968 381)  (968 381)  LC_6 Logic Functioning bit
 (41 13)  (969 381)  (969 381)  LC_6 Logic Functioning bit
 (42 13)  (970 381)  (970 381)  LC_6 Logic Functioning bit
 (43 13)  (971 381)  (971 381)  LC_6 Logic Functioning bit


LogicTile_19_23

 (22 0)  (1004 368)  (1004 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1005 368)  (1005 368)  routing T_19_23.sp12_h_r_11 <X> T_19_23.lc_trk_g0_3
 (21 2)  (1003 370)  (1003 370)  routing T_19_23.sp12_h_l_4 <X> T_19_23.lc_trk_g0_7
 (22 2)  (1004 370)  (1004 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1006 370)  (1006 370)  routing T_19_23.sp12_h_l_4 <X> T_19_23.lc_trk_g0_7
 (21 3)  (1003 371)  (1003 371)  routing T_19_23.sp12_h_l_4 <X> T_19_23.lc_trk_g0_7
 (28 6)  (1010 374)  (1010 374)  routing T_19_23.lc_trk_g2_0 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 374)  (1011 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 374)  (1014 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 374)  (1015 374)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 374)  (1016 374)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 374)  (1017 374)  routing T_19_23.lc_trk_g0_7 <X> T_19_23.input_2_3
 (37 6)  (1019 374)  (1019 374)  LC_3 Logic Functioning bit
 (38 6)  (1020 374)  (1020 374)  LC_3 Logic Functioning bit
 (39 6)  (1021 374)  (1021 374)  LC_3 Logic Functioning bit
 (40 6)  (1022 374)  (1022 374)  LC_3 Logic Functioning bit
 (42 6)  (1024 374)  (1024 374)  LC_3 Logic Functioning bit
 (26 7)  (1008 375)  (1008 375)  routing T_19_23.lc_trk_g0_3 <X> T_19_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 375)  (1011 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 375)  (1014 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1017 375)  (1017 375)  routing T_19_23.lc_trk_g0_7 <X> T_19_23.input_2_3
 (38 7)  (1020 375)  (1020 375)  LC_3 Logic Functioning bit
 (41 7)  (1023 375)  (1023 375)  LC_3 Logic Functioning bit
 (43 7)  (1025 375)  (1025 375)  LC_3 Logic Functioning bit
 (47 7)  (1029 375)  (1029 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (996 376)  (996 376)  routing T_19_23.bnl_op_0 <X> T_19_23.lc_trk_g2_0
 (14 9)  (996 377)  (996 377)  routing T_19_23.bnl_op_0 <X> T_19_23.lc_trk_g2_0
 (17 9)  (999 377)  (999 377)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (17 12)  (999 380)  (999 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1000 381)  (1000 381)  routing T_19_23.sp4_r_v_b_41 <X> T_19_23.lc_trk_g3_1
 (8 15)  (990 383)  (990 383)  routing T_19_23.sp4_h_r_4 <X> T_19_23.sp4_v_t_47
 (9 15)  (991 383)  (991 383)  routing T_19_23.sp4_h_r_4 <X> T_19_23.sp4_v_t_47
 (10 15)  (992 383)  (992 383)  routing T_19_23.sp4_h_r_4 <X> T_19_23.sp4_v_t_47


LogicTile_20_23

 (0 2)  (1036 370)  (1036 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 370)  (1037 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 370)  (1038 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1057 370)  (1057 370)  routing T_20_23.sp12_h_l_4 <X> T_20_23.lc_trk_g0_7
 (22 2)  (1058 370)  (1058 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1060 370)  (1060 370)  routing T_20_23.sp12_h_l_4 <X> T_20_23.lc_trk_g0_7
 (26 2)  (1062 370)  (1062 370)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 370)  (1063 370)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 370)  (1065 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 370)  (1067 370)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 370)  (1068 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 370)  (1070 370)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (39 2)  (1075 370)  (1075 370)  LC_1 Logic Functioning bit
 (45 2)  (1081 370)  (1081 370)  LC_1 Logic Functioning bit
 (47 2)  (1083 370)  (1083 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (1088 370)  (1088 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (1057 371)  (1057 371)  routing T_20_23.sp12_h_l_4 <X> T_20_23.lc_trk_g0_7
 (26 3)  (1062 371)  (1062 371)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 371)  (1063 371)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 371)  (1064 371)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 371)  (1065 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 371)  (1066 371)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 371)  (1067 371)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 371)  (1068 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1069 371)  (1069 371)  routing T_20_23.lc_trk_g2_3 <X> T_20_23.input_2_1
 (35 3)  (1071 371)  (1071 371)  routing T_20_23.lc_trk_g2_3 <X> T_20_23.input_2_1
 (37 3)  (1073 371)  (1073 371)  LC_1 Logic Functioning bit
 (38 3)  (1074 371)  (1074 371)  LC_1 Logic Functioning bit
 (39 3)  (1075 371)  (1075 371)  LC_1 Logic Functioning bit
 (40 3)  (1076 371)  (1076 371)  LC_1 Logic Functioning bit
 (42 3)  (1078 371)  (1078 371)  LC_1 Logic Functioning bit
 (2 4)  (1038 372)  (1038 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (1058 372)  (1058 372)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1060 372)  (1060 372)  routing T_20_23.bot_op_3 <X> T_20_23.lc_trk_g1_3
 (17 6)  (1053 374)  (1053 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 374)  (1054 374)  routing T_20_23.wire_logic_cluster/lc_5/out <X> T_20_23.lc_trk_g1_5
 (22 6)  (1058 374)  (1058 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1059 374)  (1059 374)  routing T_20_23.sp12_h_r_23 <X> T_20_23.lc_trk_g1_7
 (21 7)  (1057 375)  (1057 375)  routing T_20_23.sp12_h_r_23 <X> T_20_23.lc_trk_g1_7
 (15 8)  (1051 376)  (1051 376)  routing T_20_23.sp4_v_t_28 <X> T_20_23.lc_trk_g2_1
 (16 8)  (1052 376)  (1052 376)  routing T_20_23.sp4_v_t_28 <X> T_20_23.lc_trk_g2_1
 (17 8)  (1053 376)  (1053 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (1057 376)  (1057 376)  routing T_20_23.sp4_v_t_22 <X> T_20_23.lc_trk_g2_3
 (22 8)  (1058 376)  (1058 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1059 376)  (1059 376)  routing T_20_23.sp4_v_t_22 <X> T_20_23.lc_trk_g2_3
 (26 8)  (1062 376)  (1062 376)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (1065 376)  (1065 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 376)  (1066 376)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 376)  (1068 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 376)  (1069 376)  routing T_20_23.lc_trk_g2_1 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 376)  (1071 376)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.input_2_4
 (37 8)  (1073 376)  (1073 376)  LC_4 Logic Functioning bit
 (38 8)  (1074 376)  (1074 376)  LC_4 Logic Functioning bit
 (39 8)  (1075 376)  (1075 376)  LC_4 Logic Functioning bit
 (40 8)  (1076 376)  (1076 376)  LC_4 Logic Functioning bit
 (41 8)  (1077 376)  (1077 376)  LC_4 Logic Functioning bit
 (21 9)  (1057 377)  (1057 377)  routing T_20_23.sp4_v_t_22 <X> T_20_23.lc_trk_g2_3
 (26 9)  (1062 377)  (1062 377)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 377)  (1063 377)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 377)  (1064 377)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 377)  (1065 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 377)  (1066 377)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 377)  (1068 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1070 377)  (1070 377)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.input_2_4
 (39 9)  (1075 377)  (1075 377)  LC_4 Logic Functioning bit
 (40 9)  (1076 377)  (1076 377)  LC_4 Logic Functioning bit
 (41 9)  (1077 377)  (1077 377)  LC_4 Logic Functioning bit
 (21 10)  (1057 378)  (1057 378)  routing T_20_23.sp4_h_l_34 <X> T_20_23.lc_trk_g2_7
 (22 10)  (1058 378)  (1058 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1059 378)  (1059 378)  routing T_20_23.sp4_h_l_34 <X> T_20_23.lc_trk_g2_7
 (24 10)  (1060 378)  (1060 378)  routing T_20_23.sp4_h_l_34 <X> T_20_23.lc_trk_g2_7
 (26 10)  (1062 378)  (1062 378)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 378)  (1063 378)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 378)  (1064 378)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 378)  (1065 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 378)  (1067 378)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 378)  (1068 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 378)  (1069 378)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 378)  (1073 378)  LC_5 Logic Functioning bit
 (38 10)  (1074 378)  (1074 378)  LC_5 Logic Functioning bit
 (39 10)  (1075 378)  (1075 378)  LC_5 Logic Functioning bit
 (41 10)  (1077 378)  (1077 378)  LC_5 Logic Functioning bit
 (45 10)  (1081 378)  (1081 378)  LC_5 Logic Functioning bit
 (50 10)  (1086 378)  (1086 378)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (1057 379)  (1057 379)  routing T_20_23.sp4_h_l_34 <X> T_20_23.lc_trk_g2_7
 (22 11)  (1058 379)  (1058 379)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1059 379)  (1059 379)  routing T_20_23.sp12_v_t_21 <X> T_20_23.lc_trk_g2_6
 (25 11)  (1061 379)  (1061 379)  routing T_20_23.sp12_v_t_21 <X> T_20_23.lc_trk_g2_6
 (26 11)  (1062 379)  (1062 379)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 379)  (1063 379)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 379)  (1064 379)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 379)  (1065 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 379)  (1066 379)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 379)  (1067 379)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (39 11)  (1075 379)  (1075 379)  LC_5 Logic Functioning bit
 (40 11)  (1076 379)  (1076 379)  LC_5 Logic Functioning bit
 (53 11)  (1089 379)  (1089 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (1057 380)  (1057 380)  routing T_20_23.sp4_v_t_22 <X> T_20_23.lc_trk_g3_3
 (22 12)  (1058 380)  (1058 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1059 380)  (1059 380)  routing T_20_23.sp4_v_t_22 <X> T_20_23.lc_trk_g3_3
 (28 12)  (1064 380)  (1064 380)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 380)  (1065 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 380)  (1066 380)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 380)  (1068 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 380)  (1069 380)  routing T_20_23.lc_trk_g2_1 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 380)  (1072 380)  LC_6 Logic Functioning bit
 (38 12)  (1074 380)  (1074 380)  LC_6 Logic Functioning bit
 (45 12)  (1081 380)  (1081 380)  LC_6 Logic Functioning bit
 (47 12)  (1083 380)  (1083 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (1084 380)  (1084 380)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (1087 380)  (1087 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (1057 381)  (1057 381)  routing T_20_23.sp4_v_t_22 <X> T_20_23.lc_trk_g3_3
 (30 13)  (1066 381)  (1066 381)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (1072 381)  (1072 381)  LC_6 Logic Functioning bit
 (38 13)  (1074 381)  (1074 381)  LC_6 Logic Functioning bit
 (47 13)  (1083 381)  (1083 381)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (1036 382)  (1036 382)  routing T_20_23.glb_netwk_4 <X> T_20_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 382)  (1037 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1058 382)  (1058 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (1061 382)  (1061 382)  routing T_20_23.sp4_h_r_46 <X> T_20_23.lc_trk_g3_6
 (21 15)  (1057 383)  (1057 383)  routing T_20_23.sp4_r_v_b_47 <X> T_20_23.lc_trk_g3_7
 (22 15)  (1058 383)  (1058 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1059 383)  (1059 383)  routing T_20_23.sp4_h_r_46 <X> T_20_23.lc_trk_g3_6
 (24 15)  (1060 383)  (1060 383)  routing T_20_23.sp4_h_r_46 <X> T_20_23.lc_trk_g3_6
 (25 15)  (1061 383)  (1061 383)  routing T_20_23.sp4_h_r_46 <X> T_20_23.lc_trk_g3_6


LogicTile_21_23

 (3 13)  (1093 381)  (1093 381)  routing T_21_23.sp12_h_l_22 <X> T_21_23.sp12_h_r_1


LogicTile_22_23

 (2 8)  (1146 376)  (1146 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_23_23

 (6 2)  (1204 370)  (1204 370)  routing T_23_23.sp4_h_l_42 <X> T_23_23.sp4_v_t_37
 (8 6)  (1206 374)  (1206 374)  routing T_23_23.sp4_h_r_4 <X> T_23_23.sp4_h_l_41
 (8 9)  (1206 377)  (1206 377)  routing T_23_23.sp4_h_l_42 <X> T_23_23.sp4_v_b_7
 (9 9)  (1207 377)  (1207 377)  routing T_23_23.sp4_h_l_42 <X> T_23_23.sp4_v_b_7


LogicTile_24_23

 (28 0)  (1280 368)  (1280 368)  routing T_24_23.lc_trk_g2_1 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 368)  (1281 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 368)  (1283 368)  routing T_24_23.lc_trk_g1_4 <X> T_24_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 368)  (1284 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 368)  (1286 368)  routing T_24_23.lc_trk_g1_4 <X> T_24_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 368)  (1288 368)  LC_0 Logic Functioning bit
 (37 0)  (1289 368)  (1289 368)  LC_0 Logic Functioning bit
 (27 1)  (1279 369)  (1279 369)  routing T_24_23.lc_trk_g1_1 <X> T_24_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 369)  (1281 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1284 369)  (1284 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1285 369)  (1285 369)  routing T_24_23.lc_trk_g2_0 <X> T_24_23.input_2_0
 (36 1)  (1288 369)  (1288 369)  LC_0 Logic Functioning bit
 (37 1)  (1289 369)  (1289 369)  LC_0 Logic Functioning bit
 (39 1)  (1291 369)  (1291 369)  LC_0 Logic Functioning bit
 (40 1)  (1292 369)  (1292 369)  LC_0 Logic Functioning bit
 (42 1)  (1294 369)  (1294 369)  LC_0 Logic Functioning bit
 (52 1)  (1304 369)  (1304 369)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (53 1)  (1305 369)  (1305 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (15 4)  (1267 372)  (1267 372)  routing T_24_23.sp4_h_l_4 <X> T_24_23.lc_trk_g1_1
 (16 4)  (1268 372)  (1268 372)  routing T_24_23.sp4_h_l_4 <X> T_24_23.lc_trk_g1_1
 (17 4)  (1269 372)  (1269 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1270 372)  (1270 372)  routing T_24_23.sp4_h_l_4 <X> T_24_23.lc_trk_g1_1
 (18 5)  (1270 373)  (1270 373)  routing T_24_23.sp4_h_l_4 <X> T_24_23.lc_trk_g1_1
 (17 6)  (1269 374)  (1269 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (1274 374)  (1274 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1275 374)  (1275 374)  routing T_24_23.sp12_h_r_23 <X> T_24_23.lc_trk_g1_7
 (15 7)  (1267 375)  (1267 375)  routing T_24_23.bot_op_4 <X> T_24_23.lc_trk_g1_4
 (17 7)  (1269 375)  (1269 375)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (1273 375)  (1273 375)  routing T_24_23.sp12_h_r_23 <X> T_24_23.lc_trk_g1_7
 (14 8)  (1266 376)  (1266 376)  routing T_24_23.sp12_v_b_0 <X> T_24_23.lc_trk_g2_0
 (17 8)  (1269 376)  (1269 376)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1270 376)  (1270 376)  routing T_24_23.bnl_op_1 <X> T_24_23.lc_trk_g2_1
 (26 8)  (1278 376)  (1278 376)  routing T_24_23.lc_trk_g1_7 <X> T_24_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (1280 376)  (1280 376)  routing T_24_23.lc_trk_g2_1 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 376)  (1281 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 376)  (1283 376)  routing T_24_23.lc_trk_g1_4 <X> T_24_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 376)  (1284 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 376)  (1286 376)  routing T_24_23.lc_trk_g1_4 <X> T_24_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 376)  (1287 376)  routing T_24_23.lc_trk_g1_5 <X> T_24_23.input_2_4
 (36 8)  (1288 376)  (1288 376)  LC_4 Logic Functioning bit
 (37 8)  (1289 376)  (1289 376)  LC_4 Logic Functioning bit
 (14 9)  (1266 377)  (1266 377)  routing T_24_23.sp12_v_b_0 <X> T_24_23.lc_trk_g2_0
 (15 9)  (1267 377)  (1267 377)  routing T_24_23.sp12_v_b_0 <X> T_24_23.lc_trk_g2_0
 (17 9)  (1269 377)  (1269 377)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (18 9)  (1270 377)  (1270 377)  routing T_24_23.bnl_op_1 <X> T_24_23.lc_trk_g2_1
 (26 9)  (1278 377)  (1278 377)  routing T_24_23.lc_trk_g1_7 <X> T_24_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 377)  (1279 377)  routing T_24_23.lc_trk_g1_7 <X> T_24_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 377)  (1281 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (1284 377)  (1284 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1286 377)  (1286 377)  routing T_24_23.lc_trk_g1_5 <X> T_24_23.input_2_4
 (36 9)  (1288 377)  (1288 377)  LC_4 Logic Functioning bit
 (37 9)  (1289 377)  (1289 377)  LC_4 Logic Functioning bit
 (39 9)  (1291 377)  (1291 377)  LC_4 Logic Functioning bit
 (40 9)  (1292 377)  (1292 377)  LC_4 Logic Functioning bit
 (42 9)  (1294 377)  (1294 377)  LC_4 Logic Functioning bit
 (52 9)  (1304 377)  (1304 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (1305 377)  (1305 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41


RAM_Tile_25_23

 (3 0)  (1309 368)  (1309 368)  routing T_25_23.sp12_v_t_23 <X> T_25_23.sp12_v_b_0
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 4)  (1310 372)  (1310 372)  routing T_25_23.sp4_h_l_44 <X> T_25_23.sp4_v_b_3
 (6 4)  (1312 372)  (1312 372)  routing T_25_23.sp4_h_l_44 <X> T_25_23.sp4_v_b_3
 (5 5)  (1311 373)  (1311 373)  routing T_25_23.sp4_h_l_44 <X> T_25_23.sp4_v_b_3
 (28 8)  (1334 376)  (1334 376)  routing T_25_23.lc_trk_g2_7 <X> T_25_23.wire_bram/ram/WDATA_11
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 376)  (1336 376)  routing T_25_23.lc_trk_g2_7 <X> T_25_23.wire_bram/ram/WDATA_11
 (30 9)  (1336 377)  (1336 377)  routing T_25_23.lc_trk_g2_7 <X> T_25_23.wire_bram/ram/WDATA_11
 (40 9)  (1346 377)  (1346 377)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (21 10)  (1327 378)  (1327 378)  routing T_25_23.bnl_op_7 <X> T_25_23.lc_trk_g2_7
 (22 10)  (1328 378)  (1328 378)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (17 11)  (1323 379)  (1323 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1327 379)  (1327 379)  routing T_25_23.bnl_op_7 <X> T_25_23.lc_trk_g2_7
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE
 (3 15)  (1309 383)  (1309 383)  routing T_25_23.sp12_h_l_22 <X> T_25_23.sp12_v_t_22
 (5 15)  (1311 383)  (1311 383)  routing T_25_23.sp4_h_l_44 <X> T_25_23.sp4_v_t_44


LogicTile_26_23

 (1 3)  (1349 371)  (1349 371)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_27_23

 (8 6)  (1410 374)  (1410 374)  routing T_27_23.sp4_v_t_47 <X> T_27_23.sp4_h_l_41
 (9 6)  (1411 374)  (1411 374)  routing T_27_23.sp4_v_t_47 <X> T_27_23.sp4_h_l_41
 (10 6)  (1412 374)  (1412 374)  routing T_27_23.sp4_v_t_47 <X> T_27_23.sp4_h_l_41


LogicTile_28_23

 (3 3)  (1459 371)  (1459 371)  routing T_28_23.sp12_v_b_0 <X> T_28_23.sp12_h_l_23
 (2 12)  (1458 380)  (1458 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_23

 (4 1)  (1514 369)  (1514 369)  routing T_29_23.sp4_h_l_41 <X> T_29_23.sp4_h_r_0
 (6 1)  (1516 369)  (1516 369)  routing T_29_23.sp4_h_l_41 <X> T_29_23.sp4_h_r_0
 (3 2)  (1513 370)  (1513 370)  routing T_29_23.sp12_v_t_23 <X> T_29_23.sp12_h_l_23


LogicTile_30_23

 (14 0)  (1578 368)  (1578 368)  routing T_30_23.sp12_h_r_0 <X> T_30_23.lc_trk_g0_0
 (27 0)  (1591 368)  (1591 368)  routing T_30_23.lc_trk_g1_0 <X> T_30_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1593 368)  (1593 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1595 368)  (1595 368)  routing T_30_23.lc_trk_g3_6 <X> T_30_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1596 368)  (1596 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1597 368)  (1597 368)  routing T_30_23.lc_trk_g3_6 <X> T_30_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (1598 368)  (1598 368)  routing T_30_23.lc_trk_g3_6 <X> T_30_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (1601 368)  (1601 368)  LC_0 Logic Functioning bit
 (39 0)  (1603 368)  (1603 368)  LC_0 Logic Functioning bit
 (44 0)  (1608 368)  (1608 368)  LC_0 Logic Functioning bit
 (45 0)  (1609 368)  (1609 368)  LC_0 Logic Functioning bit
 (52 0)  (1616 368)  (1616 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (1578 369)  (1578 369)  routing T_30_23.sp12_h_r_0 <X> T_30_23.lc_trk_g0_0
 (15 1)  (1579 369)  (1579 369)  routing T_30_23.sp12_h_r_0 <X> T_30_23.lc_trk_g0_0
 (17 1)  (1581 369)  (1581 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (1586 369)  (1586 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1590 369)  (1590 369)  routing T_30_23.lc_trk_g0_2 <X> T_30_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1593 369)  (1593 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1595 369)  (1595 369)  routing T_30_23.lc_trk_g3_6 <X> T_30_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1596 369)  (1596 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (41 1)  (1605 369)  (1605 369)  LC_0 Logic Functioning bit
 (43 1)  (1607 369)  (1607 369)  LC_0 Logic Functioning bit
 (0 2)  (1564 370)  (1564 370)  routing T_30_23.glb_netwk_6 <X> T_30_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1565 370)  (1565 370)  routing T_30_23.glb_netwk_6 <X> T_30_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1566 370)  (1566 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1586 370)  (1586 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (1590 370)  (1590 370)  routing T_30_23.lc_trk_g0_7 <X> T_30_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (1591 370)  (1591 370)  routing T_30_23.lc_trk_g3_1 <X> T_30_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1592 370)  (1592 370)  routing T_30_23.lc_trk_g3_1 <X> T_30_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1593 370)  (1593 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1596 370)  (1596 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1601 370)  (1601 370)  LC_1 Logic Functioning bit
 (39 2)  (1603 370)  (1603 370)  LC_1 Logic Functioning bit
 (44 2)  (1608 370)  (1608 370)  LC_1 Logic Functioning bit
 (45 2)  (1609 370)  (1609 370)  LC_1 Logic Functioning bit
 (52 2)  (1616 370)  (1616 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (1585 371)  (1585 371)  routing T_30_23.sp4_r_v_b_31 <X> T_30_23.lc_trk_g0_7
 (26 3)  (1590 371)  (1590 371)  routing T_30_23.lc_trk_g0_7 <X> T_30_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1593 371)  (1593 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (41 3)  (1605 371)  (1605 371)  LC_1 Logic Functioning bit
 (43 3)  (1607 371)  (1607 371)  LC_1 Logic Functioning bit
 (14 4)  (1578 372)  (1578 372)  routing T_30_23.wire_logic_cluster/lc_0/out <X> T_30_23.lc_trk_g1_0
 (21 4)  (1585 372)  (1585 372)  routing T_30_23.wire_logic_cluster/lc_3/out <X> T_30_23.lc_trk_g1_3
 (22 4)  (1586 372)  (1586 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1589 372)  (1589 372)  routing T_30_23.wire_logic_cluster/lc_2/out <X> T_30_23.lc_trk_g1_2
 (27 4)  (1591 372)  (1591 372)  routing T_30_23.lc_trk_g1_2 <X> T_30_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1593 372)  (1593 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1596 372)  (1596 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1601 372)  (1601 372)  LC_2 Logic Functioning bit
 (39 4)  (1603 372)  (1603 372)  LC_2 Logic Functioning bit
 (44 4)  (1608 372)  (1608 372)  LC_2 Logic Functioning bit
 (45 4)  (1609 372)  (1609 372)  LC_2 Logic Functioning bit
 (3 5)  (1567 373)  (1567 373)  routing T_30_23.sp12_h_l_23 <X> T_30_23.sp12_h_r_0
 (17 5)  (1581 373)  (1581 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1586 373)  (1586 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (1590 373)  (1590 373)  routing T_30_23.lc_trk_g0_2 <X> T_30_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1593 373)  (1593 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1594 373)  (1594 373)  routing T_30_23.lc_trk_g1_2 <X> T_30_23.wire_logic_cluster/lc_2/in_1
 (41 5)  (1605 373)  (1605 373)  LC_2 Logic Functioning bit
 (43 5)  (1607 373)  (1607 373)  LC_2 Logic Functioning bit
 (51 5)  (1615 373)  (1615 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (1581 374)  (1581 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1582 374)  (1582 374)  routing T_30_23.wire_logic_cluster/lc_5/out <X> T_30_23.lc_trk_g1_5
 (25 6)  (1589 374)  (1589 374)  routing T_30_23.wire_logic_cluster/lc_6/out <X> T_30_23.lc_trk_g1_6
 (26 6)  (1590 374)  (1590 374)  routing T_30_23.lc_trk_g0_7 <X> T_30_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (1591 374)  (1591 374)  routing T_30_23.lc_trk_g1_3 <X> T_30_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1593 374)  (1593 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1596 374)  (1596 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1601 374)  (1601 374)  LC_3 Logic Functioning bit
 (39 6)  (1603 374)  (1603 374)  LC_3 Logic Functioning bit
 (44 6)  (1608 374)  (1608 374)  LC_3 Logic Functioning bit
 (45 6)  (1609 374)  (1609 374)  LC_3 Logic Functioning bit
 (22 7)  (1586 375)  (1586 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1590 375)  (1590 375)  routing T_30_23.lc_trk_g0_7 <X> T_30_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1593 375)  (1593 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1594 375)  (1594 375)  routing T_30_23.lc_trk_g1_3 <X> T_30_23.wire_logic_cluster/lc_3/in_1
 (41 7)  (1605 375)  (1605 375)  LC_3 Logic Functioning bit
 (43 7)  (1607 375)  (1607 375)  LC_3 Logic Functioning bit
 (48 7)  (1612 375)  (1612 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (1591 376)  (1591 376)  routing T_30_23.lc_trk_g3_4 <X> T_30_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1592 376)  (1592 376)  routing T_30_23.lc_trk_g3_4 <X> T_30_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1593 376)  (1593 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1594 376)  (1594 376)  routing T_30_23.lc_trk_g3_4 <X> T_30_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1596 376)  (1596 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1601 376)  (1601 376)  LC_4 Logic Functioning bit
 (39 8)  (1603 376)  (1603 376)  LC_4 Logic Functioning bit
 (44 8)  (1608 376)  (1608 376)  LC_4 Logic Functioning bit
 (45 8)  (1609 376)  (1609 376)  LC_4 Logic Functioning bit
 (26 9)  (1590 377)  (1590 377)  routing T_30_23.lc_trk_g0_2 <X> T_30_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1593 377)  (1593 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (1605 377)  (1605 377)  LC_4 Logic Functioning bit
 (43 9)  (1607 377)  (1607 377)  LC_4 Logic Functioning bit
 (46 9)  (1610 377)  (1610 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (26 10)  (1590 378)  (1590 378)  routing T_30_23.lc_trk_g0_7 <X> T_30_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (1591 378)  (1591 378)  routing T_30_23.lc_trk_g1_5 <X> T_30_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1593 378)  (1593 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1594 378)  (1594 378)  routing T_30_23.lc_trk_g1_5 <X> T_30_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (1596 378)  (1596 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1601 378)  (1601 378)  LC_5 Logic Functioning bit
 (39 10)  (1603 378)  (1603 378)  LC_5 Logic Functioning bit
 (44 10)  (1608 378)  (1608 378)  LC_5 Logic Functioning bit
 (45 10)  (1609 378)  (1609 378)  LC_5 Logic Functioning bit
 (26 11)  (1590 379)  (1590 379)  routing T_30_23.lc_trk_g0_7 <X> T_30_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1593 379)  (1593 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (41 11)  (1605 379)  (1605 379)  LC_5 Logic Functioning bit
 (43 11)  (1607 379)  (1607 379)  LC_5 Logic Functioning bit
 (51 11)  (1615 379)  (1615 379)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (1581 380)  (1581 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1582 380)  (1582 380)  routing T_30_23.wire_logic_cluster/lc_1/out <X> T_30_23.lc_trk_g3_1
 (27 12)  (1591 380)  (1591 380)  routing T_30_23.lc_trk_g1_6 <X> T_30_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1593 380)  (1593 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1594 380)  (1594 380)  routing T_30_23.lc_trk_g1_6 <X> T_30_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1596 380)  (1596 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1601 380)  (1601 380)  LC_6 Logic Functioning bit
 (39 12)  (1603 380)  (1603 380)  LC_6 Logic Functioning bit
 (44 12)  (1608 380)  (1608 380)  LC_6 Logic Functioning bit
 (45 12)  (1609 380)  (1609 380)  LC_6 Logic Functioning bit
 (52 12)  (1616 380)  (1616 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (1590 381)  (1590 381)  routing T_30_23.lc_trk_g0_2 <X> T_30_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1593 381)  (1593 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1594 381)  (1594 381)  routing T_30_23.lc_trk_g1_6 <X> T_30_23.wire_logic_cluster/lc_6/in_1
 (41 13)  (1605 381)  (1605 381)  LC_6 Logic Functioning bit
 (43 13)  (1607 381)  (1607 381)  LC_6 Logic Functioning bit
 (0 14)  (1564 382)  (1564 382)  routing T_30_23.glb_netwk_4 <X> T_30_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1565 382)  (1565 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1578 382)  (1578 382)  routing T_30_23.wire_logic_cluster/lc_4/out <X> T_30_23.lc_trk_g3_4
 (21 14)  (1585 382)  (1585 382)  routing T_30_23.wire_logic_cluster/lc_7/out <X> T_30_23.lc_trk_g3_7
 (22 14)  (1586 382)  (1586 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (1589 382)  (1589 382)  routing T_30_23.sp4_h_r_46 <X> T_30_23.lc_trk_g3_6
 (26 14)  (1590 382)  (1590 382)  routing T_30_23.lc_trk_g0_7 <X> T_30_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (1591 382)  (1591 382)  routing T_30_23.lc_trk_g3_7 <X> T_30_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (1592 382)  (1592 382)  routing T_30_23.lc_trk_g3_7 <X> T_30_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1593 382)  (1593 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1594 382)  (1594 382)  routing T_30_23.lc_trk_g3_7 <X> T_30_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1596 382)  (1596 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1601 382)  (1601 382)  LC_7 Logic Functioning bit
 (39 14)  (1603 382)  (1603 382)  LC_7 Logic Functioning bit
 (44 14)  (1608 382)  (1608 382)  LC_7 Logic Functioning bit
 (45 14)  (1609 382)  (1609 382)  LC_7 Logic Functioning bit
 (52 14)  (1616 382)  (1616 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (1581 383)  (1581 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1586 383)  (1586 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1587 383)  (1587 383)  routing T_30_23.sp4_h_r_46 <X> T_30_23.lc_trk_g3_6
 (24 15)  (1588 383)  (1588 383)  routing T_30_23.sp4_h_r_46 <X> T_30_23.lc_trk_g3_6
 (25 15)  (1589 383)  (1589 383)  routing T_30_23.sp4_h_r_46 <X> T_30_23.lc_trk_g3_6
 (26 15)  (1590 383)  (1590 383)  routing T_30_23.lc_trk_g0_7 <X> T_30_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1593 383)  (1593 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1594 383)  (1594 383)  routing T_30_23.lc_trk_g3_7 <X> T_30_23.wire_logic_cluster/lc_7/in_1
 (41 15)  (1605 383)  (1605 383)  LC_7 Logic Functioning bit
 (43 15)  (1607 383)  (1607 383)  LC_7 Logic Functioning bit


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (12 6)  (1738 374)  (1738 374)  routing T_33_23.span4_horz_37 <X> T_33_23.span4_vert_t_14
 (4 7)  (1730 375)  (1730 375)  routing T_33_23.span12_horz_22 <X> T_33_23.lc_trk_g0_6
 (6 7)  (1732 375)  (1732 375)  routing T_33_23.span12_horz_22 <X> T_33_23.lc_trk_g0_6
 (7 7)  (1733 375)  (1733 375)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_22 lc_trk_g0_6
 (13 7)  (1739 375)  (1739 375)  routing T_33_23.span4_horz_37 <X> T_33_23.span4_vert_b_2
 (4 8)  (1730 376)  (1730 376)  routing T_33_23.span4_horz_32 <X> T_33_23.lc_trk_g1_0
 (5 9)  (1731 377)  (1731 377)  routing T_33_23.span4_horz_32 <X> T_33_23.lc_trk_g1_0
 (6 9)  (1732 377)  (1732 377)  routing T_33_23.span4_horz_32 <X> T_33_23.lc_trk_g1_0
 (7 9)  (1733 377)  (1733 377)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_32 lc_trk_g1_0
 (10 10)  (1736 378)  (1736 378)  routing T_33_23.lc_trk_g0_6 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 378)  (1738 378)  routing T_33_23.lc_trk_g1_0 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (10 11)  (1736 379)  (1736 379)  routing T_33_23.lc_trk_g0_6 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (7 6)  (10 358)  (10 358)  Enable bit of Mux _local_links/g0_mux_7 => logic_op_rgt_7 lc_trk_g0_7
 (8 6)  (9 358)  (9 358)  routing T_0_22.logic_op_rgt_7 <X> T_0_22.lc_trk_g0_7
 (8 7)  (9 359)  (9 359)  routing T_0_22.logic_op_rgt_7 <X> T_0_22.lc_trk_g0_7
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g0_7 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g0_7 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_1_22

 (22 12)  (40 364)  (40 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (41 364)  (41 364)  routing T_1_22.sp12_v_b_11 <X> T_1_22.lc_trk_g3_3
 (25 12)  (43 364)  (43 364)  routing T_1_22.bnl_op_2 <X> T_1_22.lc_trk_g3_2
 (22 13)  (40 365)  (40 365)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (43 365)  (43 365)  routing T_1_22.bnl_op_2 <X> T_1_22.lc_trk_g3_2
 (32 14)  (50 366)  (50 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 366)  (51 366)  routing T_1_22.lc_trk_g3_3 <X> T_1_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 366)  (52 366)  routing T_1_22.lc_trk_g3_3 <X> T_1_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (55 366)  (55 366)  LC_7 Logic Functioning bit
 (39 14)  (57 366)  (57 366)  LC_7 Logic Functioning bit
 (40 14)  (58 366)  (58 366)  LC_7 Logic Functioning bit
 (41 14)  (59 366)  (59 366)  LC_7 Logic Functioning bit
 (42 14)  (60 366)  (60 366)  LC_7 Logic Functioning bit
 (43 14)  (61 366)  (61 366)  LC_7 Logic Functioning bit
 (26 15)  (44 367)  (44 367)  routing T_1_22.lc_trk_g3_2 <X> T_1_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 367)  (45 367)  routing T_1_22.lc_trk_g3_2 <X> T_1_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 367)  (46 367)  routing T_1_22.lc_trk_g3_2 <X> T_1_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 367)  (47 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 367)  (49 367)  routing T_1_22.lc_trk_g3_3 <X> T_1_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (54 367)  (54 367)  LC_7 Logic Functioning bit
 (38 15)  (56 367)  (56 367)  LC_7 Logic Functioning bit
 (40 15)  (58 367)  (58 367)  LC_7 Logic Functioning bit
 (41 15)  (59 367)  (59 367)  LC_7 Logic Functioning bit
 (42 15)  (60 367)  (60 367)  LC_7 Logic Functioning bit
 (43 15)  (61 367)  (61 367)  LC_7 Logic Functioning bit


LogicTile_4_22

 (26 4)  (206 356)  (206 356)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (31 4)  (211 356)  (211 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 356)  (212 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 356)  (213 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 356)  (214 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 356)  (216 356)  LC_2 Logic Functioning bit
 (38 4)  (218 356)  (218 356)  LC_2 Logic Functioning bit
 (27 5)  (207 357)  (207 357)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 357)  (209 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 357)  (211 357)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (217 357)  (217 357)  LC_2 Logic Functioning bit
 (39 5)  (219 357)  (219 357)  LC_2 Logic Functioning bit
 (51 5)  (231 357)  (231 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (197 358)  (197 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (198 359)  (198 359)  routing T_4_22.sp4_r_v_b_29 <X> T_4_22.lc_trk_g1_5
 (15 10)  (195 362)  (195 362)  routing T_4_22.sp4_v_t_32 <X> T_4_22.lc_trk_g2_5
 (16 10)  (196 362)  (196 362)  routing T_4_22.sp4_v_t_32 <X> T_4_22.lc_trk_g2_5
 (17 10)  (197 362)  (197 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 12)  (206 364)  (206 364)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (31 12)  (211 364)  (211 364)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 364)  (212 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 364)  (213 364)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 364)  (216 364)  LC_6 Logic Functioning bit
 (38 12)  (218 364)  (218 364)  LC_6 Logic Functioning bit
 (27 13)  (207 365)  (207 365)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 365)  (209 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (217 365)  (217 365)  LC_6 Logic Functioning bit
 (39 13)  (219 365)  (219 365)  LC_6 Logic Functioning bit
 (48 13)  (228 365)  (228 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (205 366)  (205 366)  routing T_4_22.sp4_v_b_30 <X> T_4_22.lc_trk_g3_6
 (22 15)  (202 367)  (202 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (203 367)  (203 367)  routing T_4_22.sp4_v_b_30 <X> T_4_22.lc_trk_g3_6


LogicTile_6_22

 (8 0)  (296 352)  (296 352)  routing T_6_22.sp4_v_b_1 <X> T_6_22.sp4_h_r_1
 (9 0)  (297 352)  (297 352)  routing T_6_22.sp4_v_b_1 <X> T_6_22.sp4_h_r_1


RAM_Tile_8_22

 (11 0)  (407 352)  (407 352)  routing T_8_22.sp4_h_r_9 <X> T_8_22.sp4_v_b_2
 (8 1)  (404 353)  (404 353)  routing T_8_22.sp4_h_r_1 <X> T_8_22.sp4_v_b_1


LogicTile_9_22

 (15 0)  (453 352)  (453 352)  routing T_9_22.bot_op_1 <X> T_9_22.lc_trk_g0_1
 (17 0)  (455 352)  (455 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (460 352)  (460 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (462 352)  (462 352)  routing T_9_22.bot_op_3 <X> T_9_22.lc_trk_g0_3
 (14 2)  (452 354)  (452 354)  routing T_9_22.bnr_op_4 <X> T_9_22.lc_trk_g0_4
 (21 2)  (459 354)  (459 354)  routing T_9_22.bnr_op_7 <X> T_9_22.lc_trk_g0_7
 (22 2)  (460 354)  (460 354)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (463 354)  (463 354)  routing T_9_22.sp4_h_r_14 <X> T_9_22.lc_trk_g0_6
 (26 2)  (464 354)  (464 354)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 354)  (465 354)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 354)  (466 354)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 354)  (467 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 354)  (469 354)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 354)  (470 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 354)  (471 354)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 354)  (472 354)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 354)  (473 354)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.input_2_1
 (38 2)  (476 354)  (476 354)  LC_1 Logic Functioning bit
 (40 2)  (478 354)  (478 354)  LC_1 Logic Functioning bit
 (41 2)  (479 354)  (479 354)  LC_1 Logic Functioning bit
 (43 2)  (481 354)  (481 354)  LC_1 Logic Functioning bit
 (14 3)  (452 355)  (452 355)  routing T_9_22.bnr_op_4 <X> T_9_22.lc_trk_g0_4
 (17 3)  (455 355)  (455 355)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (459 355)  (459 355)  routing T_9_22.bnr_op_7 <X> T_9_22.lc_trk_g0_7
 (22 3)  (460 355)  (460 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (461 355)  (461 355)  routing T_9_22.sp4_h_r_14 <X> T_9_22.lc_trk_g0_6
 (24 3)  (462 355)  (462 355)  routing T_9_22.sp4_h_r_14 <X> T_9_22.lc_trk_g0_6
 (26 3)  (464 355)  (464 355)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 355)  (465 355)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 355)  (467 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 355)  (468 355)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 355)  (470 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (472 355)  (472 355)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.input_2_1
 (36 3)  (474 355)  (474 355)  LC_1 Logic Functioning bit
 (37 3)  (475 355)  (475 355)  LC_1 Logic Functioning bit
 (38 3)  (476 355)  (476 355)  LC_1 Logic Functioning bit
 (43 3)  (481 355)  (481 355)  LC_1 Logic Functioning bit
 (48 3)  (486 355)  (486 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (459 356)  (459 356)  routing T_9_22.bnr_op_3 <X> T_9_22.lc_trk_g1_3
 (22 4)  (460 356)  (460 356)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (464 356)  (464 356)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 356)  (465 356)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 356)  (467 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 356)  (468 356)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 356)  (470 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 356)  (471 356)  routing T_9_22.lc_trk_g2_3 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 356)  (473 356)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.input_2_2
 (40 4)  (478 356)  (478 356)  LC_2 Logic Functioning bit
 (41 4)  (479 356)  (479 356)  LC_2 Logic Functioning bit
 (42 4)  (480 356)  (480 356)  LC_2 Logic Functioning bit
 (43 4)  (481 356)  (481 356)  LC_2 Logic Functioning bit
 (46 4)  (484 356)  (484 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (486 356)  (486 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (21 5)  (459 357)  (459 357)  routing T_9_22.bnr_op_3 <X> T_9_22.lc_trk_g1_3
 (27 5)  (465 357)  (465 357)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 357)  (466 357)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 357)  (467 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 357)  (469 357)  routing T_9_22.lc_trk_g2_3 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 357)  (470 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (473 357)  (473 357)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.input_2_2
 (37 5)  (475 357)  (475 357)  LC_2 Logic Functioning bit
 (38 5)  (476 357)  (476 357)  LC_2 Logic Functioning bit
 (40 5)  (478 357)  (478 357)  LC_2 Logic Functioning bit
 (43 5)  (481 357)  (481 357)  LC_2 Logic Functioning bit
 (14 6)  (452 358)  (452 358)  routing T_9_22.sp4_h_l_1 <X> T_9_22.lc_trk_g1_4
 (15 6)  (453 358)  (453 358)  routing T_9_22.bot_op_5 <X> T_9_22.lc_trk_g1_5
 (17 6)  (455 358)  (455 358)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (460 358)  (460 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (463 358)  (463 358)  routing T_9_22.sp4_h_r_14 <X> T_9_22.lc_trk_g1_6
 (26 6)  (464 358)  (464 358)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 358)  (465 358)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 358)  (466 358)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 358)  (467 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 358)  (469 358)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 358)  (470 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 358)  (471 358)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 358)  (472 358)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 358)  (473 358)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.input_2_3
 (36 6)  (474 358)  (474 358)  LC_3 Logic Functioning bit
 (37 6)  (475 358)  (475 358)  LC_3 Logic Functioning bit
 (39 6)  (477 358)  (477 358)  LC_3 Logic Functioning bit
 (42 6)  (480 358)  (480 358)  LC_3 Logic Functioning bit
 (15 7)  (453 359)  (453 359)  routing T_9_22.sp4_h_l_1 <X> T_9_22.lc_trk_g1_4
 (16 7)  (454 359)  (454 359)  routing T_9_22.sp4_h_l_1 <X> T_9_22.lc_trk_g1_4
 (17 7)  (455 359)  (455 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (459 359)  (459 359)  routing T_9_22.sp4_r_v_b_31 <X> T_9_22.lc_trk_g1_7
 (22 7)  (460 359)  (460 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (461 359)  (461 359)  routing T_9_22.sp4_h_r_14 <X> T_9_22.lc_trk_g1_6
 (24 7)  (462 359)  (462 359)  routing T_9_22.sp4_h_r_14 <X> T_9_22.lc_trk_g1_6
 (26 7)  (464 359)  (464 359)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 359)  (465 359)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 359)  (467 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 359)  (468 359)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 359)  (470 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (472 359)  (472 359)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.input_2_3
 (39 7)  (477 359)  (477 359)  LC_3 Logic Functioning bit
 (40 7)  (478 359)  (478 359)  LC_3 Logic Functioning bit
 (41 7)  (479 359)  (479 359)  LC_3 Logic Functioning bit
 (42 7)  (480 359)  (480 359)  LC_3 Logic Functioning bit
 (48 7)  (486 359)  (486 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 8)  (460 360)  (460 360)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (462 360)  (462 360)  routing T_9_22.tnr_op_3 <X> T_9_22.lc_trk_g2_3
 (28 8)  (466 360)  (466 360)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 360)  (468 360)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 360)  (469 360)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (473 360)  (473 360)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.input_2_4
 (36 8)  (474 360)  (474 360)  LC_4 Logic Functioning bit
 (39 8)  (477 360)  (477 360)  LC_4 Logic Functioning bit
 (41 8)  (479 360)  (479 360)  LC_4 Logic Functioning bit
 (42 8)  (480 360)  (480 360)  LC_4 Logic Functioning bit
 (30 9)  (468 361)  (468 361)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 361)  (469 361)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 361)  (470 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (472 361)  (472 361)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.input_2_4
 (35 9)  (473 361)  (473 361)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.input_2_4
 (36 9)  (474 361)  (474 361)  LC_4 Logic Functioning bit
 (39 9)  (477 361)  (477 361)  LC_4 Logic Functioning bit
 (41 9)  (479 361)  (479 361)  LC_4 Logic Functioning bit
 (42 9)  (480 361)  (480 361)  LC_4 Logic Functioning bit
 (21 10)  (459 362)  (459 362)  routing T_9_22.sp12_v_b_7 <X> T_9_22.lc_trk_g2_7
 (22 10)  (460 362)  (460 362)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (462 362)  (462 362)  routing T_9_22.sp12_v_b_7 <X> T_9_22.lc_trk_g2_7
 (29 10)  (467 362)  (467 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 362)  (468 362)  routing T_9_22.lc_trk_g0_4 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 362)  (469 362)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 362)  (472 362)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 362)  (474 362)  LC_5 Logic Functioning bit
 (38 10)  (476 362)  (476 362)  LC_5 Logic Functioning bit
 (39 10)  (477 362)  (477 362)  LC_5 Logic Functioning bit
 (43 10)  (481 362)  (481 362)  LC_5 Logic Functioning bit
 (50 10)  (488 362)  (488 362)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (459 363)  (459 363)  routing T_9_22.sp12_v_b_7 <X> T_9_22.lc_trk_g2_7
 (36 11)  (474 363)  (474 363)  LC_5 Logic Functioning bit
 (38 11)  (476 363)  (476 363)  LC_5 Logic Functioning bit
 (39 11)  (477 363)  (477 363)  LC_5 Logic Functioning bit
 (43 11)  (481 363)  (481 363)  LC_5 Logic Functioning bit
 (22 12)  (460 364)  (460 364)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (462 364)  (462 364)  routing T_9_22.tnr_op_3 <X> T_9_22.lc_trk_g3_3
 (29 12)  (467 364)  (467 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 364)  (470 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (476 364)  (476 364)  LC_6 Logic Functioning bit
 (39 12)  (477 364)  (477 364)  LC_6 Logic Functioning bit
 (40 12)  (478 364)  (478 364)  LC_6 Logic Functioning bit
 (41 12)  (479 364)  (479 364)  LC_6 Logic Functioning bit
 (42 12)  (480 364)  (480 364)  LC_6 Logic Functioning bit
 (43 12)  (481 364)  (481 364)  LC_6 Logic Functioning bit
 (50 12)  (488 364)  (488 364)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (490 364)  (490 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (464 365)  (464 365)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 365)  (465 365)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 365)  (467 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 365)  (469 365)  routing T_9_22.lc_trk_g0_3 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 365)  (474 365)  LC_6 Logic Functioning bit
 (37 13)  (475 365)  (475 365)  LC_6 Logic Functioning bit
 (15 14)  (453 366)  (453 366)  routing T_9_22.tnr_op_5 <X> T_9_22.lc_trk_g3_5
 (17 14)  (455 366)  (455 366)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5


LogicTile_10_22

 (14 0)  (506 352)  (506 352)  routing T_10_22.wire_logic_cluster/lc_0/out <X> T_10_22.lc_trk_g0_0
 (15 0)  (507 352)  (507 352)  routing T_10_22.top_op_1 <X> T_10_22.lc_trk_g0_1
 (17 0)  (509 352)  (509 352)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (518 352)  (518 352)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 352)  (521 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 352)  (524 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 352)  (526 352)  routing T_10_22.lc_trk_g1_0 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 352)  (527 352)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.input_2_0
 (36 0)  (528 352)  (528 352)  LC_0 Logic Functioning bit
 (38 0)  (530 352)  (530 352)  LC_0 Logic Functioning bit
 (39 0)  (531 352)  (531 352)  LC_0 Logic Functioning bit
 (41 0)  (533 352)  (533 352)  LC_0 Logic Functioning bit
 (51 0)  (543 352)  (543 352)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (17 1)  (509 353)  (509 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (510 353)  (510 353)  routing T_10_22.top_op_1 <X> T_10_22.lc_trk_g0_1
 (27 1)  (519 353)  (519 353)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 353)  (520 353)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 353)  (521 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 353)  (524 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (525 353)  (525 353)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.input_2_0
 (36 1)  (528 353)  (528 353)  LC_0 Logic Functioning bit
 (37 1)  (529 353)  (529 353)  LC_0 Logic Functioning bit
 (38 1)  (530 353)  (530 353)  LC_0 Logic Functioning bit
 (39 1)  (531 353)  (531 353)  LC_0 Logic Functioning bit
 (51 1)  (543 353)  (543 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (21 2)  (513 354)  (513 354)  routing T_10_22.sp4_v_b_7 <X> T_10_22.lc_trk_g0_7
 (22 2)  (514 354)  (514 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (515 354)  (515 354)  routing T_10_22.sp4_v_b_7 <X> T_10_22.lc_trk_g0_7
 (25 2)  (517 354)  (517 354)  routing T_10_22.sp4_h_r_14 <X> T_10_22.lc_trk_g0_6
 (26 2)  (518 354)  (518 354)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 354)  (520 354)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 354)  (522 354)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 354)  (525 354)  routing T_10_22.lc_trk_g2_0 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 354)  (527 354)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.input_2_1
 (22 3)  (514 355)  (514 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (515 355)  (515 355)  routing T_10_22.sp4_h_r_14 <X> T_10_22.lc_trk_g0_6
 (24 3)  (516 355)  (516 355)  routing T_10_22.sp4_h_r_14 <X> T_10_22.lc_trk_g0_6
 (26 3)  (518 355)  (518 355)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 355)  (520 355)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 355)  (521 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 355)  (522 355)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 355)  (524 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (525 355)  (525 355)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.input_2_1
 (36 3)  (528 355)  (528 355)  LC_1 Logic Functioning bit
 (14 5)  (506 357)  (506 357)  routing T_10_22.top_op_0 <X> T_10_22.lc_trk_g1_0
 (15 5)  (507 357)  (507 357)  routing T_10_22.top_op_0 <X> T_10_22.lc_trk_g1_0
 (17 5)  (509 357)  (509 357)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (15 6)  (507 358)  (507 358)  routing T_10_22.top_op_5 <X> T_10_22.lc_trk_g1_5
 (17 6)  (509 358)  (509 358)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (514 358)  (514 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (515 358)  (515 358)  routing T_10_22.sp4_v_b_23 <X> T_10_22.lc_trk_g1_7
 (24 6)  (516 358)  (516 358)  routing T_10_22.sp4_v_b_23 <X> T_10_22.lc_trk_g1_7
 (18 7)  (510 359)  (510 359)  routing T_10_22.top_op_5 <X> T_10_22.lc_trk_g1_5
 (22 7)  (514 359)  (514 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 359)  (516 359)  routing T_10_22.top_op_6 <X> T_10_22.lc_trk_g1_6
 (25 7)  (517 359)  (517 359)  routing T_10_22.top_op_6 <X> T_10_22.lc_trk_g1_6
 (17 8)  (509 360)  (509 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 360)  (510 360)  routing T_10_22.wire_logic_cluster/lc_1/out <X> T_10_22.lc_trk_g2_1
 (26 8)  (518 360)  (518 360)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 360)  (521 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 360)  (522 360)  routing T_10_22.lc_trk_g0_7 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 360)  (523 360)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 360)  (524 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 360)  (525 360)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 360)  (526 360)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 360)  (527 360)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.input_2_4
 (40 8)  (532 360)  (532 360)  LC_4 Logic Functioning bit
 (43 8)  (535 360)  (535 360)  LC_4 Logic Functioning bit
 (15 9)  (507 361)  (507 361)  routing T_10_22.tnr_op_0 <X> T_10_22.lc_trk_g2_0
 (17 9)  (509 361)  (509 361)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 9)  (518 361)  (518 361)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 361)  (521 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 361)  (522 361)  routing T_10_22.lc_trk_g0_7 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 361)  (523 361)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 361)  (524 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (526 361)  (526 361)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.input_2_4
 (35 9)  (527 361)  (527 361)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.input_2_4
 (37 9)  (529 361)  (529 361)  LC_4 Logic Functioning bit
 (38 9)  (530 361)  (530 361)  LC_4 Logic Functioning bit
 (40 9)  (532 361)  (532 361)  LC_4 Logic Functioning bit
 (43 9)  (535 361)  (535 361)  LC_4 Logic Functioning bit
 (4 10)  (496 362)  (496 362)  routing T_10_22.sp4_h_r_0 <X> T_10_22.sp4_v_t_43
 (6 10)  (498 362)  (498 362)  routing T_10_22.sp4_h_r_0 <X> T_10_22.sp4_v_t_43
 (14 10)  (506 362)  (506 362)  routing T_10_22.rgt_op_4 <X> T_10_22.lc_trk_g2_4
 (15 10)  (507 362)  (507 362)  routing T_10_22.rgt_op_5 <X> T_10_22.lc_trk_g2_5
 (17 10)  (509 362)  (509 362)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (510 362)  (510 362)  routing T_10_22.rgt_op_5 <X> T_10_22.lc_trk_g2_5
 (21 10)  (513 362)  (513 362)  routing T_10_22.rgt_op_7 <X> T_10_22.lc_trk_g2_7
 (22 10)  (514 362)  (514 362)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (516 362)  (516 362)  routing T_10_22.rgt_op_7 <X> T_10_22.lc_trk_g2_7
 (25 10)  (517 362)  (517 362)  routing T_10_22.rgt_op_6 <X> T_10_22.lc_trk_g2_6
 (27 10)  (519 362)  (519 362)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 362)  (520 362)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 362)  (521 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 362)  (523 362)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 362)  (524 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 362)  (525 362)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 362)  (526 362)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 362)  (528 362)  LC_5 Logic Functioning bit
 (39 10)  (531 362)  (531 362)  LC_5 Logic Functioning bit
 (41 10)  (533 362)  (533 362)  LC_5 Logic Functioning bit
 (42 10)  (534 362)  (534 362)  LC_5 Logic Functioning bit
 (50 10)  (542 362)  (542 362)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (497 363)  (497 363)  routing T_10_22.sp4_h_r_0 <X> T_10_22.sp4_v_t_43
 (15 11)  (507 363)  (507 363)  routing T_10_22.rgt_op_4 <X> T_10_22.lc_trk_g2_4
 (17 11)  (509 363)  (509 363)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (514 363)  (514 363)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (516 363)  (516 363)  routing T_10_22.rgt_op_6 <X> T_10_22.lc_trk_g2_6
 (31 11)  (523 363)  (523 363)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 363)  (528 363)  LC_5 Logic Functioning bit
 (39 11)  (531 363)  (531 363)  LC_5 Logic Functioning bit
 (41 11)  (533 363)  (533 363)  LC_5 Logic Functioning bit
 (42 11)  (534 363)  (534 363)  LC_5 Logic Functioning bit
 (48 11)  (540 363)  (540 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (509 364)  (509 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (518 364)  (518 364)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 364)  (520 364)  routing T_10_22.lc_trk_g2_1 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 364)  (521 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 364)  (523 364)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 364)  (524 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 364)  (526 364)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 364)  (527 364)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.input_2_6
 (36 12)  (528 364)  (528 364)  LC_6 Logic Functioning bit
 (39 12)  (531 364)  (531 364)  LC_6 Logic Functioning bit
 (42 12)  (534 364)  (534 364)  LC_6 Logic Functioning bit
 (43 12)  (535 364)  (535 364)  LC_6 Logic Functioning bit
 (4 13)  (496 365)  (496 365)  routing T_10_22.sp4_h_l_36 <X> T_10_22.sp4_h_r_9
 (6 13)  (498 365)  (498 365)  routing T_10_22.sp4_h_l_36 <X> T_10_22.sp4_h_r_9
 (18 13)  (510 365)  (510 365)  routing T_10_22.sp4_r_v_b_41 <X> T_10_22.lc_trk_g3_1
 (27 13)  (519 365)  (519 365)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 365)  (520 365)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 365)  (521 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 365)  (523 365)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 365)  (524 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (525 365)  (525 365)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.input_2_6
 (37 13)  (529 365)  (529 365)  LC_6 Logic Functioning bit
 (38 13)  (530 365)  (530 365)  LC_6 Logic Functioning bit
 (40 13)  (532 365)  (532 365)  LC_6 Logic Functioning bit
 (41 13)  (533 365)  (533 365)  LC_6 Logic Functioning bit
 (15 14)  (507 366)  (507 366)  routing T_10_22.rgt_op_5 <X> T_10_22.lc_trk_g3_5
 (17 14)  (509 366)  (509 366)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (510 366)  (510 366)  routing T_10_22.rgt_op_5 <X> T_10_22.lc_trk_g3_5
 (21 14)  (513 366)  (513 366)  routing T_10_22.sp4_v_t_18 <X> T_10_22.lc_trk_g3_7
 (22 14)  (514 366)  (514 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (515 366)  (515 366)  routing T_10_22.sp4_v_t_18 <X> T_10_22.lc_trk_g3_7
 (29 14)  (521 366)  (521 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 366)  (523 366)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 366)  (524 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 366)  (526 366)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 366)  (528 366)  LC_7 Logic Functioning bit
 (39 14)  (531 366)  (531 366)  LC_7 Logic Functioning bit
 (41 14)  (533 366)  (533 366)  LC_7 Logic Functioning bit
 (42 14)  (534 366)  (534 366)  LC_7 Logic Functioning bit
 (50 14)  (542 366)  (542 366)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (514 367)  (514 367)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (515 367)  (515 367)  routing T_10_22.sp12_v_b_14 <X> T_10_22.lc_trk_g3_6
 (36 15)  (528 367)  (528 367)  LC_7 Logic Functioning bit
 (39 15)  (531 367)  (531 367)  LC_7 Logic Functioning bit
 (41 15)  (533 367)  (533 367)  LC_7 Logic Functioning bit
 (42 15)  (534 367)  (534 367)  LC_7 Logic Functioning bit
 (48 15)  (540 367)  (540 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (543 367)  (543 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_22

 (27 0)  (573 352)  (573 352)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 352)  (574 352)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 352)  (575 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (581 352)  (581 352)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.input_2_0
 (44 0)  (590 352)  (590 352)  LC_0 Logic Functioning bit
 (32 1)  (578 353)  (578 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (580 353)  (580 353)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.input_2_0
 (35 1)  (581 353)  (581 353)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.input_2_0
 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (1 2)  (547 354)  (547 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (572 354)  (572 354)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 354)  (573 354)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 354)  (574 354)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 354)  (575 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (587 354)  (587 354)  LC_1 Logic Functioning bit
 (43 2)  (589 354)  (589 354)  LC_1 Logic Functioning bit
 (44 2)  (590 354)  (590 354)  LC_1 Logic Functioning bit
 (45 2)  (591 354)  (591 354)  LC_1 Logic Functioning bit
 (48 2)  (594 354)  (594 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (52 2)  (598 354)  (598 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (572 355)  (572 355)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 355)  (574 355)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 355)  (575 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 355)  (582 355)  LC_1 Logic Functioning bit
 (37 3)  (583 355)  (583 355)  LC_1 Logic Functioning bit
 (38 3)  (584 355)  (584 355)  LC_1 Logic Functioning bit
 (39 3)  (585 355)  (585 355)  LC_1 Logic Functioning bit
 (41 3)  (587 355)  (587 355)  LC_1 Logic Functioning bit
 (43 3)  (589 355)  (589 355)  LC_1 Logic Functioning bit
 (21 4)  (567 356)  (567 356)  routing T_11_22.wire_logic_cluster/lc_3/out <X> T_11_22.lc_trk_g1_3
 (22 4)  (568 356)  (568 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 356)  (571 356)  routing T_11_22.wire_logic_cluster/lc_2/out <X> T_11_22.lc_trk_g1_2
 (26 4)  (572 356)  (572 356)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 356)  (573 356)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 356)  (575 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (587 356)  (587 356)  LC_2 Logic Functioning bit
 (43 4)  (589 356)  (589 356)  LC_2 Logic Functioning bit
 (44 4)  (590 356)  (590 356)  LC_2 Logic Functioning bit
 (45 4)  (591 356)  (591 356)  LC_2 Logic Functioning bit
 (22 5)  (568 357)  (568 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (573 357)  (573 357)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 357)  (574 357)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 357)  (575 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 357)  (576 357)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 357)  (582 357)  LC_2 Logic Functioning bit
 (37 5)  (583 357)  (583 357)  LC_2 Logic Functioning bit
 (38 5)  (584 357)  (584 357)  LC_2 Logic Functioning bit
 (39 5)  (585 357)  (585 357)  LC_2 Logic Functioning bit
 (41 5)  (587 357)  (587 357)  LC_2 Logic Functioning bit
 (43 5)  (589 357)  (589 357)  LC_2 Logic Functioning bit
 (47 5)  (593 357)  (593 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (594 357)  (594 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (563 358)  (563 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 358)  (564 358)  routing T_11_22.wire_logic_cluster/lc_5/out <X> T_11_22.lc_trk_g1_5
 (21 6)  (567 358)  (567 358)  routing T_11_22.sp4_h_l_10 <X> T_11_22.lc_trk_g1_7
 (22 6)  (568 358)  (568 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (569 358)  (569 358)  routing T_11_22.sp4_h_l_10 <X> T_11_22.lc_trk_g1_7
 (24 6)  (570 358)  (570 358)  routing T_11_22.sp4_h_l_10 <X> T_11_22.lc_trk_g1_7
 (25 6)  (571 358)  (571 358)  routing T_11_22.wire_logic_cluster/lc_6/out <X> T_11_22.lc_trk_g1_6
 (26 6)  (572 358)  (572 358)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 358)  (573 358)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 358)  (575 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (587 358)  (587 358)  LC_3 Logic Functioning bit
 (43 6)  (589 358)  (589 358)  LC_3 Logic Functioning bit
 (44 6)  (590 358)  (590 358)  LC_3 Logic Functioning bit
 (45 6)  (591 358)  (591 358)  LC_3 Logic Functioning bit
 (21 7)  (567 359)  (567 359)  routing T_11_22.sp4_h_l_10 <X> T_11_22.lc_trk_g1_7
 (22 7)  (568 359)  (568 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (572 359)  (572 359)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 359)  (574 359)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 359)  (575 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 359)  (576 359)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 359)  (582 359)  LC_3 Logic Functioning bit
 (37 7)  (583 359)  (583 359)  LC_3 Logic Functioning bit
 (38 7)  (584 359)  (584 359)  LC_3 Logic Functioning bit
 (39 7)  (585 359)  (585 359)  LC_3 Logic Functioning bit
 (41 7)  (587 359)  (587 359)  LC_3 Logic Functioning bit
 (43 7)  (589 359)  (589 359)  LC_3 Logic Functioning bit
 (47 7)  (593 359)  (593 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (597 359)  (597 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (572 360)  (572 360)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 360)  (573 360)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 360)  (574 360)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 360)  (575 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 360)  (576 360)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (41 8)  (587 360)  (587 360)  LC_4 Logic Functioning bit
 (43 8)  (589 360)  (589 360)  LC_4 Logic Functioning bit
 (44 8)  (590 360)  (590 360)  LC_4 Logic Functioning bit
 (45 8)  (591 360)  (591 360)  LC_4 Logic Functioning bit
 (27 9)  (573 361)  (573 361)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 361)  (574 361)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 361)  (575 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 361)  (582 361)  LC_4 Logic Functioning bit
 (37 9)  (583 361)  (583 361)  LC_4 Logic Functioning bit
 (38 9)  (584 361)  (584 361)  LC_4 Logic Functioning bit
 (39 9)  (585 361)  (585 361)  LC_4 Logic Functioning bit
 (41 9)  (587 361)  (587 361)  LC_4 Logic Functioning bit
 (43 9)  (589 361)  (589 361)  LC_4 Logic Functioning bit
 (51 9)  (597 361)  (597 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (560 362)  (560 362)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g2_4
 (22 10)  (568 362)  (568 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (572 362)  (572 362)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 362)  (573 362)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 362)  (575 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 362)  (576 362)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 362)  (578 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (41 10)  (587 362)  (587 362)  LC_5 Logic Functioning bit
 (43 10)  (589 362)  (589 362)  LC_5 Logic Functioning bit
 (44 10)  (590 362)  (590 362)  LC_5 Logic Functioning bit
 (45 10)  (591 362)  (591 362)  LC_5 Logic Functioning bit
 (51 10)  (597 362)  (597 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (560 363)  (560 363)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g2_4
 (16 11)  (562 363)  (562 363)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g2_4
 (17 11)  (563 363)  (563 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (572 363)  (572 363)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 363)  (574 363)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 363)  (575 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 363)  (582 363)  LC_5 Logic Functioning bit
 (37 11)  (583 363)  (583 363)  LC_5 Logic Functioning bit
 (38 11)  (584 363)  (584 363)  LC_5 Logic Functioning bit
 (39 11)  (585 363)  (585 363)  LC_5 Logic Functioning bit
 (41 11)  (587 363)  (587 363)  LC_5 Logic Functioning bit
 (43 11)  (589 363)  (589 363)  LC_5 Logic Functioning bit
 (17 12)  (563 364)  (563 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 364)  (564 364)  routing T_11_22.wire_logic_cluster/lc_1/out <X> T_11_22.lc_trk_g3_1
 (26 12)  (572 364)  (572 364)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 364)  (573 364)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 364)  (575 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 364)  (576 364)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (41 12)  (587 364)  (587 364)  LC_6 Logic Functioning bit
 (43 12)  (589 364)  (589 364)  LC_6 Logic Functioning bit
 (44 12)  (590 364)  (590 364)  LC_6 Logic Functioning bit
 (45 12)  (591 364)  (591 364)  LC_6 Logic Functioning bit
 (51 12)  (597 364)  (597 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (598 364)  (598 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (560 365)  (560 365)  routing T_11_22.sp4_r_v_b_40 <X> T_11_22.lc_trk_g3_0
 (17 13)  (563 365)  (563 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (27 13)  (573 365)  (573 365)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 365)  (574 365)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 365)  (575 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 365)  (576 365)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 365)  (582 365)  LC_6 Logic Functioning bit
 (37 13)  (583 365)  (583 365)  LC_6 Logic Functioning bit
 (38 13)  (584 365)  (584 365)  LC_6 Logic Functioning bit
 (39 13)  (585 365)  (585 365)  LC_6 Logic Functioning bit
 (41 13)  (587 365)  (587 365)  LC_6 Logic Functioning bit
 (43 13)  (589 365)  (589 365)  LC_6 Logic Functioning bit
 (0 14)  (546 366)  (546 366)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 366)  (547 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 366)  (560 366)  routing T_11_22.wire_logic_cluster/lc_4/out <X> T_11_22.lc_trk_g3_4
 (17 14)  (563 366)  (563 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (567 366)  (567 366)  routing T_11_22.wire_logic_cluster/lc_7/out <X> T_11_22.lc_trk_g3_7
 (22 14)  (568 366)  (568 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (572 366)  (572 366)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 366)  (573 366)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 366)  (574 366)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 366)  (575 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 366)  (576 366)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (41 14)  (587 366)  (587 366)  LC_7 Logic Functioning bit
 (43 14)  (589 366)  (589 366)  LC_7 Logic Functioning bit
 (44 14)  (590 366)  (590 366)  LC_7 Logic Functioning bit
 (45 14)  (591 366)  (591 366)  LC_7 Logic Functioning bit
 (1 15)  (547 367)  (547 367)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_7/s_r
 (17 15)  (563 367)  (563 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (572 367)  (572 367)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 367)  (574 367)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 367)  (575 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 367)  (576 367)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 367)  (582 367)  LC_7 Logic Functioning bit
 (37 15)  (583 367)  (583 367)  LC_7 Logic Functioning bit
 (38 15)  (584 367)  (584 367)  LC_7 Logic Functioning bit
 (39 15)  (585 367)  (585 367)  LC_7 Logic Functioning bit
 (41 15)  (587 367)  (587 367)  LC_7 Logic Functioning bit
 (43 15)  (589 367)  (589 367)  LC_7 Logic Functioning bit
 (51 15)  (597 367)  (597 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_22

 (26 0)  (626 352)  (626 352)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 352)  (627 352)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 352)  (628 352)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 352)  (629 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 352)  (630 352)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 352)  (631 352)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 352)  (632 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 352)  (633 352)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 352)  (636 352)  LC_0 Logic Functioning bit
 (37 0)  (637 352)  (637 352)  LC_0 Logic Functioning bit
 (38 0)  (638 352)  (638 352)  LC_0 Logic Functioning bit
 (39 0)  (639 352)  (639 352)  LC_0 Logic Functioning bit
 (40 0)  (640 352)  (640 352)  LC_0 Logic Functioning bit
 (41 0)  (641 352)  (641 352)  LC_0 Logic Functioning bit
 (42 0)  (642 352)  (642 352)  LC_0 Logic Functioning bit
 (52 0)  (652 352)  (652 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (626 353)  (626 353)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 353)  (627 353)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 353)  (629 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 353)  (631 353)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 353)  (632 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 353)  (634 353)  routing T_12_22.lc_trk_g1_1 <X> T_12_22.input_2_0
 (36 1)  (636 353)  (636 353)  LC_0 Logic Functioning bit
 (37 1)  (637 353)  (637 353)  LC_0 Logic Functioning bit
 (38 1)  (638 353)  (638 353)  LC_0 Logic Functioning bit
 (39 1)  (639 353)  (639 353)  LC_0 Logic Functioning bit
 (40 1)  (640 353)  (640 353)  LC_0 Logic Functioning bit
 (41 1)  (641 353)  (641 353)  LC_0 Logic Functioning bit
 (42 1)  (642 353)  (642 353)  LC_0 Logic Functioning bit
 (43 1)  (643 353)  (643 353)  LC_0 Logic Functioning bit
 (14 2)  (614 354)  (614 354)  routing T_12_22.lft_op_4 <X> T_12_22.lc_trk_g0_4
 (21 2)  (621 354)  (621 354)  routing T_12_22.lft_op_7 <X> T_12_22.lc_trk_g0_7
 (22 2)  (622 354)  (622 354)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 354)  (624 354)  routing T_12_22.lft_op_7 <X> T_12_22.lc_trk_g0_7
 (25 2)  (625 354)  (625 354)  routing T_12_22.lft_op_6 <X> T_12_22.lc_trk_g0_6
 (15 3)  (615 355)  (615 355)  routing T_12_22.lft_op_4 <X> T_12_22.lc_trk_g0_4
 (17 3)  (617 355)  (617 355)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (622 355)  (622 355)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 355)  (624 355)  routing T_12_22.lft_op_6 <X> T_12_22.lc_trk_g0_6
 (17 4)  (617 356)  (617 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (15 6)  (615 358)  (615 358)  routing T_12_22.lft_op_5 <X> T_12_22.lc_trk_g1_5
 (17 6)  (617 358)  (617 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 358)  (618 358)  routing T_12_22.lft_op_5 <X> T_12_22.lc_trk_g1_5
 (22 6)  (622 358)  (622 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 358)  (624 358)  routing T_12_22.top_op_7 <X> T_12_22.lc_trk_g1_7
 (29 6)  (629 358)  (629 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 358)  (630 358)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 358)  (631 358)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 358)  (632 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 358)  (634 358)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (640 358)  (640 358)  LC_3 Logic Functioning bit
 (42 6)  (642 358)  (642 358)  LC_3 Logic Functioning bit
 (21 7)  (621 359)  (621 359)  routing T_12_22.top_op_7 <X> T_12_22.lc_trk_g1_7
 (30 7)  (630 359)  (630 359)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 359)  (640 359)  LC_3 Logic Functioning bit
 (42 7)  (642 359)  (642 359)  LC_3 Logic Functioning bit
 (22 8)  (622 360)  (622 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 360)  (623 360)  routing T_12_22.sp4_v_t_30 <X> T_12_22.lc_trk_g2_3
 (24 8)  (624 360)  (624 360)  routing T_12_22.sp4_v_t_30 <X> T_12_22.lc_trk_g2_3
 (26 8)  (626 360)  (626 360)  routing T_12_22.lc_trk_g0_4 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 360)  (627 360)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 360)  (628 360)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 360)  (629 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 360)  (631 360)  routing T_12_22.lc_trk_g0_7 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 360)  (632 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 360)  (636 360)  LC_4 Logic Functioning bit
 (38 8)  (638 360)  (638 360)  LC_4 Logic Functioning bit
 (46 8)  (646 360)  (646 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (650 360)  (650 360)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (653 360)  (653 360)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (29 9)  (629 361)  (629 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 361)  (631 361)  routing T_12_22.lc_trk_g0_7 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (38 9)  (638 361)  (638 361)  LC_4 Logic Functioning bit
 (51 9)  (651 361)  (651 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (653 361)  (653 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (621 362)  (621 362)  routing T_12_22.wire_logic_cluster/lc_7/out <X> T_12_22.lc_trk_g2_7
 (22 10)  (622 362)  (622 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (625 362)  (625 362)  routing T_12_22.sp4_v_b_38 <X> T_12_22.lc_trk_g2_6
 (22 11)  (622 363)  (622 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (623 363)  (623 363)  routing T_12_22.sp4_v_b_38 <X> T_12_22.lc_trk_g2_6
 (25 11)  (625 363)  (625 363)  routing T_12_22.sp4_v_b_38 <X> T_12_22.lc_trk_g2_6
 (14 13)  (614 365)  (614 365)  routing T_12_22.tnl_op_0 <X> T_12_22.lc_trk_g3_0
 (15 13)  (615 365)  (615 365)  routing T_12_22.tnl_op_0 <X> T_12_22.lc_trk_g3_0
 (17 13)  (617 365)  (617 365)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (14 14)  (614 366)  (614 366)  routing T_12_22.bnl_op_4 <X> T_12_22.lc_trk_g3_4
 (22 14)  (622 366)  (622 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (628 366)  (628 366)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 366)  (629 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 366)  (630 366)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 366)  (631 366)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 366)  (632 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 366)  (633 366)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 366)  (634 366)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 366)  (635 366)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.input_2_7
 (39 14)  (639 366)  (639 366)  LC_7 Logic Functioning bit
 (40 14)  (640 366)  (640 366)  LC_7 Logic Functioning bit
 (42 14)  (642 366)  (642 366)  LC_7 Logic Functioning bit
 (14 15)  (614 367)  (614 367)  routing T_12_22.bnl_op_4 <X> T_12_22.lc_trk_g3_4
 (17 15)  (617 367)  (617 367)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (622 367)  (622 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (623 367)  (623 367)  routing T_12_22.sp4_v_b_46 <X> T_12_22.lc_trk_g3_6
 (24 15)  (624 367)  (624 367)  routing T_12_22.sp4_v_b_46 <X> T_12_22.lc_trk_g3_6
 (26 15)  (626 367)  (626 367)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 367)  (628 367)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 367)  (629 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 367)  (630 367)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 367)  (631 367)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 367)  (632 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (633 367)  (633 367)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.input_2_7
 (34 15)  (634 367)  (634 367)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.input_2_7
 (35 15)  (635 367)  (635 367)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.input_2_7
 (38 15)  (638 367)  (638 367)  LC_7 Logic Functioning bit
 (41 15)  (641 367)  (641 367)  LC_7 Logic Functioning bit


LogicTile_13_22

 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 354)  (668 354)  routing T_13_22.wire_logic_cluster/lc_4/out <X> T_13_22.lc_trk_g0_4
 (31 2)  (685 354)  (685 354)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 354)  (690 354)  LC_1 Logic Functioning bit
 (37 2)  (691 354)  (691 354)  LC_1 Logic Functioning bit
 (38 2)  (692 354)  (692 354)  LC_1 Logic Functioning bit
 (39 2)  (693 354)  (693 354)  LC_1 Logic Functioning bit
 (45 2)  (699 354)  (699 354)  LC_1 Logic Functioning bit
 (17 3)  (671 355)  (671 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (690 355)  (690 355)  LC_1 Logic Functioning bit
 (37 3)  (691 355)  (691 355)  LC_1 Logic Functioning bit
 (38 3)  (692 355)  (692 355)  LC_1 Logic Functioning bit
 (39 3)  (693 355)  (693 355)  LC_1 Logic Functioning bit
 (31 4)  (685 356)  (685 356)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 356)  (688 356)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 356)  (689 356)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.input_2_2
 (42 4)  (696 356)  (696 356)  LC_2 Logic Functioning bit
 (27 5)  (681 357)  (681 357)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 357)  (682 357)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 357)  (685 357)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 357)  (686 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 357)  (687 357)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.input_2_2
 (35 5)  (689 357)  (689 357)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.input_2_2
 (43 5)  (697 357)  (697 357)  LC_2 Logic Functioning bit
 (46 5)  (700 357)  (700 357)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (702 357)  (702 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (659 358)  (659 358)  routing T_13_22.sp4_v_b_3 <X> T_13_22.sp4_h_l_38
 (22 7)  (676 359)  (676 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (31 8)  (685 360)  (685 360)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 360)  (687 360)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 360)  (688 360)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 360)  (690 360)  LC_4 Logic Functioning bit
 (37 8)  (691 360)  (691 360)  LC_4 Logic Functioning bit
 (38 8)  (692 360)  (692 360)  LC_4 Logic Functioning bit
 (39 8)  (693 360)  (693 360)  LC_4 Logic Functioning bit
 (45 8)  (699 360)  (699 360)  LC_4 Logic Functioning bit
 (36 9)  (690 361)  (690 361)  LC_4 Logic Functioning bit
 (37 9)  (691 361)  (691 361)  LC_4 Logic Functioning bit
 (38 9)  (692 361)  (692 361)  LC_4 Logic Functioning bit
 (39 9)  (693 361)  (693 361)  LC_4 Logic Functioning bit
 (25 10)  (679 362)  (679 362)  routing T_13_22.wire_logic_cluster/lc_6/out <X> T_13_22.lc_trk_g2_6
 (26 10)  (680 362)  (680 362)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 362)  (682 362)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 362)  (683 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 362)  (684 362)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 362)  (687 362)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 362)  (688 362)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 362)  (691 362)  LC_5 Logic Functioning bit
 (39 10)  (693 362)  (693 362)  LC_5 Logic Functioning bit
 (47 10)  (701 362)  (701 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (676 363)  (676 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 363)  (680 363)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 363)  (681 363)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 363)  (683 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 363)  (684 363)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (37 11)  (691 363)  (691 363)  LC_5 Logic Functioning bit
 (39 11)  (693 363)  (693 363)  LC_5 Logic Functioning bit
 (40 11)  (694 363)  (694 363)  LC_5 Logic Functioning bit
 (42 11)  (696 363)  (696 363)  LC_5 Logic Functioning bit
 (46 11)  (700 363)  (700 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (707 363)  (707 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (671 364)  (671 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 364)  (672 364)  routing T_13_22.wire_logic_cluster/lc_1/out <X> T_13_22.lc_trk_g3_1
 (31 12)  (685 364)  (685 364)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 364)  (688 364)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 364)  (690 364)  LC_6 Logic Functioning bit
 (37 12)  (691 364)  (691 364)  LC_6 Logic Functioning bit
 (38 12)  (692 364)  (692 364)  LC_6 Logic Functioning bit
 (39 12)  (693 364)  (693 364)  LC_6 Logic Functioning bit
 (41 12)  (695 364)  (695 364)  LC_6 Logic Functioning bit
 (43 12)  (697 364)  (697 364)  LC_6 Logic Functioning bit
 (45 12)  (699 364)  (699 364)  LC_6 Logic Functioning bit
 (27 13)  (681 365)  (681 365)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 365)  (682 365)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 365)  (683 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 365)  (685 365)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 365)  (690 365)  LC_6 Logic Functioning bit
 (37 13)  (691 365)  (691 365)  LC_6 Logic Functioning bit
 (38 13)  (692 365)  (692 365)  LC_6 Logic Functioning bit
 (39 13)  (693 365)  (693 365)  LC_6 Logic Functioning bit
 (40 13)  (694 365)  (694 365)  LC_6 Logic Functioning bit
 (42 13)  (696 365)  (696 365)  LC_6 Logic Functioning bit
 (14 14)  (668 366)  (668 366)  routing T_13_22.sp4_h_r_44 <X> T_13_22.lc_trk_g3_4
 (14 15)  (668 367)  (668 367)  routing T_13_22.sp4_h_r_44 <X> T_13_22.lc_trk_g3_4
 (15 15)  (669 367)  (669 367)  routing T_13_22.sp4_h_r_44 <X> T_13_22.lc_trk_g3_4
 (16 15)  (670 367)  (670 367)  routing T_13_22.sp4_h_r_44 <X> T_13_22.lc_trk_g3_4
 (17 15)  (671 367)  (671 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_14_22

 (21 0)  (729 352)  (729 352)  routing T_14_22.wire_logic_cluster/lc_3/out <X> T_14_22.lc_trk_g0_3
 (22 0)  (730 352)  (730 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (1 2)  (709 354)  (709 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 354)  (722 354)  routing T_14_22.sp4_h_l_9 <X> T_14_22.lc_trk_g0_4
 (22 2)  (730 354)  (730 354)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (734 354)  (734 354)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 354)  (736 354)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 354)  (737 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 354)  (738 354)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 354)  (739 354)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 354)  (740 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 354)  (742 354)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (14 3)  (722 355)  (722 355)  routing T_14_22.sp4_h_l_9 <X> T_14_22.lc_trk_g0_4
 (15 3)  (723 355)  (723 355)  routing T_14_22.sp4_h_l_9 <X> T_14_22.lc_trk_g0_4
 (16 3)  (724 355)  (724 355)  routing T_14_22.sp4_h_l_9 <X> T_14_22.lc_trk_g0_4
 (17 3)  (725 355)  (725 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (734 355)  (734 355)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 355)  (737 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 355)  (740 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (741 355)  (741 355)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.input_2_1
 (34 3)  (742 355)  (742 355)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.input_2_1
 (38 3)  (746 355)  (746 355)  LC_1 Logic Functioning bit
 (15 4)  (723 356)  (723 356)  routing T_14_22.sp4_h_r_9 <X> T_14_22.lc_trk_g1_1
 (16 4)  (724 356)  (724 356)  routing T_14_22.sp4_h_r_9 <X> T_14_22.lc_trk_g1_1
 (17 4)  (725 356)  (725 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (726 356)  (726 356)  routing T_14_22.sp4_h_r_9 <X> T_14_22.lc_trk_g1_1
 (25 4)  (733 356)  (733 356)  routing T_14_22.sp4_h_l_7 <X> T_14_22.lc_trk_g1_2
 (26 4)  (734 356)  (734 356)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 356)  (737 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 356)  (740 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 356)  (742 356)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 356)  (744 356)  LC_2 Logic Functioning bit
 (37 4)  (745 356)  (745 356)  LC_2 Logic Functioning bit
 (38 4)  (746 356)  (746 356)  LC_2 Logic Functioning bit
 (41 4)  (749 356)  (749 356)  LC_2 Logic Functioning bit
 (42 4)  (750 356)  (750 356)  LC_2 Logic Functioning bit
 (43 4)  (751 356)  (751 356)  LC_2 Logic Functioning bit
 (45 4)  (753 356)  (753 356)  LC_2 Logic Functioning bit
 (46 4)  (754 356)  (754 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (758 356)  (758 356)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (730 357)  (730 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (731 357)  (731 357)  routing T_14_22.sp4_h_l_7 <X> T_14_22.lc_trk_g1_2
 (24 5)  (732 357)  (732 357)  routing T_14_22.sp4_h_l_7 <X> T_14_22.lc_trk_g1_2
 (25 5)  (733 357)  (733 357)  routing T_14_22.sp4_h_l_7 <X> T_14_22.lc_trk_g1_2
 (26 5)  (734 357)  (734 357)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 357)  (736 357)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 357)  (737 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 357)  (738 357)  routing T_14_22.lc_trk_g0_3 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 357)  (739 357)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 357)  (744 357)  LC_2 Logic Functioning bit
 (37 5)  (745 357)  (745 357)  LC_2 Logic Functioning bit
 (38 5)  (746 357)  (746 357)  LC_2 Logic Functioning bit
 (40 5)  (748 357)  (748 357)  LC_2 Logic Functioning bit
 (41 5)  (749 357)  (749 357)  LC_2 Logic Functioning bit
 (42 5)  (750 357)  (750 357)  LC_2 Logic Functioning bit
 (43 5)  (751 357)  (751 357)  LC_2 Logic Functioning bit
 (14 6)  (722 358)  (722 358)  routing T_14_22.sp12_h_l_3 <X> T_14_22.lc_trk_g1_4
 (15 6)  (723 358)  (723 358)  routing T_14_22.lft_op_5 <X> T_14_22.lc_trk_g1_5
 (17 6)  (725 358)  (725 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 358)  (726 358)  routing T_14_22.lft_op_5 <X> T_14_22.lc_trk_g1_5
 (22 6)  (730 358)  (730 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (731 358)  (731 358)  routing T_14_22.sp4_h_r_7 <X> T_14_22.lc_trk_g1_7
 (24 6)  (732 358)  (732 358)  routing T_14_22.sp4_h_r_7 <X> T_14_22.lc_trk_g1_7
 (26 6)  (734 358)  (734 358)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 358)  (735 358)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 358)  (737 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 358)  (738 358)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 358)  (740 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 358)  (742 358)  routing T_14_22.lc_trk_g1_1 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (14 7)  (722 359)  (722 359)  routing T_14_22.sp12_h_l_3 <X> T_14_22.lc_trk_g1_4
 (15 7)  (723 359)  (723 359)  routing T_14_22.sp12_h_l_3 <X> T_14_22.lc_trk_g1_4
 (17 7)  (725 359)  (725 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (729 359)  (729 359)  routing T_14_22.sp4_h_r_7 <X> T_14_22.lc_trk_g1_7
 (26 7)  (734 359)  (734 359)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 359)  (737 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 359)  (738 359)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 359)  (744 359)  LC_3 Logic Functioning bit
 (38 7)  (746 359)  (746 359)  LC_3 Logic Functioning bit
 (25 10)  (733 362)  (733 362)  routing T_14_22.wire_logic_cluster/lc_6/out <X> T_14_22.lc_trk_g2_6
 (14 11)  (722 363)  (722 363)  routing T_14_22.tnl_op_4 <X> T_14_22.lc_trk_g2_4
 (15 11)  (723 363)  (723 363)  routing T_14_22.tnl_op_4 <X> T_14_22.lc_trk_g2_4
 (17 11)  (725 363)  (725 363)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (730 363)  (730 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (1 12)  (709 364)  (709 364)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (21 12)  (729 364)  (729 364)  routing T_14_22.sp4_h_r_35 <X> T_14_22.lc_trk_g3_3
 (22 12)  (730 364)  (730 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 364)  (731 364)  routing T_14_22.sp4_h_r_35 <X> T_14_22.lc_trk_g3_3
 (24 12)  (732 364)  (732 364)  routing T_14_22.sp4_h_r_35 <X> T_14_22.lc_trk_g3_3
 (26 12)  (734 364)  (734 364)  routing T_14_22.lc_trk_g0_4 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 364)  (735 364)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 364)  (737 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 364)  (738 364)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 364)  (739 364)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 364)  (740 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (1 13)  (709 365)  (709 365)  routing T_14_22.glb_netwk_4 <X> T_14_22.glb2local_3
 (14 13)  (722 365)  (722 365)  routing T_14_22.sp4_r_v_b_40 <X> T_14_22.lc_trk_g3_0
 (17 13)  (725 365)  (725 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (29 13)  (737 365)  (737 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 365)  (739 365)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 365)  (740 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (741 365)  (741 365)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.input_2_6
 (34 13)  (742 365)  (742 365)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.input_2_6
 (35 13)  (743 365)  (743 365)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.input_2_6
 (40 13)  (748 365)  (748 365)  LC_6 Logic Functioning bit
 (9 14)  (717 366)  (717 366)  routing T_14_22.sp4_v_b_10 <X> T_14_22.sp4_h_l_47


LogicTile_15_22

 (10 0)  (772 352)  (772 352)  routing T_15_22.sp4_v_t_45 <X> T_15_22.sp4_h_r_1
 (22 0)  (784 352)  (784 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 352)  (786 352)  routing T_15_22.bot_op_3 <X> T_15_22.lc_trk_g0_3
 (28 0)  (790 352)  (790 352)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 352)  (791 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 352)  (792 352)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 352)  (793 352)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 352)  (795 352)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 352)  (796 352)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 352)  (797 352)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.input_2_0
 (36 0)  (798 352)  (798 352)  LC_0 Logic Functioning bit
 (37 0)  (799 352)  (799 352)  LC_0 Logic Functioning bit
 (38 0)  (800 352)  (800 352)  LC_0 Logic Functioning bit
 (39 0)  (801 352)  (801 352)  LC_0 Logic Functioning bit
 (44 0)  (806 352)  (806 352)  LC_0 Logic Functioning bit
 (46 0)  (808 352)  (808 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (784 353)  (784 353)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 353)  (786 353)  routing T_15_22.bot_op_2 <X> T_15_22.lc_trk_g0_2
 (31 1)  (793 353)  (793 353)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 353)  (794 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 353)  (795 353)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.input_2_0
 (35 1)  (797 353)  (797 353)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.input_2_0
 (40 1)  (802 353)  (802 353)  LC_0 Logic Functioning bit
 (41 1)  (803 353)  (803 353)  LC_0 Logic Functioning bit
 (42 1)  (804 353)  (804 353)  LC_0 Logic Functioning bit
 (43 1)  (805 353)  (805 353)  LC_0 Logic Functioning bit
 (27 2)  (789 354)  (789 354)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 354)  (790 354)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 354)  (791 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 354)  (794 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 354)  (798 354)  LC_1 Logic Functioning bit
 (37 2)  (799 354)  (799 354)  LC_1 Logic Functioning bit
 (38 2)  (800 354)  (800 354)  LC_1 Logic Functioning bit
 (39 2)  (801 354)  (801 354)  LC_1 Logic Functioning bit
 (44 2)  (806 354)  (806 354)  LC_1 Logic Functioning bit
 (52 2)  (814 354)  (814 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (40 3)  (802 355)  (802 355)  LC_1 Logic Functioning bit
 (41 3)  (803 355)  (803 355)  LC_1 Logic Functioning bit
 (42 3)  (804 355)  (804 355)  LC_1 Logic Functioning bit
 (43 3)  (805 355)  (805 355)  LC_1 Logic Functioning bit
 (28 4)  (790 356)  (790 356)  routing T_15_22.lc_trk_g2_1 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (37 4)  (799 356)  (799 356)  LC_2 Logic Functioning bit
 (38 4)  (800 356)  (800 356)  LC_2 Logic Functioning bit
 (39 4)  (801 356)  (801 356)  LC_2 Logic Functioning bit
 (44 4)  (806 356)  (806 356)  LC_2 Logic Functioning bit
 (40 5)  (802 357)  (802 357)  LC_2 Logic Functioning bit
 (41 5)  (803 357)  (803 357)  LC_2 Logic Functioning bit
 (42 5)  (804 357)  (804 357)  LC_2 Logic Functioning bit
 (43 5)  (805 357)  (805 357)  LC_2 Logic Functioning bit
 (15 6)  (777 358)  (777 358)  routing T_15_22.bot_op_5 <X> T_15_22.lc_trk_g1_5
 (17 6)  (779 358)  (779 358)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (28 6)  (790 358)  (790 358)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 358)  (791 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 358)  (798 358)  LC_3 Logic Functioning bit
 (37 6)  (799 358)  (799 358)  LC_3 Logic Functioning bit
 (38 6)  (800 358)  (800 358)  LC_3 Logic Functioning bit
 (39 6)  (801 358)  (801 358)  LC_3 Logic Functioning bit
 (44 6)  (806 358)  (806 358)  LC_3 Logic Functioning bit
 (47 6)  (809 358)  (809 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (30 7)  (792 359)  (792 359)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 359)  (802 359)  LC_3 Logic Functioning bit
 (41 7)  (803 359)  (803 359)  LC_3 Logic Functioning bit
 (42 7)  (804 359)  (804 359)  LC_3 Logic Functioning bit
 (43 7)  (805 359)  (805 359)  LC_3 Logic Functioning bit
 (15 8)  (777 360)  (777 360)  routing T_15_22.tnr_op_1 <X> T_15_22.lc_trk_g2_1
 (17 8)  (779 360)  (779 360)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (29 8)  (791 360)  (791 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 360)  (798 360)  LC_4 Logic Functioning bit
 (37 8)  (799 360)  (799 360)  LC_4 Logic Functioning bit
 (38 8)  (800 360)  (800 360)  LC_4 Logic Functioning bit
 (39 8)  (801 360)  (801 360)  LC_4 Logic Functioning bit
 (44 8)  (806 360)  (806 360)  LC_4 Logic Functioning bit
 (22 9)  (784 361)  (784 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (785 361)  (785 361)  routing T_15_22.sp4_h_l_15 <X> T_15_22.lc_trk_g2_2
 (24 9)  (786 361)  (786 361)  routing T_15_22.sp4_h_l_15 <X> T_15_22.lc_trk_g2_2
 (25 9)  (787 361)  (787 361)  routing T_15_22.sp4_h_l_15 <X> T_15_22.lc_trk_g2_2
 (30 9)  (792 361)  (792 361)  routing T_15_22.lc_trk_g0_3 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (40 9)  (802 361)  (802 361)  LC_4 Logic Functioning bit
 (41 9)  (803 361)  (803 361)  LC_4 Logic Functioning bit
 (42 9)  (804 361)  (804 361)  LC_4 Logic Functioning bit
 (43 9)  (805 361)  (805 361)  LC_4 Logic Functioning bit
 (15 10)  (777 362)  (777 362)  routing T_15_22.sp4_h_l_16 <X> T_15_22.lc_trk_g2_5
 (16 10)  (778 362)  (778 362)  routing T_15_22.sp4_h_l_16 <X> T_15_22.lc_trk_g2_5
 (17 10)  (779 362)  (779 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (784 362)  (784 362)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (786 362)  (786 362)  routing T_15_22.tnr_op_7 <X> T_15_22.lc_trk_g2_7
 (25 10)  (787 362)  (787 362)  routing T_15_22.rgt_op_6 <X> T_15_22.lc_trk_g2_6
 (29 10)  (791 362)  (791 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 362)  (794 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 362)  (798 362)  LC_5 Logic Functioning bit
 (37 10)  (799 362)  (799 362)  LC_5 Logic Functioning bit
 (38 10)  (800 362)  (800 362)  LC_5 Logic Functioning bit
 (39 10)  (801 362)  (801 362)  LC_5 Logic Functioning bit
 (44 10)  (806 362)  (806 362)  LC_5 Logic Functioning bit
 (18 11)  (780 363)  (780 363)  routing T_15_22.sp4_h_l_16 <X> T_15_22.lc_trk_g2_5
 (22 11)  (784 363)  (784 363)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 363)  (786 363)  routing T_15_22.rgt_op_6 <X> T_15_22.lc_trk_g2_6
 (30 11)  (792 363)  (792 363)  routing T_15_22.lc_trk_g0_2 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (40 11)  (802 363)  (802 363)  LC_5 Logic Functioning bit
 (41 11)  (803 363)  (803 363)  LC_5 Logic Functioning bit
 (42 11)  (804 363)  (804 363)  LC_5 Logic Functioning bit
 (43 11)  (805 363)  (805 363)  LC_5 Logic Functioning bit
 (15 12)  (777 364)  (777 364)  routing T_15_22.sp4_v_t_28 <X> T_15_22.lc_trk_g3_1
 (16 12)  (778 364)  (778 364)  routing T_15_22.sp4_v_t_28 <X> T_15_22.lc_trk_g3_1
 (17 12)  (779 364)  (779 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (28 12)  (790 364)  (790 364)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 364)  (791 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 364)  (792 364)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 364)  (794 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 364)  (798 364)  LC_6 Logic Functioning bit
 (37 12)  (799 364)  (799 364)  LC_6 Logic Functioning bit
 (38 12)  (800 364)  (800 364)  LC_6 Logic Functioning bit
 (39 12)  (801 364)  (801 364)  LC_6 Logic Functioning bit
 (44 12)  (806 364)  (806 364)  LC_6 Logic Functioning bit
 (30 13)  (792 365)  (792 365)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 365)  (802 365)  LC_6 Logic Functioning bit
 (41 13)  (803 365)  (803 365)  LC_6 Logic Functioning bit
 (42 13)  (804 365)  (804 365)  LC_6 Logic Functioning bit
 (43 13)  (805 365)  (805 365)  LC_6 Logic Functioning bit
 (19 14)  (781 366)  (781 366)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (25 14)  (787 366)  (787 366)  routing T_15_22.rgt_op_6 <X> T_15_22.lc_trk_g3_6
 (27 14)  (789 366)  (789 366)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 366)  (791 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 366)  (792 366)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 366)  (798 366)  LC_7 Logic Functioning bit
 (37 14)  (799 366)  (799 366)  LC_7 Logic Functioning bit
 (38 14)  (800 366)  (800 366)  LC_7 Logic Functioning bit
 (39 14)  (801 366)  (801 366)  LC_7 Logic Functioning bit
 (44 14)  (806 366)  (806 366)  LC_7 Logic Functioning bit
 (22 15)  (784 367)  (784 367)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 367)  (786 367)  routing T_15_22.rgt_op_6 <X> T_15_22.lc_trk_g3_6
 (40 15)  (802 367)  (802 367)  LC_7 Logic Functioning bit
 (41 15)  (803 367)  (803 367)  LC_7 Logic Functioning bit
 (42 15)  (804 367)  (804 367)  LC_7 Logic Functioning bit
 (43 15)  (805 367)  (805 367)  LC_7 Logic Functioning bit


LogicTile_16_22

 (14 0)  (830 352)  (830 352)  routing T_16_22.sp4_h_r_8 <X> T_16_22.lc_trk_g0_0
 (15 0)  (831 352)  (831 352)  routing T_16_22.sp4_h_r_9 <X> T_16_22.lc_trk_g0_1
 (16 0)  (832 352)  (832 352)  routing T_16_22.sp4_h_r_9 <X> T_16_22.lc_trk_g0_1
 (17 0)  (833 352)  (833 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (834 352)  (834 352)  routing T_16_22.sp4_h_r_9 <X> T_16_22.lc_trk_g0_1
 (28 0)  (844 352)  (844 352)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 352)  (846 352)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 352)  (847 352)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 352)  (848 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 352)  (849 352)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 352)  (851 352)  routing T_16_22.lc_trk_g0_4 <X> T_16_22.input_2_0
 (42 0)  (858 352)  (858 352)  LC_0 Logic Functioning bit
 (45 0)  (861 352)  (861 352)  LC_0 Logic Functioning bit
 (47 0)  (863 352)  (863 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (869 352)  (869 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (831 353)  (831 353)  routing T_16_22.sp4_h_r_8 <X> T_16_22.lc_trk_g0_0
 (16 1)  (832 353)  (832 353)  routing T_16_22.sp4_h_r_8 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (27 1)  (843 353)  (843 353)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 353)  (844 353)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 353)  (845 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 353)  (847 353)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 353)  (848 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (853 353)  (853 353)  LC_0 Logic Functioning bit
 (42 1)  (858 353)  (858 353)  LC_0 Logic Functioning bit
 (43 1)  (859 353)  (859 353)  LC_0 Logic Functioning bit
 (48 1)  (864 353)  (864 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (827 354)  (827 354)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_v_t_39
 (13 2)  (829 354)  (829 354)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_v_t_39
 (14 2)  (830 354)  (830 354)  routing T_16_22.sp4_h_l_1 <X> T_16_22.lc_trk_g0_4
 (22 2)  (838 354)  (838 354)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (842 354)  (842 354)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 354)  (847 354)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 354)  (850 354)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 354)  (856 354)  LC_1 Logic Functioning bit
 (41 2)  (857 354)  (857 354)  LC_1 Logic Functioning bit
 (42 2)  (858 354)  (858 354)  LC_1 Logic Functioning bit
 (43 2)  (859 354)  (859 354)  LC_1 Logic Functioning bit
 (12 3)  (828 355)  (828 355)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_v_t_39
 (15 3)  (831 355)  (831 355)  routing T_16_22.sp4_h_l_1 <X> T_16_22.lc_trk_g0_4
 (16 3)  (832 355)  (832 355)  routing T_16_22.sp4_h_l_1 <X> T_16_22.lc_trk_g0_4
 (17 3)  (833 355)  (833 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (842 355)  (842 355)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 355)  (844 355)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 355)  (847 355)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 355)  (848 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (849 355)  (849 355)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.input_2_1
 (35 3)  (851 355)  (851 355)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.input_2_1
 (39 3)  (855 355)  (855 355)  LC_1 Logic Functioning bit
 (40 3)  (856 355)  (856 355)  LC_1 Logic Functioning bit
 (41 3)  (857 355)  (857 355)  LC_1 Logic Functioning bit
 (43 3)  (859 355)  (859 355)  LC_1 Logic Functioning bit
 (26 4)  (842 356)  (842 356)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 356)  (844 356)  routing T_16_22.lc_trk_g2_1 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 356)  (847 356)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (851 356)  (851 356)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.input_2_2
 (41 4)  (857 356)  (857 356)  LC_2 Logic Functioning bit
 (46 4)  (862 356)  (862 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (28 5)  (844 357)  (844 357)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 357)  (845 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 357)  (847 357)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 357)  (848 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (849 357)  (849 357)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.input_2_2
 (35 5)  (851 357)  (851 357)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.input_2_2
 (14 6)  (830 358)  (830 358)  routing T_16_22.sp12_h_l_3 <X> T_16_22.lc_trk_g1_4
 (22 6)  (838 358)  (838 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 358)  (840 358)  routing T_16_22.top_op_7 <X> T_16_22.lc_trk_g1_7
 (8 7)  (824 359)  (824 359)  routing T_16_22.sp4_h_r_4 <X> T_16_22.sp4_v_t_41
 (9 7)  (825 359)  (825 359)  routing T_16_22.sp4_h_r_4 <X> T_16_22.sp4_v_t_41
 (14 7)  (830 359)  (830 359)  routing T_16_22.sp12_h_l_3 <X> T_16_22.lc_trk_g1_4
 (15 7)  (831 359)  (831 359)  routing T_16_22.sp12_h_l_3 <X> T_16_22.lc_trk_g1_4
 (17 7)  (833 359)  (833 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (837 359)  (837 359)  routing T_16_22.top_op_7 <X> T_16_22.lc_trk_g1_7
 (15 8)  (831 360)  (831 360)  routing T_16_22.sp4_h_r_41 <X> T_16_22.lc_trk_g2_1
 (16 8)  (832 360)  (832 360)  routing T_16_22.sp4_h_r_41 <X> T_16_22.lc_trk_g2_1
 (17 8)  (833 360)  (833 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 360)  (834 360)  routing T_16_22.sp4_h_r_41 <X> T_16_22.lc_trk_g2_1
 (21 8)  (837 360)  (837 360)  routing T_16_22.sp12_v_t_0 <X> T_16_22.lc_trk_g2_3
 (22 8)  (838 360)  (838 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (840 360)  (840 360)  routing T_16_22.sp12_v_t_0 <X> T_16_22.lc_trk_g2_3
 (26 8)  (842 360)  (842 360)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 360)  (849 360)  routing T_16_22.lc_trk_g2_1 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 360)  (853 360)  LC_4 Logic Functioning bit
 (39 8)  (855 360)  (855 360)  LC_4 Logic Functioning bit
 (8 9)  (824 361)  (824 361)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_v_b_7
 (10 9)  (826 361)  (826 361)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_v_b_7
 (12 9)  (828 361)  (828 361)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_v_b_8
 (18 9)  (834 361)  (834 361)  routing T_16_22.sp4_h_r_41 <X> T_16_22.lc_trk_g2_1
 (21 9)  (837 361)  (837 361)  routing T_16_22.sp12_v_t_0 <X> T_16_22.lc_trk_g2_3
 (26 9)  (842 361)  (842 361)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 361)  (844 361)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 361)  (845 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 361)  (852 361)  LC_4 Logic Functioning bit
 (38 9)  (854 361)  (854 361)  LC_4 Logic Functioning bit
 (13 10)  (829 362)  (829 362)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_v_t_45
 (14 10)  (830 362)  (830 362)  routing T_16_22.sp4_h_r_44 <X> T_16_22.lc_trk_g2_4
 (15 10)  (831 362)  (831 362)  routing T_16_22.rgt_op_5 <X> T_16_22.lc_trk_g2_5
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (834 362)  (834 362)  routing T_16_22.rgt_op_5 <X> T_16_22.lc_trk_g2_5
 (21 10)  (837 362)  (837 362)  routing T_16_22.sp4_h_l_34 <X> T_16_22.lc_trk_g2_7
 (22 10)  (838 362)  (838 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (839 362)  (839 362)  routing T_16_22.sp4_h_l_34 <X> T_16_22.lc_trk_g2_7
 (24 10)  (840 362)  (840 362)  routing T_16_22.sp4_h_l_34 <X> T_16_22.lc_trk_g2_7
 (26 10)  (842 362)  (842 362)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 362)  (843 362)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 362)  (844 362)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 362)  (847 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 362)  (849 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 362)  (850 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (43 10)  (859 362)  (859 362)  LC_5 Logic Functioning bit
 (50 10)  (866 362)  (866 362)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (828 363)  (828 363)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_v_t_45
 (14 11)  (830 363)  (830 363)  routing T_16_22.sp4_h_r_44 <X> T_16_22.lc_trk_g2_4
 (15 11)  (831 363)  (831 363)  routing T_16_22.sp4_h_r_44 <X> T_16_22.lc_trk_g2_4
 (16 11)  (832 363)  (832 363)  routing T_16_22.sp4_h_r_44 <X> T_16_22.lc_trk_g2_4
 (17 11)  (833 363)  (833 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (837 363)  (837 363)  routing T_16_22.sp4_h_l_34 <X> T_16_22.lc_trk_g2_7
 (22 11)  (838 363)  (838 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 363)  (841 363)  routing T_16_22.sp4_r_v_b_38 <X> T_16_22.lc_trk_g2_6
 (27 11)  (843 363)  (843 363)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 363)  (845 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 363)  (846 363)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 363)  (847 363)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 363)  (853 363)  LC_5 Logic Functioning bit
 (42 11)  (858 363)  (858 363)  LC_5 Logic Functioning bit
 (47 11)  (863 363)  (863 363)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (1 12)  (817 364)  (817 364)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (15 12)  (831 364)  (831 364)  routing T_16_22.sp4_h_r_33 <X> T_16_22.lc_trk_g3_1
 (16 12)  (832 364)  (832 364)  routing T_16_22.sp4_h_r_33 <X> T_16_22.lc_trk_g3_1
 (17 12)  (833 364)  (833 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (834 364)  (834 364)  routing T_16_22.sp4_h_r_33 <X> T_16_22.lc_trk_g3_1
 (22 12)  (838 364)  (838 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (845 364)  (845 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 364)  (847 364)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 364)  (848 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 364)  (849 364)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 364)  (851 364)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.input_2_6
 (39 12)  (855 364)  (855 364)  LC_6 Logic Functioning bit
 (1 13)  (817 365)  (817 365)  routing T_16_22.glb_netwk_4 <X> T_16_22.glb2local_3
 (21 13)  (837 365)  (837 365)  routing T_16_22.sp4_r_v_b_43 <X> T_16_22.lc_trk_g3_3
 (27 13)  (843 365)  (843 365)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 365)  (844 365)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 365)  (845 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 365)  (847 365)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 365)  (848 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (849 365)  (849 365)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.input_2_6
 (38 13)  (854 365)  (854 365)  LC_6 Logic Functioning bit
 (41 13)  (857 365)  (857 365)  LC_6 Logic Functioning bit
 (22 14)  (838 366)  (838 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (11 15)  (827 367)  (827 367)  routing T_16_22.sp4_h_r_3 <X> T_16_22.sp4_h_l_46
 (13 15)  (829 367)  (829 367)  routing T_16_22.sp4_h_r_3 <X> T_16_22.sp4_h_l_46


LogicTile_17_22

 (14 1)  (888 353)  (888 353)  routing T_17_22.top_op_0 <X> T_17_22.lc_trk_g0_0
 (15 1)  (889 353)  (889 353)  routing T_17_22.top_op_0 <X> T_17_22.lc_trk_g0_0
 (17 1)  (891 353)  (891 353)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (896 353)  (896 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (897 353)  (897 353)  routing T_17_22.sp12_h_r_10 <X> T_17_22.lc_trk_g0_2
 (15 2)  (889 354)  (889 354)  routing T_17_22.top_op_5 <X> T_17_22.lc_trk_g0_5
 (17 2)  (891 354)  (891 354)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (896 354)  (896 354)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (898 354)  (898 354)  routing T_17_22.top_op_7 <X> T_17_22.lc_trk_g0_7
 (27 2)  (901 354)  (901 354)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 354)  (908 354)  routing T_17_22.lc_trk_g1_1 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 354)  (909 354)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.input_2_1
 (40 2)  (914 354)  (914 354)  LC_1 Logic Functioning bit
 (1 3)  (875 355)  (875 355)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (11 3)  (885 355)  (885 355)  routing T_17_22.sp4_h_r_6 <X> T_17_22.sp4_h_l_39
 (13 3)  (887 355)  (887 355)  routing T_17_22.sp4_h_r_6 <X> T_17_22.sp4_h_l_39
 (14 3)  (888 355)  (888 355)  routing T_17_22.top_op_4 <X> T_17_22.lc_trk_g0_4
 (15 3)  (889 355)  (889 355)  routing T_17_22.top_op_4 <X> T_17_22.lc_trk_g0_4
 (17 3)  (891 355)  (891 355)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (892 355)  (892 355)  routing T_17_22.top_op_5 <X> T_17_22.lc_trk_g0_5
 (21 3)  (895 355)  (895 355)  routing T_17_22.top_op_7 <X> T_17_22.lc_trk_g0_7
 (22 3)  (896 355)  (896 355)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (898 355)  (898 355)  routing T_17_22.top_op_6 <X> T_17_22.lc_trk_g0_6
 (25 3)  (899 355)  (899 355)  routing T_17_22.top_op_6 <X> T_17_22.lc_trk_g0_6
 (26 3)  (900 355)  (900 355)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 355)  (901 355)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 355)  (903 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 355)  (904 355)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 355)  (906 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (907 355)  (907 355)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.input_2_1
 (34 3)  (908 355)  (908 355)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.input_2_1
 (15 4)  (889 356)  (889 356)  routing T_17_22.top_op_1 <X> T_17_22.lc_trk_g1_1
 (17 4)  (891 356)  (891 356)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (896 356)  (896 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 356)  (898 356)  routing T_17_22.top_op_3 <X> T_17_22.lc_trk_g1_3
 (15 5)  (889 357)  (889 357)  routing T_17_22.bot_op_0 <X> T_17_22.lc_trk_g1_0
 (17 5)  (891 357)  (891 357)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (892 357)  (892 357)  routing T_17_22.top_op_1 <X> T_17_22.lc_trk_g1_1
 (21 5)  (895 357)  (895 357)  routing T_17_22.top_op_3 <X> T_17_22.lc_trk_g1_3
 (22 5)  (896 357)  (896 357)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (898 357)  (898 357)  routing T_17_22.top_op_2 <X> T_17_22.lc_trk_g1_2
 (25 5)  (899 357)  (899 357)  routing T_17_22.top_op_2 <X> T_17_22.lc_trk_g1_2
 (12 6)  (886 358)  (886 358)  routing T_17_22.sp4_v_b_5 <X> T_17_22.sp4_h_l_40
 (15 6)  (889 358)  (889 358)  routing T_17_22.sp4_h_r_21 <X> T_17_22.lc_trk_g1_5
 (16 6)  (890 358)  (890 358)  routing T_17_22.sp4_h_r_21 <X> T_17_22.lc_trk_g1_5
 (17 6)  (891 358)  (891 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 358)  (892 358)  routing T_17_22.sp4_h_r_21 <X> T_17_22.lc_trk_g1_5
 (21 6)  (895 358)  (895 358)  routing T_17_22.wire_logic_cluster/lc_7/out <X> T_17_22.lc_trk_g1_7
 (22 6)  (896 358)  (896 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (899 358)  (899 358)  routing T_17_22.wire_logic_cluster/lc_6/out <X> T_17_22.lc_trk_g1_6
 (27 6)  (901 358)  (901 358)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 358)  (903 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 358)  (904 358)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 358)  (906 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (909 358)  (909 358)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.input_2_3
 (39 6)  (913 358)  (913 358)  LC_3 Logic Functioning bit
 (40 6)  (914 358)  (914 358)  LC_3 Logic Functioning bit
 (42 6)  (916 358)  (916 358)  LC_3 Logic Functioning bit
 (18 7)  (892 359)  (892 359)  routing T_17_22.sp4_h_r_21 <X> T_17_22.lc_trk_g1_5
 (22 7)  (896 359)  (896 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (901 359)  (901 359)  routing T_17_22.lc_trk_g1_0 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 359)  (903 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 359)  (905 359)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 359)  (906 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (907 359)  (907 359)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.input_2_3
 (36 7)  (910 359)  (910 359)  LC_3 Logic Functioning bit
 (38 7)  (912 359)  (912 359)  LC_3 Logic Functioning bit
 (39 7)  (913 359)  (913 359)  LC_3 Logic Functioning bit
 (41 7)  (915 359)  (915 359)  LC_3 Logic Functioning bit
 (43 7)  (917 359)  (917 359)  LC_3 Logic Functioning bit
 (14 8)  (888 360)  (888 360)  routing T_17_22.sp4_v_t_21 <X> T_17_22.lc_trk_g2_0
 (26 8)  (900 360)  (900 360)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 360)  (901 360)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 360)  (902 360)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 360)  (907 360)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 360)  (908 360)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (40 8)  (914 360)  (914 360)  LC_4 Logic Functioning bit
 (14 9)  (888 361)  (888 361)  routing T_17_22.sp4_v_t_21 <X> T_17_22.lc_trk_g2_0
 (16 9)  (890 361)  (890 361)  routing T_17_22.sp4_v_t_21 <X> T_17_22.lc_trk_g2_0
 (17 9)  (891 361)  (891 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (900 361)  (900 361)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 361)  (902 361)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 361)  (903 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 361)  (904 361)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 361)  (906 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (907 361)  (907 361)  routing T_17_22.lc_trk_g2_0 <X> T_17_22.input_2_4
 (17 10)  (891 362)  (891 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (19 10)  (893 362)  (893 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (26 10)  (900 362)  (900 362)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 362)  (901 362)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 362)  (902 362)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 362)  (905 362)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 362)  (908 362)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 362)  (910 362)  LC_5 Logic Functioning bit
 (50 10)  (924 362)  (924 362)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (892 363)  (892 363)  routing T_17_22.sp4_r_v_b_37 <X> T_17_22.lc_trk_g2_5
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 363)  (897 363)  routing T_17_22.sp4_v_b_46 <X> T_17_22.lc_trk_g2_6
 (24 11)  (898 363)  (898 363)  routing T_17_22.sp4_v_b_46 <X> T_17_22.lc_trk_g2_6
 (26 11)  (900 363)  (900 363)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 363)  (901 363)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 363)  (903 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 363)  (905 363)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (47 11)  (921 363)  (921 363)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (891 364)  (891 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 364)  (892 364)  routing T_17_22.wire_logic_cluster/lc_1/out <X> T_17_22.lc_trk_g3_1
 (26 12)  (900 364)  (900 364)  routing T_17_22.lc_trk_g0_6 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 364)  (903 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 364)  (904 364)  routing T_17_22.lc_trk_g0_5 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 364)  (905 364)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 364)  (906 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (909 364)  (909 364)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.input_2_6
 (40 12)  (914 364)  (914 364)  LC_6 Logic Functioning bit
 (15 13)  (889 365)  (889 365)  routing T_17_22.sp4_v_t_29 <X> T_17_22.lc_trk_g3_0
 (16 13)  (890 365)  (890 365)  routing T_17_22.sp4_v_t_29 <X> T_17_22.lc_trk_g3_0
 (17 13)  (891 365)  (891 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (896 365)  (896 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 365)  (897 365)  routing T_17_22.sp4_v_b_42 <X> T_17_22.lc_trk_g3_2
 (24 13)  (898 365)  (898 365)  routing T_17_22.sp4_v_b_42 <X> T_17_22.lc_trk_g3_2
 (26 13)  (900 365)  (900 365)  routing T_17_22.lc_trk_g0_6 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 365)  (903 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 365)  (905 365)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 365)  (906 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (16 14)  (890 366)  (890 366)  routing T_17_22.sp4_v_b_37 <X> T_17_22.lc_trk_g3_5
 (17 14)  (891 366)  (891 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 366)  (892 366)  routing T_17_22.sp4_v_b_37 <X> T_17_22.lc_trk_g3_5
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 366)  (905 366)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 366)  (906 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 366)  (907 366)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 366)  (908 366)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (40 14)  (914 366)  (914 366)  LC_7 Logic Functioning bit
 (42 14)  (916 366)  (916 366)  LC_7 Logic Functioning bit
 (15 15)  (889 367)  (889 367)  routing T_17_22.sp4_v_t_33 <X> T_17_22.lc_trk_g3_4
 (16 15)  (890 367)  (890 367)  routing T_17_22.sp4_v_t_33 <X> T_17_22.lc_trk_g3_4
 (17 15)  (891 367)  (891 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (892 367)  (892 367)  routing T_17_22.sp4_v_b_37 <X> T_17_22.lc_trk_g3_5
 (40 15)  (914 367)  (914 367)  LC_7 Logic Functioning bit
 (42 15)  (916 367)  (916 367)  LC_7 Logic Functioning bit


LogicTile_18_22

 (14 0)  (942 352)  (942 352)  routing T_18_22.wire_logic_cluster/lc_0/out <X> T_18_22.lc_trk_g0_0
 (26 0)  (954 352)  (954 352)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 352)  (956 352)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 352)  (958 352)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 352)  (959 352)  routing T_18_22.lc_trk_g0_5 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (964 352)  (964 352)  LC_0 Logic Functioning bit
 (38 0)  (966 352)  (966 352)  LC_0 Logic Functioning bit
 (41 0)  (969 352)  (969 352)  LC_0 Logic Functioning bit
 (42 0)  (970 352)  (970 352)  LC_0 Logic Functioning bit
 (43 0)  (971 352)  (971 352)  LC_0 Logic Functioning bit
 (45 0)  (973 352)  (973 352)  LC_0 Logic Functioning bit
 (46 0)  (974 352)  (974 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (945 353)  (945 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (955 353)  (955 353)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 353)  (958 353)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 353)  (960 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (964 353)  (964 353)  LC_0 Logic Functioning bit
 (38 1)  (966 353)  (966 353)  LC_0 Logic Functioning bit
 (41 1)  (969 353)  (969 353)  LC_0 Logic Functioning bit
 (43 1)  (971 353)  (971 353)  LC_0 Logic Functioning bit
 (47 1)  (975 353)  (975 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (979 353)  (979 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (981 353)  (981 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (945 354)  (945 354)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (13 4)  (941 356)  (941 356)  routing T_18_22.sp4_h_l_40 <X> T_18_22.sp4_v_b_5
 (12 5)  (940 357)  (940 357)  routing T_18_22.sp4_h_l_40 <X> T_18_22.sp4_v_b_5
 (16 5)  (944 357)  (944 357)  routing T_18_22.sp12_h_r_8 <X> T_18_22.lc_trk_g1_0
 (17 5)  (945 357)  (945 357)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (16 6)  (944 358)  (944 358)  routing T_18_22.sp12_h_r_13 <X> T_18_22.lc_trk_g1_5
 (17 6)  (945 358)  (945 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (954 358)  (954 358)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (956 358)  (956 358)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 358)  (957 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 358)  (958 358)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 358)  (959 358)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 358)  (961 358)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (47 6)  (975 358)  (975 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (28 7)  (956 359)  (956 359)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 359)  (957 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 359)  (958 359)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 359)  (960 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (962 359)  (962 359)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.input_2_3
 (36 7)  (964 359)  (964 359)  LC_3 Logic Functioning bit
 (1 8)  (929 360)  (929 360)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (929 361)  (929 361)  routing T_18_22.glb_netwk_4 <X> T_18_22.glb2local_1
 (14 10)  (942 362)  (942 362)  routing T_18_22.sp4_h_r_44 <X> T_18_22.lc_trk_g2_4
 (17 10)  (945 362)  (945 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (949 362)  (949 362)  routing T_18_22.wire_logic_cluster/lc_7/out <X> T_18_22.lc_trk_g2_7
 (22 10)  (950 362)  (950 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (954 362)  (954 362)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 362)  (956 362)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 362)  (957 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 362)  (958 362)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 362)  (959 362)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 362)  (961 362)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (10 11)  (938 363)  (938 363)  routing T_18_22.sp4_h_l_39 <X> T_18_22.sp4_v_t_42
 (14 11)  (942 363)  (942 363)  routing T_18_22.sp4_h_r_44 <X> T_18_22.lc_trk_g2_4
 (15 11)  (943 363)  (943 363)  routing T_18_22.sp4_h_r_44 <X> T_18_22.lc_trk_g2_4
 (16 11)  (944 363)  (944 363)  routing T_18_22.sp4_h_r_44 <X> T_18_22.lc_trk_g2_4
 (17 11)  (945 363)  (945 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (946 363)  (946 363)  routing T_18_22.sp4_r_v_b_37 <X> T_18_22.lc_trk_g2_5
 (22 11)  (950 363)  (950 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 363)  (953 363)  routing T_18_22.sp4_r_v_b_38 <X> T_18_22.lc_trk_g2_6
 (28 11)  (956 363)  (956 363)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 363)  (957 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 363)  (958 363)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 363)  (960 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (962 363)  (962 363)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.input_2_5
 (37 11)  (965 363)  (965 363)  LC_5 Logic Functioning bit
 (5 14)  (933 366)  (933 366)  routing T_18_22.sp4_v_t_44 <X> T_18_22.sp4_h_l_44
 (26 14)  (954 366)  (954 366)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (956 366)  (956 366)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 366)  (957 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 366)  (958 366)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 366)  (959 366)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 366)  (961 366)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 366)  (965 366)  LC_7 Logic Functioning bit
 (6 15)  (934 367)  (934 367)  routing T_18_22.sp4_v_t_44 <X> T_18_22.sp4_h_l_44
 (28 15)  (956 367)  (956 367)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 367)  (957 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 367)  (958 367)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 367)  (960 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (962 367)  (962 367)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.input_2_7


LogicTile_20_22

 (15 0)  (1051 352)  (1051 352)  routing T_20_22.top_op_1 <X> T_20_22.lc_trk_g0_1
 (17 0)  (1053 352)  (1053 352)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (1054 353)  (1054 353)  routing T_20_22.top_op_1 <X> T_20_22.lc_trk_g0_1
 (16 4)  (1052 356)  (1052 356)  routing T_20_22.sp12_h_l_14 <X> T_20_22.lc_trk_g1_1
 (17 4)  (1053 356)  (1053 356)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (18 5)  (1054 357)  (1054 357)  routing T_20_22.sp12_h_l_14 <X> T_20_22.lc_trk_g1_1
 (5 6)  (1041 358)  (1041 358)  routing T_20_22.sp4_v_t_44 <X> T_20_22.sp4_h_l_38
 (28 6)  (1064 358)  (1064 358)  routing T_20_22.lc_trk_g2_0 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 358)  (1065 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 358)  (1070 358)  routing T_20_22.lc_trk_g1_1 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 358)  (1071 358)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.input_2_3
 (37 6)  (1073 358)  (1073 358)  LC_3 Logic Functioning bit
 (38 6)  (1074 358)  (1074 358)  LC_3 Logic Functioning bit
 (39 6)  (1075 358)  (1075 358)  LC_3 Logic Functioning bit
 (40 6)  (1076 358)  (1076 358)  LC_3 Logic Functioning bit
 (42 6)  (1078 358)  (1078 358)  LC_3 Logic Functioning bit
 (4 7)  (1040 359)  (1040 359)  routing T_20_22.sp4_v_t_44 <X> T_20_22.sp4_h_l_38
 (6 7)  (1042 359)  (1042 359)  routing T_20_22.sp4_v_t_44 <X> T_20_22.sp4_h_l_38
 (8 7)  (1044 359)  (1044 359)  routing T_20_22.sp4_h_l_41 <X> T_20_22.sp4_v_t_41
 (29 7)  (1065 359)  (1065 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 359)  (1068 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1069 359)  (1069 359)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.input_2_3
 (34 7)  (1070 359)  (1070 359)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.input_2_3
 (38 7)  (1074 359)  (1074 359)  LC_3 Logic Functioning bit
 (41 7)  (1077 359)  (1077 359)  LC_3 Logic Functioning bit
 (43 7)  (1079 359)  (1079 359)  LC_3 Logic Functioning bit
 (14 8)  (1050 360)  (1050 360)  routing T_20_22.sp4_h_r_40 <X> T_20_22.lc_trk_g2_0
 (14 9)  (1050 361)  (1050 361)  routing T_20_22.sp4_h_r_40 <X> T_20_22.lc_trk_g2_0
 (15 9)  (1051 361)  (1051 361)  routing T_20_22.sp4_h_r_40 <X> T_20_22.lc_trk_g2_0
 (16 9)  (1052 361)  (1052 361)  routing T_20_22.sp4_h_r_40 <X> T_20_22.lc_trk_g2_0
 (17 9)  (1053 361)  (1053 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (5 12)  (1041 364)  (1041 364)  routing T_20_22.sp4_v_t_44 <X> T_20_22.sp4_h_r_9
 (3 15)  (1039 367)  (1039 367)  routing T_20_22.sp12_h_l_22 <X> T_20_22.sp12_v_t_22
 (4 15)  (1040 367)  (1040 367)  routing T_20_22.sp4_h_r_1 <X> T_20_22.sp4_h_l_44
 (6 15)  (1042 367)  (1042 367)  routing T_20_22.sp4_h_r_1 <X> T_20_22.sp4_h_l_44
 (14 15)  (1050 367)  (1050 367)  routing T_20_22.sp4_r_v_b_44 <X> T_20_22.lc_trk_g3_4
 (17 15)  (1053 367)  (1053 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_21_22

 (5 10)  (1095 362)  (1095 362)  routing T_21_22.sp4_v_t_43 <X> T_21_22.sp4_h_l_43
 (6 11)  (1096 363)  (1096 363)  routing T_21_22.sp4_v_t_43 <X> T_21_22.sp4_h_l_43
 (10 15)  (1100 367)  (1100 367)  routing T_21_22.sp4_h_l_40 <X> T_21_22.sp4_v_t_47


LogicTile_22_22

 (26 0)  (1170 352)  (1170 352)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 352)  (1171 352)  routing T_22_22.lc_trk_g1_0 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 352)  (1173 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 352)  (1175 352)  routing T_22_22.lc_trk_g0_5 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 352)  (1176 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 352)  (1179 352)  routing T_22_22.lc_trk_g0_6 <X> T_22_22.input_2_0
 (36 0)  (1180 352)  (1180 352)  LC_0 Logic Functioning bit
 (37 0)  (1181 352)  (1181 352)  LC_0 Logic Functioning bit
 (42 0)  (1186 352)  (1186 352)  LC_0 Logic Functioning bit
 (43 0)  (1187 352)  (1187 352)  LC_0 Logic Functioning bit
 (45 0)  (1189 352)  (1189 352)  LC_0 Logic Functioning bit
 (27 1)  (1171 353)  (1171 353)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 353)  (1173 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 353)  (1176 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1179 353)  (1179 353)  routing T_22_22.lc_trk_g0_6 <X> T_22_22.input_2_0
 (36 1)  (1180 353)  (1180 353)  LC_0 Logic Functioning bit
 (37 1)  (1181 353)  (1181 353)  LC_0 Logic Functioning bit
 (41 1)  (1185 353)  (1185 353)  LC_0 Logic Functioning bit
 (42 1)  (1186 353)  (1186 353)  LC_0 Logic Functioning bit
 (43 1)  (1187 353)  (1187 353)  LC_0 Logic Functioning bit
 (0 2)  (1144 354)  (1144 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 354)  (1145 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 354)  (1146 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (1161 354)  (1161 354)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 3)  (1166 355)  (1166 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1167 355)  (1167 355)  routing T_22_22.sp12_h_l_21 <X> T_22_22.lc_trk_g0_6
 (25 3)  (1169 355)  (1169 355)  routing T_22_22.sp12_h_l_21 <X> T_22_22.lc_trk_g0_6
 (14 4)  (1158 356)  (1158 356)  routing T_22_22.wire_logic_cluster/lc_0/out <X> T_22_22.lc_trk_g1_0
 (17 5)  (1161 357)  (1161 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (16 6)  (1160 358)  (1160 358)  routing T_22_22.sp12_h_l_18 <X> T_22_22.lc_trk_g1_5
 (17 6)  (1161 358)  (1161 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (28 6)  (1172 358)  (1172 358)  routing T_22_22.lc_trk_g2_2 <X> T_22_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 358)  (1173 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 358)  (1175 358)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 358)  (1176 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 358)  (1178 358)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (1184 358)  (1184 358)  LC_3 Logic Functioning bit
 (42 6)  (1186 358)  (1186 358)  LC_3 Logic Functioning bit
 (46 6)  (1190 358)  (1190 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (1192 358)  (1192 358)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (1195 358)  (1195 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (1162 359)  (1162 359)  routing T_22_22.sp12_h_l_18 <X> T_22_22.lc_trk_g1_5
 (28 7)  (1172 359)  (1172 359)  routing T_22_22.lc_trk_g2_1 <X> T_22_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 359)  (1173 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 359)  (1174 359)  routing T_22_22.lc_trk_g2_2 <X> T_22_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (1180 359)  (1180 359)  LC_3 Logic Functioning bit
 (38 7)  (1182 359)  (1182 359)  LC_3 Logic Functioning bit
 (41 7)  (1185 359)  (1185 359)  LC_3 Logic Functioning bit
 (43 7)  (1187 359)  (1187 359)  LC_3 Logic Functioning bit
 (51 7)  (1195 359)  (1195 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (1197 359)  (1197 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (1 8)  (1145 360)  (1145 360)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (15 8)  (1159 360)  (1159 360)  routing T_22_22.sp4_h_r_33 <X> T_22_22.lc_trk_g2_1
 (16 8)  (1160 360)  (1160 360)  routing T_22_22.sp4_h_r_33 <X> T_22_22.lc_trk_g2_1
 (17 8)  (1161 360)  (1161 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1162 360)  (1162 360)  routing T_22_22.sp4_h_r_33 <X> T_22_22.lc_trk_g2_1
 (25 8)  (1169 360)  (1169 360)  routing T_22_22.rgt_op_2 <X> T_22_22.lc_trk_g2_2
 (1 9)  (1145 361)  (1145 361)  routing T_22_22.glb_netwk_4 <X> T_22_22.glb2local_1
 (22 9)  (1166 361)  (1166 361)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1168 361)  (1168 361)  routing T_22_22.rgt_op_2 <X> T_22_22.lc_trk_g2_2


LogicTile_23_22

 (22 2)  (1220 354)  (1220 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (1221 354)  (1221 354)  routing T_23_22.sp12_h_r_23 <X> T_23_22.lc_trk_g0_7
 (28 2)  (1226 354)  (1226 354)  routing T_23_22.lc_trk_g2_4 <X> T_23_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 354)  (1227 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 354)  (1228 354)  routing T_23_22.lc_trk_g2_4 <X> T_23_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 354)  (1229 354)  routing T_23_22.lc_trk_g0_6 <X> T_23_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 354)  (1230 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (1235 354)  (1235 354)  LC_1 Logic Functioning bit
 (39 2)  (1237 354)  (1237 354)  LC_1 Logic Functioning bit
 (40 2)  (1238 354)  (1238 354)  LC_1 Logic Functioning bit
 (42 2)  (1240 354)  (1240 354)  LC_1 Logic Functioning bit
 (21 3)  (1219 355)  (1219 355)  routing T_23_22.sp12_h_r_23 <X> T_23_22.lc_trk_g0_7
 (22 3)  (1220 355)  (1220 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1221 355)  (1221 355)  routing T_23_22.sp12_h_l_21 <X> T_23_22.lc_trk_g0_6
 (25 3)  (1223 355)  (1223 355)  routing T_23_22.sp12_h_l_21 <X> T_23_22.lc_trk_g0_6
 (27 3)  (1225 355)  (1225 355)  routing T_23_22.lc_trk_g1_0 <X> T_23_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 355)  (1227 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 355)  (1229 355)  routing T_23_22.lc_trk_g0_6 <X> T_23_22.wire_logic_cluster/lc_1/in_3
 (40 3)  (1238 355)  (1238 355)  LC_1 Logic Functioning bit
 (42 3)  (1240 355)  (1240 355)  LC_1 Logic Functioning bit
 (14 4)  (1212 356)  (1212 356)  routing T_23_22.lft_op_0 <X> T_23_22.lc_trk_g1_0
 (27 4)  (1225 356)  (1225 356)  routing T_23_22.lc_trk_g1_0 <X> T_23_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 356)  (1227 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 356)  (1229 356)  routing T_23_22.lc_trk_g0_7 <X> T_23_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 356)  (1230 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (40 4)  (1238 356)  (1238 356)  LC_2 Logic Functioning bit
 (42 4)  (1240 356)  (1240 356)  LC_2 Logic Functioning bit
 (15 5)  (1213 357)  (1213 357)  routing T_23_22.lft_op_0 <X> T_23_22.lc_trk_g1_0
 (17 5)  (1215 357)  (1215 357)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (31 5)  (1229 357)  (1229 357)  routing T_23_22.lc_trk_g0_7 <X> T_23_22.wire_logic_cluster/lc_2/in_3
 (40 5)  (1238 357)  (1238 357)  LC_2 Logic Functioning bit
 (42 5)  (1240 357)  (1240 357)  LC_2 Logic Functioning bit
 (47 5)  (1245 357)  (1245 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 10)  (1212 362)  (1212 362)  routing T_23_22.sp4_h_r_44 <X> T_23_22.lc_trk_g2_4
 (14 11)  (1212 363)  (1212 363)  routing T_23_22.sp4_h_r_44 <X> T_23_22.lc_trk_g2_4
 (15 11)  (1213 363)  (1213 363)  routing T_23_22.sp4_h_r_44 <X> T_23_22.lc_trk_g2_4
 (16 11)  (1214 363)  (1214 363)  routing T_23_22.sp4_h_r_44 <X> T_23_22.lc_trk_g2_4
 (17 11)  (1215 363)  (1215 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (2 14)  (1200 366)  (1200 366)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_24_22

 (14 2)  (1266 354)  (1266 354)  routing T_24_22.wire_logic_cluster/lc_4/out <X> T_24_22.lc_trk_g0_4
 (17 3)  (1269 355)  (1269 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 4)  (1266 356)  (1266 356)  routing T_24_22.sp12_h_r_0 <X> T_24_22.lc_trk_g1_0
 (15 4)  (1267 356)  (1267 356)  routing T_24_22.lft_op_1 <X> T_24_22.lc_trk_g1_1
 (17 4)  (1269 356)  (1269 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1270 356)  (1270 356)  routing T_24_22.lft_op_1 <X> T_24_22.lc_trk_g1_1
 (3 5)  (1255 357)  (1255 357)  routing T_24_22.sp12_h_l_23 <X> T_24_22.sp12_h_r_0
 (14 5)  (1266 357)  (1266 357)  routing T_24_22.sp12_h_r_0 <X> T_24_22.lc_trk_g1_0
 (15 5)  (1267 357)  (1267 357)  routing T_24_22.sp12_h_r_0 <X> T_24_22.lc_trk_g1_0
 (17 5)  (1269 357)  (1269 357)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (16 7)  (1268 359)  (1268 359)  routing T_24_22.sp12_h_r_12 <X> T_24_22.lc_trk_g1_4
 (17 7)  (1269 359)  (1269 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (8 8)  (1260 360)  (1260 360)  routing T_24_22.sp4_v_b_1 <X> T_24_22.sp4_h_r_7
 (9 8)  (1261 360)  (1261 360)  routing T_24_22.sp4_v_b_1 <X> T_24_22.sp4_h_r_7
 (10 8)  (1262 360)  (1262 360)  routing T_24_22.sp4_v_b_1 <X> T_24_22.sp4_h_r_7
 (27 8)  (1279 360)  (1279 360)  routing T_24_22.lc_trk_g1_0 <X> T_24_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 360)  (1281 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 360)  (1284 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 360)  (1285 360)  routing T_24_22.lc_trk_g3_2 <X> T_24_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 360)  (1286 360)  routing T_24_22.lc_trk_g3_2 <X> T_24_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 360)  (1288 360)  LC_4 Logic Functioning bit
 (38 8)  (1290 360)  (1290 360)  LC_4 Logic Functioning bit
 (31 9)  (1283 361)  (1283 361)  routing T_24_22.lc_trk_g3_2 <X> T_24_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (1288 361)  (1288 361)  LC_4 Logic Functioning bit
 (38 9)  (1290 361)  (1290 361)  LC_4 Logic Functioning bit
 (17 10)  (1269 362)  (1269 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (1274 362)  (1274 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (1278 362)  (1278 362)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (1280 362)  (1280 362)  routing T_24_22.lc_trk_g2_6 <X> T_24_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 362)  (1281 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 362)  (1282 362)  routing T_24_22.lc_trk_g2_6 <X> T_24_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 362)  (1284 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 362)  (1286 362)  routing T_24_22.lc_trk_g1_1 <X> T_24_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 362)  (1288 362)  LC_5 Logic Functioning bit
 (41 10)  (1293 362)  (1293 362)  LC_5 Logic Functioning bit
 (43 10)  (1295 362)  (1295 362)  LC_5 Logic Functioning bit
 (46 10)  (1298 362)  (1298 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (1302 362)  (1302 362)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (1270 363)  (1270 363)  routing T_24_22.sp4_r_v_b_37 <X> T_24_22.lc_trk_g2_5
 (22 11)  (1274 363)  (1274 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1277 363)  (1277 363)  routing T_24_22.sp4_r_v_b_38 <X> T_24_22.lc_trk_g2_6
 (26 11)  (1278 363)  (1278 363)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 363)  (1280 363)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 363)  (1281 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 363)  (1282 363)  routing T_24_22.lc_trk_g2_6 <X> T_24_22.wire_logic_cluster/lc_5/in_1
 (36 11)  (1288 363)  (1288 363)  LC_5 Logic Functioning bit
 (40 11)  (1292 363)  (1292 363)  LC_5 Logic Functioning bit
 (42 11)  (1294 363)  (1294 363)  LC_5 Logic Functioning bit
 (43 11)  (1295 363)  (1295 363)  LC_5 Logic Functioning bit
 (48 11)  (1300 363)  (1300 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (25 12)  (1277 364)  (1277 364)  routing T_24_22.sp4_h_r_34 <X> T_24_22.lc_trk_g3_2
 (22 13)  (1274 365)  (1274 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1275 365)  (1275 365)  routing T_24_22.sp4_h_r_34 <X> T_24_22.lc_trk_g3_2
 (24 13)  (1276 365)  (1276 365)  routing T_24_22.sp4_h_r_34 <X> T_24_22.lc_trk_g3_2
 (26 14)  (1278 366)  (1278 366)  routing T_24_22.lc_trk_g2_5 <X> T_24_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (1279 366)  (1279 366)  routing T_24_22.lc_trk_g1_1 <X> T_24_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 366)  (1281 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 366)  (1283 366)  routing T_24_22.lc_trk_g0_4 <X> T_24_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 366)  (1284 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (1287 366)  (1287 366)  routing T_24_22.lc_trk_g1_4 <X> T_24_22.input_2_7
 (36 14)  (1288 366)  (1288 366)  LC_7 Logic Functioning bit
 (37 14)  (1289 366)  (1289 366)  LC_7 Logic Functioning bit
 (28 15)  (1280 367)  (1280 367)  routing T_24_22.lc_trk_g2_5 <X> T_24_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 367)  (1281 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (1284 367)  (1284 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (1286 367)  (1286 367)  routing T_24_22.lc_trk_g1_4 <X> T_24_22.input_2_7
 (36 15)  (1288 367)  (1288 367)  LC_7 Logic Functioning bit
 (37 15)  (1289 367)  (1289 367)  LC_7 Logic Functioning bit
 (39 15)  (1291 367)  (1291 367)  LC_7 Logic Functioning bit
 (40 15)  (1292 367)  (1292 367)  LC_7 Logic Functioning bit
 (42 15)  (1294 367)  (1294 367)  LC_7 Logic Functioning bit
 (48 15)  (1300 367)  (1300 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (1305 367)  (1305 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_25_22

 (3 0)  (1309 352)  (1309 352)  routing T_25_22.sp12_v_t_23 <X> T_25_22.sp12_v_b_0
 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 352)  (1331 352)  routing T_25_22.sp4_h_l_7 <X> T_25_22.lc_trk_g0_2
 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 353)  (1328 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 353)  (1329 353)  routing T_25_22.sp4_h_l_7 <X> T_25_22.lc_trk_g0_2
 (24 1)  (1330 353)  (1330 353)  routing T_25_22.sp4_h_l_7 <X> T_25_22.lc_trk_g0_2
 (25 1)  (1331 353)  (1331 353)  routing T_25_22.sp4_h_l_7 <X> T_25_22.lc_trk_g0_2
 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (1321 354)  (1321 354)  routing T_25_22.lft_op_5 <X> T_25_22.lc_trk_g0_5
 (17 2)  (1323 354)  (1323 354)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1324 354)  (1324 354)  routing T_25_22.lft_op_5 <X> T_25_22.lc_trk_g0_5
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (9 3)  (1315 355)  (1315 355)  routing T_25_22.sp4_v_b_5 <X> T_25_22.sp4_v_t_36
 (10 3)  (1316 355)  (1316 355)  routing T_25_22.sp4_v_b_5 <X> T_25_22.sp4_v_t_36
 (14 3)  (1320 355)  (1320 355)  routing T_25_22.sp4_r_v_b_28 <X> T_25_22.lc_trk_g0_4
 (17 3)  (1323 355)  (1323 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (1307 356)  (1307 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (1 5)  (1307 357)  (1307 357)  routing T_25_22.lc_trk_g0_2 <X> T_25_22.wire_bram/ram/WCLKE
 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 360)  (1336 360)  routing T_25_22.lc_trk_g0_5 <X> T_25_22.wire_bram/ram/WDATA_3
 (39 9)  (1345 361)  (1345 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g0_4 <X> T_25_22.wire_bram/ram/WE
 (12 15)  (1318 367)  (1318 367)  routing T_25_22.sp4_h_l_46 <X> T_25_22.sp4_v_t_46


LogicTile_26_22

 (3 2)  (1351 354)  (1351 354)  routing T_26_22.sp12_h_r_0 <X> T_26_22.sp12_h_l_23
 (3 3)  (1351 355)  (1351 355)  routing T_26_22.sp12_h_r_0 <X> T_26_22.sp12_h_l_23
 (12 3)  (1360 355)  (1360 355)  routing T_26_22.sp4_h_l_39 <X> T_26_22.sp4_v_t_39


LogicTile_29_22

 (5 4)  (1515 356)  (1515 356)  routing T_29_22.sp4_v_t_38 <X> T_29_22.sp4_h_r_3


LogicTile_30_22

 (3 3)  (1567 355)  (1567 355)  routing T_30_22.sp12_v_b_0 <X> T_30_22.sp12_h_l_23


LogicTile_32_22

 (26 2)  (1698 354)  (1698 354)  routing T_32_22.lc_trk_g3_4 <X> T_32_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (1700 354)  (1700 354)  routing T_32_22.lc_trk_g2_2 <X> T_32_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1701 354)  (1701 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1703 354)  (1703 354)  routing T_32_22.lc_trk_g2_6 <X> T_32_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1704 354)  (1704 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1705 354)  (1705 354)  routing T_32_22.lc_trk_g2_6 <X> T_32_22.wire_logic_cluster/lc_1/in_3
 (40 2)  (1712 354)  (1712 354)  LC_1 Logic Functioning bit
 (27 3)  (1699 355)  (1699 355)  routing T_32_22.lc_trk_g3_4 <X> T_32_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1700 355)  (1700 355)  routing T_32_22.lc_trk_g3_4 <X> T_32_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1701 355)  (1701 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1702 355)  (1702 355)  routing T_32_22.lc_trk_g2_2 <X> T_32_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (1703 355)  (1703 355)  routing T_32_22.lc_trk_g2_6 <X> T_32_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (1704 355)  (1704 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1706 355)  (1706 355)  routing T_32_22.lc_trk_g1_0 <X> T_32_22.input_2_1
 (14 4)  (1686 356)  (1686 356)  routing T_32_22.bnr_op_0 <X> T_32_22.lc_trk_g1_0
 (26 4)  (1698 356)  (1698 356)  routing T_32_22.lc_trk_g3_5 <X> T_32_22.wire_logic_cluster/lc_2/in_0
 (31 4)  (1703 356)  (1703 356)  routing T_32_22.lc_trk_g2_7 <X> T_32_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1704 356)  (1704 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1705 356)  (1705 356)  routing T_32_22.lc_trk_g2_7 <X> T_32_22.wire_logic_cluster/lc_2/in_3
 (42 4)  (1714 356)  (1714 356)  LC_2 Logic Functioning bit
 (47 4)  (1719 356)  (1719 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (1722 356)  (1722 356)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (1686 357)  (1686 357)  routing T_32_22.bnr_op_0 <X> T_32_22.lc_trk_g1_0
 (17 5)  (1689 357)  (1689 357)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (27 5)  (1699 357)  (1699 357)  routing T_32_22.lc_trk_g3_5 <X> T_32_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1700 357)  (1700 357)  routing T_32_22.lc_trk_g3_5 <X> T_32_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1701 357)  (1701 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1703 357)  (1703 357)  routing T_32_22.lc_trk_g2_7 <X> T_32_22.wire_logic_cluster/lc_2/in_3
 (43 5)  (1715 357)  (1715 357)  LC_2 Logic Functioning bit
 (22 9)  (1694 361)  (1694 361)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1696 361)  (1696 361)  routing T_32_22.tnr_op_2 <X> T_32_22.lc_trk_g2_2
 (22 10)  (1694 362)  (1694 362)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1695 362)  (1695 362)  routing T_32_22.sp12_v_t_12 <X> T_32_22.lc_trk_g2_7
 (25 10)  (1697 362)  (1697 362)  routing T_32_22.sp4_h_r_38 <X> T_32_22.lc_trk_g2_6
 (22 11)  (1694 363)  (1694 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1695 363)  (1695 363)  routing T_32_22.sp4_h_r_38 <X> T_32_22.lc_trk_g2_6
 (24 11)  (1696 363)  (1696 363)  routing T_32_22.sp4_h_r_38 <X> T_32_22.lc_trk_g2_6
 (16 14)  (1688 366)  (1688 366)  routing T_32_22.sp4_v_b_37 <X> T_32_22.lc_trk_g3_5
 (17 14)  (1689 366)  (1689 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1690 366)  (1690 366)  routing T_32_22.sp4_v_b_37 <X> T_32_22.lc_trk_g3_5
 (16 15)  (1688 367)  (1688 367)  routing T_32_22.sp12_v_b_12 <X> T_32_22.lc_trk_g3_4
 (17 15)  (1689 367)  (1689 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (1690 367)  (1690 367)  routing T_32_22.sp4_v_b_37 <X> T_32_22.lc_trk_g3_5


IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 338)  (12 338)  routing T_0_21.span4_horz_27 <X> T_0_21.lc_trk_g0_3
 (6 2)  (11 338)  (11 338)  routing T_0_21.span4_horz_27 <X> T_0_21.lc_trk_g0_3
 (7 2)  (10 338)  (10 338)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (8 3)  (9 339)  (9 339)  routing T_0_21.span4_horz_27 <X> T_0_21.lc_trk_g0_3
 (3 6)  (14 342)  (14 342)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 345)  (1 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 346)  (7 346)  routing T_0_21.lc_trk_g1_5 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 346)  (6 346)  routing T_0_21.lc_trk_g1_5 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (11 11)  (6 347)  (6 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 347)  (5 347)  routing T_0_21.lc_trk_g0_3 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 348)  (12 348)  routing T_0_21.span4_horz_21 <X> T_0_21.lc_trk_g1_5
 (6 12)  (11 348)  (11 348)  routing T_0_21.span4_horz_21 <X> T_0_21.lc_trk_g1_5
 (7 12)  (10 348)  (10 348)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_21 lc_trk_g1_5
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (17 14)  (0 350)  (0 350)  IOB_1 IO Functioning bit


LogicTile_2_21

 (5 6)  (77 342)  (77 342)  routing T_2_21.sp4_v_t_44 <X> T_2_21.sp4_h_l_38
 (4 7)  (76 343)  (76 343)  routing T_2_21.sp4_v_t_44 <X> T_2_21.sp4_h_l_38
 (6 7)  (78 343)  (78 343)  routing T_2_21.sp4_v_t_44 <X> T_2_21.sp4_h_l_38


LogicTile_3_21

 (21 4)  (147 340)  (147 340)  routing T_3_21.sp12_h_r_3 <X> T_3_21.lc_trk_g1_3
 (22 4)  (148 340)  (148 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (150 340)  (150 340)  routing T_3_21.sp12_h_r_3 <X> T_3_21.lc_trk_g1_3
 (21 5)  (147 341)  (147 341)  routing T_3_21.sp12_h_r_3 <X> T_3_21.lc_trk_g1_3
 (12 10)  (138 346)  (138 346)  routing T_3_21.sp4_h_r_5 <X> T_3_21.sp4_h_l_45
 (13 11)  (139 347)  (139 347)  routing T_3_21.sp4_h_r_5 <X> T_3_21.sp4_h_l_45
 (17 14)  (143 350)  (143 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (153 350)  (153 350)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 350)  (155 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 350)  (157 350)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 350)  (158 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 350)  (159 350)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 350)  (160 350)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 350)  (162 350)  LC_7 Logic Functioning bit
 (38 14)  (164 350)  (164 350)  LC_7 Logic Functioning bit
 (51 14)  (177 350)  (177 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (144 351)  (144 351)  routing T_3_21.sp4_r_v_b_45 <X> T_3_21.lc_trk_g3_5
 (30 15)  (156 351)  (156 351)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (162 351)  (162 351)  LC_7 Logic Functioning bit
 (38 15)  (164 351)  (164 351)  LC_7 Logic Functioning bit


LogicTile_4_21

 (11 10)  (191 346)  (191 346)  routing T_4_21.sp4_h_r_2 <X> T_4_21.sp4_v_t_45
 (13 10)  (193 346)  (193 346)  routing T_4_21.sp4_h_r_2 <X> T_4_21.sp4_v_t_45
 (12 11)  (192 347)  (192 347)  routing T_4_21.sp4_h_r_2 <X> T_4_21.sp4_v_t_45


LogicTile_6_21

 (14 0)  (302 336)  (302 336)  routing T_6_21.wire_logic_cluster/lc_0/out <X> T_6_21.lc_trk_g0_0
 (15 0)  (303 336)  (303 336)  routing T_6_21.bot_op_1 <X> T_6_21.lc_trk_g0_1
 (17 0)  (305 336)  (305 336)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (314 336)  (314 336)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 336)  (315 336)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 336)  (317 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 336)  (318 336)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 336)  (319 336)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 336)  (320 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 336)  (321 336)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 336)  (322 336)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (325 336)  (325 336)  LC_0 Logic Functioning bit
 (42 0)  (330 336)  (330 336)  LC_0 Logic Functioning bit
 (45 0)  (333 336)  (333 336)  LC_0 Logic Functioning bit
 (47 0)  (335 336)  (335 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (305 337)  (305 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (315 337)  (315 337)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 337)  (316 337)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 337)  (317 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 337)  (319 337)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 337)  (320 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (325 337)  (325 337)  LC_0 Logic Functioning bit
 (41 1)  (329 337)  (329 337)  LC_0 Logic Functioning bit
 (42 1)  (330 337)  (330 337)  LC_0 Logic Functioning bit
 (43 1)  (331 337)  (331 337)  LC_0 Logic Functioning bit
 (0 2)  (288 338)  (288 338)  routing T_6_21.glb_netwk_6 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (1 2)  (289 338)  (289 338)  routing T_6_21.glb_netwk_6 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (2 2)  (290 338)  (290 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (309 338)  (309 338)  routing T_6_21.sp4_h_l_10 <X> T_6_21.lc_trk_g0_7
 (22 2)  (310 338)  (310 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (311 338)  (311 338)  routing T_6_21.sp4_h_l_10 <X> T_6_21.lc_trk_g0_7
 (24 2)  (312 338)  (312 338)  routing T_6_21.sp4_h_l_10 <X> T_6_21.lc_trk_g0_7
 (21 3)  (309 339)  (309 339)  routing T_6_21.sp4_h_l_10 <X> T_6_21.lc_trk_g0_7
 (27 4)  (315 340)  (315 340)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 340)  (317 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 340)  (318 340)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 340)  (319 340)  routing T_6_21.lc_trk_g0_7 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 340)  (320 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (40 4)  (328 340)  (328 340)  LC_2 Logic Functioning bit
 (42 4)  (330 340)  (330 340)  LC_2 Logic Functioning bit
 (45 4)  (333 340)  (333 340)  LC_2 Logic Functioning bit
 (30 5)  (318 341)  (318 341)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 341)  (319 341)  routing T_6_21.lc_trk_g0_7 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (40 5)  (328 341)  (328 341)  LC_2 Logic Functioning bit
 (42 5)  (330 341)  (330 341)  LC_2 Logic Functioning bit
 (14 6)  (302 342)  (302 342)  routing T_6_21.wire_logic_cluster/lc_4/out <X> T_6_21.lc_trk_g1_4
 (17 6)  (305 342)  (305 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 342)  (306 342)  routing T_6_21.wire_logic_cluster/lc_5/out <X> T_6_21.lc_trk_g1_5
 (25 6)  (313 342)  (313 342)  routing T_6_21.sp4_h_r_14 <X> T_6_21.lc_trk_g1_6
 (17 7)  (305 343)  (305 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (310 343)  (310 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (311 343)  (311 343)  routing T_6_21.sp4_h_r_14 <X> T_6_21.lc_trk_g1_6
 (24 7)  (312 343)  (312 343)  routing T_6_21.sp4_h_r_14 <X> T_6_21.lc_trk_g1_6
 (25 8)  (313 344)  (313 344)  routing T_6_21.wire_logic_cluster/lc_2/out <X> T_6_21.lc_trk_g2_2
 (27 8)  (315 344)  (315 344)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 344)  (317 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 344)  (318 344)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 344)  (319 344)  routing T_6_21.lc_trk_g0_7 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 344)  (320 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (328 344)  (328 344)  LC_4 Logic Functioning bit
 (42 8)  (330 344)  (330 344)  LC_4 Logic Functioning bit
 (22 9)  (310 345)  (310 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (314 345)  (314 345)  routing T_6_21.lc_trk_g2_2 <X> T_6_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 345)  (316 345)  routing T_6_21.lc_trk_g2_2 <X> T_6_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 345)  (317 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 345)  (318 345)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 345)  (319 345)  routing T_6_21.lc_trk_g0_7 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (14 10)  (302 346)  (302 346)  routing T_6_21.sp12_v_t_3 <X> T_6_21.lc_trk_g2_4
 (26 10)  (314 346)  (314 346)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 346)  (315 346)  routing T_6_21.lc_trk_g1_5 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 346)  (317 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 346)  (318 346)  routing T_6_21.lc_trk_g1_5 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 346)  (319 346)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 346)  (320 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 346)  (321 346)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (38 10)  (326 346)  (326 346)  LC_5 Logic Functioning bit
 (41 10)  (329 346)  (329 346)  LC_5 Logic Functioning bit
 (42 10)  (330 346)  (330 346)  LC_5 Logic Functioning bit
 (45 10)  (333 346)  (333 346)  LC_5 Logic Functioning bit
 (46 10)  (334 346)  (334 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (338 346)  (338 346)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (302 347)  (302 347)  routing T_6_21.sp12_v_t_3 <X> T_6_21.lc_trk_g2_4
 (15 11)  (303 347)  (303 347)  routing T_6_21.sp12_v_t_3 <X> T_6_21.lc_trk_g2_4
 (17 11)  (305 347)  (305 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (26 11)  (314 347)  (314 347)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 347)  (315 347)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 347)  (316 347)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 347)  (317 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (38 11)  (326 347)  (326 347)  LC_5 Logic Functioning bit
 (41 11)  (329 347)  (329 347)  LC_5 Logic Functioning bit
 (43 11)  (331 347)  (331 347)  LC_5 Logic Functioning bit
 (29 12)  (317 348)  (317 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (324 348)  (324 348)  LC_6 Logic Functioning bit
 (38 12)  (326 348)  (326 348)  LC_6 Logic Functioning bit
 (41 12)  (329 348)  (329 348)  LC_6 Logic Functioning bit
 (43 12)  (331 348)  (331 348)  LC_6 Logic Functioning bit
 (45 12)  (333 348)  (333 348)  LC_6 Logic Functioning bit
 (36 13)  (324 349)  (324 349)  LC_6 Logic Functioning bit
 (38 13)  (326 349)  (326 349)  LC_6 Logic Functioning bit
 (41 13)  (329 349)  (329 349)  LC_6 Logic Functioning bit
 (43 13)  (331 349)  (331 349)  LC_6 Logic Functioning bit
 (48 13)  (336 349)  (336 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (304 350)  (304 350)  routing T_6_21.sp12_v_t_10 <X> T_6_21.lc_trk_g3_5
 (17 14)  (305 350)  (305 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 15)  (310 351)  (310 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (313 351)  (313 351)  routing T_6_21.sp4_r_v_b_46 <X> T_6_21.lc_trk_g3_6


LogicTile_7_21

 (11 7)  (353 343)  (353 343)  routing T_7_21.sp4_h_r_5 <X> T_7_21.sp4_h_l_40
 (5 13)  (347 349)  (347 349)  routing T_7_21.sp4_h_r_9 <X> T_7_21.sp4_v_b_9


RAM_Tile_8_21

 (6 0)  (402 336)  (402 336)  routing T_8_21.sp4_h_r_7 <X> T_8_21.sp4_v_b_0
 (10 5)  (406 341)  (406 341)  routing T_8_21.sp4_h_r_11 <X> T_8_21.sp4_v_b_4


LogicTile_9_21

 (14 0)  (452 336)  (452 336)  routing T_9_21.bnr_op_0 <X> T_9_21.lc_trk_g0_0
 (21 0)  (459 336)  (459 336)  routing T_9_21.bnr_op_3 <X> T_9_21.lc_trk_g0_3
 (22 0)  (460 336)  (460 336)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (465 336)  (465 336)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (38 0)  (476 336)  (476 336)  LC_0 Logic Functioning bit
 (39 0)  (477 336)  (477 336)  LC_0 Logic Functioning bit
 (42 0)  (480 336)  (480 336)  LC_0 Logic Functioning bit
 (43 0)  (481 336)  (481 336)  LC_0 Logic Functioning bit
 (14 1)  (452 337)  (452 337)  routing T_9_21.bnr_op_0 <X> T_9_21.lc_trk_g0_0
 (17 1)  (455 337)  (455 337)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (459 337)  (459 337)  routing T_9_21.bnr_op_3 <X> T_9_21.lc_trk_g0_3
 (27 1)  (465 337)  (465 337)  routing T_9_21.lc_trk_g1_1 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 337)  (467 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 337)  (469 337)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 337)  (470 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (472 337)  (472 337)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.input_2_0
 (35 1)  (473 337)  (473 337)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.input_2_0
 (36 1)  (474 337)  (474 337)  LC_0 Logic Functioning bit
 (37 1)  (475 337)  (475 337)  LC_0 Logic Functioning bit
 (40 1)  (478 337)  (478 337)  LC_0 Logic Functioning bit
 (41 1)  (479 337)  (479 337)  LC_0 Logic Functioning bit
 (28 2)  (466 338)  (466 338)  routing T_9_21.lc_trk_g2_0 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 338)  (469 338)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 338)  (471 338)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 338)  (474 338)  LC_1 Logic Functioning bit
 (39 2)  (477 338)  (477 338)  LC_1 Logic Functioning bit
 (40 2)  (478 338)  (478 338)  LC_1 Logic Functioning bit
 (43 2)  (481 338)  (481 338)  LC_1 Logic Functioning bit
 (50 2)  (488 338)  (488 338)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (460 339)  (460 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (462 339)  (462 339)  routing T_9_21.bot_op_6 <X> T_9_21.lc_trk_g0_6
 (26 3)  (464 339)  (464 339)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (38 3)  (476 339)  (476 339)  LC_1 Logic Functioning bit
 (39 3)  (477 339)  (477 339)  LC_1 Logic Functioning bit
 (42 3)  (480 339)  (480 339)  LC_1 Logic Functioning bit
 (43 3)  (481 339)  (481 339)  LC_1 Logic Functioning bit
 (14 4)  (452 340)  (452 340)  routing T_9_21.bnr_op_0 <X> T_9_21.lc_trk_g1_0
 (17 4)  (455 340)  (455 340)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (456 340)  (456 340)  routing T_9_21.bnr_op_1 <X> T_9_21.lc_trk_g1_1
 (22 4)  (460 340)  (460 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 340)  (461 340)  routing T_9_21.sp4_h_r_3 <X> T_9_21.lc_trk_g1_3
 (24 4)  (462 340)  (462 340)  routing T_9_21.sp4_h_r_3 <X> T_9_21.lc_trk_g1_3
 (26 4)  (464 340)  (464 340)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 340)  (466 340)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 340)  (468 340)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 340)  (472 340)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (476 340)  (476 340)  LC_2 Logic Functioning bit
 (39 4)  (477 340)  (477 340)  LC_2 Logic Functioning bit
 (42 4)  (480 340)  (480 340)  LC_2 Logic Functioning bit
 (43 4)  (481 340)  (481 340)  LC_2 Logic Functioning bit
 (14 5)  (452 341)  (452 341)  routing T_9_21.bnr_op_0 <X> T_9_21.lc_trk_g1_0
 (17 5)  (455 341)  (455 341)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (456 341)  (456 341)  routing T_9_21.bnr_op_1 <X> T_9_21.lc_trk_g1_1
 (21 5)  (459 341)  (459 341)  routing T_9_21.sp4_h_r_3 <X> T_9_21.lc_trk_g1_3
 (28 5)  (466 341)  (466 341)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 341)  (467 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 341)  (468 341)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 341)  (470 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (471 341)  (471 341)  routing T_9_21.lc_trk_g2_0 <X> T_9_21.input_2_2
 (36 5)  (474 341)  (474 341)  LC_2 Logic Functioning bit
 (37 5)  (475 341)  (475 341)  LC_2 Logic Functioning bit
 (40 5)  (478 341)  (478 341)  LC_2 Logic Functioning bit
 (41 5)  (479 341)  (479 341)  LC_2 Logic Functioning bit
 (5 6)  (443 342)  (443 342)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_h_l_38
 (25 6)  (463 342)  (463 342)  routing T_9_21.sp4_h_r_14 <X> T_9_21.lc_trk_g1_6
 (26 6)  (464 342)  (464 342)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 342)  (467 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 342)  (468 342)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 342)  (471 342)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 342)  (472 342)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 342)  (475 342)  LC_3 Logic Functioning bit
 (40 6)  (478 342)  (478 342)  LC_3 Logic Functioning bit
 (41 6)  (479 342)  (479 342)  LC_3 Logic Functioning bit
 (42 6)  (480 342)  (480 342)  LC_3 Logic Functioning bit
 (50 6)  (488 342)  (488 342)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (442 343)  (442 343)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_h_l_38
 (6 7)  (444 343)  (444 343)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_h_l_38
 (22 7)  (460 343)  (460 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (461 343)  (461 343)  routing T_9_21.sp4_h_r_14 <X> T_9_21.lc_trk_g1_6
 (24 7)  (462 343)  (462 343)  routing T_9_21.sp4_h_r_14 <X> T_9_21.lc_trk_g1_6
 (26 7)  (464 343)  (464 343)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 343)  (465 343)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 343)  (467 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 343)  (468 343)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 343)  (474 343)  LC_3 Logic Functioning bit
 (37 7)  (475 343)  (475 343)  LC_3 Logic Functioning bit
 (40 7)  (478 343)  (478 343)  LC_3 Logic Functioning bit
 (41 7)  (479 343)  (479 343)  LC_3 Logic Functioning bit
 (42 7)  (480 343)  (480 343)  LC_3 Logic Functioning bit
 (43 7)  (481 343)  (481 343)  LC_3 Logic Functioning bit
 (27 8)  (465 344)  (465 344)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 344)  (466 344)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 344)  (467 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (478 344)  (478 344)  LC_4 Logic Functioning bit
 (41 8)  (479 344)  (479 344)  LC_4 Logic Functioning bit
 (42 8)  (480 344)  (480 344)  LC_4 Logic Functioning bit
 (43 8)  (481 344)  (481 344)  LC_4 Logic Functioning bit
 (16 9)  (454 345)  (454 345)  routing T_9_21.sp12_v_b_8 <X> T_9_21.lc_trk_g2_0
 (17 9)  (455 345)  (455 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (28 9)  (466 345)  (466 345)  routing T_9_21.lc_trk_g2_0 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 345)  (467 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 345)  (468 345)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 345)  (469 345)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 345)  (474 345)  LC_4 Logic Functioning bit
 (38 9)  (476 345)  (476 345)  LC_4 Logic Functioning bit
 (41 9)  (479 345)  (479 345)  LC_4 Logic Functioning bit
 (43 9)  (481 345)  (481 345)  LC_4 Logic Functioning bit
 (21 10)  (459 346)  (459 346)  routing T_9_21.rgt_op_7 <X> T_9_21.lc_trk_g2_7
 (22 10)  (460 346)  (460 346)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (462 346)  (462 346)  routing T_9_21.rgt_op_7 <X> T_9_21.lc_trk_g2_7
 (28 10)  (466 346)  (466 346)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 346)  (468 346)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 346)  (472 346)  routing T_9_21.lc_trk_g1_1 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 346)  (474 346)  LC_5 Logic Functioning bit
 (38 10)  (476 346)  (476 346)  LC_5 Logic Functioning bit
 (39 10)  (477 346)  (477 346)  LC_5 Logic Functioning bit
 (40 10)  (478 346)  (478 346)  LC_5 Logic Functioning bit
 (41 10)  (479 346)  (479 346)  LC_5 Logic Functioning bit
 (42 10)  (480 346)  (480 346)  LC_5 Logic Functioning bit
 (43 10)  (481 346)  (481 346)  LC_5 Logic Functioning bit
 (14 11)  (452 347)  (452 347)  routing T_9_21.sp4_r_v_b_36 <X> T_9_21.lc_trk_g2_4
 (17 11)  (455 347)  (455 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (464 347)  (464 347)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 347)  (470 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (472 347)  (472 347)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.input_2_5
 (36 11)  (474 347)  (474 347)  LC_5 Logic Functioning bit
 (37 11)  (475 347)  (475 347)  LC_5 Logic Functioning bit
 (38 11)  (476 347)  (476 347)  LC_5 Logic Functioning bit
 (39 11)  (477 347)  (477 347)  LC_5 Logic Functioning bit
 (40 11)  (478 347)  (478 347)  LC_5 Logic Functioning bit
 (41 11)  (479 347)  (479 347)  LC_5 Logic Functioning bit
 (43 11)  (481 347)  (481 347)  LC_5 Logic Functioning bit
 (15 12)  (453 348)  (453 348)  routing T_9_21.rgt_op_1 <X> T_9_21.lc_trk_g3_1
 (17 12)  (455 348)  (455 348)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (456 348)  (456 348)  routing T_9_21.rgt_op_1 <X> T_9_21.lc_trk_g3_1
 (27 12)  (465 348)  (465 348)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 348)  (466 348)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (473 348)  (473 348)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.input_2_6
 (38 12)  (476 348)  (476 348)  LC_6 Logic Functioning bit
 (39 12)  (477 348)  (477 348)  LC_6 Logic Functioning bit
 (42 12)  (480 348)  (480 348)  LC_6 Logic Functioning bit
 (43 12)  (481 348)  (481 348)  LC_6 Logic Functioning bit
 (17 13)  (455 349)  (455 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (460 349)  (460 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (463 349)  (463 349)  routing T_9_21.sp4_r_v_b_42 <X> T_9_21.lc_trk_g3_2
 (29 13)  (467 349)  (467 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 349)  (469 349)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 349)  (470 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (471 349)  (471 349)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.input_2_6
 (36 13)  (474 349)  (474 349)  LC_6 Logic Functioning bit
 (37 13)  (475 349)  (475 349)  LC_6 Logic Functioning bit
 (40 13)  (478 349)  (478 349)  LC_6 Logic Functioning bit
 (41 13)  (479 349)  (479 349)  LC_6 Logic Functioning bit
 (8 14)  (446 350)  (446 350)  routing T_9_21.sp4_v_t_47 <X> T_9_21.sp4_h_l_47
 (9 14)  (447 350)  (447 350)  routing T_9_21.sp4_v_t_47 <X> T_9_21.sp4_h_l_47
 (16 14)  (454 350)  (454 350)  routing T_9_21.sp12_v_t_10 <X> T_9_21.lc_trk_g3_5
 (17 14)  (455 350)  (455 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (26 14)  (464 350)  (464 350)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (466 350)  (466 350)  routing T_9_21.lc_trk_g2_0 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 350)  (469 350)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 350)  (471 350)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 350)  (472 350)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 350)  (474 350)  LC_7 Logic Functioning bit
 (37 14)  (475 350)  (475 350)  LC_7 Logic Functioning bit
 (40 14)  (478 350)  (478 350)  LC_7 Logic Functioning bit
 (41 14)  (479 350)  (479 350)  LC_7 Logic Functioning bit
 (50 14)  (488 350)  (488 350)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (490 350)  (490 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (455 351)  (455 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (465 351)  (465 351)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 351)  (466 351)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 351)  (467 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 351)  (474 351)  LC_7 Logic Functioning bit
 (37 15)  (475 351)  (475 351)  LC_7 Logic Functioning bit
 (41 15)  (479 351)  (479 351)  LC_7 Logic Functioning bit
 (42 15)  (480 351)  (480 351)  LC_7 Logic Functioning bit


LogicTile_10_21

 (14 0)  (506 336)  (506 336)  routing T_10_21.wire_logic_cluster/lc_0/out <X> T_10_21.lc_trk_g0_0
 (21 0)  (513 336)  (513 336)  routing T_10_21.sp4_v_b_3 <X> T_10_21.lc_trk_g0_3
 (22 0)  (514 336)  (514 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (515 336)  (515 336)  routing T_10_21.sp4_v_b_3 <X> T_10_21.lc_trk_g0_3
 (31 0)  (523 336)  (523 336)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 336)  (526 336)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 336)  (529 336)  LC_0 Logic Functioning bit
 (39 0)  (531 336)  (531 336)  LC_0 Logic Functioning bit
 (41 0)  (533 336)  (533 336)  LC_0 Logic Functioning bit
 (43 0)  (535 336)  (535 336)  LC_0 Logic Functioning bit
 (17 1)  (509 337)  (509 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (28 1)  (520 337)  (520 337)  routing T_10_21.lc_trk_g2_0 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (528 337)  (528 337)  LC_0 Logic Functioning bit
 (38 1)  (530 337)  (530 337)  LC_0 Logic Functioning bit
 (40 1)  (532 337)  (532 337)  LC_0 Logic Functioning bit
 (42 1)  (534 337)  (534 337)  LC_0 Logic Functioning bit
 (11 2)  (503 338)  (503 338)  routing T_10_21.sp4_h_r_8 <X> T_10_21.sp4_v_t_39
 (13 2)  (505 338)  (505 338)  routing T_10_21.sp4_h_r_8 <X> T_10_21.sp4_v_t_39
 (25 2)  (517 338)  (517 338)  routing T_10_21.sp4_v_t_3 <X> T_10_21.lc_trk_g0_6
 (27 2)  (519 338)  (519 338)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 338)  (526 338)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 338)  (528 338)  LC_1 Logic Functioning bit
 (39 2)  (531 338)  (531 338)  LC_1 Logic Functioning bit
 (41 2)  (533 338)  (533 338)  LC_1 Logic Functioning bit
 (42 2)  (534 338)  (534 338)  LC_1 Logic Functioning bit
 (12 3)  (504 339)  (504 339)  routing T_10_21.sp4_h_r_8 <X> T_10_21.sp4_v_t_39
 (22 3)  (514 339)  (514 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (515 339)  (515 339)  routing T_10_21.sp4_v_t_3 <X> T_10_21.lc_trk_g0_6
 (25 3)  (517 339)  (517 339)  routing T_10_21.sp4_v_t_3 <X> T_10_21.lc_trk_g0_6
 (31 3)  (523 339)  (523 339)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 339)  (524 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (526 339)  (526 339)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.input_2_1
 (36 3)  (528 339)  (528 339)  LC_1 Logic Functioning bit
 (39 3)  (531 339)  (531 339)  LC_1 Logic Functioning bit
 (41 3)  (533 339)  (533 339)  LC_1 Logic Functioning bit
 (42 3)  (534 339)  (534 339)  LC_1 Logic Functioning bit
 (11 4)  (503 340)  (503 340)  routing T_10_21.sp4_h_r_0 <X> T_10_21.sp4_v_b_5
 (15 4)  (507 340)  (507 340)  routing T_10_21.bot_op_1 <X> T_10_21.lc_trk_g1_1
 (17 4)  (509 340)  (509 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 340)  (516 340)  routing T_10_21.bot_op_3 <X> T_10_21.lc_trk_g1_3
 (31 4)  (523 340)  (523 340)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (39 4)  (531 340)  (531 340)  LC_2 Logic Functioning bit
 (40 4)  (532 340)  (532 340)  LC_2 Logic Functioning bit
 (42 4)  (534 340)  (534 340)  LC_2 Logic Functioning bit
 (3 5)  (495 341)  (495 341)  routing T_10_21.sp12_h_l_23 <X> T_10_21.sp12_h_r_0
 (15 5)  (507 341)  (507 341)  routing T_10_21.bot_op_0 <X> T_10_21.lc_trk_g1_0
 (17 5)  (509 341)  (509 341)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (514 341)  (514 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (515 341)  (515 341)  routing T_10_21.sp4_v_b_18 <X> T_10_21.lc_trk_g1_2
 (24 5)  (516 341)  (516 341)  routing T_10_21.sp4_v_b_18 <X> T_10_21.lc_trk_g1_2
 (27 5)  (519 341)  (519 341)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 341)  (520 341)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 341)  (521 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 341)  (524 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (525 341)  (525 341)  routing T_10_21.lc_trk_g2_0 <X> T_10_21.input_2_2
 (37 5)  (529 341)  (529 341)  LC_2 Logic Functioning bit
 (38 5)  (530 341)  (530 341)  LC_2 Logic Functioning bit
 (41 5)  (533 341)  (533 341)  LC_2 Logic Functioning bit
 (43 5)  (535 341)  (535 341)  LC_2 Logic Functioning bit
 (29 6)  (521 342)  (521 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 342)  (523 342)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 342)  (525 342)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 342)  (526 342)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 342)  (529 342)  LC_3 Logic Functioning bit
 (38 6)  (530 342)  (530 342)  LC_3 Logic Functioning bit
 (40 6)  (532 342)  (532 342)  LC_3 Logic Functioning bit
 (43 6)  (535 342)  (535 342)  LC_3 Logic Functioning bit
 (50 6)  (542 342)  (542 342)  Cascade bit: LH_LC03_inmux02_5

 (16 7)  (508 343)  (508 343)  routing T_10_21.sp12_h_r_12 <X> T_10_21.lc_trk_g1_4
 (17 7)  (509 343)  (509 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (518 343)  (518 343)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 343)  (519 343)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 343)  (521 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (40 7)  (532 343)  (532 343)  LC_3 Logic Functioning bit
 (43 7)  (535 343)  (535 343)  LC_3 Logic Functioning bit
 (27 8)  (519 344)  (519 344)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 344)  (520 344)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 344)  (521 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 344)  (526 344)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 344)  (528 344)  LC_4 Logic Functioning bit
 (37 8)  (529 344)  (529 344)  LC_4 Logic Functioning bit
 (38 8)  (530 344)  (530 344)  LC_4 Logic Functioning bit
 (39 8)  (531 344)  (531 344)  LC_4 Logic Functioning bit
 (41 8)  (533 344)  (533 344)  LC_4 Logic Functioning bit
 (42 8)  (534 344)  (534 344)  LC_4 Logic Functioning bit
 (43 8)  (535 344)  (535 344)  LC_4 Logic Functioning bit
 (17 9)  (509 345)  (509 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (27 9)  (519 345)  (519 345)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 345)  (521 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 345)  (522 345)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 345)  (524 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (526 345)  (526 345)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.input_2_4
 (35 9)  (527 345)  (527 345)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.input_2_4
 (36 9)  (528 345)  (528 345)  LC_4 Logic Functioning bit
 (37 9)  (529 345)  (529 345)  LC_4 Logic Functioning bit
 (38 9)  (530 345)  (530 345)  LC_4 Logic Functioning bit
 (39 9)  (531 345)  (531 345)  LC_4 Logic Functioning bit
 (40 9)  (532 345)  (532 345)  LC_4 Logic Functioning bit
 (41 9)  (533 345)  (533 345)  LC_4 Logic Functioning bit
 (43 9)  (535 345)  (535 345)  LC_4 Logic Functioning bit
 (16 12)  (508 348)  (508 348)  routing T_10_21.sp4_v_t_12 <X> T_10_21.lc_trk_g3_1
 (17 12)  (509 348)  (509 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (510 348)  (510 348)  routing T_10_21.sp4_v_t_12 <X> T_10_21.lc_trk_g3_1
 (21 12)  (513 348)  (513 348)  routing T_10_21.sp4_v_t_22 <X> T_10_21.lc_trk_g3_3
 (22 12)  (514 348)  (514 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (515 348)  (515 348)  routing T_10_21.sp4_v_t_22 <X> T_10_21.lc_trk_g3_3
 (27 12)  (519 348)  (519 348)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (529 348)  (529 348)  LC_6 Logic Functioning bit
 (39 12)  (531 348)  (531 348)  LC_6 Logic Functioning bit
 (41 12)  (533 348)  (533 348)  LC_6 Logic Functioning bit
 (42 12)  (534 348)  (534 348)  LC_6 Logic Functioning bit
 (21 13)  (513 349)  (513 349)  routing T_10_21.sp4_v_t_22 <X> T_10_21.lc_trk_g3_3
 (22 13)  (514 349)  (514 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (515 349)  (515 349)  routing T_10_21.sp4_v_b_42 <X> T_10_21.lc_trk_g3_2
 (24 13)  (516 349)  (516 349)  routing T_10_21.sp4_v_b_42 <X> T_10_21.lc_trk_g3_2
 (26 13)  (518 349)  (518 349)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 349)  (519 349)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 349)  (520 349)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 349)  (522 349)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 349)  (523 349)  routing T_10_21.lc_trk_g0_3 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 349)  (524 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (525 349)  (525 349)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.input_2_6
 (34 13)  (526 349)  (526 349)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.input_2_6
 (37 13)  (529 349)  (529 349)  LC_6 Logic Functioning bit
 (38 13)  (530 349)  (530 349)  LC_6 Logic Functioning bit
 (40 13)  (532 349)  (532 349)  LC_6 Logic Functioning bit
 (43 13)  (535 349)  (535 349)  LC_6 Logic Functioning bit
 (13 14)  (505 350)  (505 350)  routing T_10_21.sp4_h_r_11 <X> T_10_21.sp4_v_t_46
 (17 14)  (509 350)  (509 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (518 350)  (518 350)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 350)  (519 350)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 350)  (520 350)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 350)  (523 350)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (529 350)  (529 350)  LC_7 Logic Functioning bit
 (38 14)  (530 350)  (530 350)  LC_7 Logic Functioning bit
 (39 14)  (531 350)  (531 350)  LC_7 Logic Functioning bit
 (43 14)  (535 350)  (535 350)  LC_7 Logic Functioning bit
 (50 14)  (542 350)  (542 350)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (504 351)  (504 351)  routing T_10_21.sp4_h_r_11 <X> T_10_21.sp4_v_t_46
 (18 15)  (510 351)  (510 351)  routing T_10_21.sp4_r_v_b_45 <X> T_10_21.lc_trk_g3_5
 (27 15)  (519 351)  (519 351)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 351)  (521 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 351)  (522 351)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 351)  (523 351)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (39 15)  (531 351)  (531 351)  LC_7 Logic Functioning bit
 (41 15)  (533 351)  (533 351)  LC_7 Logic Functioning bit
 (42 15)  (534 351)  (534 351)  LC_7 Logic Functioning bit
 (43 15)  (535 351)  (535 351)  LC_7 Logic Functioning bit


LogicTile_11_21

 (14 0)  (560 336)  (560 336)  routing T_11_21.sp4_v_b_8 <X> T_11_21.lc_trk_g0_0
 (28 0)  (574 336)  (574 336)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 336)  (577 336)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 336)  (579 336)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 336)  (583 336)  LC_0 Logic Functioning bit
 (38 0)  (584 336)  (584 336)  LC_0 Logic Functioning bit
 (39 0)  (585 336)  (585 336)  LC_0 Logic Functioning bit
 (40 0)  (586 336)  (586 336)  LC_0 Logic Functioning bit
 (42 0)  (588 336)  (588 336)  LC_0 Logic Functioning bit
 (43 0)  (589 336)  (589 336)  LC_0 Logic Functioning bit
 (14 1)  (560 337)  (560 337)  routing T_11_21.sp4_v_b_8 <X> T_11_21.lc_trk_g0_0
 (16 1)  (562 337)  (562 337)  routing T_11_21.sp4_v_b_8 <X> T_11_21.lc_trk_g0_0
 (17 1)  (563 337)  (563 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (26 1)  (572 337)  (572 337)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 337)  (573 337)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 337)  (575 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 337)  (576 337)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 337)  (577 337)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 337)  (578 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 337)  (579 337)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.input_2_0
 (34 1)  (580 337)  (580 337)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.input_2_0
 (35 1)  (581 337)  (581 337)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.input_2_0
 (36 1)  (582 337)  (582 337)  LC_0 Logic Functioning bit
 (37 1)  (583 337)  (583 337)  LC_0 Logic Functioning bit
 (38 1)  (584 337)  (584 337)  LC_0 Logic Functioning bit
 (40 1)  (586 337)  (586 337)  LC_0 Logic Functioning bit
 (41 1)  (587 337)  (587 337)  LC_0 Logic Functioning bit
 (43 1)  (589 337)  (589 337)  LC_0 Logic Functioning bit
 (22 2)  (568 338)  (568 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (569 338)  (569 338)  routing T_11_21.sp4_v_b_23 <X> T_11_21.lc_trk_g0_7
 (24 2)  (570 338)  (570 338)  routing T_11_21.sp4_v_b_23 <X> T_11_21.lc_trk_g0_7
 (31 2)  (577 338)  (577 338)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 338)  (579 338)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 338)  (582 338)  LC_1 Logic Functioning bit
 (37 2)  (583 338)  (583 338)  LC_1 Logic Functioning bit
 (38 2)  (584 338)  (584 338)  LC_1 Logic Functioning bit
 (42 2)  (588 338)  (588 338)  LC_1 Logic Functioning bit
 (50 2)  (596 338)  (596 338)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (554 339)  (554 339)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_36
 (9 3)  (555 339)  (555 339)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_36
 (10 3)  (556 339)  (556 339)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_36
 (28 3)  (574 339)  (574 339)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 339)  (577 339)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 339)  (582 339)  LC_1 Logic Functioning bit
 (37 3)  (583 339)  (583 339)  LC_1 Logic Functioning bit
 (39 3)  (585 339)  (585 339)  LC_1 Logic Functioning bit
 (43 3)  (589 339)  (589 339)  LC_1 Logic Functioning bit
 (14 4)  (560 340)  (560 340)  routing T_11_21.sp4_v_b_8 <X> T_11_21.lc_trk_g1_0
 (17 4)  (563 340)  (563 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (568 340)  (568 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (571 340)  (571 340)  routing T_11_21.sp4_v_b_10 <X> T_11_21.lc_trk_g1_2
 (26 4)  (572 340)  (572 340)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 340)  (574 340)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 340)  (577 340)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 340)  (580 340)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 340)  (582 340)  LC_2 Logic Functioning bit
 (40 4)  (586 340)  (586 340)  LC_2 Logic Functioning bit
 (42 4)  (588 340)  (588 340)  LC_2 Logic Functioning bit
 (43 4)  (589 340)  (589 340)  LC_2 Logic Functioning bit
 (50 4)  (596 340)  (596 340)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (560 341)  (560 341)  routing T_11_21.sp4_v_b_8 <X> T_11_21.lc_trk_g1_0
 (16 5)  (562 341)  (562 341)  routing T_11_21.sp4_v_b_8 <X> T_11_21.lc_trk_g1_0
 (17 5)  (563 341)  (563 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (568 341)  (568 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (569 341)  (569 341)  routing T_11_21.sp4_v_b_10 <X> T_11_21.lc_trk_g1_2
 (25 5)  (571 341)  (571 341)  routing T_11_21.sp4_v_b_10 <X> T_11_21.lc_trk_g1_2
 (26 5)  (572 341)  (572 341)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 341)  (573 341)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 341)  (574 341)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 341)  (576 341)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (37 5)  (583 341)  (583 341)  LC_2 Logic Functioning bit
 (41 5)  (587 341)  (587 341)  LC_2 Logic Functioning bit
 (43 5)  (589 341)  (589 341)  LC_2 Logic Functioning bit
 (15 6)  (561 342)  (561 342)  routing T_11_21.bot_op_5 <X> T_11_21.lc_trk_g1_5
 (17 6)  (563 342)  (563 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (568 342)  (568 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (573 342)  (573 342)  routing T_11_21.lc_trk_g1_1 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 342)  (577 342)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 342)  (580 342)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (50 6)  (596 342)  (596 342)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (555 343)  (555 343)  routing T_11_21.sp4_v_b_8 <X> T_11_21.sp4_v_t_41
 (10 7)  (556 343)  (556 343)  routing T_11_21.sp4_v_b_8 <X> T_11_21.sp4_v_t_41
 (11 7)  (557 343)  (557 343)  routing T_11_21.sp4_h_r_5 <X> T_11_21.sp4_h_l_40
 (15 7)  (561 343)  (561 343)  routing T_11_21.bot_op_4 <X> T_11_21.lc_trk_g1_4
 (17 7)  (563 343)  (563 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (567 343)  (567 343)  routing T_11_21.sp4_r_v_b_31 <X> T_11_21.lc_trk_g1_7
 (26 7)  (572 343)  (572 343)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 343)  (573 343)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (38 7)  (584 343)  (584 343)  LC_3 Logic Functioning bit
 (39 7)  (585 343)  (585 343)  LC_3 Logic Functioning bit
 (42 7)  (588 343)  (588 343)  LC_3 Logic Functioning bit
 (43 7)  (589 343)  (589 343)  LC_3 Logic Functioning bit
 (48 7)  (594 343)  (594 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (563 344)  (563 344)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (564 344)  (564 344)  routing T_11_21.bnl_op_1 <X> T_11_21.lc_trk_g2_1
 (22 8)  (568 344)  (568 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (572 344)  (572 344)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 344)  (573 344)  routing T_11_21.lc_trk_g1_0 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 344)  (575 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 344)  (577 344)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (581 344)  (581 344)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.input_2_4
 (18 9)  (564 345)  (564 345)  routing T_11_21.bnl_op_1 <X> T_11_21.lc_trk_g2_1
 (26 9)  (572 345)  (572 345)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 345)  (573 345)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 345)  (577 345)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 345)  (578 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (579 345)  (579 345)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.input_2_4
 (42 9)  (588 345)  (588 345)  LC_4 Logic Functioning bit
 (14 10)  (560 346)  (560 346)  routing T_11_21.rgt_op_4 <X> T_11_21.lc_trk_g2_4
 (21 10)  (567 346)  (567 346)  routing T_11_21.bnl_op_7 <X> T_11_21.lc_trk_g2_7
 (22 10)  (568 346)  (568 346)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (571 346)  (571 346)  routing T_11_21.wire_logic_cluster/lc_6/out <X> T_11_21.lc_trk_g2_6
 (27 10)  (573 346)  (573 346)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 346)  (575 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 346)  (578 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 346)  (579 346)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 346)  (580 346)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 346)  (582 346)  LC_5 Logic Functioning bit
 (41 10)  (587 346)  (587 346)  LC_5 Logic Functioning bit
 (15 11)  (561 347)  (561 347)  routing T_11_21.rgt_op_4 <X> T_11_21.lc_trk_g2_4
 (17 11)  (563 347)  (563 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (567 347)  (567 347)  routing T_11_21.bnl_op_7 <X> T_11_21.lc_trk_g2_7
 (22 11)  (568 347)  (568 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (572 347)  (572 347)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 347)  (574 347)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 347)  (575 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 347)  (576 347)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 347)  (577 347)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 347)  (578 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (579 347)  (579 347)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.input_2_5
 (38 11)  (584 347)  (584 347)  LC_5 Logic Functioning bit
 (43 11)  (589 347)  (589 347)  LC_5 Logic Functioning bit
 (12 12)  (558 348)  (558 348)  routing T_11_21.sp4_v_b_5 <X> T_11_21.sp4_h_r_11
 (21 12)  (567 348)  (567 348)  routing T_11_21.bnl_op_3 <X> T_11_21.lc_trk_g3_3
 (22 12)  (568 348)  (568 348)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (28 12)  (574 348)  (574 348)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 348)  (575 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 348)  (577 348)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 348)  (578 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 348)  (579 348)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 348)  (582 348)  LC_6 Logic Functioning bit
 (37 12)  (583 348)  (583 348)  LC_6 Logic Functioning bit
 (39 12)  (585 348)  (585 348)  LC_6 Logic Functioning bit
 (40 12)  (586 348)  (586 348)  LC_6 Logic Functioning bit
 (41 12)  (587 348)  (587 348)  LC_6 Logic Functioning bit
 (42 12)  (588 348)  (588 348)  LC_6 Logic Functioning bit
 (11 13)  (557 349)  (557 349)  routing T_11_21.sp4_v_b_5 <X> T_11_21.sp4_h_r_11
 (13 13)  (559 349)  (559 349)  routing T_11_21.sp4_v_b_5 <X> T_11_21.sp4_h_r_11
 (21 13)  (567 349)  (567 349)  routing T_11_21.bnl_op_3 <X> T_11_21.lc_trk_g3_3
 (26 13)  (572 349)  (572 349)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 349)  (573 349)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 349)  (575 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 349)  (576 349)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 349)  (577 349)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 349)  (578 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (579 349)  (579 349)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.input_2_6
 (34 13)  (580 349)  (580 349)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.input_2_6
 (35 13)  (581 349)  (581 349)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.input_2_6
 (36 13)  (582 349)  (582 349)  LC_6 Logic Functioning bit
 (38 13)  (584 349)  (584 349)  LC_6 Logic Functioning bit
 (39 13)  (585 349)  (585 349)  LC_6 Logic Functioning bit
 (41 13)  (587 349)  (587 349)  LC_6 Logic Functioning bit
 (42 13)  (588 349)  (588 349)  LC_6 Logic Functioning bit
 (43 13)  (589 349)  (589 349)  LC_6 Logic Functioning bit
 (3 14)  (549 350)  (549 350)  routing T_11_21.sp12_h_r_1 <X> T_11_21.sp12_v_t_22
 (5 14)  (551 350)  (551 350)  routing T_11_21.sp4_v_t_38 <X> T_11_21.sp4_h_l_44
 (21 14)  (567 350)  (567 350)  routing T_11_21.rgt_op_7 <X> T_11_21.lc_trk_g3_7
 (22 14)  (568 350)  (568 350)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (570 350)  (570 350)  routing T_11_21.rgt_op_7 <X> T_11_21.lc_trk_g3_7
 (29 14)  (575 350)  (575 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 350)  (578 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 350)  (579 350)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 350)  (580 350)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (40 14)  (586 350)  (586 350)  LC_7 Logic Functioning bit
 (41 14)  (587 350)  (587 350)  LC_7 Logic Functioning bit
 (42 14)  (588 350)  (588 350)  LC_7 Logic Functioning bit
 (43 14)  (589 350)  (589 350)  LC_7 Logic Functioning bit
 (3 15)  (549 351)  (549 351)  routing T_11_21.sp12_h_r_1 <X> T_11_21.sp12_v_t_22
 (4 15)  (550 351)  (550 351)  routing T_11_21.sp4_v_t_38 <X> T_11_21.sp4_h_l_44
 (6 15)  (552 351)  (552 351)  routing T_11_21.sp4_v_t_38 <X> T_11_21.sp4_h_l_44
 (26 15)  (572 351)  (572 351)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 351)  (574 351)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 351)  (575 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 351)  (577 351)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 351)  (583 351)  LC_7 Logic Functioning bit
 (39 15)  (585 351)  (585 351)  LC_7 Logic Functioning bit
 (40 15)  (586 351)  (586 351)  LC_7 Logic Functioning bit
 (42 15)  (588 351)  (588 351)  LC_7 Logic Functioning bit


LogicTile_12_21

 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (601 340)  (601 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (600 341)  (600 341)  routing T_12_21.glb_netwk_3 <X> T_12_21.wire_logic_cluster/lc_7/cen
 (15 5)  (615 341)  (615 341)  routing T_12_21.bot_op_0 <X> T_12_21.lc_trk_g1_0
 (17 5)  (617 341)  (617 341)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (4 6)  (604 342)  (604 342)  routing T_12_21.sp4_v_b_3 <X> T_12_21.sp4_v_t_38
 (5 6)  (605 342)  (605 342)  routing T_12_21.sp4_v_b_3 <X> T_12_21.sp4_h_l_38
 (11 6)  (611 342)  (611 342)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_v_t_40
 (13 6)  (613 342)  (613 342)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_v_t_40
 (15 6)  (615 342)  (615 342)  routing T_12_21.sp4_v_b_21 <X> T_12_21.lc_trk_g1_5
 (16 6)  (616 342)  (616 342)  routing T_12_21.sp4_v_b_21 <X> T_12_21.lc_trk_g1_5
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (625 342)  (625 342)  routing T_12_21.sp4_h_l_11 <X> T_12_21.lc_trk_g1_6
 (12 7)  (612 343)  (612 343)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_v_t_40
 (22 7)  (622 343)  (622 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 343)  (623 343)  routing T_12_21.sp4_h_l_11 <X> T_12_21.lc_trk_g1_6
 (24 7)  (624 343)  (624 343)  routing T_12_21.sp4_h_l_11 <X> T_12_21.lc_trk_g1_6
 (25 7)  (625 343)  (625 343)  routing T_12_21.sp4_h_l_11 <X> T_12_21.lc_trk_g1_6
 (31 8)  (631 344)  (631 344)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 344)  (634 344)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 344)  (636 344)  LC_4 Logic Functioning bit
 (37 8)  (637 344)  (637 344)  LC_4 Logic Functioning bit
 (38 8)  (638 344)  (638 344)  LC_4 Logic Functioning bit
 (39 8)  (639 344)  (639 344)  LC_4 Logic Functioning bit
 (45 8)  (645 344)  (645 344)  LC_4 Logic Functioning bit
 (46 8)  (646 344)  (646 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (648 344)  (648 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (31 9)  (631 345)  (631 345)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 345)  (636 345)  LC_4 Logic Functioning bit
 (37 9)  (637 345)  (637 345)  LC_4 Logic Functioning bit
 (38 9)  (638 345)  (638 345)  LC_4 Logic Functioning bit
 (39 9)  (639 345)  (639 345)  LC_4 Logic Functioning bit
 (52 9)  (652 345)  (652 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (4 10)  (604 346)  (604 346)  routing T_12_21.sp4_v_b_10 <X> T_12_21.sp4_v_t_43
 (6 10)  (606 346)  (606 346)  routing T_12_21.sp4_v_b_10 <X> T_12_21.sp4_v_t_43
 (8 10)  (608 346)  (608 346)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_h_l_42
 (10 10)  (610 346)  (610 346)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_h_l_42
 (1 14)  (601 350)  (601 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (13 14)  (613 350)  (613 350)  routing T_12_21.sp4_v_b_11 <X> T_12_21.sp4_v_t_46
 (21 14)  (621 350)  (621 350)  routing T_12_21.bnl_op_7 <X> T_12_21.lc_trk_g3_7
 (22 14)  (622 350)  (622 350)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (625 350)  (625 350)  routing T_12_21.bnl_op_6 <X> T_12_21.lc_trk_g3_6
 (26 14)  (626 350)  (626 350)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 350)  (627 350)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 350)  (628 350)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 350)  (629 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 350)  (630 350)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 350)  (631 350)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 350)  (632 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 350)  (634 350)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (40 14)  (640 350)  (640 350)  LC_7 Logic Functioning bit
 (41 14)  (641 350)  (641 350)  LC_7 Logic Functioning bit
 (0 15)  (600 351)  (600 351)  routing T_12_21.glb_netwk_2 <X> T_12_21.wire_logic_cluster/lc_7/s_r
 (11 15)  (611 351)  (611 351)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_h_l_46
 (21 15)  (621 351)  (621 351)  routing T_12_21.bnl_op_7 <X> T_12_21.lc_trk_g3_7
 (22 15)  (622 351)  (622 351)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (625 351)  (625 351)  routing T_12_21.bnl_op_6 <X> T_12_21.lc_trk_g3_6
 (26 15)  (626 351)  (626 351)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 351)  (627 351)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 351)  (628 351)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 351)  (629 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 351)  (630 351)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 351)  (632 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (634 351)  (634 351)  routing T_12_21.lc_trk_g1_0 <X> T_12_21.input_2_7
 (36 15)  (636 351)  (636 351)  LC_7 Logic Functioning bit
 (37 15)  (637 351)  (637 351)  LC_7 Logic Functioning bit
 (38 15)  (638 351)  (638 351)  LC_7 Logic Functioning bit
 (39 15)  (639 351)  (639 351)  LC_7 Logic Functioning bit
 (42 15)  (642 351)  (642 351)  LC_7 Logic Functioning bit
 (43 15)  (643 351)  (643 351)  LC_7 Logic Functioning bit


LogicTile_13_21

 (17 0)  (671 336)  (671 336)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (672 336)  (672 336)  routing T_13_21.bnr_op_1 <X> T_13_21.lc_trk_g0_1
 (18 1)  (672 337)  (672 337)  routing T_13_21.bnr_op_1 <X> T_13_21.lc_trk_g0_1
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (675 340)  (675 340)  routing T_13_21.wire_logic_cluster/lc_3/out <X> T_13_21.lc_trk_g1_3
 (22 4)  (676 340)  (676 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 6)  (669 342)  (669 342)  routing T_13_21.sp12_h_r_5 <X> T_13_21.lc_trk_g1_5
 (17 6)  (671 342)  (671 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (672 342)  (672 342)  routing T_13_21.sp12_h_r_5 <X> T_13_21.lc_trk_g1_5
 (27 6)  (681 342)  (681 342)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 342)  (685 342)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 342)  (687 342)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (41 6)  (695 342)  (695 342)  LC_3 Logic Functioning bit
 (43 6)  (697 342)  (697 342)  LC_3 Logic Functioning bit
 (45 6)  (699 342)  (699 342)  LC_3 Logic Functioning bit
 (46 6)  (700 342)  (700 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (658 343)  (658 343)  routing T_13_21.sp4_h_r_7 <X> T_13_21.sp4_h_l_38
 (6 7)  (660 343)  (660 343)  routing T_13_21.sp4_h_r_7 <X> T_13_21.sp4_h_l_38
 (18 7)  (672 343)  (672 343)  routing T_13_21.sp12_h_r_5 <X> T_13_21.lc_trk_g1_5
 (29 7)  (683 343)  (683 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 343)  (684 343)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 343)  (685 343)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 343)  (690 343)  LC_3 Logic Functioning bit
 (37 7)  (691 343)  (691 343)  LC_3 Logic Functioning bit
 (38 7)  (692 343)  (692 343)  LC_3 Logic Functioning bit
 (39 7)  (693 343)  (693 343)  LC_3 Logic Functioning bit
 (41 7)  (695 343)  (695 343)  LC_3 Logic Functioning bit
 (43 7)  (697 343)  (697 343)  LC_3 Logic Functioning bit
 (25 10)  (679 346)  (679 346)  routing T_13_21.sp4_h_r_46 <X> T_13_21.lc_trk_g2_6
 (22 11)  (676 347)  (676 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 347)  (677 347)  routing T_13_21.sp4_h_r_46 <X> T_13_21.lc_trk_g2_6
 (24 11)  (678 347)  (678 347)  routing T_13_21.sp4_h_r_46 <X> T_13_21.lc_trk_g2_6
 (25 11)  (679 347)  (679 347)  routing T_13_21.sp4_h_r_46 <X> T_13_21.lc_trk_g2_6
 (4 13)  (658 349)  (658 349)  routing T_13_21.sp4_v_t_41 <X> T_13_21.sp4_h_r_9
 (1 14)  (655 350)  (655 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 351)  (654 351)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 351)  (655 351)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_7/s_r


LogicTile_14_21

 (4 0)  (712 336)  (712 336)  routing T_14_21.sp4_h_l_37 <X> T_14_21.sp4_v_b_0
 (27 0)  (735 336)  (735 336)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 336)  (736 336)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 336)  (739 336)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 336)  (741 336)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (39 0)  (747 336)  (747 336)  LC_0 Logic Functioning bit
 (40 0)  (748 336)  (748 336)  LC_0 Logic Functioning bit
 (42 0)  (750 336)  (750 336)  LC_0 Logic Functioning bit
 (5 1)  (713 337)  (713 337)  routing T_14_21.sp4_h_l_37 <X> T_14_21.sp4_v_b_0
 (10 1)  (718 337)  (718 337)  routing T_14_21.sp4_h_r_8 <X> T_14_21.sp4_v_b_1
 (26 1)  (734 337)  (734 337)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 337)  (735 337)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 337)  (736 337)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 337)  (738 337)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 337)  (740 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 337)  (742 337)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.input_2_0
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (38 1)  (746 337)  (746 337)  LC_0 Logic Functioning bit
 (39 1)  (747 337)  (747 337)  LC_0 Logic Functioning bit
 (40 1)  (748 337)  (748 337)  LC_0 Logic Functioning bit
 (42 1)  (750 337)  (750 337)  LC_0 Logic Functioning bit
 (28 2)  (736 338)  (736 338)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 338)  (738 338)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 338)  (742 338)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 338)  (745 338)  LC_1 Logic Functioning bit
 (39 2)  (747 338)  (747 338)  LC_1 Logic Functioning bit
 (41 2)  (749 338)  (749 338)  LC_1 Logic Functioning bit
 (43 2)  (751 338)  (751 338)  LC_1 Logic Functioning bit
 (46 2)  (754 338)  (754 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (30 3)  (738 339)  (738 339)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 339)  (739 339)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 339)  (745 339)  LC_1 Logic Functioning bit
 (39 3)  (747 339)  (747 339)  LC_1 Logic Functioning bit
 (41 3)  (749 339)  (749 339)  LC_1 Logic Functioning bit
 (43 3)  (751 339)  (751 339)  LC_1 Logic Functioning bit
 (17 4)  (725 340)  (725 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (28 4)  (736 340)  (736 340)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 340)  (739 340)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 340)  (741 340)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 340)  (743 340)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.input_2_2
 (39 4)  (747 340)  (747 340)  LC_2 Logic Functioning bit
 (40 4)  (748 340)  (748 340)  LC_2 Logic Functioning bit
 (42 4)  (750 340)  (750 340)  LC_2 Logic Functioning bit
 (4 5)  (712 341)  (712 341)  routing T_14_21.sp4_v_t_47 <X> T_14_21.sp4_h_r_3
 (18 5)  (726 341)  (726 341)  routing T_14_21.sp4_r_v_b_25 <X> T_14_21.lc_trk_g1_1
 (26 5)  (734 341)  (734 341)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 341)  (735 341)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 341)  (736 341)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 341)  (738 341)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 341)  (740 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (741 341)  (741 341)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.input_2_2
 (37 5)  (745 341)  (745 341)  LC_2 Logic Functioning bit
 (38 5)  (746 341)  (746 341)  LC_2 Logic Functioning bit
 (39 5)  (747 341)  (747 341)  LC_2 Logic Functioning bit
 (40 5)  (748 341)  (748 341)  LC_2 Logic Functioning bit
 (42 5)  (750 341)  (750 341)  LC_2 Logic Functioning bit
 (19 6)  (727 342)  (727 342)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 8)  (729 344)  (729 344)  routing T_14_21.rgt_op_3 <X> T_14_21.lc_trk_g2_3
 (22 8)  (730 344)  (730 344)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 344)  (732 344)  routing T_14_21.rgt_op_3 <X> T_14_21.lc_trk_g2_3
 (15 10)  (723 346)  (723 346)  routing T_14_21.tnl_op_5 <X> T_14_21.lc_trk_g2_5
 (17 10)  (725 346)  (725 346)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (733 346)  (733 346)  routing T_14_21.sp4_v_b_38 <X> T_14_21.lc_trk_g2_6
 (11 11)  (719 347)  (719 347)  routing T_14_21.sp4_h_r_8 <X> T_14_21.sp4_h_l_45
 (16 11)  (724 347)  (724 347)  routing T_14_21.sp12_v_b_12 <X> T_14_21.lc_trk_g2_4
 (17 11)  (725 347)  (725 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (726 347)  (726 347)  routing T_14_21.tnl_op_5 <X> T_14_21.lc_trk_g2_5
 (22 11)  (730 347)  (730 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 347)  (731 347)  routing T_14_21.sp4_v_b_38 <X> T_14_21.lc_trk_g2_6
 (25 11)  (733 347)  (733 347)  routing T_14_21.sp4_v_b_38 <X> T_14_21.lc_trk_g2_6
 (22 12)  (730 348)  (730 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 348)  (731 348)  routing T_14_21.sp4_v_t_30 <X> T_14_21.lc_trk_g3_3
 (24 12)  (732 348)  (732 348)  routing T_14_21.sp4_v_t_30 <X> T_14_21.lc_trk_g3_3
 (25 12)  (733 348)  (733 348)  routing T_14_21.rgt_op_2 <X> T_14_21.lc_trk_g3_2
 (19 13)  (727 349)  (727 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (730 349)  (730 349)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 349)  (732 349)  routing T_14_21.rgt_op_2 <X> T_14_21.lc_trk_g3_2
 (12 14)  (720 350)  (720 350)  routing T_14_21.sp4_h_r_8 <X> T_14_21.sp4_h_l_46
 (13 15)  (721 351)  (721 351)  routing T_14_21.sp4_h_r_8 <X> T_14_21.sp4_h_l_46


LogicTile_15_21

 (21 0)  (783 336)  (783 336)  routing T_15_21.sp4_h_r_11 <X> T_15_21.lc_trk_g0_3
 (22 0)  (784 336)  (784 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (785 336)  (785 336)  routing T_15_21.sp4_h_r_11 <X> T_15_21.lc_trk_g0_3
 (24 0)  (786 336)  (786 336)  routing T_15_21.sp4_h_r_11 <X> T_15_21.lc_trk_g0_3
 (25 0)  (787 336)  (787 336)  routing T_15_21.lft_op_2 <X> T_15_21.lc_trk_g0_2
 (8 1)  (770 337)  (770 337)  routing T_15_21.sp4_h_l_42 <X> T_15_21.sp4_v_b_1
 (9 1)  (771 337)  (771 337)  routing T_15_21.sp4_h_l_42 <X> T_15_21.sp4_v_b_1
 (10 1)  (772 337)  (772 337)  routing T_15_21.sp4_h_l_42 <X> T_15_21.sp4_v_b_1
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 337)  (786 337)  routing T_15_21.lft_op_2 <X> T_15_21.lc_trk_g0_2
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 338)  (777 338)  routing T_15_21.top_op_5 <X> T_15_21.lc_trk_g0_5
 (17 2)  (779 338)  (779 338)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (787 338)  (787 338)  routing T_15_21.sp4_h_r_14 <X> T_15_21.lc_trk_g0_6
 (14 3)  (776 339)  (776 339)  routing T_15_21.top_op_4 <X> T_15_21.lc_trk_g0_4
 (15 3)  (777 339)  (777 339)  routing T_15_21.top_op_4 <X> T_15_21.lc_trk_g0_4
 (17 3)  (779 339)  (779 339)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (780 339)  (780 339)  routing T_15_21.top_op_5 <X> T_15_21.lc_trk_g0_5
 (22 3)  (784 339)  (784 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 339)  (785 339)  routing T_15_21.sp4_h_r_14 <X> T_15_21.lc_trk_g0_6
 (24 3)  (786 339)  (786 339)  routing T_15_21.sp4_h_r_14 <X> T_15_21.lc_trk_g0_6
 (14 4)  (776 340)  (776 340)  routing T_15_21.lft_op_0 <X> T_15_21.lc_trk_g1_0
 (21 4)  (783 340)  (783 340)  routing T_15_21.sp4_h_r_11 <X> T_15_21.lc_trk_g1_3
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (785 340)  (785 340)  routing T_15_21.sp4_h_r_11 <X> T_15_21.lc_trk_g1_3
 (24 4)  (786 340)  (786 340)  routing T_15_21.sp4_h_r_11 <X> T_15_21.lc_trk_g1_3
 (27 4)  (789 340)  (789 340)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 340)  (793 340)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (39 4)  (801 340)  (801 340)  LC_2 Logic Functioning bit
 (45 4)  (807 340)  (807 340)  LC_2 Logic Functioning bit
 (47 4)  (809 340)  (809 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (777 341)  (777 341)  routing T_15_21.lft_op_0 <X> T_15_21.lc_trk_g1_0
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (788 341)  (788 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 341)  (789 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 341)  (790 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 341)  (794 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (796 341)  (796 341)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.input_2_2
 (35 5)  (797 341)  (797 341)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.input_2_2
 (37 5)  (799 341)  (799 341)  LC_2 Logic Functioning bit
 (38 5)  (800 341)  (800 341)  LC_2 Logic Functioning bit
 (39 5)  (801 341)  (801 341)  LC_2 Logic Functioning bit
 (40 5)  (802 341)  (802 341)  LC_2 Logic Functioning bit
 (42 5)  (804 341)  (804 341)  LC_2 Logic Functioning bit
 (11 6)  (773 342)  (773 342)  routing T_15_21.sp4_h_r_11 <X> T_15_21.sp4_v_t_40
 (12 6)  (774 342)  (774 342)  routing T_15_21.sp4_v_t_46 <X> T_15_21.sp4_h_l_40
 (13 6)  (775 342)  (775 342)  routing T_15_21.sp4_h_r_11 <X> T_15_21.sp4_v_t_40
 (22 6)  (784 342)  (784 342)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 342)  (786 342)  routing T_15_21.top_op_7 <X> T_15_21.lc_trk_g1_7
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 342)  (793 342)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (39 6)  (801 342)  (801 342)  LC_3 Logic Functioning bit
 (45 6)  (807 342)  (807 342)  LC_3 Logic Functioning bit
 (52 6)  (814 342)  (814 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (11 7)  (773 343)  (773 343)  routing T_15_21.sp4_v_t_46 <X> T_15_21.sp4_h_l_40
 (12 7)  (774 343)  (774 343)  routing T_15_21.sp4_h_r_11 <X> T_15_21.sp4_v_t_40
 (13 7)  (775 343)  (775 343)  routing T_15_21.sp4_v_t_46 <X> T_15_21.sp4_h_l_40
 (21 7)  (783 343)  (783 343)  routing T_15_21.top_op_7 <X> T_15_21.lc_trk_g1_7
 (26 7)  (788 343)  (788 343)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 343)  (790 343)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 343)  (792 343)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 343)  (794 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 343)  (797 343)  routing T_15_21.lc_trk_g0_3 <X> T_15_21.input_2_3
 (37 7)  (799 343)  (799 343)  LC_3 Logic Functioning bit
 (38 7)  (800 343)  (800 343)  LC_3 Logic Functioning bit
 (39 7)  (801 343)  (801 343)  LC_3 Logic Functioning bit
 (40 7)  (802 343)  (802 343)  LC_3 Logic Functioning bit
 (42 7)  (804 343)  (804 343)  LC_3 Logic Functioning bit
 (21 8)  (783 344)  (783 344)  routing T_15_21.sp4_v_t_14 <X> T_15_21.lc_trk_g2_3
 (22 8)  (784 344)  (784 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (785 344)  (785 344)  routing T_15_21.sp4_v_t_14 <X> T_15_21.lc_trk_g2_3
 (26 8)  (788 344)  (788 344)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 344)  (790 344)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 344)  (792 344)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 344)  (795 344)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 344)  (796 344)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 344)  (797 344)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.input_2_4
 (37 8)  (799 344)  (799 344)  LC_4 Logic Functioning bit
 (38 8)  (800 344)  (800 344)  LC_4 Logic Functioning bit
 (39 8)  (801 344)  (801 344)  LC_4 Logic Functioning bit
 (40 8)  (802 344)  (802 344)  LC_4 Logic Functioning bit
 (42 8)  (804 344)  (804 344)  LC_4 Logic Functioning bit
 (27 9)  (789 345)  (789 345)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 345)  (790 345)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 345)  (793 345)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 345)  (794 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (797 345)  (797 345)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.input_2_4
 (39 9)  (801 345)  (801 345)  LC_4 Logic Functioning bit
 (40 9)  (802 345)  (802 345)  LC_4 Logic Functioning bit
 (42 9)  (804 345)  (804 345)  LC_4 Logic Functioning bit
 (8 10)  (770 346)  (770 346)  routing T_15_21.sp4_h_r_7 <X> T_15_21.sp4_h_l_42
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 346)  (780 346)  routing T_15_21.wire_logic_cluster/lc_5/out <X> T_15_21.lc_trk_g2_5
 (27 10)  (789 346)  (789 346)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 346)  (790 346)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 346)  (793 346)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 346)  (796 346)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 346)  (799 346)  LC_5 Logic Functioning bit
 (38 10)  (800 346)  (800 346)  LC_5 Logic Functioning bit
 (39 10)  (801 346)  (801 346)  LC_5 Logic Functioning bit
 (41 10)  (803 346)  (803 346)  LC_5 Logic Functioning bit
 (45 10)  (807 346)  (807 346)  LC_5 Logic Functioning bit
 (47 10)  (809 346)  (809 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (812 346)  (812 346)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (788 347)  (788 347)  routing T_15_21.lc_trk_g0_3 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 347)  (792 347)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 347)  (793 347)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (38 11)  (800 347)  (800 347)  LC_5 Logic Functioning bit
 (41 11)  (803 347)  (803 347)  LC_5 Logic Functioning bit
 (21 12)  (783 348)  (783 348)  routing T_15_21.sp4_v_t_14 <X> T_15_21.lc_trk_g3_3
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 348)  (785 348)  routing T_15_21.sp4_v_t_14 <X> T_15_21.lc_trk_g3_3
 (22 13)  (784 349)  (784 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (762 350)  (762 350)  routing T_15_21.glb_netwk_4 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 350)  (763 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 350)  (779 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_16_21

 (26 0)  (842 336)  (842 336)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 336)  (844 336)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 336)  (847 336)  routing T_16_21.lc_trk_g0_5 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (48 0)  (864 336)  (864 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (868 336)  (868 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (842 337)  (842 337)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 337)  (844 337)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (41 1)  (857 337)  (857 337)  LC_0 Logic Functioning bit
 (43 1)  (859 337)  (859 337)  LC_0 Logic Functioning bit
 (47 1)  (863 337)  (863 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (867 337)  (867 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (820 338)  (820 338)  routing T_16_21.sp4_h_r_6 <X> T_16_21.sp4_v_t_37
 (6 2)  (822 338)  (822 338)  routing T_16_21.sp4_h_r_6 <X> T_16_21.sp4_v_t_37
 (17 2)  (833 338)  (833 338)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (31 2)  (847 338)  (847 338)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 338)  (849 338)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 338)  (852 338)  LC_1 Logic Functioning bit
 (37 2)  (853 338)  (853 338)  LC_1 Logic Functioning bit
 (46 2)  (862 338)  (862 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (863 338)  (863 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (866 338)  (866 338)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (821 339)  (821 339)  routing T_16_21.sp4_h_r_6 <X> T_16_21.sp4_v_t_37
 (36 3)  (852 339)  (852 339)  LC_1 Logic Functioning bit
 (37 3)  (853 339)  (853 339)  LC_1 Logic Functioning bit
 (51 3)  (867 339)  (867 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 340)  (840 340)  routing T_16_21.bot_op_3 <X> T_16_21.lc_trk_g1_3
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 342)  (850 342)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 342)  (852 342)  LC_3 Logic Functioning bit
 (37 6)  (853 342)  (853 342)  LC_3 Logic Functioning bit
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (39 6)  (855 342)  (855 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (46 6)  (862 342)  (862 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 343)  (852 343)  LC_3 Logic Functioning bit
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (38 7)  (854 343)  (854 343)  LC_3 Logic Functioning bit
 (39 7)  (855 343)  (855 343)  LC_3 Logic Functioning bit
 (46 7)  (862 343)  (862 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (867 343)  (867 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (1 8)  (817 344)  (817 344)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (15 8)  (831 344)  (831 344)  routing T_16_21.rgt_op_1 <X> T_16_21.lc_trk_g2_1
 (17 8)  (833 344)  (833 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (834 344)  (834 344)  routing T_16_21.rgt_op_1 <X> T_16_21.lc_trk_g2_1
 (1 9)  (817 345)  (817 345)  routing T_16_21.glb_netwk_4 <X> T_16_21.glb2local_1
 (14 10)  (830 346)  (830 346)  routing T_16_21.sp4_h_r_44 <X> T_16_21.lc_trk_g2_4
 (25 10)  (841 346)  (841 346)  routing T_16_21.wire_logic_cluster/lc_6/out <X> T_16_21.lc_trk_g2_6
 (14 11)  (830 347)  (830 347)  routing T_16_21.sp4_h_r_44 <X> T_16_21.lc_trk_g2_4
 (15 11)  (831 347)  (831 347)  routing T_16_21.sp4_h_r_44 <X> T_16_21.lc_trk_g2_4
 (16 11)  (832 347)  (832 347)  routing T_16_21.sp4_h_r_44 <X> T_16_21.lc_trk_g2_4
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (838 347)  (838 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (842 348)  (842 348)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 348)  (844 348)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 348)  (847 348)  routing T_16_21.lc_trk_g0_5 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (45 12)  (861 348)  (861 348)  LC_6 Logic Functioning bit
 (26 13)  (842 349)  (842 349)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 349)  (844 349)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 349)  (845 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (40 13)  (856 349)  (856 349)  LC_6 Logic Functioning bit
 (41 13)  (857 349)  (857 349)  LC_6 Logic Functioning bit
 (42 13)  (858 349)  (858 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit


LogicTile_17_21

 (22 0)  (896 336)  (896 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 336)  (898 336)  routing T_17_21.top_op_3 <X> T_17_21.lc_trk_g0_3
 (26 0)  (900 336)  (900 336)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 336)  (903 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 336)  (906 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 336)  (907 336)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 336)  (908 336)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (39 0)  (913 336)  (913 336)  LC_0 Logic Functioning bit
 (45 0)  (919 336)  (919 336)  LC_0 Logic Functioning bit
 (47 0)  (921 336)  (921 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (895 337)  (895 337)  routing T_17_21.top_op_3 <X> T_17_21.lc_trk_g0_3
 (26 1)  (900 337)  (900 337)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 337)  (903 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 337)  (904 337)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 337)  (906 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (907 337)  (907 337)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.input_2_0
 (34 1)  (908 337)  (908 337)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.input_2_0
 (35 1)  (909 337)  (909 337)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.input_2_0
 (37 1)  (911 337)  (911 337)  LC_0 Logic Functioning bit
 (38 1)  (912 337)  (912 337)  LC_0 Logic Functioning bit
 (39 1)  (913 337)  (913 337)  LC_0 Logic Functioning bit
 (40 1)  (914 337)  (914 337)  LC_0 Logic Functioning bit
 (42 1)  (916 337)  (916 337)  LC_0 Logic Functioning bit
 (48 1)  (922 337)  (922 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 338)  (907 338)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 338)  (908 338)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 338)  (914 338)  LC_1 Logic Functioning bit
 (41 2)  (915 338)  (915 338)  LC_1 Logic Functioning bit
 (42 2)  (916 338)  (916 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (45 2)  (919 338)  (919 338)  LC_1 Logic Functioning bit
 (22 3)  (896 339)  (896 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (899 339)  (899 339)  routing T_17_21.sp4_r_v_b_30 <X> T_17_21.lc_trk_g0_6
 (40 3)  (914 339)  (914 339)  LC_1 Logic Functioning bit
 (41 3)  (915 339)  (915 339)  LC_1 Logic Functioning bit
 (42 3)  (916 339)  (916 339)  LC_1 Logic Functioning bit
 (43 3)  (917 339)  (917 339)  LC_1 Logic Functioning bit
 (4 4)  (878 340)  (878 340)  routing T_17_21.sp4_h_l_44 <X> T_17_21.sp4_v_b_3
 (6 4)  (880 340)  (880 340)  routing T_17_21.sp4_h_l_44 <X> T_17_21.sp4_v_b_3
 (5 5)  (879 341)  (879 341)  routing T_17_21.sp4_h_l_44 <X> T_17_21.sp4_v_b_3
 (4 6)  (878 342)  (878 342)  routing T_17_21.sp4_h_r_9 <X> T_17_21.sp4_v_t_38
 (6 6)  (880 342)  (880 342)  routing T_17_21.sp4_h_r_9 <X> T_17_21.sp4_v_t_38
 (5 7)  (879 343)  (879 343)  routing T_17_21.sp4_h_r_9 <X> T_17_21.sp4_v_t_38
 (6 10)  (880 346)  (880 346)  routing T_17_21.sp4_h_l_36 <X> T_17_21.sp4_v_t_43
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 348)  (892 348)  routing T_17_21.wire_logic_cluster/lc_1/out <X> T_17_21.lc_trk_g3_1
 (21 12)  (895 348)  (895 348)  routing T_17_21.sp4_h_r_35 <X> T_17_21.lc_trk_g3_3
 (22 12)  (896 348)  (896 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (897 348)  (897 348)  routing T_17_21.sp4_h_r_35 <X> T_17_21.lc_trk_g3_3
 (24 12)  (898 348)  (898 348)  routing T_17_21.sp4_h_r_35 <X> T_17_21.lc_trk_g3_3
 (17 13)  (891 349)  (891 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (874 350)  (874 350)  routing T_17_21.glb_netwk_4 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 350)  (875 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_21

 (4 2)  (932 338)  (932 338)  routing T_18_21.sp4_h_r_6 <X> T_18_21.sp4_v_t_37
 (6 2)  (934 338)  (934 338)  routing T_18_21.sp4_h_r_6 <X> T_18_21.sp4_v_t_37
 (5 3)  (933 339)  (933 339)  routing T_18_21.sp4_h_r_6 <X> T_18_21.sp4_v_t_37
 (2 8)  (930 344)  (930 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 8)  (933 344)  (933 344)  routing T_18_21.sp4_h_l_38 <X> T_18_21.sp4_h_r_6
 (4 9)  (932 345)  (932 345)  routing T_18_21.sp4_h_l_38 <X> T_18_21.sp4_h_r_6


LogicTile_19_21

 (10 7)  (992 343)  (992 343)  routing T_19_21.sp4_h_l_46 <X> T_19_21.sp4_v_t_41
 (11 13)  (993 349)  (993 349)  routing T_19_21.sp4_h_l_46 <X> T_19_21.sp4_h_r_11


LogicTile_20_21

 (11 14)  (1047 350)  (1047 350)  routing T_20_21.sp4_h_l_43 <X> T_20_21.sp4_v_t_46


LogicTile_21_21

 (3 7)  (1093 343)  (1093 343)  routing T_21_21.sp12_h_l_23 <X> T_21_21.sp12_v_t_23


LogicTile_22_21

 (13 9)  (1157 345)  (1157 345)  routing T_22_21.sp4_v_t_38 <X> T_22_21.sp4_h_r_8
 (5 13)  (1149 349)  (1149 349)  routing T_22_21.sp4_h_r_9 <X> T_22_21.sp4_v_b_9


LogicTile_23_21

 (11 13)  (1209 349)  (1209 349)  routing T_23_21.sp4_h_l_46 <X> T_23_21.sp4_h_r_11


LogicTile_24_21

 (22 4)  (1274 340)  (1274 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (1273 341)  (1273 341)  routing T_24_21.sp4_r_v_b_27 <X> T_24_21.lc_trk_g1_3
 (22 8)  (1274 344)  (1274 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1275 344)  (1275 344)  routing T_24_21.sp4_v_t_30 <X> T_24_21.lc_trk_g2_3
 (24 8)  (1276 344)  (1276 344)  routing T_24_21.sp4_v_t_30 <X> T_24_21.lc_trk_g2_3
 (14 12)  (1266 348)  (1266 348)  routing T_24_21.sp4_h_l_21 <X> T_24_21.lc_trk_g3_0
 (26 12)  (1278 348)  (1278 348)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (1280 348)  (1280 348)  routing T_24_21.lc_trk_g2_3 <X> T_24_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 348)  (1281 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 348)  (1284 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 348)  (1285 348)  routing T_24_21.lc_trk_g3_0 <X> T_24_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 348)  (1286 348)  routing T_24_21.lc_trk_g3_0 <X> T_24_21.wire_logic_cluster/lc_6/in_3
 (15 13)  (1267 349)  (1267 349)  routing T_24_21.sp4_h_l_21 <X> T_24_21.lc_trk_g3_0
 (16 13)  (1268 349)  (1268 349)  routing T_24_21.sp4_h_l_21 <X> T_24_21.lc_trk_g3_0
 (17 13)  (1269 349)  (1269 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (1278 349)  (1278 349)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 349)  (1279 349)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 349)  (1280 349)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 349)  (1281 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 349)  (1282 349)  routing T_24_21.lc_trk_g2_3 <X> T_24_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (1284 349)  (1284 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1286 349)  (1286 349)  routing T_24_21.lc_trk_g1_3 <X> T_24_21.input_2_6
 (35 13)  (1287 349)  (1287 349)  routing T_24_21.lc_trk_g1_3 <X> T_24_21.input_2_6
 (43 13)  (1295 349)  (1295 349)  LC_6 Logic Functioning bit
 (48 13)  (1300 349)  (1300 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (1305 349)  (1305 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (21 14)  (1273 350)  (1273 350)  routing T_24_21.sp4_v_t_26 <X> T_24_21.lc_trk_g3_7
 (22 14)  (1274 350)  (1274 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1275 350)  (1275 350)  routing T_24_21.sp4_v_t_26 <X> T_24_21.lc_trk_g3_7
 (21 15)  (1273 351)  (1273 351)  routing T_24_21.sp4_v_t_26 <X> T_24_21.lc_trk_g3_7


RAM_Tile_25_21

 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 337)  (1314 337)  routing T_25_21.sp4_v_t_47 <X> T_25_21.sp4_v_b_1
 (10 1)  (1316 337)  (1316 337)  routing T_25_21.sp4_v_t_47 <X> T_25_21.sp4_v_b_1
 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 7)  (1309 343)  (1309 343)  routing T_25_21.sp12_h_l_23 <X> T_25_21.sp12_v_t_23
 (16 8)  (1322 344)  (1322 344)  routing T_25_21.sp4_v_t_20 <X> T_25_21.lc_trk_g2_1
 (17 8)  (1323 344)  (1323 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 344)  (1324 344)  routing T_25_21.sp4_v_t_20 <X> T_25_21.lc_trk_g2_1
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g2_1 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (18 9)  (1324 345)  (1324 345)  routing T_25_21.sp4_v_t_20 <X> T_25_21.lc_trk_g2_1
 (40 9)  (1346 345)  (1346 345)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (14 11)  (1320 347)  (1320 347)  routing T_25_21.sp4_r_v_b_36 <X> T_25_21.lc_trk_g2_4
 (17 11)  (1323 347)  (1323 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (11 12)  (1317 348)  (1317 348)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_v_b_11
 (12 13)  (1318 349)  (1318 349)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_v_b_11
 (0 14)  (1306 350)  (1306 350)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_v_t_23 <X> T_26_21.sp12_h_l_23
 (5 14)  (1353 350)  (1353 350)  routing T_26_21.sp4_v_t_44 <X> T_26_21.sp4_h_l_44
 (3 15)  (1351 351)  (1351 351)  routing T_26_21.sp12_h_l_22 <X> T_26_21.sp12_v_t_22
 (6 15)  (1354 351)  (1354 351)  routing T_26_21.sp4_v_t_44 <X> T_26_21.sp4_h_l_44


LogicTile_27_21

 (12 0)  (1414 336)  (1414 336)  routing T_27_21.sp4_h_l_46 <X> T_27_21.sp4_h_r_2
 (13 1)  (1415 337)  (1415 337)  routing T_27_21.sp4_h_l_46 <X> T_27_21.sp4_h_r_2


LogicTile_30_21

 (10 8)  (1574 344)  (1574 344)  routing T_30_21.sp4_v_t_39 <X> T_30_21.sp4_h_r_7


LogicTile_31_21

 (11 1)  (1629 337)  (1629 337)  routing T_31_21.sp4_h_l_39 <X> T_31_21.sp4_h_r_2
 (12 3)  (1630 339)  (1630 339)  routing T_31_21.sp4_h_l_39 <X> T_31_21.sp4_v_t_39
 (11 10)  (1629 346)  (1629 346)  routing T_31_21.sp4_h_r_2 <X> T_31_21.sp4_v_t_45
 (13 10)  (1631 346)  (1631 346)  routing T_31_21.sp4_h_r_2 <X> T_31_21.sp4_v_t_45
 (10 11)  (1628 347)  (1628 347)  routing T_31_21.sp4_h_l_39 <X> T_31_21.sp4_v_t_42
 (12 11)  (1630 347)  (1630 347)  routing T_31_21.sp4_h_r_2 <X> T_31_21.sp4_v_t_45


LogicTile_32_21

 (6 2)  (1678 338)  (1678 338)  routing T_32_21.sp4_v_b_9 <X> T_32_21.sp4_v_t_37
 (5 3)  (1677 339)  (1677 339)  routing T_32_21.sp4_v_b_9 <X> T_32_21.sp4_v_t_37


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 338)  (1730 338)  routing T_33_21.span4_vert_b_10 <X> T_33_21.lc_trk_g0_2
 (5 3)  (1731 339)  (1731 339)  routing T_33_21.span4_vert_b_10 <X> T_33_21.lc_trk_g0_2
 (7 3)  (1733 339)  (1733 339)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (11 4)  (1737 340)  (1737 340)  routing T_33_21.lc_trk_g1_2 <X> T_33_21.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 340)  (1738 340)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 340)  (1739 340)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 340)  (1743 340)  IOB_0 IO Functioning bit
 (10 5)  (1736 341)  (1736 341)  routing T_33_21.lc_trk_g1_2 <X> T_33_21.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 341)  (1737 341)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 341)  (1738 341)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (4 10)  (1730 346)  (1730 346)  routing T_33_21.span4_vert_b_10 <X> T_33_21.lc_trk_g1_2
 (12 10)  (1738 346)  (1738 346)  routing T_33_21.lc_trk_g1_6 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g1_6 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (5 11)  (1731 347)  (1731 347)  routing T_33_21.span4_vert_b_10 <X> T_33_21.lc_trk_g1_2
 (7 11)  (1733 347)  (1733 347)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (10 11)  (1736 347)  (1736 347)  routing T_33_21.lc_trk_g0_2 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g1_6 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (4 14)  (1730 350)  (1730 350)  routing T_33_21.span4_vert_b_14 <X> T_33_21.lc_trk_g1_6
 (5 14)  (1731 350)  (1731 350)  routing T_33_21.span4_horz_31 <X> T_33_21.lc_trk_g1_7
 (6 14)  (1732 350)  (1732 350)  routing T_33_21.span4_horz_31 <X> T_33_21.lc_trk_g1_7
 (7 14)  (1733 350)  (1733 350)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_31 lc_trk_g1_7
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit
 (5 15)  (1731 351)  (1731 351)  routing T_33_21.span4_vert_b_14 <X> T_33_21.lc_trk_g1_6
 (7 15)  (1733 351)  (1733 351)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6
 (8 15)  (1734 351)  (1734 351)  routing T_33_21.span4_horz_31 <X> T_33_21.lc_trk_g1_7


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (13 1)  (4 321)  (4 321)  routing T_0_20.span4_horz_1 <X> T_0_20.span4_vert_b_0
 (14 1)  (3 321)  (3 321)  routing T_0_20.span4_horz_1 <X> T_0_20.span4_vert_b_0
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (13 13)  (4 333)  (4 333)  routing T_0_20.span4_horz_19 <X> T_0_20.span4_vert_b_3
 (14 13)  (3 333)  (3 333)  routing T_0_20.span4_horz_19 <X> T_0_20.span4_vert_b_3
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 14)  (75 334)  (75 334)  routing T_2_20.sp12_h_r_1 <X> T_2_20.sp12_v_t_22
 (3 15)  (75 335)  (75 335)  routing T_2_20.sp12_h_r_1 <X> T_2_20.sp12_v_t_22


LogicTile_3_20

 (15 0)  (141 320)  (141 320)  routing T_3_20.sp4_h_r_9 <X> T_3_20.lc_trk_g0_1
 (16 0)  (142 320)  (142 320)  routing T_3_20.sp4_h_r_9 <X> T_3_20.lc_trk_g0_1
 (17 0)  (143 320)  (143 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (144 320)  (144 320)  routing T_3_20.sp4_h_r_9 <X> T_3_20.lc_trk_g0_1
 (21 4)  (147 324)  (147 324)  routing T_3_20.sp12_h_r_3 <X> T_3_20.lc_trk_g1_3
 (22 4)  (148 324)  (148 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (150 324)  (150 324)  routing T_3_20.sp12_h_r_3 <X> T_3_20.lc_trk_g1_3
 (21 5)  (147 325)  (147 325)  routing T_3_20.sp12_h_r_3 <X> T_3_20.lc_trk_g1_3
 (32 10)  (158 330)  (158 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 330)  (160 330)  routing T_3_20.lc_trk_g1_3 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 330)  (162 330)  LC_5 Logic Functioning bit
 (38 10)  (164 330)  (164 330)  LC_5 Logic Functioning bit
 (52 10)  (178 330)  (178 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (6 11)  (132 331)  (132 331)  routing T_3_20.sp4_h_r_6 <X> T_3_20.sp4_h_l_43
 (29 11)  (155 331)  (155 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 331)  (157 331)  routing T_3_20.lc_trk_g1_3 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (163 331)  (163 331)  LC_5 Logic Functioning bit
 (39 11)  (165 331)  (165 331)  LC_5 Logic Functioning bit


LogicTile_4_20

 (8 2)  (188 322)  (188 322)  routing T_4_20.sp4_h_r_1 <X> T_4_20.sp4_h_l_36
 (4 10)  (184 330)  (184 330)  routing T_4_20.sp4_h_r_0 <X> T_4_20.sp4_v_t_43
 (6 10)  (186 330)  (186 330)  routing T_4_20.sp4_h_r_0 <X> T_4_20.sp4_v_t_43
 (13 10)  (193 330)  (193 330)  routing T_4_20.sp4_h_r_8 <X> T_4_20.sp4_v_t_45
 (5 11)  (185 331)  (185 331)  routing T_4_20.sp4_h_r_0 <X> T_4_20.sp4_v_t_43
 (12 11)  (192 331)  (192 331)  routing T_4_20.sp4_h_r_8 <X> T_4_20.sp4_v_t_45


LogicTile_5_20

 (13 6)  (247 326)  (247 326)  routing T_5_20.sp4_h_r_5 <X> T_5_20.sp4_v_t_40
 (12 7)  (246 327)  (246 327)  routing T_5_20.sp4_h_r_5 <X> T_5_20.sp4_v_t_40
 (14 12)  (248 332)  (248 332)  routing T_5_20.rgt_op_0 <X> T_5_20.lc_trk_g3_0
 (21 12)  (255 332)  (255 332)  routing T_5_20.rgt_op_3 <X> T_5_20.lc_trk_g3_3
 (22 12)  (256 332)  (256 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (258 332)  (258 332)  routing T_5_20.rgt_op_3 <X> T_5_20.lc_trk_g3_3
 (32 12)  (266 332)  (266 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 332)  (267 332)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 332)  (268 332)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 332)  (270 332)  LC_6 Logic Functioning bit
 (38 12)  (272 332)  (272 332)  LC_6 Logic Functioning bit
 (15 13)  (249 333)  (249 333)  routing T_5_20.rgt_op_0 <X> T_5_20.lc_trk_g3_0
 (17 13)  (251 333)  (251 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (260 333)  (260 333)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 333)  (261 333)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 333)  (262 333)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 333)  (263 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (271 333)  (271 333)  LC_6 Logic Functioning bit
 (39 13)  (273 333)  (273 333)  LC_6 Logic Functioning bit
 (46 13)  (280 333)  (280 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (21 14)  (255 334)  (255 334)  routing T_5_20.rgt_op_7 <X> T_5_20.lc_trk_g3_7
 (22 14)  (256 334)  (256 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (258 334)  (258 334)  routing T_5_20.rgt_op_7 <X> T_5_20.lc_trk_g3_7
 (31 14)  (265 334)  (265 334)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 334)  (266 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 334)  (267 334)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 334)  (268 334)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 334)  (270 334)  LC_7 Logic Functioning bit
 (38 14)  (272 334)  (272 334)  LC_7 Logic Functioning bit
 (46 14)  (280 334)  (280 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (27 15)  (261 335)  (261 335)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 335)  (262 335)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 335)  (263 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 335)  (265 335)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (271 335)  (271 335)  LC_7 Logic Functioning bit
 (39 15)  (273 335)  (273 335)  LC_7 Logic Functioning bit


LogicTile_6_20

 (14 0)  (302 320)  (302 320)  routing T_6_20.sp4_v_b_8 <X> T_6_20.lc_trk_g0_0
 (27 0)  (315 320)  (315 320)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 320)  (317 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 320)  (318 320)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 320)  (320 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 320)  (322 320)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (325 320)  (325 320)  LC_0 Logic Functioning bit
 (41 0)  (329 320)  (329 320)  LC_0 Logic Functioning bit
 (42 0)  (330 320)  (330 320)  LC_0 Logic Functioning bit
 (43 0)  (331 320)  (331 320)  LC_0 Logic Functioning bit
 (45 0)  (333 320)  (333 320)  LC_0 Logic Functioning bit
 (46 0)  (334 320)  (334 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (335 320)  (335 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (302 321)  (302 321)  routing T_6_20.sp4_v_b_8 <X> T_6_20.lc_trk_g0_0
 (16 1)  (304 321)  (304 321)  routing T_6_20.sp4_v_b_8 <X> T_6_20.lc_trk_g0_0
 (17 1)  (305 321)  (305 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (310 321)  (310 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (311 321)  (311 321)  routing T_6_20.sp4_v_b_18 <X> T_6_20.lc_trk_g0_2
 (24 1)  (312 321)  (312 321)  routing T_6_20.sp4_v_b_18 <X> T_6_20.lc_trk_g0_2
 (26 1)  (314 321)  (314 321)  routing T_6_20.lc_trk_g2_2 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 321)  (316 321)  routing T_6_20.lc_trk_g2_2 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 321)  (317 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 321)  (319 321)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 321)  (320 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (321 321)  (321 321)  routing T_6_20.lc_trk_g2_0 <X> T_6_20.input_2_0
 (37 1)  (325 321)  (325 321)  LC_0 Logic Functioning bit
 (42 1)  (330 321)  (330 321)  LC_0 Logic Functioning bit
 (47 1)  (335 321)  (335 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (288 322)  (288 322)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (1 2)  (289 322)  (289 322)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (2 2)  (290 322)  (290 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (319 322)  (319 322)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 322)  (320 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 322)  (322 322)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 322)  (324 322)  LC_1 Logic Functioning bit
 (37 2)  (325 322)  (325 322)  LC_1 Logic Functioning bit
 (38 2)  (326 322)  (326 322)  LC_1 Logic Functioning bit
 (39 2)  (327 322)  (327 322)  LC_1 Logic Functioning bit
 (45 2)  (333 322)  (333 322)  LC_1 Logic Functioning bit
 (15 3)  (303 323)  (303 323)  routing T_6_20.sp4_v_t_9 <X> T_6_20.lc_trk_g0_4
 (16 3)  (304 323)  (304 323)  routing T_6_20.sp4_v_t_9 <X> T_6_20.lc_trk_g0_4
 (17 3)  (305 323)  (305 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (36 3)  (324 323)  (324 323)  LC_1 Logic Functioning bit
 (37 3)  (325 323)  (325 323)  LC_1 Logic Functioning bit
 (38 3)  (326 323)  (326 323)  LC_1 Logic Functioning bit
 (39 3)  (327 323)  (327 323)  LC_1 Logic Functioning bit
 (16 4)  (304 324)  (304 324)  routing T_6_20.sp4_v_b_1 <X> T_6_20.lc_trk_g1_1
 (17 4)  (305 324)  (305 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (306 324)  (306 324)  routing T_6_20.sp4_v_b_1 <X> T_6_20.lc_trk_g1_1
 (21 4)  (309 324)  (309 324)  routing T_6_20.wire_logic_cluster/lc_3/out <X> T_6_20.lc_trk_g1_3
 (22 4)  (310 324)  (310 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 5)  (302 325)  (302 325)  routing T_6_20.sp12_h_r_16 <X> T_6_20.lc_trk_g1_0
 (16 5)  (304 325)  (304 325)  routing T_6_20.sp12_h_r_16 <X> T_6_20.lc_trk_g1_0
 (17 5)  (305 325)  (305 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (310 325)  (310 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (311 325)  (311 325)  routing T_6_20.sp12_h_l_17 <X> T_6_20.lc_trk_g1_2
 (25 5)  (313 325)  (313 325)  routing T_6_20.sp12_h_l_17 <X> T_6_20.lc_trk_g1_2
 (17 6)  (305 326)  (305 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 326)  (306 326)  routing T_6_20.wire_logic_cluster/lc_5/out <X> T_6_20.lc_trk_g1_5
 (27 6)  (315 326)  (315 326)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 326)  (317 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 326)  (320 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (323 326)  (323 326)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.input_2_3
 (38 6)  (326 326)  (326 326)  LC_3 Logic Functioning bit
 (41 6)  (329 326)  (329 326)  LC_3 Logic Functioning bit
 (42 6)  (330 326)  (330 326)  LC_3 Logic Functioning bit
 (45 6)  (333 326)  (333 326)  LC_3 Logic Functioning bit
 (14 7)  (302 327)  (302 327)  routing T_6_20.top_op_4 <X> T_6_20.lc_trk_g1_4
 (15 7)  (303 327)  (303 327)  routing T_6_20.top_op_4 <X> T_6_20.lc_trk_g1_4
 (17 7)  (305 327)  (305 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (314 327)  (314 327)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 327)  (315 327)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 327)  (317 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 327)  (318 327)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 327)  (319 327)  routing T_6_20.lc_trk_g0_2 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 327)  (320 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (322 327)  (322 327)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.input_2_3
 (38 7)  (326 327)  (326 327)  LC_3 Logic Functioning bit
 (41 7)  (329 327)  (329 327)  LC_3 Logic Functioning bit
 (43 7)  (331 327)  (331 327)  LC_3 Logic Functioning bit
 (14 8)  (302 328)  (302 328)  routing T_6_20.wire_logic_cluster/lc_0/out <X> T_6_20.lc_trk_g2_0
 (26 8)  (314 328)  (314 328)  routing T_6_20.lc_trk_g0_4 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 328)  (315 328)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 328)  (317 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 328)  (318 328)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 328)  (320 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 328)  (322 328)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 328)  (323 328)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.input_2_4
 (37 8)  (325 328)  (325 328)  LC_4 Logic Functioning bit
 (42 8)  (330 328)  (330 328)  LC_4 Logic Functioning bit
 (45 8)  (333 328)  (333 328)  LC_4 Logic Functioning bit
 (46 8)  (334 328)  (334 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (17 9)  (305 329)  (305 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (310 329)  (310 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (313 329)  (313 329)  routing T_6_20.sp4_r_v_b_34 <X> T_6_20.lc_trk_g2_2
 (29 9)  (317 329)  (317 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 329)  (319 329)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 329)  (320 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (321 329)  (321 329)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.input_2_4
 (37 9)  (325 329)  (325 329)  LC_4 Logic Functioning bit
 (41 9)  (329 329)  (329 329)  LC_4 Logic Functioning bit
 (42 9)  (330 329)  (330 329)  LC_4 Logic Functioning bit
 (43 9)  (331 329)  (331 329)  LC_4 Logic Functioning bit
 (14 10)  (302 330)  (302 330)  routing T_6_20.wire_logic_cluster/lc_4/out <X> T_6_20.lc_trk_g2_4
 (25 10)  (313 330)  (313 330)  routing T_6_20.wire_logic_cluster/lc_6/out <X> T_6_20.lc_trk_g2_6
 (36 10)  (324 330)  (324 330)  LC_5 Logic Functioning bit
 (38 10)  (326 330)  (326 330)  LC_5 Logic Functioning bit
 (41 10)  (329 330)  (329 330)  LC_5 Logic Functioning bit
 (43 10)  (331 330)  (331 330)  LC_5 Logic Functioning bit
 (45 10)  (333 330)  (333 330)  LC_5 Logic Functioning bit
 (17 11)  (305 331)  (305 331)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (310 331)  (310 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (315 331)  (315 331)  routing T_6_20.lc_trk_g1_0 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 331)  (317 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (325 331)  (325 331)  LC_5 Logic Functioning bit
 (39 11)  (327 331)  (327 331)  LC_5 Logic Functioning bit
 (40 11)  (328 331)  (328 331)  LC_5 Logic Functioning bit
 (42 11)  (330 331)  (330 331)  LC_5 Logic Functioning bit
 (27 12)  (315 332)  (315 332)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 332)  (317 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 332)  (318 332)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 332)  (320 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 332)  (322 332)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 332)  (323 332)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.input_2_6
 (37 12)  (325 332)  (325 332)  LC_6 Logic Functioning bit
 (41 12)  (329 332)  (329 332)  LC_6 Logic Functioning bit
 (42 12)  (330 332)  (330 332)  LC_6 Logic Functioning bit
 (43 12)  (331 332)  (331 332)  LC_6 Logic Functioning bit
 (45 12)  (333 332)  (333 332)  LC_6 Logic Functioning bit
 (29 13)  (317 333)  (317 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 333)  (319 333)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 333)  (320 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (321 333)  (321 333)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.input_2_6
 (35 13)  (323 333)  (323 333)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.input_2_6
 (37 13)  (325 333)  (325 333)  LC_6 Logic Functioning bit
 (42 13)  (330 333)  (330 333)  LC_6 Logic Functioning bit
 (47 13)  (335 333)  (335 333)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (21 14)  (309 334)  (309 334)  routing T_6_20.wire_logic_cluster/lc_7/out <X> T_6_20.lc_trk_g3_7
 (22 14)  (310 334)  (310 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (315 334)  (315 334)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 334)  (316 334)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 334)  (317 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 334)  (318 334)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 334)  (320 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 334)  (322 334)  routing T_6_20.lc_trk_g1_1 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 334)  (323 334)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.input_2_7
 (38 14)  (326 334)  (326 334)  LC_7 Logic Functioning bit
 (41 14)  (329 334)  (329 334)  LC_7 Logic Functioning bit
 (42 14)  (330 334)  (330 334)  LC_7 Logic Functioning bit
 (45 14)  (333 334)  (333 334)  LC_7 Logic Functioning bit
 (26 15)  (314 335)  (314 335)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 335)  (315 335)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 335)  (317 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 335)  (318 335)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (320 335)  (320 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (322 335)  (322 335)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.input_2_7
 (38 15)  (326 335)  (326 335)  LC_7 Logic Functioning bit
 (41 15)  (329 335)  (329 335)  LC_7 Logic Functioning bit
 (43 15)  (331 335)  (331 335)  LC_7 Logic Functioning bit


LogicTile_7_20

 (17 0)  (359 320)  (359 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 2)  (363 322)  (363 322)  routing T_7_20.sp4_h_l_2 <X> T_7_20.lc_trk_g0_7
 (22 2)  (364 322)  (364 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (365 322)  (365 322)  routing T_7_20.sp4_h_l_2 <X> T_7_20.lc_trk_g0_7
 (24 2)  (366 322)  (366 322)  routing T_7_20.sp4_h_l_2 <X> T_7_20.lc_trk_g0_7
 (15 3)  (357 323)  (357 323)  routing T_7_20.sp4_v_t_9 <X> T_7_20.lc_trk_g0_4
 (16 3)  (358 323)  (358 323)  routing T_7_20.sp4_v_t_9 <X> T_7_20.lc_trk_g0_4
 (17 3)  (359 323)  (359 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 4)  (363 324)  (363 324)  routing T_7_20.sp4_h_r_19 <X> T_7_20.lc_trk_g1_3
 (22 4)  (364 324)  (364 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (365 324)  (365 324)  routing T_7_20.sp4_h_r_19 <X> T_7_20.lc_trk_g1_3
 (24 4)  (366 324)  (366 324)  routing T_7_20.sp4_h_r_19 <X> T_7_20.lc_trk_g1_3
 (27 4)  (369 324)  (369 324)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 324)  (370 324)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 324)  (371 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 324)  (374 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 324)  (376 324)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (14 5)  (356 325)  (356 325)  routing T_7_20.sp4_h_r_0 <X> T_7_20.lc_trk_g1_0
 (15 5)  (357 325)  (357 325)  routing T_7_20.sp4_h_r_0 <X> T_7_20.lc_trk_g1_0
 (16 5)  (358 325)  (358 325)  routing T_7_20.sp4_h_r_0 <X> T_7_20.lc_trk_g1_0
 (17 5)  (359 325)  (359 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (363 325)  (363 325)  routing T_7_20.sp4_h_r_19 <X> T_7_20.lc_trk_g1_3
 (22 5)  (364 325)  (364 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (367 325)  (367 325)  routing T_7_20.sp4_r_v_b_26 <X> T_7_20.lc_trk_g1_2
 (27 5)  (369 325)  (369 325)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 325)  (370 325)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 325)  (371 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 325)  (373 325)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 325)  (378 325)  LC_2 Logic Functioning bit
 (37 5)  (379 325)  (379 325)  LC_2 Logic Functioning bit
 (38 5)  (380 325)  (380 325)  LC_2 Logic Functioning bit
 (39 5)  (381 325)  (381 325)  LC_2 Logic Functioning bit
 (26 8)  (368 328)  (368 328)  routing T_7_20.lc_trk_g0_4 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 328)  (369 328)  routing T_7_20.lc_trk_g1_0 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 328)  (371 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 328)  (373 328)  routing T_7_20.lc_trk_g0_7 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 328)  (374 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (382 328)  (382 328)  LC_4 Logic Functioning bit
 (41 8)  (383 328)  (383 328)  LC_4 Logic Functioning bit
 (42 8)  (384 328)  (384 328)  LC_4 Logic Functioning bit
 (43 8)  (385 328)  (385 328)  LC_4 Logic Functioning bit
 (15 9)  (357 329)  (357 329)  routing T_7_20.sp4_v_t_29 <X> T_7_20.lc_trk_g2_0
 (16 9)  (358 329)  (358 329)  routing T_7_20.sp4_v_t_29 <X> T_7_20.lc_trk_g2_0
 (17 9)  (359 329)  (359 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (364 329)  (364 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (365 329)  (365 329)  routing T_7_20.sp4_v_b_42 <X> T_7_20.lc_trk_g2_2
 (24 9)  (366 329)  (366 329)  routing T_7_20.sp4_v_b_42 <X> T_7_20.lc_trk_g2_2
 (29 9)  (371 329)  (371 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 329)  (373 329)  routing T_7_20.lc_trk_g0_7 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 329)  (378 329)  LC_4 Logic Functioning bit
 (38 9)  (380 329)  (380 329)  LC_4 Logic Functioning bit
 (41 9)  (383 329)  (383 329)  LC_4 Logic Functioning bit
 (43 9)  (385 329)  (385 329)  LC_4 Logic Functioning bit
 (46 9)  (388 329)  (388 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (28 10)  (370 330)  (370 330)  routing T_7_20.lc_trk_g2_0 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 330)  (371 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 330)  (374 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 330)  (376 330)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 330)  (378 330)  LC_5 Logic Functioning bit
 (37 10)  (379 330)  (379 330)  LC_5 Logic Functioning bit
 (40 10)  (382 330)  (382 330)  LC_5 Logic Functioning bit
 (41 10)  (383 330)  (383 330)  LC_5 Logic Functioning bit
 (50 10)  (392 330)  (392 330)  Cascade bit: LH_LC05_inmux02_5

 (29 11)  (371 331)  (371 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 331)  (373 331)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (38 11)  (380 331)  (380 331)  LC_5 Logic Functioning bit
 (39 11)  (381 331)  (381 331)  LC_5 Logic Functioning bit
 (42 11)  (384 331)  (384 331)  LC_5 Logic Functioning bit
 (43 11)  (385 331)  (385 331)  LC_5 Logic Functioning bit
 (14 12)  (356 332)  (356 332)  routing T_7_20.sp4_v_t_21 <X> T_7_20.lc_trk_g3_0
 (17 12)  (359 332)  (359 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (14 13)  (356 333)  (356 333)  routing T_7_20.sp4_v_t_21 <X> T_7_20.lc_trk_g3_0
 (16 13)  (358 333)  (358 333)  routing T_7_20.sp4_v_t_21 <X> T_7_20.lc_trk_g3_0
 (17 13)  (359 333)  (359 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (11 14)  (353 334)  (353 334)  routing T_7_20.sp4_h_r_5 <X> T_7_20.sp4_v_t_46
 (13 14)  (355 334)  (355 334)  routing T_7_20.sp4_h_r_5 <X> T_7_20.sp4_v_t_46
 (29 14)  (371 334)  (371 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 334)  (372 334)  routing T_7_20.lc_trk_g0_4 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 334)  (374 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 334)  (375 334)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (382 334)  (382 334)  LC_7 Logic Functioning bit
 (41 14)  (383 334)  (383 334)  LC_7 Logic Functioning bit
 (42 14)  (384 334)  (384 334)  LC_7 Logic Functioning bit
 (43 14)  (385 334)  (385 334)  LC_7 Logic Functioning bit
 (12 15)  (354 335)  (354 335)  routing T_7_20.sp4_h_r_5 <X> T_7_20.sp4_v_t_46
 (29 15)  (371 335)  (371 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 335)  (373 335)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 335)  (378 335)  LC_7 Logic Functioning bit
 (37 15)  (379 335)  (379 335)  LC_7 Logic Functioning bit
 (38 15)  (380 335)  (380 335)  LC_7 Logic Functioning bit
 (39 15)  (381 335)  (381 335)  LC_7 Logic Functioning bit
 (48 15)  (390 335)  (390 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_9_20

 (14 0)  (452 320)  (452 320)  routing T_9_20.sp4_h_r_8 <X> T_9_20.lc_trk_g0_0
 (15 0)  (453 320)  (453 320)  routing T_9_20.sp4_h_r_1 <X> T_9_20.lc_trk_g0_1
 (16 0)  (454 320)  (454 320)  routing T_9_20.sp4_h_r_1 <X> T_9_20.lc_trk_g0_1
 (17 0)  (455 320)  (455 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (28 0)  (466 320)  (466 320)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 320)  (471 320)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 320)  (473 320)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.input_2_0
 (42 0)  (480 320)  (480 320)  LC_0 Logic Functioning bit
 (43 0)  (481 320)  (481 320)  LC_0 Logic Functioning bit
 (15 1)  (453 321)  (453 321)  routing T_9_20.sp4_h_r_8 <X> T_9_20.lc_trk_g0_0
 (16 1)  (454 321)  (454 321)  routing T_9_20.sp4_h_r_8 <X> T_9_20.lc_trk_g0_0
 (17 1)  (455 321)  (455 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (456 321)  (456 321)  routing T_9_20.sp4_h_r_1 <X> T_9_20.lc_trk_g0_1
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 321)  (469 321)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 321)  (470 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (471 321)  (471 321)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.input_2_0
 (36 1)  (474 321)  (474 321)  LC_0 Logic Functioning bit
 (37 1)  (475 321)  (475 321)  LC_0 Logic Functioning bit
 (25 2)  (463 322)  (463 322)  routing T_9_20.bnr_op_6 <X> T_9_20.lc_trk_g0_6
 (28 2)  (466 322)  (466 322)  routing T_9_20.lc_trk_g2_0 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 322)  (467 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 322)  (469 322)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (476 322)  (476 322)  LC_1 Logic Functioning bit
 (39 2)  (477 322)  (477 322)  LC_1 Logic Functioning bit
 (42 2)  (480 322)  (480 322)  LC_1 Logic Functioning bit
 (43 2)  (481 322)  (481 322)  LC_1 Logic Functioning bit
 (22 3)  (460 323)  (460 323)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (463 323)  (463 323)  routing T_9_20.bnr_op_6 <X> T_9_20.lc_trk_g0_6
 (28 3)  (466 323)  (466 323)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 323)  (467 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 323)  (469 323)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 323)  (470 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (471 323)  (471 323)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.input_2_1
 (35 3)  (473 323)  (473 323)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.input_2_1
 (36 3)  (474 323)  (474 323)  LC_1 Logic Functioning bit
 (37 3)  (475 323)  (475 323)  LC_1 Logic Functioning bit
 (40 3)  (478 323)  (478 323)  LC_1 Logic Functioning bit
 (41 3)  (479 323)  (479 323)  LC_1 Logic Functioning bit
 (14 4)  (452 324)  (452 324)  routing T_9_20.sp4_h_r_8 <X> T_9_20.lc_trk_g1_0
 (15 4)  (453 324)  (453 324)  routing T_9_20.bot_op_1 <X> T_9_20.lc_trk_g1_1
 (17 4)  (455 324)  (455 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (465 324)  (465 324)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 324)  (468 324)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 324)  (469 324)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 324)  (471 324)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 324)  (474 324)  LC_2 Logic Functioning bit
 (37 4)  (475 324)  (475 324)  LC_2 Logic Functioning bit
 (38 4)  (476 324)  (476 324)  LC_2 Logic Functioning bit
 (42 4)  (480 324)  (480 324)  LC_2 Logic Functioning bit
 (50 4)  (488 324)  (488 324)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (453 325)  (453 325)  routing T_9_20.sp4_h_r_8 <X> T_9_20.lc_trk_g1_0
 (16 5)  (454 325)  (454 325)  routing T_9_20.sp4_h_r_8 <X> T_9_20.lc_trk_g1_0
 (17 5)  (455 325)  (455 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (36 5)  (474 325)  (474 325)  LC_2 Logic Functioning bit
 (37 5)  (475 325)  (475 325)  LC_2 Logic Functioning bit
 (38 5)  (476 325)  (476 325)  LC_2 Logic Functioning bit
 (42 5)  (480 325)  (480 325)  LC_2 Logic Functioning bit
 (27 6)  (465 326)  (465 326)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 326)  (466 326)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 326)  (467 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 326)  (468 326)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 326)  (472 326)  routing T_9_20.lc_trk_g1_1 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 326)  (475 326)  LC_3 Logic Functioning bit
 (38 6)  (476 326)  (476 326)  LC_3 Logic Functioning bit
 (40 6)  (478 326)  (478 326)  LC_3 Logic Functioning bit
 (41 6)  (479 326)  (479 326)  LC_3 Logic Functioning bit
 (50 6)  (488 326)  (488 326)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (452 327)  (452 327)  routing T_9_20.top_op_4 <X> T_9_20.lc_trk_g1_4
 (15 7)  (453 327)  (453 327)  routing T_9_20.top_op_4 <X> T_9_20.lc_trk_g1_4
 (17 7)  (455 327)  (455 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (464 327)  (464 327)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 327)  (465 327)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 327)  (466 327)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 327)  (467 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (474 327)  (474 327)  LC_3 Logic Functioning bit
 (37 7)  (475 327)  (475 327)  LC_3 Logic Functioning bit
 (40 7)  (478 327)  (478 327)  LC_3 Logic Functioning bit
 (41 7)  (479 327)  (479 327)  LC_3 Logic Functioning bit
 (14 8)  (452 328)  (452 328)  routing T_9_20.rgt_op_0 <X> T_9_20.lc_trk_g2_0
 (15 8)  (453 328)  (453 328)  routing T_9_20.rgt_op_1 <X> T_9_20.lc_trk_g2_1
 (17 8)  (455 328)  (455 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 328)  (456 328)  routing T_9_20.rgt_op_1 <X> T_9_20.lc_trk_g2_1
 (21 8)  (459 328)  (459 328)  routing T_9_20.rgt_op_3 <X> T_9_20.lc_trk_g2_3
 (22 8)  (460 328)  (460 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 328)  (462 328)  routing T_9_20.rgt_op_3 <X> T_9_20.lc_trk_g2_3
 (27 8)  (465 328)  (465 328)  routing T_9_20.lc_trk_g1_0 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 328)  (467 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 328)  (471 328)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 328)  (474 328)  LC_4 Logic Functioning bit
 (37 8)  (475 328)  (475 328)  LC_4 Logic Functioning bit
 (38 8)  (476 328)  (476 328)  LC_4 Logic Functioning bit
 (40 8)  (478 328)  (478 328)  LC_4 Logic Functioning bit
 (41 8)  (479 328)  (479 328)  LC_4 Logic Functioning bit
 (43 8)  (481 328)  (481 328)  LC_4 Logic Functioning bit
 (15 9)  (453 329)  (453 329)  routing T_9_20.rgt_op_0 <X> T_9_20.lc_trk_g2_0
 (17 9)  (455 329)  (455 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (464 329)  (464 329)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 329)  (465 329)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 329)  (466 329)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 329)  (467 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 329)  (470 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (471 329)  (471 329)  routing T_9_20.lc_trk_g2_0 <X> T_9_20.input_2_4
 (36 9)  (474 329)  (474 329)  LC_4 Logic Functioning bit
 (38 9)  (476 329)  (476 329)  LC_4 Logic Functioning bit
 (39 9)  (477 329)  (477 329)  LC_4 Logic Functioning bit
 (41 9)  (479 329)  (479 329)  LC_4 Logic Functioning bit
 (42 9)  (480 329)  (480 329)  LC_4 Logic Functioning bit
 (43 9)  (481 329)  (481 329)  LC_4 Logic Functioning bit
 (3 10)  (441 330)  (441 330)  routing T_9_20.sp12_h_r_1 <X> T_9_20.sp12_h_l_22
 (17 10)  (455 330)  (455 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 330)  (456 330)  routing T_9_20.wire_logic_cluster/lc_5/out <X> T_9_20.lc_trk_g2_5
 (28 10)  (466 330)  (466 330)  routing T_9_20.lc_trk_g2_0 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 330)  (469 330)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 330)  (474 330)  LC_5 Logic Functioning bit
 (37 10)  (475 330)  (475 330)  LC_5 Logic Functioning bit
 (40 10)  (478 330)  (478 330)  LC_5 Logic Functioning bit
 (41 10)  (479 330)  (479 330)  LC_5 Logic Functioning bit
 (3 11)  (441 331)  (441 331)  routing T_9_20.sp12_h_r_1 <X> T_9_20.sp12_h_l_22
 (17 11)  (455 331)  (455 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 11)  (466 331)  (466 331)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 331)  (467 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 331)  (469 331)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 331)  (470 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (471 331)  (471 331)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.input_2_5
 (35 11)  (473 331)  (473 331)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.input_2_5
 (38 11)  (476 331)  (476 331)  LC_5 Logic Functioning bit
 (39 11)  (477 331)  (477 331)  LC_5 Logic Functioning bit
 (42 11)  (480 331)  (480 331)  LC_5 Logic Functioning bit
 (43 11)  (481 331)  (481 331)  LC_5 Logic Functioning bit
 (22 12)  (460 332)  (460 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (461 332)  (461 332)  routing T_9_20.sp12_v_b_11 <X> T_9_20.lc_trk_g3_3
 (28 12)  (466 332)  (466 332)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 332)  (471 332)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (476 332)  (476 332)  LC_6 Logic Functioning bit
 (39 12)  (477 332)  (477 332)  LC_6 Logic Functioning bit
 (42 12)  (480 332)  (480 332)  LC_6 Logic Functioning bit
 (43 12)  (481 332)  (481 332)  LC_6 Logic Functioning bit
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 333)  (469 333)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 333)  (470 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (471 333)  (471 333)  routing T_9_20.lc_trk_g2_0 <X> T_9_20.input_2_6
 (36 13)  (474 333)  (474 333)  LC_6 Logic Functioning bit
 (37 13)  (475 333)  (475 333)  LC_6 Logic Functioning bit
 (40 13)  (478 333)  (478 333)  LC_6 Logic Functioning bit
 (41 13)  (479 333)  (479 333)  LC_6 Logic Functioning bit
 (15 14)  (453 334)  (453 334)  routing T_9_20.rgt_op_5 <X> T_9_20.lc_trk_g3_5
 (17 14)  (455 334)  (455 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 334)  (456 334)  routing T_9_20.rgt_op_5 <X> T_9_20.lc_trk_g3_5
 (35 14)  (473 334)  (473 334)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.input_2_7
 (37 14)  (475 334)  (475 334)  LC_7 Logic Functioning bit
 (38 14)  (476 334)  (476 334)  LC_7 Logic Functioning bit
 (41 14)  (479 334)  (479 334)  LC_7 Logic Functioning bit
 (42 14)  (480 334)  (480 334)  LC_7 Logic Functioning bit
 (22 15)  (460 335)  (460 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (463 335)  (463 335)  routing T_9_20.sp4_r_v_b_46 <X> T_9_20.lc_trk_g3_6
 (29 15)  (467 335)  (467 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (470 335)  (470 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (471 335)  (471 335)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.input_2_7
 (34 15)  (472 335)  (472 335)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.input_2_7
 (35 15)  (473 335)  (473 335)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.input_2_7
 (36 15)  (474 335)  (474 335)  LC_7 Logic Functioning bit
 (39 15)  (477 335)  (477 335)  LC_7 Logic Functioning bit
 (40 15)  (478 335)  (478 335)  LC_7 Logic Functioning bit
 (43 15)  (481 335)  (481 335)  LC_7 Logic Functioning bit
 (53 15)  (491 335)  (491 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_20

 (14 0)  (506 320)  (506 320)  routing T_10_20.lft_op_0 <X> T_10_20.lc_trk_g0_0
 (21 0)  (513 320)  (513 320)  routing T_10_20.bnr_op_3 <X> T_10_20.lc_trk_g0_3
 (22 0)  (514 320)  (514 320)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (518 320)  (518 320)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 320)  (522 320)  routing T_10_20.lc_trk_g0_5 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 320)  (523 320)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 320)  (526 320)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (38 0)  (530 320)  (530 320)  LC_0 Logic Functioning bit
 (40 0)  (532 320)  (532 320)  LC_0 Logic Functioning bit
 (41 0)  (533 320)  (533 320)  LC_0 Logic Functioning bit
 (15 1)  (507 321)  (507 321)  routing T_10_20.lft_op_0 <X> T_10_20.lc_trk_g0_0
 (17 1)  (509 321)  (509 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (513 321)  (513 321)  routing T_10_20.bnr_op_3 <X> T_10_20.lc_trk_g0_3
 (26 1)  (518 321)  (518 321)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 321)  (520 321)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 321)  (523 321)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 321)  (524 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (526 321)  (526 321)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.input_2_0
 (35 1)  (527 321)  (527 321)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.input_2_0
 (37 1)  (529 321)  (529 321)  LC_0 Logic Functioning bit
 (39 1)  (531 321)  (531 321)  LC_0 Logic Functioning bit
 (41 1)  (533 321)  (533 321)  LC_0 Logic Functioning bit
 (43 1)  (535 321)  (535 321)  LC_0 Logic Functioning bit
 (12 2)  (504 322)  (504 322)  routing T_10_20.sp4_v_t_45 <X> T_10_20.sp4_h_l_39
 (15 2)  (507 322)  (507 322)  routing T_10_20.sp4_h_r_21 <X> T_10_20.lc_trk_g0_5
 (16 2)  (508 322)  (508 322)  routing T_10_20.sp4_h_r_21 <X> T_10_20.lc_trk_g0_5
 (17 2)  (509 322)  (509 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (510 322)  (510 322)  routing T_10_20.sp4_h_r_21 <X> T_10_20.lc_trk_g0_5
 (22 2)  (514 322)  (514 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (516 322)  (516 322)  routing T_10_20.bot_op_7 <X> T_10_20.lc_trk_g0_7
 (26 2)  (518 322)  (518 322)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 322)  (520 322)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 322)  (522 322)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 322)  (523 322)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (527 322)  (527 322)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.input_2_1
 (36 2)  (528 322)  (528 322)  LC_1 Logic Functioning bit
 (37 2)  (529 322)  (529 322)  LC_1 Logic Functioning bit
 (40 2)  (532 322)  (532 322)  LC_1 Logic Functioning bit
 (43 2)  (535 322)  (535 322)  LC_1 Logic Functioning bit
 (8 3)  (500 323)  (500 323)  routing T_10_20.sp4_h_r_7 <X> T_10_20.sp4_v_t_36
 (9 3)  (501 323)  (501 323)  routing T_10_20.sp4_h_r_7 <X> T_10_20.sp4_v_t_36
 (10 3)  (502 323)  (502 323)  routing T_10_20.sp4_h_r_7 <X> T_10_20.sp4_v_t_36
 (11 3)  (503 323)  (503 323)  routing T_10_20.sp4_v_t_45 <X> T_10_20.sp4_h_l_39
 (13 3)  (505 323)  (505 323)  routing T_10_20.sp4_v_t_45 <X> T_10_20.sp4_h_l_39
 (15 3)  (507 323)  (507 323)  routing T_10_20.bot_op_4 <X> T_10_20.lc_trk_g0_4
 (17 3)  (509 323)  (509 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (510 323)  (510 323)  routing T_10_20.sp4_h_r_21 <X> T_10_20.lc_trk_g0_5
 (22 3)  (514 323)  (514 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 323)  (516 323)  routing T_10_20.bot_op_6 <X> T_10_20.lc_trk_g0_6
 (26 3)  (518 323)  (518 323)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 323)  (522 323)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 323)  (523 323)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 323)  (524 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (526 323)  (526 323)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.input_2_1
 (37 3)  (529 323)  (529 323)  LC_1 Logic Functioning bit
 (38 3)  (530 323)  (530 323)  LC_1 Logic Functioning bit
 (41 3)  (533 323)  (533 323)  LC_1 Logic Functioning bit
 (42 3)  (534 323)  (534 323)  LC_1 Logic Functioning bit
 (14 4)  (506 324)  (506 324)  routing T_10_20.wire_logic_cluster/lc_0/out <X> T_10_20.lc_trk_g1_0
 (21 4)  (513 324)  (513 324)  routing T_10_20.bnr_op_3 <X> T_10_20.lc_trk_g1_3
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (518 324)  (518 324)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 324)  (522 324)  routing T_10_20.lc_trk_g0_5 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 324)  (526 324)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (38 4)  (530 324)  (530 324)  LC_2 Logic Functioning bit
 (39 4)  (531 324)  (531 324)  LC_2 Logic Functioning bit
 (42 4)  (534 324)  (534 324)  LC_2 Logic Functioning bit
 (43 4)  (535 324)  (535 324)  LC_2 Logic Functioning bit
 (50 4)  (542 324)  (542 324)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (509 325)  (509 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (513 325)  (513 325)  routing T_10_20.bnr_op_3 <X> T_10_20.lc_trk_g1_3
 (27 5)  (519 325)  (519 325)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 325)  (520 325)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 325)  (528 325)  LC_2 Logic Functioning bit
 (37 5)  (529 325)  (529 325)  LC_2 Logic Functioning bit
 (40 5)  (532 325)  (532 325)  LC_2 Logic Functioning bit
 (41 5)  (533 325)  (533 325)  LC_2 Logic Functioning bit
 (25 6)  (517 326)  (517 326)  routing T_10_20.bnr_op_6 <X> T_10_20.lc_trk_g1_6
 (26 6)  (518 326)  (518 326)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 326)  (520 326)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 326)  (522 326)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 326)  (523 326)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (42 6)  (534 326)  (534 326)  LC_3 Logic Functioning bit
 (43 6)  (535 326)  (535 326)  LC_3 Logic Functioning bit
 (15 7)  (507 327)  (507 327)  routing T_10_20.bot_op_4 <X> T_10_20.lc_trk_g1_4
 (17 7)  (509 327)  (509 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (514 327)  (514 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (517 327)  (517 327)  routing T_10_20.bnr_op_6 <X> T_10_20.lc_trk_g1_6
 (27 7)  (519 327)  (519 327)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 327)  (522 327)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 327)  (523 327)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 327)  (524 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 327)  (527 327)  routing T_10_20.lc_trk_g0_3 <X> T_10_20.input_2_3
 (36 7)  (528 327)  (528 327)  LC_3 Logic Functioning bit
 (37 7)  (529 327)  (529 327)  LC_3 Logic Functioning bit
 (42 7)  (534 327)  (534 327)  LC_3 Logic Functioning bit
 (43 7)  (535 327)  (535 327)  LC_3 Logic Functioning bit
 (3 8)  (495 328)  (495 328)  routing T_10_20.sp12_h_r_1 <X> T_10_20.sp12_v_b_1
 (25 8)  (517 328)  (517 328)  routing T_10_20.sp4_v_t_23 <X> T_10_20.lc_trk_g2_2
 (26 8)  (518 328)  (518 328)  routing T_10_20.lc_trk_g0_4 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 328)  (522 328)  routing T_10_20.lc_trk_g0_5 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 328)  (526 328)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (38 8)  (530 328)  (530 328)  LC_4 Logic Functioning bit
 (39 8)  (531 328)  (531 328)  LC_4 Logic Functioning bit
 (42 8)  (534 328)  (534 328)  LC_4 Logic Functioning bit
 (43 8)  (535 328)  (535 328)  LC_4 Logic Functioning bit
 (50 8)  (542 328)  (542 328)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (495 329)  (495 329)  routing T_10_20.sp12_h_r_1 <X> T_10_20.sp12_v_b_1
 (8 9)  (500 329)  (500 329)  routing T_10_20.sp4_h_r_7 <X> T_10_20.sp4_v_b_7
 (19 9)  (511 329)  (511 329)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (514 329)  (514 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 329)  (515 329)  routing T_10_20.sp4_v_t_23 <X> T_10_20.lc_trk_g2_2
 (25 9)  (517 329)  (517 329)  routing T_10_20.sp4_v_t_23 <X> T_10_20.lc_trk_g2_2
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 329)  (528 329)  LC_4 Logic Functioning bit
 (37 9)  (529 329)  (529 329)  LC_4 Logic Functioning bit
 (40 9)  (532 329)  (532 329)  LC_4 Logic Functioning bit
 (41 9)  (533 329)  (533 329)  LC_4 Logic Functioning bit
 (5 10)  (497 330)  (497 330)  routing T_10_20.sp4_v_t_43 <X> T_10_20.sp4_h_l_43
 (15 10)  (507 330)  (507 330)  routing T_10_20.tnr_op_5 <X> T_10_20.lc_trk_g2_5
 (17 10)  (509 330)  (509 330)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (27 10)  (519 330)  (519 330)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 330)  (520 330)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 330)  (525 330)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 330)  (529 330)  LC_5 Logic Functioning bit
 (38 10)  (530 330)  (530 330)  LC_5 Logic Functioning bit
 (50 10)  (542 330)  (542 330)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (498 331)  (498 331)  routing T_10_20.sp4_v_t_43 <X> T_10_20.sp4_h_l_43
 (8 11)  (500 331)  (500 331)  routing T_10_20.sp4_h_r_7 <X> T_10_20.sp4_v_t_42
 (9 11)  (501 331)  (501 331)  routing T_10_20.sp4_h_r_7 <X> T_10_20.sp4_v_t_42
 (22 11)  (514 331)  (514 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 331)  (515 331)  routing T_10_20.sp4_v_b_46 <X> T_10_20.lc_trk_g2_6
 (24 11)  (516 331)  (516 331)  routing T_10_20.sp4_v_b_46 <X> T_10_20.lc_trk_g2_6
 (27 11)  (519 331)  (519 331)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 331)  (521 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 331)  (522 331)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 331)  (523 331)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (41 11)  (533 331)  (533 331)  LC_5 Logic Functioning bit
 (42 11)  (534 331)  (534 331)  LC_5 Logic Functioning bit
 (6 12)  (498 332)  (498 332)  routing T_10_20.sp4_v_t_43 <X> T_10_20.sp4_v_b_9
 (21 12)  (513 332)  (513 332)  routing T_10_20.rgt_op_3 <X> T_10_20.lc_trk_g3_3
 (22 12)  (514 332)  (514 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 332)  (516 332)  routing T_10_20.rgt_op_3 <X> T_10_20.lc_trk_g3_3
 (28 12)  (520 332)  (520 332)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 332)  (522 332)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 332)  (526 332)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (41 12)  (533 332)  (533 332)  LC_6 Logic Functioning bit
 (43 12)  (535 332)  (535 332)  LC_6 Logic Functioning bit
 (5 13)  (497 333)  (497 333)  routing T_10_20.sp4_v_t_43 <X> T_10_20.sp4_v_b_9
 (8 13)  (500 333)  (500 333)  routing T_10_20.sp4_v_t_42 <X> T_10_20.sp4_v_b_10
 (10 13)  (502 333)  (502 333)  routing T_10_20.sp4_v_t_42 <X> T_10_20.sp4_v_b_10
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (529 333)  (529 333)  LC_6 Logic Functioning bit
 (39 13)  (531 333)  (531 333)  LC_6 Logic Functioning bit
 (41 13)  (533 333)  (533 333)  LC_6 Logic Functioning bit
 (43 13)  (535 333)  (535 333)  LC_6 Logic Functioning bit
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (518 334)  (518 334)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 334)  (519 334)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 334)  (521 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 334)  (523 334)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 334)  (525 334)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 334)  (526 334)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 334)  (527 334)  routing T_10_20.lc_trk_g0_5 <X> T_10_20.input_2_7
 (36 14)  (528 334)  (528 334)  LC_7 Logic Functioning bit
 (37 14)  (529 334)  (529 334)  LC_7 Logic Functioning bit
 (38 14)  (530 334)  (530 334)  LC_7 Logic Functioning bit
 (40 14)  (532 334)  (532 334)  LC_7 Logic Functioning bit
 (42 14)  (534 334)  (534 334)  LC_7 Logic Functioning bit
 (26 15)  (518 335)  (518 335)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 335)  (519 335)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 335)  (521 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 335)  (522 335)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 335)  (524 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (529 335)  (529 335)  LC_7 Logic Functioning bit
 (39 15)  (531 335)  (531 335)  LC_7 Logic Functioning bit
 (43 15)  (535 335)  (535 335)  LC_7 Logic Functioning bit
 (53 15)  (545 335)  (545 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_11_20

 (15 0)  (561 320)  (561 320)  routing T_11_20.lft_op_1 <X> T_11_20.lc_trk_g0_1
 (17 0)  (563 320)  (563 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 320)  (564 320)  routing T_11_20.lft_op_1 <X> T_11_20.lc_trk_g0_1
 (21 0)  (567 320)  (567 320)  routing T_11_20.lft_op_3 <X> T_11_20.lc_trk_g0_3
 (22 0)  (568 320)  (568 320)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (570 320)  (570 320)  routing T_11_20.lft_op_3 <X> T_11_20.lc_trk_g0_3
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 320)  (576 320)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 320)  (577 320)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 320)  (579 320)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 320)  (580 320)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 320)  (583 320)  LC_0 Logic Functioning bit
 (39 0)  (585 320)  (585 320)  LC_0 Logic Functioning bit
 (41 0)  (587 320)  (587 320)  LC_0 Logic Functioning bit
 (43 0)  (589 320)  (589 320)  LC_0 Logic Functioning bit
 (15 1)  (561 321)  (561 321)  routing T_11_20.bot_op_0 <X> T_11_20.lc_trk_g0_0
 (17 1)  (563 321)  (563 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (37 1)  (583 321)  (583 321)  LC_0 Logic Functioning bit
 (39 1)  (585 321)  (585 321)  LC_0 Logic Functioning bit
 (41 1)  (587 321)  (587 321)  LC_0 Logic Functioning bit
 (43 1)  (589 321)  (589 321)  LC_0 Logic Functioning bit
 (5 2)  (551 322)  (551 322)  routing T_11_20.sp4_v_t_37 <X> T_11_20.sp4_h_l_37
 (15 2)  (561 322)  (561 322)  routing T_11_20.sp4_v_b_21 <X> T_11_20.lc_trk_g0_5
 (16 2)  (562 322)  (562 322)  routing T_11_20.sp4_v_b_21 <X> T_11_20.lc_trk_g0_5
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (567 322)  (567 322)  routing T_11_20.sp4_v_b_15 <X> T_11_20.lc_trk_g0_7
 (22 2)  (568 322)  (568 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (569 322)  (569 322)  routing T_11_20.sp4_v_b_15 <X> T_11_20.lc_trk_g0_7
 (26 2)  (572 322)  (572 322)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (31 2)  (577 322)  (577 322)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 322)  (579 322)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 322)  (581 322)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.input_2_1
 (36 2)  (582 322)  (582 322)  LC_1 Logic Functioning bit
 (37 2)  (583 322)  (583 322)  LC_1 Logic Functioning bit
 (39 2)  (585 322)  (585 322)  LC_1 Logic Functioning bit
 (41 2)  (587 322)  (587 322)  LC_1 Logic Functioning bit
 (43 2)  (589 322)  (589 322)  LC_1 Logic Functioning bit
 (6 3)  (552 323)  (552 323)  routing T_11_20.sp4_v_t_37 <X> T_11_20.sp4_h_l_37
 (15 3)  (561 323)  (561 323)  routing T_11_20.bot_op_4 <X> T_11_20.lc_trk_g0_4
 (17 3)  (563 323)  (563 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (567 323)  (567 323)  routing T_11_20.sp4_v_b_15 <X> T_11_20.lc_trk_g0_7
 (22 3)  (568 323)  (568 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 323)  (570 323)  routing T_11_20.bot_op_6 <X> T_11_20.lc_trk_g0_6
 (26 3)  (572 323)  (572 323)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 323)  (577 323)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 323)  (578 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (580 323)  (580 323)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.input_2_1
 (36 3)  (582 323)  (582 323)  LC_1 Logic Functioning bit
 (37 3)  (583 323)  (583 323)  LC_1 Logic Functioning bit
 (38 3)  (584 323)  (584 323)  LC_1 Logic Functioning bit
 (40 3)  (586 323)  (586 323)  LC_1 Logic Functioning bit
 (42 3)  (588 323)  (588 323)  LC_1 Logic Functioning bit
 (14 4)  (560 324)  (560 324)  routing T_11_20.sp4_h_l_5 <X> T_11_20.lc_trk_g1_0
 (21 4)  (567 324)  (567 324)  routing T_11_20.sp4_v_b_11 <X> T_11_20.lc_trk_g1_3
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (569 324)  (569 324)  routing T_11_20.sp4_v_b_11 <X> T_11_20.lc_trk_g1_3
 (25 4)  (571 324)  (571 324)  routing T_11_20.sp4_h_l_7 <X> T_11_20.lc_trk_g1_2
 (27 4)  (573 324)  (573 324)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 324)  (576 324)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (37 4)  (583 324)  (583 324)  LC_2 Logic Functioning bit
 (38 4)  (584 324)  (584 324)  LC_2 Logic Functioning bit
 (39 4)  (585 324)  (585 324)  LC_2 Logic Functioning bit
 (41 4)  (587 324)  (587 324)  LC_2 Logic Functioning bit
 (43 4)  (589 324)  (589 324)  LC_2 Logic Functioning bit
 (14 5)  (560 325)  (560 325)  routing T_11_20.sp4_h_l_5 <X> T_11_20.lc_trk_g1_0
 (15 5)  (561 325)  (561 325)  routing T_11_20.sp4_h_l_5 <X> T_11_20.lc_trk_g1_0
 (16 5)  (562 325)  (562 325)  routing T_11_20.sp4_h_l_5 <X> T_11_20.lc_trk_g1_0
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (567 325)  (567 325)  routing T_11_20.sp4_v_b_11 <X> T_11_20.lc_trk_g1_3
 (22 5)  (568 325)  (568 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (569 325)  (569 325)  routing T_11_20.sp4_h_l_7 <X> T_11_20.lc_trk_g1_2
 (24 5)  (570 325)  (570 325)  routing T_11_20.sp4_h_l_7 <X> T_11_20.lc_trk_g1_2
 (25 5)  (571 325)  (571 325)  routing T_11_20.sp4_h_l_7 <X> T_11_20.lc_trk_g1_2
 (26 5)  (572 325)  (572 325)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 325)  (573 325)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 325)  (574 325)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 325)  (577 325)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 325)  (582 325)  LC_2 Logic Functioning bit
 (38 5)  (584 325)  (584 325)  LC_2 Logic Functioning bit
 (40 5)  (586 325)  (586 325)  LC_2 Logic Functioning bit
 (42 5)  (588 325)  (588 325)  LC_2 Logic Functioning bit
 (12 6)  (558 326)  (558 326)  routing T_11_20.sp4_h_r_2 <X> T_11_20.sp4_h_l_40
 (15 6)  (561 326)  (561 326)  routing T_11_20.sp4_v_b_21 <X> T_11_20.lc_trk_g1_5
 (16 6)  (562 326)  (562 326)  routing T_11_20.sp4_v_b_21 <X> T_11_20.lc_trk_g1_5
 (17 6)  (563 326)  (563 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (568 326)  (568 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 326)  (570 326)  routing T_11_20.top_op_7 <X> T_11_20.lc_trk_g1_7
 (26 6)  (572 326)  (572 326)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 326)  (573 326)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 326)  (576 326)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 326)  (579 326)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (38 6)  (584 326)  (584 326)  LC_3 Logic Functioning bit
 (40 6)  (586 326)  (586 326)  LC_3 Logic Functioning bit
 (41 6)  (587 326)  (587 326)  LC_3 Logic Functioning bit
 (50 6)  (596 326)  (596 326)  Cascade bit: LH_LC03_inmux02_5

 (13 7)  (559 327)  (559 327)  routing T_11_20.sp4_h_r_2 <X> T_11_20.sp4_h_l_40
 (15 7)  (561 327)  (561 327)  routing T_11_20.sp4_v_t_9 <X> T_11_20.lc_trk_g1_4
 (16 7)  (562 327)  (562 327)  routing T_11_20.sp4_v_t_9 <X> T_11_20.lc_trk_g1_4
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (567 327)  (567 327)  routing T_11_20.top_op_7 <X> T_11_20.lc_trk_g1_7
 (27 7)  (573 327)  (573 327)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 327)  (574 327)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (582 327)  (582 327)  LC_3 Logic Functioning bit
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (40 7)  (586 327)  (586 327)  LC_3 Logic Functioning bit
 (41 7)  (587 327)  (587 327)  LC_3 Logic Functioning bit
 (42 7)  (588 327)  (588 327)  LC_3 Logic Functioning bit
 (43 7)  (589 327)  (589 327)  LC_3 Logic Functioning bit
 (13 8)  (559 328)  (559 328)  routing T_11_20.sp4_h_l_45 <X> T_11_20.sp4_v_b_8
 (14 8)  (560 328)  (560 328)  routing T_11_20.bnl_op_0 <X> T_11_20.lc_trk_g2_0
 (17 8)  (563 328)  (563 328)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (564 328)  (564 328)  routing T_11_20.bnl_op_1 <X> T_11_20.lc_trk_g2_1
 (26 8)  (572 328)  (572 328)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 328)  (582 328)  LC_4 Logic Functioning bit
 (37 8)  (583 328)  (583 328)  LC_4 Logic Functioning bit
 (38 8)  (584 328)  (584 328)  LC_4 Logic Functioning bit
 (39 8)  (585 328)  (585 328)  LC_4 Logic Functioning bit
 (12 9)  (558 329)  (558 329)  routing T_11_20.sp4_h_l_45 <X> T_11_20.sp4_v_b_8
 (14 9)  (560 329)  (560 329)  routing T_11_20.bnl_op_0 <X> T_11_20.lc_trk_g2_0
 (17 9)  (563 329)  (563 329)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (564 329)  (564 329)  routing T_11_20.bnl_op_1 <X> T_11_20.lc_trk_g2_1
 (26 9)  (572 329)  (572 329)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 329)  (573 329)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 329)  (574 329)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 329)  (577 329)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (40 9)  (586 329)  (586 329)  LC_4 Logic Functioning bit
 (41 9)  (587 329)  (587 329)  LC_4 Logic Functioning bit
 (42 9)  (588 329)  (588 329)  LC_4 Logic Functioning bit
 (43 9)  (589 329)  (589 329)  LC_4 Logic Functioning bit
 (11 10)  (557 330)  (557 330)  routing T_11_20.sp4_v_b_5 <X> T_11_20.sp4_v_t_45
 (16 10)  (562 330)  (562 330)  routing T_11_20.sp4_v_b_37 <X> T_11_20.lc_trk_g2_5
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 330)  (564 330)  routing T_11_20.sp4_v_b_37 <X> T_11_20.lc_trk_g2_5
 (25 10)  (571 330)  (571 330)  routing T_11_20.rgt_op_6 <X> T_11_20.lc_trk_g2_6
 (27 10)  (573 330)  (573 330)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 330)  (577 330)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 330)  (580 330)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (584 330)  (584 330)  LC_5 Logic Functioning bit
 (39 10)  (585 330)  (585 330)  LC_5 Logic Functioning bit
 (42 10)  (588 330)  (588 330)  LC_5 Logic Functioning bit
 (43 10)  (589 330)  (589 330)  LC_5 Logic Functioning bit
 (50 10)  (596 330)  (596 330)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (558 331)  (558 331)  routing T_11_20.sp4_v_b_5 <X> T_11_20.sp4_v_t_45
 (18 11)  (564 331)  (564 331)  routing T_11_20.sp4_v_b_37 <X> T_11_20.lc_trk_g2_5
 (22 11)  (568 331)  (568 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 331)  (570 331)  routing T_11_20.rgt_op_6 <X> T_11_20.lc_trk_g2_6
 (27 11)  (573 331)  (573 331)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 331)  (576 331)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 331)  (577 331)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 331)  (582 331)  LC_5 Logic Functioning bit
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (40 11)  (586 331)  (586 331)  LC_5 Logic Functioning bit
 (41 11)  (587 331)  (587 331)  LC_5 Logic Functioning bit
 (6 12)  (552 332)  (552 332)  routing T_11_20.sp4_v_t_43 <X> T_11_20.sp4_v_b_9
 (15 12)  (561 332)  (561 332)  routing T_11_20.sp4_h_r_25 <X> T_11_20.lc_trk_g3_1
 (16 12)  (562 332)  (562 332)  routing T_11_20.sp4_h_r_25 <X> T_11_20.lc_trk_g3_1
 (17 12)  (563 332)  (563 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (567 332)  (567 332)  routing T_11_20.sp4_h_r_35 <X> T_11_20.lc_trk_g3_3
 (22 12)  (568 332)  (568 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 332)  (569 332)  routing T_11_20.sp4_h_r_35 <X> T_11_20.lc_trk_g3_3
 (24 12)  (570 332)  (570 332)  routing T_11_20.sp4_h_r_35 <X> T_11_20.lc_trk_g3_3
 (26 12)  (572 332)  (572 332)  routing T_11_20.lc_trk_g0_4 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 332)  (574 332)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 332)  (576 332)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 332)  (579 332)  routing T_11_20.lc_trk_g2_1 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (42 12)  (588 332)  (588 332)  LC_6 Logic Functioning bit
 (5 13)  (551 333)  (551 333)  routing T_11_20.sp4_v_t_43 <X> T_11_20.sp4_v_b_9
 (18 13)  (564 333)  (564 333)  routing T_11_20.sp4_h_r_25 <X> T_11_20.lc_trk_g3_1
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 333)  (578 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (579 333)  (579 333)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.input_2_6
 (34 13)  (580 333)  (580 333)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.input_2_6
 (38 13)  (584 333)  (584 333)  LC_6 Logic Functioning bit
 (41 13)  (587 333)  (587 333)  LC_6 Logic Functioning bit
 (43 13)  (589 333)  (589 333)  LC_6 Logic Functioning bit
 (22 14)  (568 334)  (568 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 334)  (569 334)  routing T_11_20.sp4_v_b_47 <X> T_11_20.lc_trk_g3_7
 (24 14)  (570 334)  (570 334)  routing T_11_20.sp4_v_b_47 <X> T_11_20.lc_trk_g3_7
 (29 14)  (575 334)  (575 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 334)  (577 334)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 334)  (581 334)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.input_2_7
 (40 14)  (586 334)  (586 334)  LC_7 Logic Functioning bit
 (41 14)  (587 334)  (587 334)  LC_7 Logic Functioning bit
 (15 15)  (561 335)  (561 335)  routing T_11_20.tnr_op_4 <X> T_11_20.lc_trk_g3_4
 (17 15)  (563 335)  (563 335)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (26 15)  (572 335)  (572 335)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 335)  (573 335)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 335)  (575 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 335)  (577 335)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 335)  (578 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (582 335)  (582 335)  LC_7 Logic Functioning bit
 (37 15)  (583 335)  (583 335)  LC_7 Logic Functioning bit
 (38 15)  (584 335)  (584 335)  LC_7 Logic Functioning bit
 (39 15)  (585 335)  (585 335)  LC_7 Logic Functioning bit
 (42 15)  (588 335)  (588 335)  LC_7 Logic Functioning bit
 (43 15)  (589 335)  (589 335)  LC_7 Logic Functioning bit


LogicTile_12_20

 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 320)  (630 320)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 320)  (634 320)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 320)  (635 320)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.input_2_0
 (36 0)  (636 320)  (636 320)  LC_0 Logic Functioning bit
 (38 0)  (638 320)  (638 320)  LC_0 Logic Functioning bit
 (39 0)  (639 320)  (639 320)  LC_0 Logic Functioning bit
 (40 0)  (640 320)  (640 320)  LC_0 Logic Functioning bit
 (41 0)  (641 320)  (641 320)  LC_0 Logic Functioning bit
 (26 1)  (626 321)  (626 321)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 321)  (627 321)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 321)  (630 321)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 321)  (632 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (634 321)  (634 321)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.input_2_0
 (35 1)  (635 321)  (635 321)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.input_2_0
 (37 1)  (637 321)  (637 321)  LC_0 Logic Functioning bit
 (38 1)  (638 321)  (638 321)  LC_0 Logic Functioning bit
 (39 1)  (639 321)  (639 321)  LC_0 Logic Functioning bit
 (40 1)  (640 321)  (640 321)  LC_0 Logic Functioning bit
 (42 1)  (642 321)  (642 321)  LC_0 Logic Functioning bit
 (14 2)  (614 322)  (614 322)  routing T_12_20.bnr_op_4 <X> T_12_20.lc_trk_g0_4
 (15 2)  (615 322)  (615 322)  routing T_12_20.sp4_v_b_21 <X> T_12_20.lc_trk_g0_5
 (16 2)  (616 322)  (616 322)  routing T_12_20.sp4_v_b_21 <X> T_12_20.lc_trk_g0_5
 (17 2)  (617 322)  (617 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (622 322)  (622 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 322)  (624 322)  routing T_12_20.bot_op_7 <X> T_12_20.lc_trk_g0_7
 (26 2)  (626 322)  (626 322)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (31 2)  (631 322)  (631 322)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (41 2)  (641 322)  (641 322)  LC_1 Logic Functioning bit
 (43 2)  (643 322)  (643 322)  LC_1 Logic Functioning bit
 (14 3)  (614 323)  (614 323)  routing T_12_20.bnr_op_4 <X> T_12_20.lc_trk_g0_4
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (27 3)  (627 323)  (627 323)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (38 3)  (638 323)  (638 323)  LC_1 Logic Functioning bit
 (40 3)  (640 323)  (640 323)  LC_1 Logic Functioning bit
 (42 3)  (642 323)  (642 323)  LC_1 Logic Functioning bit
 (5 4)  (605 324)  (605 324)  routing T_12_20.sp4_v_b_3 <X> T_12_20.sp4_h_r_3
 (15 4)  (615 324)  (615 324)  routing T_12_20.lft_op_1 <X> T_12_20.lc_trk_g1_1
 (17 4)  (617 324)  (617 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 324)  (618 324)  routing T_12_20.lft_op_1 <X> T_12_20.lc_trk_g1_1
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (625 324)  (625 324)  routing T_12_20.bnr_op_2 <X> T_12_20.lc_trk_g1_2
 (26 4)  (626 324)  (626 324)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 324)  (627 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 324)  (630 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 324)  (634 324)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 324)  (636 324)  LC_2 Logic Functioning bit
 (38 4)  (638 324)  (638 324)  LC_2 Logic Functioning bit
 (40 4)  (640 324)  (640 324)  LC_2 Logic Functioning bit
 (42 4)  (642 324)  (642 324)  LC_2 Logic Functioning bit
 (6 5)  (606 325)  (606 325)  routing T_12_20.sp4_v_b_3 <X> T_12_20.sp4_h_r_3
 (9 5)  (609 325)  (609 325)  routing T_12_20.sp4_v_t_41 <X> T_12_20.sp4_v_b_4
 (15 5)  (615 325)  (615 325)  routing T_12_20.sp4_v_t_5 <X> T_12_20.lc_trk_g1_0
 (16 5)  (616 325)  (616 325)  routing T_12_20.sp4_v_t_5 <X> T_12_20.lc_trk_g1_0
 (17 5)  (617 325)  (617 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (625 325)  (625 325)  routing T_12_20.bnr_op_2 <X> T_12_20.lc_trk_g1_2
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 325)  (631 325)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (40 5)  (640 325)  (640 325)  LC_2 Logic Functioning bit
 (41 5)  (641 325)  (641 325)  LC_2 Logic Functioning bit
 (42 5)  (642 325)  (642 325)  LC_2 Logic Functioning bit
 (43 5)  (643 325)  (643 325)  LC_2 Logic Functioning bit
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (623 326)  (623 326)  routing T_12_20.sp4_v_b_23 <X> T_12_20.lc_trk_g1_7
 (24 6)  (624 326)  (624 326)  routing T_12_20.sp4_v_b_23 <X> T_12_20.lc_trk_g1_7
 (26 6)  (626 326)  (626 326)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (31 6)  (631 326)  (631 326)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (637 326)  (637 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (41 6)  (641 326)  (641 326)  LC_3 Logic Functioning bit
 (43 6)  (643 326)  (643 326)  LC_3 Logic Functioning bit
 (14 7)  (614 327)  (614 327)  routing T_12_20.top_op_4 <X> T_12_20.lc_trk_g1_4
 (15 7)  (615 327)  (615 327)  routing T_12_20.top_op_4 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (627 327)  (627 327)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 327)  (636 327)  LC_3 Logic Functioning bit
 (38 7)  (638 327)  (638 327)  LC_3 Logic Functioning bit
 (40 7)  (640 327)  (640 327)  LC_3 Logic Functioning bit
 (42 7)  (642 327)  (642 327)  LC_3 Logic Functioning bit
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (626 328)  (626 328)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 328)  (630 328)  routing T_12_20.lc_trk_g0_5 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 328)  (633 328)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (640 328)  (640 328)  LC_4 Logic Functioning bit
 (43 8)  (643 328)  (643 328)  LC_4 Logic Functioning bit
 (50 8)  (650 328)  (650 328)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (621 329)  (621 329)  routing T_12_20.sp4_r_v_b_35 <X> T_12_20.lc_trk_g2_3
 (26 9)  (626 329)  (626 329)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 329)  (628 329)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 329)  (631 329)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 329)  (636 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (41 9)  (641 329)  (641 329)  LC_4 Logic Functioning bit
 (42 9)  (642 329)  (642 329)  LC_4 Logic Functioning bit
 (25 10)  (625 330)  (625 330)  routing T_12_20.wire_logic_cluster/lc_6/out <X> T_12_20.lc_trk_g2_6
 (26 10)  (626 330)  (626 330)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 330)  (627 330)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 330)  (630 330)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 330)  (634 330)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (40 10)  (640 330)  (640 330)  LC_5 Logic Functioning bit
 (41 10)  (641 330)  (641 330)  LC_5 Logic Functioning bit
 (43 10)  (643 330)  (643 330)  LC_5 Logic Functioning bit
 (50 10)  (650 330)  (650 330)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (622 331)  (622 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (627 331)  (627 331)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 331)  (630 331)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (38 11)  (638 331)  (638 331)  LC_5 Logic Functioning bit
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (40 11)  (640 331)  (640 331)  LC_5 Logic Functioning bit
 (41 11)  (641 331)  (641 331)  LC_5 Logic Functioning bit
 (43 11)  (643 331)  (643 331)  LC_5 Logic Functioning bit
 (26 12)  (626 332)  (626 332)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 332)  (627 332)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 332)  (630 332)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 332)  (634 332)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 332)  (636 332)  LC_6 Logic Functioning bit
 (38 12)  (638 332)  (638 332)  LC_6 Logic Functioning bit
 (40 12)  (640 332)  (640 332)  LC_6 Logic Functioning bit
 (42 12)  (642 332)  (642 332)  LC_6 Logic Functioning bit
 (29 13)  (629 333)  (629 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 333)  (631 333)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (40 13)  (640 333)  (640 333)  LC_6 Logic Functioning bit
 (41 13)  (641 333)  (641 333)  LC_6 Logic Functioning bit
 (42 13)  (642 333)  (642 333)  LC_6 Logic Functioning bit
 (43 13)  (643 333)  (643 333)  LC_6 Logic Functioning bit
 (19 14)  (619 334)  (619 334)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_13_20

 (15 0)  (669 320)  (669 320)  routing T_13_20.bot_op_1 <X> T_13_20.lc_trk_g0_1
 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (31 0)  (685 320)  (685 320)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 320)  (688 320)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 320)  (689 320)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.input_2_0
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (39 0)  (693 320)  (693 320)  LC_0 Logic Functioning bit
 (40 0)  (694 320)  (694 320)  LC_0 Logic Functioning bit
 (42 0)  (696 320)  (696 320)  LC_0 Logic Functioning bit
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 321)  (678 321)  routing T_13_20.bot_op_2 <X> T_13_20.lc_trk_g0_2
 (26 1)  (680 321)  (680 321)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 321)  (686 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 321)  (687 321)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.input_2_0
 (37 1)  (691 321)  (691 321)  LC_0 Logic Functioning bit
 (38 1)  (692 321)  (692 321)  LC_0 Logic Functioning bit
 (41 1)  (695 321)  (695 321)  LC_0 Logic Functioning bit
 (43 1)  (697 321)  (697 321)  LC_0 Logic Functioning bit
 (9 2)  (663 322)  (663 322)  routing T_13_20.sp4_v_b_1 <X> T_13_20.sp4_h_l_36
 (16 2)  (670 322)  (670 322)  routing T_13_20.sp4_v_b_13 <X> T_13_20.lc_trk_g0_5
 (17 2)  (671 322)  (671 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 322)  (672 322)  routing T_13_20.sp4_v_b_13 <X> T_13_20.lc_trk_g0_5
 (18 3)  (672 323)  (672 323)  routing T_13_20.sp4_v_b_13 <X> T_13_20.lc_trk_g0_5
 (25 4)  (679 324)  (679 324)  routing T_13_20.sp4_v_b_10 <X> T_13_20.lc_trk_g1_2
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 325)  (677 325)  routing T_13_20.sp4_v_b_10 <X> T_13_20.lc_trk_g1_2
 (25 5)  (679 325)  (679 325)  routing T_13_20.sp4_v_b_10 <X> T_13_20.lc_trk_g1_2
 (25 6)  (679 326)  (679 326)  routing T_13_20.sp4_h_r_14 <X> T_13_20.lc_trk_g1_6
 (26 6)  (680 326)  (680 326)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 326)  (682 326)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 326)  (684 326)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (694 326)  (694 326)  LC_3 Logic Functioning bit
 (15 7)  (669 327)  (669 327)  routing T_13_20.bot_op_4 <X> T_13_20.lc_trk_g1_4
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (677 327)  (677 327)  routing T_13_20.sp4_h_r_14 <X> T_13_20.lc_trk_g1_6
 (24 7)  (678 327)  (678 327)  routing T_13_20.sp4_h_r_14 <X> T_13_20.lc_trk_g1_6
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 327)  (681 327)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 327)  (685 327)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 327)  (686 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (26 8)  (680 328)  (680 328)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 328)  (684 328)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 328)  (688 328)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (38 8)  (692 328)  (692 328)  LC_4 Logic Functioning bit
 (39 8)  (693 328)  (693 328)  LC_4 Logic Functioning bit
 (47 8)  (701 328)  (701 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (704 328)  (704 328)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (680 329)  (680 329)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 329)  (682 329)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 329)  (685 329)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (38 9)  (692 329)  (692 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (51 9)  (705 329)  (705 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 10)  (679 330)  (679 330)  routing T_13_20.sp4_h_r_46 <X> T_13_20.lc_trk_g2_6
 (13 11)  (667 331)  (667 331)  routing T_13_20.sp4_v_b_3 <X> T_13_20.sp4_h_l_45
 (14 11)  (668 331)  (668 331)  routing T_13_20.tnl_op_4 <X> T_13_20.lc_trk_g2_4
 (15 11)  (669 331)  (669 331)  routing T_13_20.tnl_op_4 <X> T_13_20.lc_trk_g2_4
 (17 11)  (671 331)  (671 331)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (676 331)  (676 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 331)  (677 331)  routing T_13_20.sp4_h_r_46 <X> T_13_20.lc_trk_g2_6
 (24 11)  (678 331)  (678 331)  routing T_13_20.sp4_h_r_46 <X> T_13_20.lc_trk_g2_6
 (25 11)  (679 331)  (679 331)  routing T_13_20.sp4_h_r_46 <X> T_13_20.lc_trk_g2_6
 (4 12)  (658 332)  (658 332)  routing T_13_20.sp4_v_t_36 <X> T_13_20.sp4_v_b_9
 (6 12)  (660 332)  (660 332)  routing T_13_20.sp4_v_t_36 <X> T_13_20.sp4_v_b_9
 (12 14)  (666 334)  (666 334)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_h_l_46
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (37 14)  (691 334)  (691 334)  LC_7 Logic Functioning bit
 (38 14)  (692 334)  (692 334)  LC_7 Logic Functioning bit
 (39 14)  (693 334)  (693 334)  LC_7 Logic Functioning bit
 (40 14)  (694 334)  (694 334)  LC_7 Logic Functioning bit
 (41 14)  (695 334)  (695 334)  LC_7 Logic Functioning bit
 (42 14)  (696 334)  (696 334)  LC_7 Logic Functioning bit
 (43 14)  (697 334)  (697 334)  LC_7 Logic Functioning bit
 (46 14)  (700 334)  (700 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (701 334)  (701 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (702 334)  (702 334)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (37 15)  (691 335)  (691 335)  LC_7 Logic Functioning bit
 (38 15)  (692 335)  (692 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit
 (40 15)  (694 335)  (694 335)  LC_7 Logic Functioning bit
 (41 15)  (695 335)  (695 335)  LC_7 Logic Functioning bit
 (42 15)  (696 335)  (696 335)  LC_7 Logic Functioning bit
 (43 15)  (697 335)  (697 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 322)  (722 322)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g0_4
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 322)  (736 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (39 2)  (747 322)  (747 322)  LC_1 Logic Functioning bit
 (41 2)  (749 322)  (749 322)  LC_1 Logic Functioning bit
 (43 2)  (751 322)  (751 322)  LC_1 Logic Functioning bit
 (45 2)  (753 322)  (753 322)  LC_1 Logic Functioning bit
 (14 3)  (722 323)  (722 323)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g0_4
 (16 3)  (724 323)  (724 323)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g0_4
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (39 3)  (747 323)  (747 323)  LC_1 Logic Functioning bit
 (41 3)  (749 323)  (749 323)  LC_1 Logic Functioning bit
 (43 3)  (751 323)  (751 323)  LC_1 Logic Functioning bit
 (51 3)  (759 323)  (759 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (6 6)  (714 326)  (714 326)  routing T_14_20.sp4_v_b_0 <X> T_14_20.sp4_v_t_38
 (5 7)  (713 327)  (713 327)  routing T_14_20.sp4_v_b_0 <X> T_14_20.sp4_v_t_38
 (13 7)  (721 327)  (721 327)  routing T_14_20.sp4_v_b_0 <X> T_14_20.sp4_h_l_40
 (10 10)  (718 330)  (718 330)  routing T_14_20.sp4_v_b_2 <X> T_14_20.sp4_h_l_42
 (17 11)  (725 331)  (725 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 332)  (726 332)  routing T_14_20.wire_logic_cluster/lc_1/out <X> T_14_20.lc_trk_g3_1
 (0 14)  (708 334)  (708 334)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 335)  (709 335)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (13 15)  (721 335)  (721 335)  routing T_14_20.sp4_v_b_6 <X> T_14_20.sp4_h_l_46


LogicTile_15_20

 (5 11)  (767 331)  (767 331)  routing T_15_20.sp4_h_l_43 <X> T_15_20.sp4_v_t_43


LogicTile_16_20

 (28 0)  (844 320)  (844 320)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 320)  (846 320)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 320)  (849 320)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 320)  (850 320)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (37 0)  (853 320)  (853 320)  LC_0 Logic Functioning bit
 (38 0)  (854 320)  (854 320)  LC_0 Logic Functioning bit
 (39 0)  (855 320)  (855 320)  LC_0 Logic Functioning bit
 (40 0)  (856 320)  (856 320)  LC_0 Logic Functioning bit
 (42 0)  (858 320)  (858 320)  LC_0 Logic Functioning bit
 (45 0)  (861 320)  (861 320)  LC_0 Logic Functioning bit
 (31 1)  (847 321)  (847 321)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 321)  (852 321)  LC_0 Logic Functioning bit
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (38 1)  (854 321)  (854 321)  LC_0 Logic Functioning bit
 (39 1)  (855 321)  (855 321)  LC_0 Logic Functioning bit
 (40 1)  (856 321)  (856 321)  LC_0 Logic Functioning bit
 (42 1)  (858 321)  (858 321)  LC_0 Logic Functioning bit
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (830 324)  (830 324)  routing T_16_20.wire_logic_cluster/lc_0/out <X> T_16_20.lc_trk_g1_0
 (31 4)  (847 324)  (847 324)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 324)  (849 324)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 324)  (856 324)  LC_2 Logic Functioning bit
 (41 4)  (857 324)  (857 324)  LC_2 Logic Functioning bit
 (42 4)  (858 324)  (858 324)  LC_2 Logic Functioning bit
 (43 4)  (859 324)  (859 324)  LC_2 Logic Functioning bit
 (45 4)  (861 324)  (861 324)  LC_2 Logic Functioning bit
 (17 5)  (833 325)  (833 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (40 5)  (856 325)  (856 325)  LC_2 Logic Functioning bit
 (41 5)  (857 325)  (857 325)  LC_2 Logic Functioning bit
 (42 5)  (858 325)  (858 325)  LC_2 Logic Functioning bit
 (43 5)  (859 325)  (859 325)  LC_2 Logic Functioning bit
 (26 6)  (842 326)  (842 326)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (31 6)  (847 326)  (847 326)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 326)  (849 326)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (37 6)  (853 326)  (853 326)  LC_3 Logic Functioning bit
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (39 6)  (855 326)  (855 326)  LC_3 Logic Functioning bit
 (40 6)  (856 326)  (856 326)  LC_3 Logic Functioning bit
 (42 6)  (858 326)  (858 326)  LC_3 Logic Functioning bit
 (45 6)  (861 326)  (861 326)  LC_3 Logic Functioning bit
 (47 6)  (863 326)  (863 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (868 326)  (868 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (844 327)  (844 327)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 327)  (847 327)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 327)  (852 327)  LC_3 Logic Functioning bit
 (37 7)  (853 327)  (853 327)  LC_3 Logic Functioning bit
 (38 7)  (854 327)  (854 327)  LC_3 Logic Functioning bit
 (39 7)  (855 327)  (855 327)  LC_3 Logic Functioning bit
 (41 7)  (857 327)  (857 327)  LC_3 Logic Functioning bit
 (43 7)  (859 327)  (859 327)  LC_3 Logic Functioning bit
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (841 330)  (841 330)  routing T_16_20.wire_logic_cluster/lc_6/out <X> T_16_20.lc_trk_g2_6
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (25 12)  (841 332)  (841 332)  routing T_16_20.wire_logic_cluster/lc_2/out <X> T_16_20.lc_trk_g3_2
 (28 12)  (844 332)  (844 332)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 332)  (846 332)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 332)  (850 332)  routing T_16_20.lc_trk_g1_0 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 332)  (852 332)  LC_6 Logic Functioning bit
 (37 12)  (853 332)  (853 332)  LC_6 Logic Functioning bit
 (38 12)  (854 332)  (854 332)  LC_6 Logic Functioning bit
 (39 12)  (855 332)  (855 332)  LC_6 Logic Functioning bit
 (40 12)  (856 332)  (856 332)  LC_6 Logic Functioning bit
 (42 12)  (858 332)  (858 332)  LC_6 Logic Functioning bit
 (45 12)  (861 332)  (861 332)  LC_6 Logic Functioning bit
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (852 333)  (852 333)  LC_6 Logic Functioning bit
 (37 13)  (853 333)  (853 333)  LC_6 Logic Functioning bit
 (38 13)  (854 333)  (854 333)  LC_6 Logic Functioning bit
 (39 13)  (855 333)  (855 333)  LC_6 Logic Functioning bit
 (40 13)  (856 333)  (856 333)  LC_6 Logic Functioning bit
 (42 13)  (858 333)  (858 333)  LC_6 Logic Functioning bit


LogicTile_17_20

 (19 0)  (893 320)  (893 320)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (16 1)  (890 321)  (890 321)  routing T_17_20.sp12_h_r_8 <X> T_17_20.lc_trk_g0_0
 (17 1)  (891 321)  (891 321)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 330)  (907 330)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 330)  (908 330)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 330)  (910 330)  LC_5 Logic Functioning bit
 (38 10)  (912 330)  (912 330)  LC_5 Logic Functioning bit
 (47 10)  (921 330)  (921 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (38 11)  (912 331)  (912 331)  LC_5 Logic Functioning bit
 (15 12)  (889 332)  (889 332)  routing T_17_20.tnl_op_1 <X> T_17_20.lc_trk_g3_1
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (892 333)  (892 333)  routing T_17_20.tnl_op_1 <X> T_17_20.lc_trk_g3_1


LogicTile_18_20

 (3 6)  (931 326)  (931 326)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_t_23
 (3 7)  (931 327)  (931 327)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_t_23


LogicTile_19_20

 (2 10)  (984 330)  (984 330)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_21_20

 (11 2)  (1101 322)  (1101 322)  routing T_21_20.sp4_v_b_11 <X> T_21_20.sp4_v_t_39
 (12 3)  (1102 323)  (1102 323)  routing T_21_20.sp4_v_b_11 <X> T_21_20.sp4_v_t_39
 (9 11)  (1099 331)  (1099 331)  routing T_21_20.sp4_v_b_7 <X> T_21_20.sp4_v_t_42
 (4 14)  (1094 334)  (1094 334)  routing T_21_20.sp4_v_b_9 <X> T_21_20.sp4_v_t_44


LogicTile_22_20

 (4 8)  (1148 328)  (1148 328)  routing T_22_20.sp4_v_t_43 <X> T_22_20.sp4_v_b_6
 (13 8)  (1157 328)  (1157 328)  routing T_22_20.sp4_h_l_45 <X> T_22_20.sp4_v_b_8
 (11 9)  (1155 329)  (1155 329)  routing T_22_20.sp4_h_l_45 <X> T_22_20.sp4_h_r_8
 (12 9)  (1156 329)  (1156 329)  routing T_22_20.sp4_h_l_45 <X> T_22_20.sp4_v_b_8
 (12 12)  (1156 332)  (1156 332)  routing T_22_20.sp4_h_l_45 <X> T_22_20.sp4_h_r_11
 (9 13)  (1153 333)  (1153 333)  routing T_22_20.sp4_v_t_47 <X> T_22_20.sp4_v_b_10
 (13 13)  (1157 333)  (1157 333)  routing T_22_20.sp4_h_l_45 <X> T_22_20.sp4_h_r_11


LogicTile_24_20

 (6 12)  (1258 332)  (1258 332)  routing T_24_20.sp4_v_t_43 <X> T_24_20.sp4_v_b_9
 (5 13)  (1257 333)  (1257 333)  routing T_24_20.sp4_v_t_43 <X> T_24_20.sp4_v_b_9


RAM_Tile_25_20

 (3 0)  (1309 320)  (1309 320)  routing T_25_20.sp12_v_t_23 <X> T_25_20.sp12_v_b_0
 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 324)  (1307 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (5 4)  (1311 324)  (1311 324)  routing T_25_20.sp4_v_b_9 <X> T_25_20.sp4_h_r_3
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (22 4)  (1328 324)  (1328 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1329 324)  (1329 324)  routing T_25_20.sp4_h_r_3 <X> T_25_20.lc_trk_g1_3
 (24 4)  (1330 324)  (1330 324)  routing T_25_20.sp4_h_r_3 <X> T_25_20.lc_trk_g1_3
 (0 5)  (1306 325)  (1306 325)  routing T_25_20.lc_trk_g1_3 <X> T_25_20.wire_bram/ram/WCLKE
 (1 5)  (1307 325)  (1307 325)  routing T_25_20.lc_trk_g1_3 <X> T_25_20.wire_bram/ram/WCLKE
 (4 5)  (1310 325)  (1310 325)  routing T_25_20.sp4_v_b_9 <X> T_25_20.sp4_h_r_3
 (6 5)  (1312 325)  (1312 325)  routing T_25_20.sp4_v_b_9 <X> T_25_20.sp4_h_r_3
 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (21 5)  (1327 325)  (1327 325)  routing T_25_20.sp4_h_r_3 <X> T_25_20.lc_trk_g1_3
 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (27 8)  (1333 328)  (1333 328)  routing T_25_20.lc_trk_g3_4 <X> T_25_20.wire_bram/ram/WDATA_3
 (28 8)  (1334 328)  (1334 328)  routing T_25_20.lc_trk_g3_4 <X> T_25_20.wire_bram/ram/WDATA_3
 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 328)  (1336 328)  routing T_25_20.lc_trk_g3_4 <X> T_25_20.wire_bram/ram/WDATA_3
 (39 9)  (1345 329)  (1345 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (14 14)  (1320 334)  (1320 334)  routing T_25_20.sp4_v_t_25 <X> T_25_20.lc_trk_g3_4
 (15 14)  (1321 334)  (1321 334)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g3_5
 (16 14)  (1322 334)  (1322 334)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g3_5
 (17 14)  (1323 334)  (1323 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 334)  (1324 334)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g3_5
 (0 15)  (1306 335)  (1306 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (14 15)  (1320 335)  (1320 335)  routing T_25_20.sp4_v_t_25 <X> T_25_20.lc_trk_g3_4
 (16 15)  (1322 335)  (1322 335)  routing T_25_20.sp4_v_t_25 <X> T_25_20.lc_trk_g3_4
 (17 15)  (1323 335)  (1323 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (18 15)  (1324 335)  (1324 335)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g3_5


LogicTile_26_20

 (10 3)  (1358 323)  (1358 323)  routing T_26_20.sp4_h_l_45 <X> T_26_20.sp4_v_t_36
 (11 4)  (1359 324)  (1359 324)  routing T_26_20.sp4_h_l_46 <X> T_26_20.sp4_v_b_5
 (13 4)  (1361 324)  (1361 324)  routing T_26_20.sp4_h_l_46 <X> T_26_20.sp4_v_b_5
 (12 5)  (1360 325)  (1360 325)  routing T_26_20.sp4_h_l_46 <X> T_26_20.sp4_v_b_5
 (10 7)  (1358 327)  (1358 327)  routing T_26_20.sp4_h_l_46 <X> T_26_20.sp4_v_t_41
 (13 8)  (1361 328)  (1361 328)  routing T_26_20.sp4_h_l_45 <X> T_26_20.sp4_v_b_8
 (12 9)  (1360 329)  (1360 329)  routing T_26_20.sp4_h_l_45 <X> T_26_20.sp4_v_b_8


LogicTile_27_20

 (2 14)  (1404 334)  (1404 334)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_20

 (9 0)  (1573 320)  (1573 320)  routing T_30_20.sp4_h_l_47 <X> T_30_20.sp4_h_r_1
 (10 0)  (1574 320)  (1574 320)  routing T_30_20.sp4_h_l_47 <X> T_30_20.sp4_h_r_1
 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_v_t_23 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (13 1)  (1739 321)  (1739 321)  routing T_33_20.span4_horz_25 <X> T_33_20.span4_vert_b_0


LogicTile_5_19

 (22 4)  (256 308)  (256 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (257 308)  (257 308)  routing T_5_19.sp12_h_r_11 <X> T_5_19.lc_trk_g1_3
 (37 12)  (271 316)  (271 316)  LC_6 Logic Functioning bit
 (39 12)  (273 316)  (273 316)  LC_6 Logic Functioning bit
 (40 12)  (274 316)  (274 316)  LC_6 Logic Functioning bit
 (42 12)  (276 316)  (276 316)  LC_6 Logic Functioning bit
 (52 12)  (286 316)  (286 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (260 317)  (260 317)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 317)  (261 317)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 317)  (263 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (270 317)  (270 317)  LC_6 Logic Functioning bit
 (38 13)  (272 317)  (272 317)  LC_6 Logic Functioning bit
 (41 13)  (275 317)  (275 317)  LC_6 Logic Functioning bit
 (43 13)  (277 317)  (277 317)  LC_6 Logic Functioning bit


LogicTile_6_19

 (26 0)  (314 304)  (314 304)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (31 0)  (319 304)  (319 304)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 304)  (320 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 304)  (321 304)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 304)  (322 304)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 304)  (323 304)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.input_2_0
 (37 0)  (325 304)  (325 304)  LC_0 Logic Functioning bit
 (38 0)  (326 304)  (326 304)  LC_0 Logic Functioning bit
 (40 0)  (328 304)  (328 304)  LC_0 Logic Functioning bit
 (43 0)  (331 304)  (331 304)  LC_0 Logic Functioning bit
 (27 1)  (315 305)  (315 305)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 305)  (316 305)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 305)  (317 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 305)  (320 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (321 305)  (321 305)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.input_2_0
 (34 1)  (322 305)  (322 305)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.input_2_0
 (35 1)  (323 305)  (323 305)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.input_2_0
 (36 1)  (324 305)  (324 305)  LC_0 Logic Functioning bit
 (39 1)  (327 305)  (327 305)  LC_0 Logic Functioning bit
 (41 1)  (329 305)  (329 305)  LC_0 Logic Functioning bit
 (42 1)  (330 305)  (330 305)  LC_0 Logic Functioning bit
 (26 6)  (314 310)  (314 310)  routing T_6_19.lc_trk_g2_5 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 310)  (315 310)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 310)  (316 310)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 310)  (317 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 310)  (318 310)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 310)  (319 310)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 310)  (320 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 310)  (321 310)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 310)  (322 310)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 310)  (323 310)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.input_2_3
 (38 6)  (326 310)  (326 310)  LC_3 Logic Functioning bit
 (39 6)  (327 310)  (327 310)  LC_3 Logic Functioning bit
 (40 6)  (328 310)  (328 310)  LC_3 Logic Functioning bit
 (41 6)  (329 310)  (329 310)  LC_3 Logic Functioning bit
 (42 6)  (330 310)  (330 310)  LC_3 Logic Functioning bit
 (43 6)  (331 310)  (331 310)  LC_3 Logic Functioning bit
 (22 7)  (310 311)  (310 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (311 311)  (311 311)  routing T_6_19.sp12_h_r_14 <X> T_6_19.lc_trk_g1_6
 (28 7)  (316 311)  (316 311)  routing T_6_19.lc_trk_g2_5 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 311)  (317 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 311)  (318 311)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (320 311)  (320 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (322 311)  (322 311)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.input_2_3
 (35 7)  (323 311)  (323 311)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.input_2_3
 (39 7)  (327 311)  (327 311)  LC_3 Logic Functioning bit
 (40 7)  (328 311)  (328 311)  LC_3 Logic Functioning bit
 (42 7)  (330 311)  (330 311)  LC_3 Logic Functioning bit
 (15 10)  (303 314)  (303 314)  routing T_6_19.sp4_h_l_24 <X> T_6_19.lc_trk_g2_5
 (16 10)  (304 314)  (304 314)  routing T_6_19.sp4_h_l_24 <X> T_6_19.lc_trk_g2_5
 (17 10)  (305 314)  (305 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (306 314)  (306 314)  routing T_6_19.sp4_h_l_24 <X> T_6_19.lc_trk_g2_5
 (14 14)  (302 318)  (302 318)  routing T_6_19.rgt_op_4 <X> T_6_19.lc_trk_g3_4
 (15 14)  (303 318)  (303 318)  routing T_6_19.tnr_op_5 <X> T_6_19.lc_trk_g3_5
 (17 14)  (305 318)  (305 318)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (310 318)  (310 318)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (312 318)  (312 318)  routing T_6_19.tnr_op_7 <X> T_6_19.lc_trk_g3_7
 (15 15)  (303 319)  (303 319)  routing T_6_19.rgt_op_4 <X> T_6_19.lc_trk_g3_4
 (17 15)  (305 319)  (305 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_7_19

 (11 0)  (353 304)  (353 304)  routing T_7_19.sp4_h_r_9 <X> T_7_19.sp4_v_b_2
 (15 0)  (357 304)  (357 304)  routing T_7_19.bot_op_1 <X> T_7_19.lc_trk_g0_1
 (17 0)  (359 304)  (359 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (364 304)  (364 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (366 304)  (366 304)  routing T_7_19.bot_op_3 <X> T_7_19.lc_trk_g0_3
 (25 0)  (367 304)  (367 304)  routing T_7_19.wire_logic_cluster/lc_2/out <X> T_7_19.lc_trk_g0_2
 (26 0)  (368 304)  (368 304)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 304)  (371 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 304)  (372 304)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 304)  (373 304)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 304)  (376 304)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 304)  (377 304)  routing T_7_19.lc_trk_g2_4 <X> T_7_19.input_2_0
 (36 0)  (378 304)  (378 304)  LC_0 Logic Functioning bit
 (37 0)  (379 304)  (379 304)  LC_0 Logic Functioning bit
 (40 0)  (382 304)  (382 304)  LC_0 Logic Functioning bit
 (41 0)  (383 304)  (383 304)  LC_0 Logic Functioning bit
 (22 1)  (364 305)  (364 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (371 305)  (371 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 305)  (372 305)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 305)  (373 305)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 305)  (374 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (375 305)  (375 305)  routing T_7_19.lc_trk_g2_4 <X> T_7_19.input_2_0
 (38 1)  (380 305)  (380 305)  LC_0 Logic Functioning bit
 (39 1)  (381 305)  (381 305)  LC_0 Logic Functioning bit
 (42 1)  (384 305)  (384 305)  LC_0 Logic Functioning bit
 (43 1)  (385 305)  (385 305)  LC_0 Logic Functioning bit
 (5 2)  (347 306)  (347 306)  routing T_7_19.sp4_h_r_9 <X> T_7_19.sp4_h_l_37
 (21 2)  (363 306)  (363 306)  routing T_7_19.sp4_h_l_2 <X> T_7_19.lc_trk_g0_7
 (22 2)  (364 306)  (364 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (365 306)  (365 306)  routing T_7_19.sp4_h_l_2 <X> T_7_19.lc_trk_g0_7
 (24 2)  (366 306)  (366 306)  routing T_7_19.sp4_h_l_2 <X> T_7_19.lc_trk_g0_7
 (27 2)  (369 306)  (369 306)  routing T_7_19.lc_trk_g1_1 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 306)  (373 306)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 306)  (375 306)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 306)  (376 306)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 306)  (379 306)  LC_1 Logic Functioning bit
 (38 2)  (380 306)  (380 306)  LC_1 Logic Functioning bit
 (41 2)  (383 306)  (383 306)  LC_1 Logic Functioning bit
 (42 2)  (384 306)  (384 306)  LC_1 Logic Functioning bit
 (50 2)  (392 306)  (392 306)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (346 307)  (346 307)  routing T_7_19.sp4_h_r_9 <X> T_7_19.sp4_h_l_37
 (14 3)  (356 307)  (356 307)  routing T_7_19.top_op_4 <X> T_7_19.lc_trk_g0_4
 (15 3)  (357 307)  (357 307)  routing T_7_19.top_op_4 <X> T_7_19.lc_trk_g0_4
 (17 3)  (359 307)  (359 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (364 307)  (364 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (366 307)  (366 307)  routing T_7_19.bot_op_6 <X> T_7_19.lc_trk_g0_6
 (27 3)  (369 307)  (369 307)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 307)  (371 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (379 307)  (379 307)  LC_1 Logic Functioning bit
 (40 3)  (382 307)  (382 307)  LC_1 Logic Functioning bit
 (41 3)  (383 307)  (383 307)  LC_1 Logic Functioning bit
 (42 3)  (384 307)  (384 307)  LC_1 Logic Functioning bit
 (16 4)  (358 308)  (358 308)  routing T_7_19.sp12_h_l_14 <X> T_7_19.lc_trk_g1_1
 (17 4)  (359 308)  (359 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (31 4)  (373 308)  (373 308)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 308)  (374 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 308)  (376 308)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (379 308)  (379 308)  LC_2 Logic Functioning bit
 (38 4)  (380 308)  (380 308)  LC_2 Logic Functioning bit
 (40 4)  (382 308)  (382 308)  LC_2 Logic Functioning bit
 (43 4)  (385 308)  (385 308)  LC_2 Logic Functioning bit
 (50 4)  (392 308)  (392 308)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (356 309)  (356 309)  routing T_7_19.sp4_r_v_b_24 <X> T_7_19.lc_trk_g1_0
 (17 5)  (359 309)  (359 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (360 309)  (360 309)  routing T_7_19.sp12_h_l_14 <X> T_7_19.lc_trk_g1_1
 (22 5)  (364 309)  (364 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (366 309)  (366 309)  routing T_7_19.top_op_2 <X> T_7_19.lc_trk_g1_2
 (25 5)  (367 309)  (367 309)  routing T_7_19.top_op_2 <X> T_7_19.lc_trk_g1_2
 (26 5)  (368 309)  (368 309)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 309)  (369 309)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 309)  (370 309)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 309)  (371 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 309)  (378 309)  LC_2 Logic Functioning bit
 (39 5)  (381 309)  (381 309)  LC_2 Logic Functioning bit
 (41 5)  (383 309)  (383 309)  LC_2 Logic Functioning bit
 (42 5)  (384 309)  (384 309)  LC_2 Logic Functioning bit
 (14 6)  (356 310)  (356 310)  routing T_7_19.wire_logic_cluster/lc_4/out <X> T_7_19.lc_trk_g1_4
 (15 6)  (357 310)  (357 310)  routing T_7_19.bot_op_5 <X> T_7_19.lc_trk_g1_5
 (17 6)  (359 310)  (359 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (363 310)  (363 310)  routing T_7_19.wire_logic_cluster/lc_7/out <X> T_7_19.lc_trk_g1_7
 (22 6)  (364 310)  (364 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (367 310)  (367 310)  routing T_7_19.sp4_h_r_14 <X> T_7_19.lc_trk_g1_6
 (27 6)  (369 310)  (369 310)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 310)  (371 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 310)  (372 310)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 310)  (373 310)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 310)  (374 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (38 6)  (380 310)  (380 310)  LC_3 Logic Functioning bit
 (39 6)  (381 310)  (381 310)  LC_3 Logic Functioning bit
 (17 7)  (359 311)  (359 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (364 311)  (364 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (365 311)  (365 311)  routing T_7_19.sp4_h_r_14 <X> T_7_19.lc_trk_g1_6
 (24 7)  (366 311)  (366 311)  routing T_7_19.sp4_h_r_14 <X> T_7_19.lc_trk_g1_6
 (26 7)  (368 311)  (368 311)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 311)  (369 311)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 311)  (371 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 311)  (372 311)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 311)  (373 311)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 311)  (374 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (375 311)  (375 311)  routing T_7_19.lc_trk_g2_1 <X> T_7_19.input_2_3
 (38 7)  (380 311)  (380 311)  LC_3 Logic Functioning bit
 (39 7)  (381 311)  (381 311)  LC_3 Logic Functioning bit
 (41 7)  (383 311)  (383 311)  LC_3 Logic Functioning bit
 (43 7)  (385 311)  (385 311)  LC_3 Logic Functioning bit
 (15 8)  (357 312)  (357 312)  routing T_7_19.sp4_h_r_25 <X> T_7_19.lc_trk_g2_1
 (16 8)  (358 312)  (358 312)  routing T_7_19.sp4_h_r_25 <X> T_7_19.lc_trk_g2_1
 (17 8)  (359 312)  (359 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (363 312)  (363 312)  routing T_7_19.wire_logic_cluster/lc_3/out <X> T_7_19.lc_trk_g2_3
 (22 8)  (364 312)  (364 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (368 312)  (368 312)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (371 312)  (371 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 312)  (372 312)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 312)  (373 312)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 312)  (376 312)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 312)  (378 312)  LC_4 Logic Functioning bit
 (37 8)  (379 312)  (379 312)  LC_4 Logic Functioning bit
 (38 8)  (380 312)  (380 312)  LC_4 Logic Functioning bit
 (39 8)  (381 312)  (381 312)  LC_4 Logic Functioning bit
 (18 9)  (360 313)  (360 313)  routing T_7_19.sp4_h_r_25 <X> T_7_19.lc_trk_g2_1
 (29 9)  (371 313)  (371 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 313)  (372 313)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 313)  (373 313)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (40 9)  (382 313)  (382 313)  LC_4 Logic Functioning bit
 (41 9)  (383 313)  (383 313)  LC_4 Logic Functioning bit
 (42 9)  (384 313)  (384 313)  LC_4 Logic Functioning bit
 (43 9)  (385 313)  (385 313)  LC_4 Logic Functioning bit
 (27 10)  (369 314)  (369 314)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 314)  (371 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 314)  (372 314)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 314)  (374 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 314)  (378 314)  LC_5 Logic Functioning bit
 (37 10)  (379 314)  (379 314)  LC_5 Logic Functioning bit
 (38 10)  (380 314)  (380 314)  LC_5 Logic Functioning bit
 (39 10)  (381 314)  (381 314)  LC_5 Logic Functioning bit
 (14 11)  (356 315)  (356 315)  routing T_7_19.sp4_r_v_b_36 <X> T_7_19.lc_trk_g2_4
 (17 11)  (359 315)  (359 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (29 11)  (371 315)  (371 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 315)  (373 315)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (382 315)  (382 315)  LC_5 Logic Functioning bit
 (41 11)  (383 315)  (383 315)  LC_5 Logic Functioning bit
 (42 11)  (384 315)  (384 315)  LC_5 Logic Functioning bit
 (43 11)  (385 315)  (385 315)  LC_5 Logic Functioning bit
 (21 12)  (363 316)  (363 316)  routing T_7_19.sp4_v_t_14 <X> T_7_19.lc_trk_g3_3
 (22 12)  (364 316)  (364 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (365 316)  (365 316)  routing T_7_19.sp4_v_t_14 <X> T_7_19.lc_trk_g3_3
 (26 12)  (368 316)  (368 316)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 316)  (370 316)  routing T_7_19.lc_trk_g2_3 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 316)  (371 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 316)  (374 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (378 316)  (378 316)  LC_6 Logic Functioning bit
 (41 12)  (383 316)  (383 316)  LC_6 Logic Functioning bit
 (50 12)  (392 316)  (392 316)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (368 317)  (368 317)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 317)  (369 317)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 317)  (370 317)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 317)  (371 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 317)  (372 317)  routing T_7_19.lc_trk_g2_3 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 317)  (373 317)  routing T_7_19.lc_trk_g0_3 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (39 13)  (381 317)  (381 317)  LC_6 Logic Functioning bit
 (42 13)  (384 317)  (384 317)  LC_6 Logic Functioning bit
 (52 13)  (394 317)  (394 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (357 318)  (357 318)  routing T_7_19.sp4_h_l_16 <X> T_7_19.lc_trk_g3_5
 (16 14)  (358 318)  (358 318)  routing T_7_19.sp4_h_l_16 <X> T_7_19.lc_trk_g3_5
 (17 14)  (359 318)  (359 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (364 318)  (364 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (365 318)  (365 318)  routing T_7_19.sp4_v_b_47 <X> T_7_19.lc_trk_g3_7
 (24 14)  (366 318)  (366 318)  routing T_7_19.sp4_v_b_47 <X> T_7_19.lc_trk_g3_7
 (26 14)  (368 318)  (368 318)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 318)  (369 318)  routing T_7_19.lc_trk_g1_1 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 318)  (371 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 318)  (373 318)  routing T_7_19.lc_trk_g2_4 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 318)  (374 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 318)  (375 318)  routing T_7_19.lc_trk_g2_4 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 318)  (378 318)  LC_7 Logic Functioning bit
 (39 14)  (381 318)  (381 318)  LC_7 Logic Functioning bit
 (41 14)  (383 318)  (383 318)  LC_7 Logic Functioning bit
 (18 15)  (360 319)  (360 319)  routing T_7_19.sp4_h_l_16 <X> T_7_19.lc_trk_g3_5
 (27 15)  (369 319)  (369 319)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 319)  (371 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (374 319)  (374 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (376 319)  (376 319)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.input_2_7
 (37 15)  (379 319)  (379 319)  LC_7 Logic Functioning bit
 (38 15)  (380 319)  (380 319)  LC_7 Logic Functioning bit
 (40 15)  (382 319)  (382 319)  LC_7 Logic Functioning bit
 (41 15)  (383 319)  (383 319)  LC_7 Logic Functioning bit
 (43 15)  (385 319)  (385 319)  LC_7 Logic Functioning bit


LogicTile_9_19

 (14 0)  (452 304)  (452 304)  routing T_9_19.wire_logic_cluster/lc_0/out <X> T_9_19.lc_trk_g0_0
 (22 0)  (460 304)  (460 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (461 304)  (461 304)  routing T_9_19.sp4_h_r_3 <X> T_9_19.lc_trk_g0_3
 (24 0)  (462 304)  (462 304)  routing T_9_19.sp4_h_r_3 <X> T_9_19.lc_trk_g0_3
 (28 0)  (466 304)  (466 304)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 304)  (471 304)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 304)  (472 304)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (478 304)  (478 304)  LC_0 Logic Functioning bit
 (41 0)  (479 304)  (479 304)  LC_0 Logic Functioning bit
 (42 0)  (480 304)  (480 304)  LC_0 Logic Functioning bit
 (43 0)  (481 304)  (481 304)  LC_0 Logic Functioning bit
 (17 1)  (455 305)  (455 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (459 305)  (459 305)  routing T_9_19.sp4_h_r_3 <X> T_9_19.lc_trk_g0_3
 (22 1)  (460 305)  (460 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (462 305)  (462 305)  routing T_9_19.top_op_2 <X> T_9_19.lc_trk_g0_2
 (25 1)  (463 305)  (463 305)  routing T_9_19.top_op_2 <X> T_9_19.lc_trk_g0_2
 (27 1)  (465 305)  (465 305)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 305)  (466 305)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 305)  (467 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 305)  (468 305)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (474 305)  (474 305)  LC_0 Logic Functioning bit
 (37 1)  (475 305)  (475 305)  LC_0 Logic Functioning bit
 (38 1)  (476 305)  (476 305)  LC_0 Logic Functioning bit
 (39 1)  (477 305)  (477 305)  LC_0 Logic Functioning bit
 (8 2)  (446 306)  (446 306)  routing T_9_19.sp4_v_t_42 <X> T_9_19.sp4_h_l_36
 (9 2)  (447 306)  (447 306)  routing T_9_19.sp4_v_t_42 <X> T_9_19.sp4_h_l_36
 (10 2)  (448 306)  (448 306)  routing T_9_19.sp4_v_t_42 <X> T_9_19.sp4_h_l_36
 (22 2)  (460 306)  (460 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (466 306)  (466 306)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 306)  (469 306)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (37 2)  (475 306)  (475 306)  LC_1 Logic Functioning bit
 (38 2)  (476 306)  (476 306)  LC_1 Logic Functioning bit
 (41 2)  (479 306)  (479 306)  LC_1 Logic Functioning bit
 (50 2)  (488 306)  (488 306)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (452 307)  (452 307)  routing T_9_19.top_op_4 <X> T_9_19.lc_trk_g0_4
 (15 3)  (453 307)  (453 307)  routing T_9_19.top_op_4 <X> T_9_19.lc_trk_g0_4
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (459 307)  (459 307)  routing T_9_19.sp4_r_v_b_31 <X> T_9_19.lc_trk_g0_7
 (30 3)  (468 307)  (468 307)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 307)  (474 307)  LC_1 Logic Functioning bit
 (37 3)  (475 307)  (475 307)  LC_1 Logic Functioning bit
 (38 3)  (476 307)  (476 307)  LC_1 Logic Functioning bit
 (41 3)  (479 307)  (479 307)  LC_1 Logic Functioning bit
 (17 4)  (455 308)  (455 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (460 308)  (460 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (462 308)  (462 308)  routing T_9_19.top_op_3 <X> T_9_19.lc_trk_g1_3
 (27 4)  (465 308)  (465 308)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 308)  (466 308)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 308)  (468 308)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 308)  (469 308)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 308)  (472 308)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 308)  (474 308)  LC_2 Logic Functioning bit
 (37 4)  (475 308)  (475 308)  LC_2 Logic Functioning bit
 (42 4)  (480 308)  (480 308)  LC_2 Logic Functioning bit
 (43 4)  (481 308)  (481 308)  LC_2 Logic Functioning bit
 (50 4)  (488 308)  (488 308)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (456 309)  (456 309)  routing T_9_19.sp4_r_v_b_25 <X> T_9_19.lc_trk_g1_1
 (21 5)  (459 309)  (459 309)  routing T_9_19.top_op_3 <X> T_9_19.lc_trk_g1_3
 (22 5)  (460 309)  (460 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (461 309)  (461 309)  routing T_9_19.sp4_h_r_2 <X> T_9_19.lc_trk_g1_2
 (24 5)  (462 309)  (462 309)  routing T_9_19.sp4_h_r_2 <X> T_9_19.lc_trk_g1_2
 (25 5)  (463 309)  (463 309)  routing T_9_19.sp4_h_r_2 <X> T_9_19.lc_trk_g1_2
 (27 5)  (465 309)  (465 309)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 309)  (467 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 309)  (468 309)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 309)  (469 309)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 309)  (474 309)  LC_2 Logic Functioning bit
 (42 5)  (480 309)  (480 309)  LC_2 Logic Functioning bit
 (43 5)  (481 309)  (481 309)  LC_2 Logic Functioning bit
 (12 6)  (450 310)  (450 310)  routing T_9_19.sp4_v_t_46 <X> T_9_19.sp4_h_l_40
 (15 6)  (453 310)  (453 310)  routing T_9_19.sp12_h_r_5 <X> T_9_19.lc_trk_g1_5
 (17 6)  (455 310)  (455 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (456 310)  (456 310)  routing T_9_19.sp12_h_r_5 <X> T_9_19.lc_trk_g1_5
 (27 6)  (465 310)  (465 310)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 310)  (467 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 310)  (474 310)  LC_3 Logic Functioning bit
 (37 6)  (475 310)  (475 310)  LC_3 Logic Functioning bit
 (40 6)  (478 310)  (478 310)  LC_3 Logic Functioning bit
 (41 6)  (479 310)  (479 310)  LC_3 Logic Functioning bit
 (50 6)  (488 310)  (488 310)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (449 311)  (449 311)  routing T_9_19.sp4_v_t_46 <X> T_9_19.sp4_h_l_40
 (13 7)  (451 311)  (451 311)  routing T_9_19.sp4_v_t_46 <X> T_9_19.sp4_h_l_40
 (18 7)  (456 311)  (456 311)  routing T_9_19.sp12_h_r_5 <X> T_9_19.lc_trk_g1_5
 (22 7)  (460 311)  (460 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (462 311)  (462 311)  routing T_9_19.top_op_6 <X> T_9_19.lc_trk_g1_6
 (25 7)  (463 311)  (463 311)  routing T_9_19.top_op_6 <X> T_9_19.lc_trk_g1_6
 (26 7)  (464 311)  (464 311)  routing T_9_19.lc_trk_g0_3 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 311)  (467 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 311)  (469 311)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 311)  (474 311)  LC_3 Logic Functioning bit
 (38 7)  (476 311)  (476 311)  LC_3 Logic Functioning bit
 (41 7)  (479 311)  (479 311)  LC_3 Logic Functioning bit
 (43 7)  (481 311)  (481 311)  LC_3 Logic Functioning bit
 (15 8)  (453 312)  (453 312)  routing T_9_19.tnr_op_1 <X> T_9_19.lc_trk_g2_1
 (17 8)  (455 312)  (455 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (460 312)  (460 312)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (462 312)  (462 312)  routing T_9_19.tnr_op_3 <X> T_9_19.lc_trk_g2_3
 (26 8)  (464 312)  (464 312)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 312)  (465 312)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 312)  (469 312)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 312)  (471 312)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (476 312)  (476 312)  LC_4 Logic Functioning bit
 (39 8)  (477 312)  (477 312)  LC_4 Logic Functioning bit
 (42 8)  (480 312)  (480 312)  LC_4 Logic Functioning bit
 (43 8)  (481 312)  (481 312)  LC_4 Logic Functioning bit
 (50 8)  (488 312)  (488 312)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (460 313)  (460 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (462 313)  (462 313)  routing T_9_19.tnr_op_2 <X> T_9_19.lc_trk_g2_2
 (27 9)  (465 313)  (465 313)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 313)  (466 313)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 313)  (468 313)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 313)  (469 313)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 313)  (474 313)  LC_4 Logic Functioning bit
 (37 9)  (475 313)  (475 313)  LC_4 Logic Functioning bit
 (40 9)  (478 313)  (478 313)  LC_4 Logic Functioning bit
 (41 9)  (479 313)  (479 313)  LC_4 Logic Functioning bit
 (21 10)  (459 314)  (459 314)  routing T_9_19.wire_logic_cluster/lc_7/out <X> T_9_19.lc_trk_g2_7
 (22 10)  (460 314)  (460 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (465 314)  (465 314)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 314)  (468 314)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 314)  (472 314)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 314)  (473 314)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.input_2_5
 (37 10)  (475 314)  (475 314)  LC_5 Logic Functioning bit
 (38 10)  (476 314)  (476 314)  LC_5 Logic Functioning bit
 (41 10)  (479 314)  (479 314)  LC_5 Logic Functioning bit
 (16 11)  (454 315)  (454 315)  routing T_9_19.sp12_v_b_12 <X> T_9_19.lc_trk_g2_4
 (17 11)  (455 315)  (455 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (460 315)  (460 315)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (462 315)  (462 315)  routing T_9_19.tnr_op_6 <X> T_9_19.lc_trk_g2_6
 (26 11)  (464 315)  (464 315)  routing T_9_19.lc_trk_g0_3 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 315)  (467 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 315)  (469 315)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 315)  (470 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (473 315)  (473 315)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.input_2_5
 (37 11)  (475 315)  (475 315)  LC_5 Logic Functioning bit
 (38 11)  (476 315)  (476 315)  LC_5 Logic Functioning bit
 (39 11)  (477 315)  (477 315)  LC_5 Logic Functioning bit
 (41 11)  (479 315)  (479 315)  LC_5 Logic Functioning bit
 (42 11)  (480 315)  (480 315)  LC_5 Logic Functioning bit
 (15 12)  (453 316)  (453 316)  routing T_9_19.tnr_op_1 <X> T_9_19.lc_trk_g3_1
 (17 12)  (455 316)  (455 316)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (26 12)  (464 316)  (464 316)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 316)  (465 316)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 316)  (466 316)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 316)  (467 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 316)  (471 316)  routing T_9_19.lc_trk_g2_1 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 316)  (473 316)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.input_2_6
 (36 12)  (474 316)  (474 316)  LC_6 Logic Functioning bit
 (37 12)  (475 316)  (475 316)  LC_6 Logic Functioning bit
 (40 12)  (478 316)  (478 316)  LC_6 Logic Functioning bit
 (41 12)  (479 316)  (479 316)  LC_6 Logic Functioning bit
 (15 13)  (453 317)  (453 317)  routing T_9_19.tnr_op_0 <X> T_9_19.lc_trk_g3_0
 (17 13)  (455 317)  (455 317)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (460 317)  (460 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (464 317)  (464 317)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 317)  (465 317)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 317)  (466 317)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 317)  (467 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 317)  (470 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (471 317)  (471 317)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.input_2_6
 (38 13)  (476 317)  (476 317)  LC_6 Logic Functioning bit
 (39 13)  (477 317)  (477 317)  LC_6 Logic Functioning bit
 (42 13)  (480 317)  (480 317)  LC_6 Logic Functioning bit
 (43 13)  (481 317)  (481 317)  LC_6 Logic Functioning bit
 (15 14)  (453 318)  (453 318)  routing T_9_19.rgt_op_5 <X> T_9_19.lc_trk_g3_5
 (17 14)  (455 318)  (455 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 318)  (456 318)  routing T_9_19.rgt_op_5 <X> T_9_19.lc_trk_g3_5
 (22 14)  (460 318)  (460 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (463 318)  (463 318)  routing T_9_19.wire_logic_cluster/lc_6/out <X> T_9_19.lc_trk_g3_6
 (29 14)  (467 318)  (467 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 318)  (469 318)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 318)  (470 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 318)  (471 318)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 318)  (474 318)  LC_7 Logic Functioning bit
 (37 14)  (475 318)  (475 318)  LC_7 Logic Functioning bit
 (40 14)  (478 318)  (478 318)  LC_7 Logic Functioning bit
 (41 14)  (479 318)  (479 318)  LC_7 Logic Functioning bit
 (50 14)  (488 318)  (488 318)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (460 319)  (460 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (464 319)  (464 319)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 319)  (465 319)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 319)  (466 319)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 319)  (467 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 319)  (469 319)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 319)  (474 319)  LC_7 Logic Functioning bit
 (37 15)  (475 319)  (475 319)  LC_7 Logic Functioning bit
 (40 15)  (478 319)  (478 319)  LC_7 Logic Functioning bit
 (43 15)  (481 319)  (481 319)  LC_7 Logic Functioning bit


LogicTile_10_19

 (15 0)  (507 304)  (507 304)  routing T_10_19.sp4_h_r_1 <X> T_10_19.lc_trk_g0_1
 (16 0)  (508 304)  (508 304)  routing T_10_19.sp4_h_r_1 <X> T_10_19.lc_trk_g0_1
 (17 0)  (509 304)  (509 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (513 304)  (513 304)  routing T_10_19.sp4_h_r_11 <X> T_10_19.lc_trk_g0_3
 (22 0)  (514 304)  (514 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (515 304)  (515 304)  routing T_10_19.sp4_h_r_11 <X> T_10_19.lc_trk_g0_3
 (24 0)  (516 304)  (516 304)  routing T_10_19.sp4_h_r_11 <X> T_10_19.lc_trk_g0_3
 (28 0)  (520 304)  (520 304)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 304)  (522 304)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 304)  (527 304)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.input_2_0
 (40 0)  (532 304)  (532 304)  LC_0 Logic Functioning bit
 (42 0)  (534 304)  (534 304)  LC_0 Logic Functioning bit
 (43 0)  (535 304)  (535 304)  LC_0 Logic Functioning bit
 (8 1)  (500 305)  (500 305)  routing T_10_19.sp4_h_r_1 <X> T_10_19.sp4_v_b_1
 (18 1)  (510 305)  (510 305)  routing T_10_19.sp4_h_r_1 <X> T_10_19.lc_trk_g0_1
 (26 1)  (518 305)  (518 305)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 305)  (519 305)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 305)  (522 305)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 305)  (523 305)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (527 305)  (527 305)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.input_2_0
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (38 1)  (530 305)  (530 305)  LC_0 Logic Functioning bit
 (39 1)  (531 305)  (531 305)  LC_0 Logic Functioning bit
 (12 2)  (504 306)  (504 306)  routing T_10_19.sp4_v_t_45 <X> T_10_19.sp4_h_l_39
 (15 2)  (507 306)  (507 306)  routing T_10_19.sp4_h_r_5 <X> T_10_19.lc_trk_g0_5
 (16 2)  (508 306)  (508 306)  routing T_10_19.sp4_h_r_5 <X> T_10_19.lc_trk_g0_5
 (17 2)  (509 306)  (509 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (517 306)  (517 306)  routing T_10_19.bnr_op_6 <X> T_10_19.lc_trk_g0_6
 (26 2)  (518 306)  (518 306)  routing T_10_19.lc_trk_g0_5 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 306)  (519 306)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 306)  (520 306)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 306)  (526 306)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (530 306)  (530 306)  LC_1 Logic Functioning bit
 (40 2)  (532 306)  (532 306)  LC_1 Logic Functioning bit
 (42 2)  (534 306)  (534 306)  LC_1 Logic Functioning bit
 (43 2)  (535 306)  (535 306)  LC_1 Logic Functioning bit
 (8 3)  (500 307)  (500 307)  routing T_10_19.sp4_h_r_1 <X> T_10_19.sp4_v_t_36
 (9 3)  (501 307)  (501 307)  routing T_10_19.sp4_h_r_1 <X> T_10_19.sp4_v_t_36
 (11 3)  (503 307)  (503 307)  routing T_10_19.sp4_v_t_45 <X> T_10_19.sp4_h_l_39
 (13 3)  (505 307)  (505 307)  routing T_10_19.sp4_v_t_45 <X> T_10_19.sp4_h_l_39
 (18 3)  (510 307)  (510 307)  routing T_10_19.sp4_h_r_5 <X> T_10_19.lc_trk_g0_5
 (22 3)  (514 307)  (514 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (517 307)  (517 307)  routing T_10_19.bnr_op_6 <X> T_10_19.lc_trk_g0_6
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 307)  (523 307)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 307)  (524 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (39 3)  (531 307)  (531 307)  LC_1 Logic Functioning bit
 (42 3)  (534 307)  (534 307)  LC_1 Logic Functioning bit
 (22 4)  (514 308)  (514 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 308)  (516 308)  routing T_10_19.bot_op_3 <X> T_10_19.lc_trk_g1_3
 (5 6)  (497 310)  (497 310)  routing T_10_19.sp4_v_t_38 <X> T_10_19.sp4_h_l_38
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 310)  (522 310)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 310)  (526 310)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 310)  (527 310)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.input_2_3
 (40 6)  (532 310)  (532 310)  LC_3 Logic Functioning bit
 (41 6)  (533 310)  (533 310)  LC_3 Logic Functioning bit
 (42 6)  (534 310)  (534 310)  LC_3 Logic Functioning bit
 (43 6)  (535 310)  (535 310)  LC_3 Logic Functioning bit
 (6 7)  (498 311)  (498 311)  routing T_10_19.sp4_v_t_38 <X> T_10_19.sp4_h_l_38
 (14 7)  (506 311)  (506 311)  routing T_10_19.sp4_r_v_b_28 <X> T_10_19.lc_trk_g1_4
 (17 7)  (509 311)  (509 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (519 311)  (519 311)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 311)  (520 311)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 311)  (522 311)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 311)  (523 311)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 311)  (524 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (525 311)  (525 311)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.input_2_3
 (34 7)  (526 311)  (526 311)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.input_2_3
 (35 7)  (527 311)  (527 311)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.input_2_3
 (37 7)  (529 311)  (529 311)  LC_3 Logic Functioning bit
 (38 7)  (530 311)  (530 311)  LC_3 Logic Functioning bit
 (51 7)  (543 311)  (543 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (513 312)  (513 312)  routing T_10_19.sp4_h_r_35 <X> T_10_19.lc_trk_g2_3
 (22 8)  (514 312)  (514 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (515 312)  (515 312)  routing T_10_19.sp4_h_r_35 <X> T_10_19.lc_trk_g2_3
 (24 8)  (516 312)  (516 312)  routing T_10_19.sp4_h_r_35 <X> T_10_19.lc_trk_g2_3
 (27 8)  (519 312)  (519 312)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 312)  (520 312)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (527 312)  (527 312)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.input_2_4
 (37 8)  (529 312)  (529 312)  LC_4 Logic Functioning bit
 (38 8)  (530 312)  (530 312)  LC_4 Logic Functioning bit
 (40 8)  (532 312)  (532 312)  LC_4 Logic Functioning bit
 (51 8)  (543 312)  (543 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (518 313)  (518 313)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 313)  (519 313)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 313)  (522 313)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 313)  (523 313)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 313)  (524 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (527 313)  (527 313)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.input_2_4
 (36 9)  (528 313)  (528 313)  LC_4 Logic Functioning bit
 (41 9)  (533 313)  (533 313)  LC_4 Logic Functioning bit
 (42 9)  (534 313)  (534 313)  LC_4 Logic Functioning bit
 (22 10)  (514 314)  (514 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (516 314)  (516 314)  routing T_10_19.tnl_op_7 <X> T_10_19.lc_trk_g2_7
 (25 10)  (517 314)  (517 314)  routing T_10_19.bnl_op_6 <X> T_10_19.lc_trk_g2_6
 (26 10)  (518 314)  (518 314)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 314)  (520 314)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 314)  (522 314)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 314)  (525 314)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 314)  (526 314)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (37 10)  (529 314)  (529 314)  LC_5 Logic Functioning bit
 (38 10)  (530 314)  (530 314)  LC_5 Logic Functioning bit
 (39 10)  (531 314)  (531 314)  LC_5 Logic Functioning bit
 (50 10)  (542 314)  (542 314)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (513 315)  (513 315)  routing T_10_19.tnl_op_7 <X> T_10_19.lc_trk_g2_7
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (517 315)  (517 315)  routing T_10_19.bnl_op_6 <X> T_10_19.lc_trk_g2_6
 (27 11)  (519 315)  (519 315)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 315)  (522 315)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 315)  (523 315)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 315)  (528 315)  LC_5 Logic Functioning bit
 (37 11)  (529 315)  (529 315)  LC_5 Logic Functioning bit
 (39 11)  (531 315)  (531 315)  LC_5 Logic Functioning bit
 (14 12)  (506 316)  (506 316)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g3_0
 (15 12)  (507 316)  (507 316)  routing T_10_19.sp4_h_r_33 <X> T_10_19.lc_trk_g3_1
 (16 12)  (508 316)  (508 316)  routing T_10_19.sp4_h_r_33 <X> T_10_19.lc_trk_g3_1
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 316)  (510 316)  routing T_10_19.sp4_h_r_33 <X> T_10_19.lc_trk_g3_1
 (21 12)  (513 316)  (513 316)  routing T_10_19.rgt_op_3 <X> T_10_19.lc_trk_g3_3
 (22 12)  (514 316)  (514 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 316)  (516 316)  routing T_10_19.rgt_op_3 <X> T_10_19.lc_trk_g3_3
 (25 12)  (517 316)  (517 316)  routing T_10_19.rgt_op_2 <X> T_10_19.lc_trk_g3_2
 (27 12)  (519 316)  (519 316)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 316)  (520 316)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 316)  (521 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (527 316)  (527 316)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.input_2_6
 (40 12)  (532 316)  (532 316)  LC_6 Logic Functioning bit
 (41 12)  (533 316)  (533 316)  LC_6 Logic Functioning bit
 (42 12)  (534 316)  (534 316)  LC_6 Logic Functioning bit
 (51 12)  (543 316)  (543 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (507 317)  (507 317)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g3_0
 (16 13)  (508 317)  (508 317)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g3_0
 (17 13)  (509 317)  (509 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (514 317)  (514 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 317)  (516 317)  routing T_10_19.rgt_op_2 <X> T_10_19.lc_trk_g3_2
 (26 13)  (518 317)  (518 317)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 317)  (519 317)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 317)  (521 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 317)  (522 317)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 317)  (523 317)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 317)  (524 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (527 317)  (527 317)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.input_2_6
 (36 13)  (528 317)  (528 317)  LC_6 Logic Functioning bit
 (37 13)  (529 317)  (529 317)  LC_6 Logic Functioning bit
 (38 13)  (530 317)  (530 317)  LC_6 Logic Functioning bit
 (11 14)  (503 318)  (503 318)  routing T_10_19.sp4_h_r_5 <X> T_10_19.sp4_v_t_46
 (13 14)  (505 318)  (505 318)  routing T_10_19.sp4_h_r_5 <X> T_10_19.sp4_v_t_46
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 318)  (522 318)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 318)  (526 318)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (39 14)  (531 318)  (531 318)  LC_7 Logic Functioning bit
 (42 14)  (534 318)  (534 318)  LC_7 Logic Functioning bit
 (12 15)  (504 319)  (504 319)  routing T_10_19.sp4_h_r_5 <X> T_10_19.sp4_v_t_46
 (22 15)  (514 319)  (514 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (515 319)  (515 319)  routing T_10_19.sp4_h_r_30 <X> T_10_19.lc_trk_g3_6
 (24 15)  (516 319)  (516 319)  routing T_10_19.sp4_h_r_30 <X> T_10_19.lc_trk_g3_6
 (25 15)  (517 319)  (517 319)  routing T_10_19.sp4_h_r_30 <X> T_10_19.lc_trk_g3_6
 (26 15)  (518 319)  (518 319)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 319)  (522 319)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 319)  (523 319)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 319)  (524 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (525 319)  (525 319)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.input_2_7
 (34 15)  (526 319)  (526 319)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.input_2_7
 (35 15)  (527 319)  (527 319)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.input_2_7
 (36 15)  (528 319)  (528 319)  LC_7 Logic Functioning bit
 (38 15)  (530 319)  (530 319)  LC_7 Logic Functioning bit
 (43 15)  (535 319)  (535 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (14 0)  (560 304)  (560 304)  routing T_11_19.sp12_h_r_0 <X> T_11_19.lc_trk_g0_0
 (17 0)  (563 304)  (563 304)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (564 304)  (564 304)  routing T_11_19.bnr_op_1 <X> T_11_19.lc_trk_g0_1
 (25 0)  (571 304)  (571 304)  routing T_11_19.wire_logic_cluster/lc_2/out <X> T_11_19.lc_trk_g0_2
 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 304)  (573 304)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 304)  (574 304)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 304)  (576 304)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 304)  (579 304)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (586 304)  (586 304)  LC_0 Logic Functioning bit
 (43 0)  (589 304)  (589 304)  LC_0 Logic Functioning bit
 (14 1)  (560 305)  (560 305)  routing T_11_19.sp12_h_r_0 <X> T_11_19.lc_trk_g0_0
 (15 1)  (561 305)  (561 305)  routing T_11_19.sp12_h_r_0 <X> T_11_19.lc_trk_g0_0
 (17 1)  (563 305)  (563 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (18 1)  (564 305)  (564 305)  routing T_11_19.bnr_op_1 <X> T_11_19.lc_trk_g0_1
 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (572 305)  (572 305)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 305)  (576 305)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (579 305)  (579 305)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.input_2_0
 (34 1)  (580 305)  (580 305)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.input_2_0
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (41 1)  (587 305)  (587 305)  LC_0 Logic Functioning bit
 (42 1)  (588 305)  (588 305)  LC_0 Logic Functioning bit
 (4 2)  (550 306)  (550 306)  routing T_11_19.sp4_h_r_0 <X> T_11_19.sp4_v_t_37
 (14 2)  (560 306)  (560 306)  routing T_11_19.lft_op_4 <X> T_11_19.lc_trk_g0_4
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 306)  (577 306)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (39 2)  (585 306)  (585 306)  LC_1 Logic Functioning bit
 (40 2)  (586 306)  (586 306)  LC_1 Logic Functioning bit
 (41 2)  (587 306)  (587 306)  LC_1 Logic Functioning bit
 (5 3)  (551 307)  (551 307)  routing T_11_19.sp4_h_r_0 <X> T_11_19.sp4_v_t_37
 (15 3)  (561 307)  (561 307)  routing T_11_19.lft_op_4 <X> T_11_19.lc_trk_g0_4
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (568 307)  (568 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 307)  (570 307)  routing T_11_19.bot_op_6 <X> T_11_19.lc_trk_g0_6
 (26 3)  (572 307)  (572 307)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 307)  (576 307)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 307)  (577 307)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 307)  (578 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 307)  (579 307)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.input_2_1
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (43 3)  (589 307)  (589 307)  LC_1 Logic Functioning bit
 (22 4)  (568 308)  (568 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (569 308)  (569 308)  routing T_11_19.sp4_v_b_19 <X> T_11_19.lc_trk_g1_3
 (24 4)  (570 308)  (570 308)  routing T_11_19.sp4_v_b_19 <X> T_11_19.lc_trk_g1_3
 (25 4)  (571 308)  (571 308)  routing T_11_19.bnr_op_2 <X> T_11_19.lc_trk_g1_2
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 308)  (580 308)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 308)  (582 308)  LC_2 Logic Functioning bit
 (38 4)  (584 308)  (584 308)  LC_2 Logic Functioning bit
 (40 4)  (586 308)  (586 308)  LC_2 Logic Functioning bit
 (42 4)  (588 308)  (588 308)  LC_2 Logic Functioning bit
 (14 5)  (560 309)  (560 309)  routing T_11_19.top_op_0 <X> T_11_19.lc_trk_g1_0
 (15 5)  (561 309)  (561 309)  routing T_11_19.top_op_0 <X> T_11_19.lc_trk_g1_0
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (571 309)  (571 309)  routing T_11_19.bnr_op_2 <X> T_11_19.lc_trk_g1_2
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 309)  (577 309)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (40 5)  (586 309)  (586 309)  LC_2 Logic Functioning bit
 (41 5)  (587 309)  (587 309)  LC_2 Logic Functioning bit
 (42 5)  (588 309)  (588 309)  LC_2 Logic Functioning bit
 (43 5)  (589 309)  (589 309)  LC_2 Logic Functioning bit
 (14 6)  (560 310)  (560 310)  routing T_11_19.bnr_op_4 <X> T_11_19.lc_trk_g1_4
 (25 6)  (571 310)  (571 310)  routing T_11_19.sp4_h_l_11 <X> T_11_19.lc_trk_g1_6
 (26 6)  (572 310)  (572 310)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 310)  (574 310)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 310)  (576 310)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 310)  (577 310)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (39 6)  (585 310)  (585 310)  LC_3 Logic Functioning bit
 (42 6)  (588 310)  (588 310)  LC_3 Logic Functioning bit
 (50 6)  (596 310)  (596 310)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (560 311)  (560 311)  routing T_11_19.bnr_op_4 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (569 311)  (569 311)  routing T_11_19.sp4_h_l_11 <X> T_11_19.lc_trk_g1_6
 (24 7)  (570 311)  (570 311)  routing T_11_19.sp4_h_l_11 <X> T_11_19.lc_trk_g1_6
 (25 7)  (571 311)  (571 311)  routing T_11_19.sp4_h_l_11 <X> T_11_19.lc_trk_g1_6
 (27 7)  (573 311)  (573 311)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 311)  (576 311)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 311)  (577 311)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 311)  (582 311)  LC_3 Logic Functioning bit
 (38 7)  (584 311)  (584 311)  LC_3 Logic Functioning bit
 (41 7)  (587 311)  (587 311)  LC_3 Logic Functioning bit
 (43 7)  (589 311)  (589 311)  LC_3 Logic Functioning bit
 (15 8)  (561 312)  (561 312)  routing T_11_19.tnr_op_1 <X> T_11_19.lc_trk_g2_1
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (567 312)  (567 312)  routing T_11_19.bnl_op_3 <X> T_11_19.lc_trk_g2_3
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (572 312)  (572 312)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 312)  (573 312)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 312)  (579 312)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (21 9)  (567 313)  (567 313)  routing T_11_19.bnl_op_3 <X> T_11_19.lc_trk_g2_3
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (570 313)  (570 313)  routing T_11_19.tnr_op_2 <X> T_11_19.lc_trk_g2_2
 (26 9)  (572 313)  (572 313)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 313)  (576 313)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 313)  (577 313)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 313)  (578 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (3 10)  (549 314)  (549 314)  routing T_11_19.sp12_v_t_22 <X> T_11_19.sp12_h_l_22
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (571 314)  (571 314)  routing T_11_19.sp4_h_r_38 <X> T_11_19.lc_trk_g2_6
 (27 10)  (573 314)  (573 314)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 314)  (574 314)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (581 314)  (581 314)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.input_2_5
 (38 10)  (584 314)  (584 314)  LC_5 Logic Functioning bit
 (39 10)  (585 314)  (585 314)  LC_5 Logic Functioning bit
 (42 10)  (588 314)  (588 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (46 10)  (592 314)  (592 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (18 11)  (564 315)  (564 315)  routing T_11_19.sp4_r_v_b_37 <X> T_11_19.lc_trk_g2_5
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (569 315)  (569 315)  routing T_11_19.sp4_h_r_38 <X> T_11_19.lc_trk_g2_6
 (24 11)  (570 315)  (570 315)  routing T_11_19.sp4_h_r_38 <X> T_11_19.lc_trk_g2_6
 (26 11)  (572 315)  (572 315)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 315)  (578 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 315)  (579 315)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.input_2_5
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (40 11)  (586 315)  (586 315)  LC_5 Logic Functioning bit
 (41 11)  (587 315)  (587 315)  LC_5 Logic Functioning bit
 (8 12)  (554 316)  (554 316)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_h_r_10
 (9 12)  (555 316)  (555 316)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_h_r_10
 (15 12)  (561 316)  (561 316)  routing T_11_19.sp4_h_r_25 <X> T_11_19.lc_trk_g3_1
 (16 12)  (562 316)  (562 316)  routing T_11_19.sp4_h_r_25 <X> T_11_19.lc_trk_g3_1
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (571 316)  (571 316)  routing T_11_19.rgt_op_2 <X> T_11_19.lc_trk_g3_2
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 316)  (581 316)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.input_2_6
 (40 12)  (586 316)  (586 316)  LC_6 Logic Functioning bit
 (41 12)  (587 316)  (587 316)  LC_6 Logic Functioning bit
 (42 12)  (588 316)  (588 316)  LC_6 Logic Functioning bit
 (43 12)  (589 316)  (589 316)  LC_6 Logic Functioning bit
 (18 13)  (564 317)  (564 317)  routing T_11_19.sp4_h_r_25 <X> T_11_19.lc_trk_g3_1
 (22 13)  (568 317)  (568 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 317)  (570 317)  routing T_11_19.rgt_op_2 <X> T_11_19.lc_trk_g3_2
 (26 13)  (572 317)  (572 317)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 317)  (576 317)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 317)  (578 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (581 317)  (581 317)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.input_2_6
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (39 13)  (585 317)  (585 317)  LC_6 Logic Functioning bit
 (53 13)  (599 317)  (599 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (551 318)  (551 318)  routing T_11_19.sp4_v_t_44 <X> T_11_19.sp4_h_l_44
 (15 14)  (561 318)  (561 318)  routing T_11_19.tnr_op_5 <X> T_11_19.lc_trk_g3_5
 (17 14)  (563 318)  (563 318)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (571 318)  (571 318)  routing T_11_19.rgt_op_6 <X> T_11_19.lc_trk_g3_6
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (584 318)  (584 318)  LC_7 Logic Functioning bit
 (6 15)  (552 319)  (552 319)  routing T_11_19.sp4_v_t_44 <X> T_11_19.sp4_h_l_44
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 319)  (570 319)  routing T_11_19.rgt_op_6 <X> T_11_19.lc_trk_g3_6
 (26 15)  (572 319)  (572 319)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 319)  (574 319)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 319)  (576 319)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (580 319)  (580 319)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.input_2_7
 (38 15)  (584 319)  (584 319)  LC_7 Logic Functioning bit
 (39 15)  (585 319)  (585 319)  LC_7 Logic Functioning bit
 (40 15)  (586 319)  (586 319)  LC_7 Logic Functioning bit
 (41 15)  (587 319)  (587 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (11 0)  (611 304)  (611 304)  routing T_12_19.sp4_h_r_9 <X> T_12_19.sp4_v_b_2
 (15 0)  (615 304)  (615 304)  routing T_12_19.sp4_h_r_9 <X> T_12_19.lc_trk_g0_1
 (16 0)  (616 304)  (616 304)  routing T_12_19.sp4_h_r_9 <X> T_12_19.lc_trk_g0_1
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (618 304)  (618 304)  routing T_12_19.sp4_h_r_9 <X> T_12_19.lc_trk_g0_1
 (21 0)  (621 304)  (621 304)  routing T_12_19.lft_op_3 <X> T_12_19.lc_trk_g0_3
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 304)  (624 304)  routing T_12_19.lft_op_3 <X> T_12_19.lc_trk_g0_3
 (28 0)  (628 304)  (628 304)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (637 304)  (637 304)  LC_0 Logic Functioning bit
 (39 0)  (639 304)  (639 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (622 305)  (622 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (625 305)  (625 305)  routing T_12_19.sp4_r_v_b_33 <X> T_12_19.lc_trk_g0_2
 (27 1)  (627 305)  (627 305)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 305)  (630 305)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (637 305)  (637 305)  LC_0 Logic Functioning bit
 (39 1)  (639 305)  (639 305)  LC_0 Logic Functioning bit
 (40 1)  (640 305)  (640 305)  LC_0 Logic Functioning bit
 (41 1)  (641 305)  (641 305)  LC_0 Logic Functioning bit
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (13 2)  (613 306)  (613 306)  routing T_12_19.sp4_h_r_2 <X> T_12_19.sp4_v_t_39
 (21 2)  (621 306)  (621 306)  routing T_12_19.lft_op_7 <X> T_12_19.lc_trk_g0_7
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 306)  (624 306)  routing T_12_19.lft_op_7 <X> T_12_19.lc_trk_g0_7
 (26 2)  (626 306)  (626 306)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 306)  (627 306)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (40 2)  (640 306)  (640 306)  LC_1 Logic Functioning bit
 (41 2)  (641 306)  (641 306)  LC_1 Logic Functioning bit
 (47 2)  (647 306)  (647 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (650 306)  (650 306)  Cascade bit: LH_LC01_inmux02_5

 (3 3)  (603 307)  (603 307)  routing T_12_19.sp12_v_b_0 <X> T_12_19.sp12_h_l_23
 (12 3)  (612 307)  (612 307)  routing T_12_19.sp4_h_r_2 <X> T_12_19.sp4_v_t_39
 (27 3)  (627 307)  (627 307)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (38 3)  (638 307)  (638 307)  LC_1 Logic Functioning bit
 (39 3)  (639 307)  (639 307)  LC_1 Logic Functioning bit
 (42 3)  (642 307)  (642 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (15 4)  (615 308)  (615 308)  routing T_12_19.lft_op_1 <X> T_12_19.lc_trk_g1_1
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 308)  (618 308)  routing T_12_19.lft_op_1 <X> T_12_19.lc_trk_g1_1
 (21 4)  (621 308)  (621 308)  routing T_12_19.sp12_h_r_3 <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (624 308)  (624 308)  routing T_12_19.sp12_h_r_3 <X> T_12_19.lc_trk_g1_3
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 308)  (631 308)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 308)  (636 308)  LC_2 Logic Functioning bit
 (37 4)  (637 308)  (637 308)  LC_2 Logic Functioning bit
 (40 4)  (640 308)  (640 308)  LC_2 Logic Functioning bit
 (41 4)  (641 308)  (641 308)  LC_2 Logic Functioning bit
 (21 5)  (621 309)  (621 309)  routing T_12_19.sp12_h_r_3 <X> T_12_19.lc_trk_g1_3
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 309)  (624 309)  routing T_12_19.bot_op_2 <X> T_12_19.lc_trk_g1_2
 (26 5)  (626 309)  (626 309)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 309)  (627 309)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 309)  (628 309)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 309)  (630 309)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 309)  (631 309)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 309)  (632 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (37 5)  (637 309)  (637 309)  LC_2 Logic Functioning bit
 (40 5)  (640 309)  (640 309)  LC_2 Logic Functioning bit
 (42 5)  (642 309)  (642 309)  LC_2 Logic Functioning bit
 (14 6)  (614 310)  (614 310)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g1_4
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.wire_logic_cluster/lc_5/out <X> T_12_19.lc_trk_g1_5
 (21 6)  (621 310)  (621 310)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g1_7
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (623 310)  (623 310)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g1_7
 (24 6)  (624 310)  (624 310)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g1_7
 (25 6)  (625 310)  (625 310)  routing T_12_19.lft_op_6 <X> T_12_19.lc_trk_g1_6
 (26 6)  (626 310)  (626 310)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (6 7)  (606 311)  (606 311)  routing T_12_19.sp4_h_r_3 <X> T_12_19.sp4_h_l_38
 (17 7)  (617 311)  (617 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (621 311)  (621 311)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g1_7
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 311)  (624 311)  routing T_12_19.lft_op_6 <X> T_12_19.lc_trk_g1_6
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g0_2 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (40 7)  (640 311)  (640 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (21 8)  (621 312)  (621 312)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g2_3
 (22 8)  (622 312)  (622 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (623 312)  (623 312)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g2_3
 (25 8)  (625 312)  (625 312)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g2_2
 (26 8)  (626 312)  (626 312)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 312)  (627 312)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 312)  (628 312)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 312)  (637 312)  LC_4 Logic Functioning bit
 (40 8)  (640 312)  (640 312)  LC_4 Logic Functioning bit
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (50 8)  (650 312)  (650 312)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (621 313)  (621 313)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g2_3
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (626 313)  (626 313)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 313)  (627 313)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 313)  (631 313)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (39 9)  (639 313)  (639 313)  LC_4 Logic Functioning bit
 (41 9)  (641 313)  (641 313)  LC_4 Logic Functioning bit
 (25 10)  (625 314)  (625 314)  routing T_12_19.bnl_op_6 <X> T_12_19.lc_trk_g2_6
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (50 10)  (650 314)  (650 314)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (604 315)  (604 315)  routing T_12_19.sp4_v_b_1 <X> T_12_19.sp4_h_l_43
 (8 11)  (608 315)  (608 315)  routing T_12_19.sp4_h_r_7 <X> T_12_19.sp4_v_t_42
 (9 11)  (609 315)  (609 315)  routing T_12_19.sp4_h_r_7 <X> T_12_19.sp4_v_t_42
 (13 11)  (613 315)  (613 315)  routing T_12_19.sp4_v_b_3 <X> T_12_19.sp4_h_l_45
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (625 315)  (625 315)  routing T_12_19.bnl_op_6 <X> T_12_19.lc_trk_g2_6
 (26 11)  (626 315)  (626 315)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (637 315)  (637 315)  LC_5 Logic Functioning bit
 (40 11)  (640 315)  (640 315)  LC_5 Logic Functioning bit
 (42 11)  (642 315)  (642 315)  LC_5 Logic Functioning bit
 (21 12)  (621 316)  (621 316)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g3_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 316)  (623 316)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g3_3
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 316)  (628 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (40 12)  (640 316)  (640 316)  LC_6 Logic Functioning bit
 (42 12)  (642 316)  (642 316)  LC_6 Logic Functioning bit
 (15 13)  (615 317)  (615 317)  routing T_12_19.tnr_op_0 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (621 317)  (621 317)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g3_3
 (26 13)  (626 317)  (626 317)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 317)  (627 317)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (40 13)  (640 317)  (640 317)  LC_6 Logic Functioning bit
 (41 13)  (641 317)  (641 317)  LC_6 Logic Functioning bit
 (42 13)  (642 317)  (642 317)  LC_6 Logic Functioning bit
 (43 13)  (643 317)  (643 317)  LC_6 Logic Functioning bit
 (51 13)  (651 317)  (651 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (605 318)  (605 318)  routing T_12_19.sp4_v_b_9 <X> T_12_19.sp4_h_l_44
 (14 14)  (614 318)  (614 318)  routing T_12_19.rgt_op_4 <X> T_12_19.lc_trk_g3_4
 (25 14)  (625 318)  (625 318)  routing T_12_19.bnl_op_6 <X> T_12_19.lc_trk_g3_6
 (26 14)  (626 318)  (626 318)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 318)  (633 318)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 318)  (637 318)  LC_7 Logic Functioning bit
 (38 14)  (638 318)  (638 318)  LC_7 Logic Functioning bit
 (40 14)  (640 318)  (640 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (11 15)  (611 319)  (611 319)  routing T_12_19.sp4_h_r_11 <X> T_12_19.sp4_h_l_46
 (15 15)  (615 319)  (615 319)  routing T_12_19.rgt_op_4 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (625 319)  (625 319)  routing T_12_19.bnl_op_6 <X> T_12_19.lc_trk_g3_6
 (27 15)  (627 319)  (627 319)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 319)  (628 319)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 319)  (630 319)  routing T_12_19.lc_trk_g0_2 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 319)  (631 319)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (636 319)  (636 319)  LC_7 Logic Functioning bit
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (38 15)  (638 319)  (638 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit
 (40 15)  (640 319)  (640 319)  LC_7 Logic Functioning bit
 (41 15)  (641 319)  (641 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit
 (43 15)  (643 319)  (643 319)  LC_7 Logic Functioning bit


LogicTile_13_19

 (15 0)  (669 304)  (669 304)  routing T_13_19.bot_op_1 <X> T_13_19.lc_trk_g0_1
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 304)  (687 304)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (694 304)  (694 304)  LC_0 Logic Functioning bit
 (48 0)  (702 304)  (702 304)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (707 304)  (707 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (669 305)  (669 305)  routing T_13_19.bot_op_0 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (680 305)  (680 305)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 305)  (681 305)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (688 305)  (688 305)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.input_2_0
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (663 306)  (663 306)  routing T_13_19.sp4_h_r_10 <X> T_13_19.sp4_h_l_36
 (10 2)  (664 306)  (664 306)  routing T_13_19.sp4_h_r_10 <X> T_13_19.sp4_h_l_36
 (14 2)  (668 306)  (668 306)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g0_4
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (45 2)  (699 306)  (699 306)  LC_1 Logic Functioning bit
 (46 2)  (700 306)  (700 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (41 3)  (695 307)  (695 307)  LC_1 Logic Functioning bit
 (43 3)  (697 307)  (697 307)  LC_1 Logic Functioning bit
 (48 3)  (702 307)  (702 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (655 308)  (655 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (672 308)  (672 308)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g1_1
 (25 4)  (679 308)  (679 308)  routing T_13_19.sp4_v_b_2 <X> T_13_19.lc_trk_g1_2
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (39 4)  (693 308)  (693 308)  LC_2 Logic Functioning bit
 (45 4)  (699 308)  (699 308)  LC_2 Logic Functioning bit
 (46 4)  (700 308)  (700 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (702 308)  (702 308)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (654 309)  (654 309)  routing T_13_19.glb_netwk_3 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (15 5)  (669 309)  (669 309)  routing T_13_19.sp4_v_t_5 <X> T_13_19.lc_trk_g1_0
 (16 5)  (670 309)  (670 309)  routing T_13_19.sp4_v_t_5 <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (677 309)  (677 309)  routing T_13_19.sp4_v_b_2 <X> T_13_19.lc_trk_g1_2
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (47 5)  (701 309)  (701 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (705 309)  (705 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (706 309)  (706 309)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (21 6)  (675 310)  (675 310)  routing T_13_19.sp4_v_b_15 <X> T_13_19.lc_trk_g1_7
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (677 310)  (677 310)  routing T_13_19.sp4_v_b_15 <X> T_13_19.lc_trk_g1_7
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 310)  (684 310)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (40 6)  (694 310)  (694 310)  LC_3 Logic Functioning bit
 (42 6)  (696 310)  (696 310)  LC_3 Logic Functioning bit
 (46 6)  (700 310)  (700 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (658 311)  (658 311)  routing T_13_19.sp4_v_b_10 <X> T_13_19.sp4_h_l_38
 (21 7)  (675 311)  (675 311)  routing T_13_19.sp4_v_b_15 <X> T_13_19.lc_trk_g1_7
 (26 7)  (680 311)  (680 311)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (41 7)  (695 311)  (695 311)  LC_3 Logic Functioning bit
 (43 7)  (697 311)  (697 311)  LC_3 Logic Functioning bit
 (48 7)  (702 311)  (702 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (705 311)  (705 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (46 8)  (700 312)  (700 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (47 9)  (701 313)  (701 313)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (702 313)  (702 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (25 10)  (679 314)  (679 314)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g2_6
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 314)  (691 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (46 11)  (700 315)  (700 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (705 315)  (705 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.bnl_op_1 <X> T_13_19.lc_trk_g3_1
 (25 12)  (679 316)  (679 316)  routing T_13_19.wire_logic_cluster/lc_2/out <X> T_13_19.lc_trk_g3_2
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (47 12)  (701 316)  (701 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (16 13)  (670 317)  (670 317)  routing T_13_19.sp12_v_b_8 <X> T_13_19.lc_trk_g3_0
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (672 317)  (672 317)  routing T_13_19.bnl_op_1 <X> T_13_19.lc_trk_g3_1
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (48 13)  (702 317)  (702 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (28 14)  (682 318)  (682 318)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 318)  (684 318)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 318)  (687 318)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 318)  (691 318)  LC_7 Logic Functioning bit
 (39 14)  (693 318)  (693 318)  LC_7 Logic Functioning bit
 (41 14)  (695 318)  (695 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (0 15)  (654 319)  (654 319)  routing T_13_19.glb_netwk_2 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (9 15)  (663 319)  (663 319)  routing T_13_19.sp4_v_b_10 <X> T_13_19.sp4_v_t_47
 (30 15)  (684 319)  (684 319)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (41 15)  (695 319)  (695 319)  LC_7 Logic Functioning bit
 (43 15)  (697 319)  (697 319)  LC_7 Logic Functioning bit
 (46 15)  (700 319)  (700 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (47 15)  (701 319)  (701 319)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_14_19

 (6 0)  (714 304)  (714 304)  routing T_14_19.sp4_v_t_44 <X> T_14_19.sp4_v_b_0
 (15 0)  (723 304)  (723 304)  routing T_14_19.lft_op_1 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 304)  (726 304)  routing T_14_19.lft_op_1 <X> T_14_19.lc_trk_g0_1
 (25 0)  (733 304)  (733 304)  routing T_14_19.lft_op_2 <X> T_14_19.lc_trk_g0_2
 (5 1)  (713 305)  (713 305)  routing T_14_19.sp4_v_t_44 <X> T_14_19.sp4_v_b_0
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.lft_op_2 <X> T_14_19.lc_trk_g0_2
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 306)  (732 306)  routing T_14_19.bot_op_7 <X> T_14_19.lc_trk_g0_7
 (14 3)  (722 307)  (722 307)  routing T_14_19.sp4_r_v_b_28 <X> T_14_19.lc_trk_g0_4
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (3 4)  (711 308)  (711 308)  routing T_14_19.sp12_v_t_23 <X> T_14_19.sp12_h_r_0
 (15 4)  (723 308)  (723 308)  routing T_14_19.bot_op_1 <X> T_14_19.lc_trk_g1_1
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (28 6)  (736 310)  (736 310)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 310)  (743 310)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.input_2_3
 (40 6)  (748 310)  (748 310)  LC_3 Logic Functioning bit
 (42 6)  (750 310)  (750 310)  LC_3 Logic Functioning bit
 (14 7)  (722 311)  (722 311)  routing T_14_19.sp4_r_v_b_28 <X> T_14_19.lc_trk_g1_4
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (743 311)  (743 311)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.input_2_3
 (40 7)  (748 311)  (748 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (42 7)  (750 311)  (750 311)  LC_3 Logic Functioning bit
 (14 8)  (722 312)  (722 312)  routing T_14_19.sp4_v_b_24 <X> T_14_19.lc_trk_g2_0
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (729 312)  (729 312)  routing T_14_19.wire_logic_cluster/lc_3/out <X> T_14_19.lc_trk_g2_3
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (41 8)  (749 312)  (749 312)  LC_4 Logic Functioning bit
 (43 8)  (751 312)  (751 312)  LC_4 Logic Functioning bit
 (50 8)  (758 312)  (758 312)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (724 313)  (724 313)  routing T_14_19.sp4_v_b_24 <X> T_14_19.lc_trk_g2_0
 (17 9)  (725 313)  (725 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (726 313)  (726 313)  routing T_14_19.sp4_r_v_b_33 <X> T_14_19.lc_trk_g2_1
 (27 9)  (735 313)  (735 313)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (39 9)  (747 313)  (747 313)  LC_4 Logic Functioning bit
 (40 9)  (748 313)  (748 313)  LC_4 Logic Functioning bit
 (46 9)  (754 313)  (754 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 14)  (735 318)  (735 318)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 318)  (739 318)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 318)  (744 318)  LC_7 Logic Functioning bit
 (41 14)  (749 318)  (749 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (45 14)  (753 318)  (753 318)  LC_7 Logic Functioning bit
 (47 14)  (755 318)  (755 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (759 318)  (759 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 319)  (740 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (741 319)  (741 319)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_7
 (35 15)  (743 319)  (743 319)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_7
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (38 15)  (746 319)  (746 319)  LC_7 Logic Functioning bit
 (41 15)  (749 319)  (749 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (8 3)  (770 307)  (770 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (9 3)  (771 307)  (771 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (10 3)  (772 307)  (772 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36


LogicTile_16_19

 (12 2)  (828 306)  (828 306)  routing T_16_19.sp4_v_t_45 <X> T_16_19.sp4_h_l_39
 (11 3)  (827 307)  (827 307)  routing T_16_19.sp4_v_t_45 <X> T_16_19.sp4_h_l_39
 (13 3)  (829 307)  (829 307)  routing T_16_19.sp4_v_t_45 <X> T_16_19.sp4_h_l_39
 (2 4)  (818 308)  (818 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_17_19

 (22 2)  (896 306)  (896 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 4)  (900 308)  (900 308)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 308)  (901 308)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 308)  (902 308)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 308)  (904 308)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 308)  (905 308)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 308)  (907 308)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 308)  (909 308)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.input_2_2
 (27 5)  (901 309)  (901 309)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 309)  (902 309)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 309)  (906 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (908 309)  (908 309)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.input_2_2
 (39 5)  (913 309)  (913 309)  LC_2 Logic Functioning bit
 (16 6)  (890 310)  (890 310)  routing T_17_19.sp12_h_r_13 <X> T_17_19.lc_trk_g1_5
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (15 10)  (889 314)  (889 314)  routing T_17_19.sp4_h_r_45 <X> T_17_19.lc_trk_g2_5
 (16 10)  (890 314)  (890 314)  routing T_17_19.sp4_h_r_45 <X> T_17_19.lc_trk_g2_5
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (892 314)  (892 314)  routing T_17_19.sp4_h_r_45 <X> T_17_19.lc_trk_g2_5
 (14 11)  (888 315)  (888 315)  routing T_17_19.sp4_h_l_17 <X> T_17_19.lc_trk_g2_4
 (15 11)  (889 315)  (889 315)  routing T_17_19.sp4_h_l_17 <X> T_17_19.lc_trk_g2_4
 (16 11)  (890 315)  (890 315)  routing T_17_19.sp4_h_l_17 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (892 315)  (892 315)  routing T_17_19.sp4_h_r_45 <X> T_17_19.lc_trk_g2_5
 (1 12)  (875 316)  (875 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (26 12)  (900 316)  (900 316)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 316)  (902 316)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 316)  (904 316)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 316)  (905 316)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (909 316)  (909 316)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.input_2_6
 (40 12)  (914 316)  (914 316)  LC_6 Logic Functioning bit
 (41 12)  (915 316)  (915 316)  LC_6 Logic Functioning bit
 (42 12)  (916 316)  (916 316)  LC_6 Logic Functioning bit
 (43 12)  (917 316)  (917 316)  LC_6 Logic Functioning bit
 (1 13)  (875 317)  (875 317)  routing T_17_19.glb_netwk_4 <X> T_17_19.glb2local_3
 (28 13)  (902 317)  (902 317)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 317)  (905 317)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 317)  (906 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (908 317)  (908 317)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.input_2_6
 (40 13)  (914 317)  (914 317)  LC_6 Logic Functioning bit
 (42 13)  (916 317)  (916 317)  LC_6 Logic Functioning bit
 (43 13)  (917 317)  (917 317)  LC_6 Logic Functioning bit
 (51 13)  (925 317)  (925 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (926 317)  (926 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (892 318)  (892 318)  routing T_17_19.bnl_op_5 <X> T_17_19.lc_trk_g3_5
 (14 15)  (888 319)  (888 319)  routing T_17_19.sp4_h_l_17 <X> T_17_19.lc_trk_g3_4
 (15 15)  (889 319)  (889 319)  routing T_17_19.sp4_h_l_17 <X> T_17_19.lc_trk_g3_4
 (16 15)  (890 319)  (890 319)  routing T_17_19.sp4_h_l_17 <X> T_17_19.lc_trk_g3_4
 (17 15)  (891 319)  (891 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (892 319)  (892 319)  routing T_17_19.bnl_op_5 <X> T_17_19.lc_trk_g3_5


LogicTile_18_19

 (25 0)  (953 304)  (953 304)  routing T_18_19.lft_op_2 <X> T_18_19.lc_trk_g0_2
 (22 1)  (950 305)  (950 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (952 305)  (952 305)  routing T_18_19.lft_op_2 <X> T_18_19.lc_trk_g0_2
 (22 2)  (950 306)  (950 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (952 306)  (952 306)  routing T_18_19.bot_op_7 <X> T_18_19.lc_trk_g0_7
 (26 6)  (954 310)  (954 310)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 310)  (955 310)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 310)  (956 310)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 310)  (958 310)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 310)  (964 310)  LC_3 Logic Functioning bit
 (38 6)  (966 310)  (966 310)  LC_3 Logic Functioning bit
 (26 7)  (954 311)  (954 311)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 311)  (959 311)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (13 8)  (941 312)  (941 312)  routing T_18_19.sp4_h_l_45 <X> T_18_19.sp4_v_b_8
 (12 9)  (940 313)  (940 313)  routing T_18_19.sp4_h_l_45 <X> T_18_19.sp4_v_b_8
 (17 14)  (945 318)  (945 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (946 318)  (946 318)  routing T_18_19.bnl_op_5 <X> T_18_19.lc_trk_g3_5
 (18 15)  (946 319)  (946 319)  routing T_18_19.bnl_op_5 <X> T_18_19.lc_trk_g3_5


LogicTile_19_19

 (9 6)  (991 310)  (991 310)  routing T_19_19.sp4_v_b_4 <X> T_19_19.sp4_h_l_41


LogicTile_21_19

 (22 8)  (1112 312)  (1112 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (32 8)  (1122 312)  (1122 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 312)  (1123 312)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (40 8)  (1130 312)  (1130 312)  LC_4 Logic Functioning bit
 (41 8)  (1131 312)  (1131 312)  LC_4 Logic Functioning bit
 (42 8)  (1132 312)  (1132 312)  LC_4 Logic Functioning bit
 (43 8)  (1133 312)  (1133 312)  LC_4 Logic Functioning bit
 (48 8)  (1138 312)  (1138 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (21 9)  (1111 313)  (1111 313)  routing T_21_19.sp4_r_v_b_35 <X> T_21_19.lc_trk_g2_3
 (31 9)  (1121 313)  (1121 313)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (40 9)  (1130 313)  (1130 313)  LC_4 Logic Functioning bit
 (41 9)  (1131 313)  (1131 313)  LC_4 Logic Functioning bit
 (42 9)  (1132 313)  (1132 313)  LC_4 Logic Functioning bit
 (43 9)  (1133 313)  (1133 313)  LC_4 Logic Functioning bit
 (3 14)  (1093 318)  (1093 318)  routing T_21_19.sp12_v_b_1 <X> T_21_19.sp12_v_t_22


LogicTile_22_19

 (3 2)  (1147 306)  (1147 306)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_h_l_23
 (3 3)  (1147 307)  (1147 307)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_h_l_23
 (2 8)  (1146 312)  (1146 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_23_19

 (8 13)  (1206 317)  (1206 317)  routing T_23_19.sp4_v_t_42 <X> T_23_19.sp4_v_b_10
 (10 13)  (1208 317)  (1208 317)  routing T_23_19.sp4_v_t_42 <X> T_23_19.sp4_v_b_10


LogicTile_24_19

 (5 4)  (1257 308)  (1257 308)  routing T_24_19.sp4_v_t_38 <X> T_24_19.sp4_h_r_3


RAM_Tile_25_19

 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (11 2)  (1317 306)  (1317 306)  routing T_25_19.sp4_h_l_44 <X> T_25_19.sp4_v_t_39
 (4 4)  (1310 308)  (1310 308)  routing T_25_19.sp4_v_t_38 <X> T_25_19.sp4_v_b_3
 (8 5)  (1314 309)  (1314 309)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_v_b_4
 (10 5)  (1316 309)  (1316 309)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_v_b_4
 (13 6)  (1319 310)  (1319 310)  routing T_25_19.sp4_h_r_5 <X> T_25_19.sp4_v_t_40
 (25 6)  (1331 310)  (1331 310)  routing T_25_19.sp4_h_l_3 <X> T_25_19.lc_trk_g1_6
 (3 7)  (1309 311)  (1309 311)  routing T_25_19.sp12_h_l_23 <X> T_25_19.sp12_v_t_23
 (12 7)  (1318 311)  (1318 311)  routing T_25_19.sp4_h_r_5 <X> T_25_19.sp4_v_t_40
 (22 7)  (1328 311)  (1328 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (1329 311)  (1329 311)  routing T_25_19.sp4_h_l_3 <X> T_25_19.lc_trk_g1_6
 (24 7)  (1330 311)  (1330 311)  routing T_25_19.sp4_h_l_3 <X> T_25_19.lc_trk_g1_6
 (27 8)  (1333 312)  (1333 312)  routing T_25_19.lc_trk_g1_6 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 312)  (1336 312)  routing T_25_19.lc_trk_g1_6 <X> T_25_19.wire_bram/ram/WDATA_11
 (30 9)  (1336 313)  (1336 313)  routing T_25_19.lc_trk_g1_6 <X> T_25_19.wire_bram/ram/WDATA_11
 (39 9)  (1345 313)  (1345 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (4 12)  (1310 316)  (1310 316)  routing T_25_19.sp4_v_t_44 <X> T_25_19.sp4_v_b_9
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 318)  (1323 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 319)  (1306 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE


LogicTile_29_19

 (11 7)  (1521 311)  (1521 311)  routing T_29_19.sp4_h_r_9 <X> T_29_19.sp4_h_l_40
 (13 7)  (1523 311)  (1523 311)  routing T_29_19.sp4_h_r_9 <X> T_29_19.sp4_h_l_40


LogicTile_30_19

 (3 8)  (1567 312)  (1567 312)  routing T_30_19.sp12_v_t_22 <X> T_30_19.sp12_v_b_1
 (19 10)  (1583 314)  (1583 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (14 7)  (1740 311)  (1740 311)  routing T_33_19.span4_vert_t_14 <X> T_33_19.span4_vert_b_2
 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (0 11)  (1726 315)  (1726 315)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_3 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (12 5)  (5 293)  (5 293)  routing T_0_18.lc_trk_g1_3 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (5 10)  (12 298)  (12 298)  routing T_0_18.span4_vert_b_11 <X> T_0_18.lc_trk_g1_3
 (7 10)  (10 298)  (10 298)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 298)  (9 298)  routing T_0_18.span4_vert_b_11 <X> T_0_18.lc_trk_g1_3


LogicTile_6_18

 (26 0)  (314 288)  (314 288)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 288)  (315 288)  routing T_6_18.lc_trk_g1_2 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 288)  (317 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 288)  (320 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 288)  (321 288)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 288)  (322 288)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_0/in_3
 (26 1)  (314 289)  (314 289)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 289)  (316 289)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 289)  (317 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 289)  (318 289)  routing T_6_18.lc_trk_g1_2 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (37 1)  (325 289)  (325 289)  LC_0 Logic Functioning bit
 (39 1)  (327 289)  (327 289)  LC_0 Logic Functioning bit
 (40 1)  (328 289)  (328 289)  LC_0 Logic Functioning bit
 (41 1)  (329 289)  (329 289)  LC_0 Logic Functioning bit
 (42 1)  (330 289)  (330 289)  LC_0 Logic Functioning bit
 (43 1)  (331 289)  (331 289)  LC_0 Logic Functioning bit
 (51 1)  (339 289)  (339 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (16 2)  (304 290)  (304 290)  routing T_6_18.sp4_v_b_5 <X> T_6_18.lc_trk_g0_5
 (17 2)  (305 290)  (305 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (306 290)  (306 290)  routing T_6_18.sp4_v_b_5 <X> T_6_18.lc_trk_g0_5
 (28 2)  (316 290)  (316 290)  routing T_6_18.lc_trk_g2_0 <X> T_6_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 290)  (317 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 290)  (319 290)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 290)  (320 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 290)  (321 290)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 290)  (323 290)  routing T_6_18.lc_trk_g0_5 <X> T_6_18.input_2_1
 (38 2)  (326 290)  (326 290)  LC_1 Logic Functioning bit
 (39 2)  (327 290)  (327 290)  LC_1 Logic Functioning bit
 (40 2)  (328 290)  (328 290)  LC_1 Logic Functioning bit
 (42 2)  (330 290)  (330 290)  LC_1 Logic Functioning bit
 (52 2)  (340 290)  (340 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (314 291)  (314 291)  routing T_6_18.lc_trk_g1_2 <X> T_6_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 291)  (315 291)  routing T_6_18.lc_trk_g1_2 <X> T_6_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 291)  (317 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 291)  (319 291)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 291)  (320 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (37 3)  (325 291)  (325 291)  LC_1 Logic Functioning bit
 (38 3)  (326 291)  (326 291)  LC_1 Logic Functioning bit
 (42 3)  (330 291)  (330 291)  LC_1 Logic Functioning bit
 (43 3)  (331 291)  (331 291)  LC_1 Logic Functioning bit
 (25 4)  (313 292)  (313 292)  routing T_6_18.sp4_v_b_2 <X> T_6_18.lc_trk_g1_2
 (22 5)  (310 293)  (310 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (311 293)  (311 293)  routing T_6_18.sp4_v_b_2 <X> T_6_18.lc_trk_g1_2
 (16 6)  (304 294)  (304 294)  routing T_6_18.sp4_v_b_5 <X> T_6_18.lc_trk_g1_5
 (17 6)  (305 294)  (305 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (306 294)  (306 294)  routing T_6_18.sp4_v_b_5 <X> T_6_18.lc_trk_g1_5
 (16 9)  (304 297)  (304 297)  routing T_6_18.sp12_v_b_8 <X> T_6_18.lc_trk_g2_0
 (17 9)  (305 297)  (305 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (28 10)  (316 298)  (316 298)  routing T_6_18.lc_trk_g2_0 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 298)  (317 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 298)  (319 298)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 298)  (321 298)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 298)  (323 298)  routing T_6_18.lc_trk_g0_5 <X> T_6_18.input_2_5
 (39 10)  (327 298)  (327 298)  LC_5 Logic Functioning bit
 (40 10)  (328 298)  (328 298)  LC_5 Logic Functioning bit
 (51 10)  (339 298)  (339 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (310 299)  (310 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (311 299)  (311 299)  routing T_6_18.sp4_h_r_30 <X> T_6_18.lc_trk_g2_6
 (24 11)  (312 299)  (312 299)  routing T_6_18.sp4_h_r_30 <X> T_6_18.lc_trk_g2_6
 (25 11)  (313 299)  (313 299)  routing T_6_18.sp4_h_r_30 <X> T_6_18.lc_trk_g2_6
 (26 11)  (314 299)  (314 299)  routing T_6_18.lc_trk_g1_2 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 299)  (315 299)  routing T_6_18.lc_trk_g1_2 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 299)  (317 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 299)  (319 299)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 299)  (320 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (38 11)  (326 299)  (326 299)  LC_5 Logic Functioning bit
 (39 11)  (327 299)  (327 299)  LC_5 Logic Functioning bit
 (40 11)  (328 299)  (328 299)  LC_5 Logic Functioning bit
 (41 11)  (329 299)  (329 299)  LC_5 Logic Functioning bit
 (42 11)  (330 299)  (330 299)  LC_5 Logic Functioning bit
 (43 11)  (331 299)  (331 299)  LC_5 Logic Functioning bit
 (26 12)  (314 300)  (314 300)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 300)  (315 300)  routing T_6_18.lc_trk_g1_2 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 300)  (317 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 300)  (320 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 300)  (321 300)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 300)  (322 300)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 300)  (323 300)  routing T_6_18.lc_trk_g1_5 <X> T_6_18.input_2_6
 (39 12)  (327 300)  (327 300)  LC_6 Logic Functioning bit
 (40 12)  (328 300)  (328 300)  LC_6 Logic Functioning bit
 (42 12)  (330 300)  (330 300)  LC_6 Logic Functioning bit
 (43 12)  (331 300)  (331 300)  LC_6 Logic Functioning bit
 (51 12)  (339 300)  (339 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (16 13)  (304 301)  (304 301)  routing T_6_18.sp12_v_b_8 <X> T_6_18.lc_trk_g3_0
 (17 13)  (305 301)  (305 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (26 13)  (314 301)  (314 301)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 301)  (316 301)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 301)  (317 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 301)  (318 301)  routing T_6_18.lc_trk_g1_2 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (320 301)  (320 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (322 301)  (322 301)  routing T_6_18.lc_trk_g1_5 <X> T_6_18.input_2_6
 (36 13)  (324 301)  (324 301)  LC_6 Logic Functioning bit
 (40 13)  (328 301)  (328 301)  LC_6 Logic Functioning bit
 (41 13)  (329 301)  (329 301)  LC_6 Logic Functioning bit
 (42 13)  (330 301)  (330 301)  LC_6 Logic Functioning bit


LogicTile_7_18

 (25 0)  (367 288)  (367 288)  routing T_7_18.sp4_h_r_10 <X> T_7_18.lc_trk_g0_2
 (26 0)  (368 288)  (368 288)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (370 288)  (370 288)  routing T_7_18.lc_trk_g2_1 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 288)  (371 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 288)  (374 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 288)  (376 288)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (42 0)  (384 288)  (384 288)  LC_0 Logic Functioning bit
 (43 0)  (385 288)  (385 288)  LC_0 Logic Functioning bit
 (22 1)  (364 289)  (364 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (365 289)  (365 289)  routing T_7_18.sp4_h_r_10 <X> T_7_18.lc_trk_g0_2
 (24 1)  (366 289)  (366 289)  routing T_7_18.sp4_h_r_10 <X> T_7_18.lc_trk_g0_2
 (27 1)  (369 289)  (369 289)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 289)  (371 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 289)  (373 289)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 289)  (374 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (377 289)  (377 289)  routing T_7_18.lc_trk_g0_2 <X> T_7_18.input_2_0
 (36 1)  (378 289)  (378 289)  LC_0 Logic Functioning bit
 (37 1)  (379 289)  (379 289)  LC_0 Logic Functioning bit
 (53 1)  (395 289)  (395 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (27 2)  (369 290)  (369 290)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 290)  (371 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 290)  (372 290)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 290)  (373 290)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 290)  (374 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (382 290)  (382 290)  LC_1 Logic Functioning bit
 (41 2)  (383 290)  (383 290)  LC_1 Logic Functioning bit
 (42 2)  (384 290)  (384 290)  LC_1 Logic Functioning bit
 (43 2)  (385 290)  (385 290)  LC_1 Logic Functioning bit
 (14 3)  (356 291)  (356 291)  routing T_7_18.top_op_4 <X> T_7_18.lc_trk_g0_4
 (15 3)  (357 291)  (357 291)  routing T_7_18.top_op_4 <X> T_7_18.lc_trk_g0_4
 (17 3)  (359 291)  (359 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (369 291)  (369 291)  routing T_7_18.lc_trk_g1_0 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 291)  (371 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 291)  (372 291)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (378 291)  (378 291)  LC_1 Logic Functioning bit
 (38 3)  (380 291)  (380 291)  LC_1 Logic Functioning bit
 (41 3)  (383 291)  (383 291)  LC_1 Logic Functioning bit
 (43 3)  (385 291)  (385 291)  LC_1 Logic Functioning bit
 (14 4)  (356 292)  (356 292)  routing T_7_18.sp4_h_r_8 <X> T_7_18.lc_trk_g1_0
 (15 4)  (357 292)  (357 292)  routing T_7_18.sp4_h_l_4 <X> T_7_18.lc_trk_g1_1
 (16 4)  (358 292)  (358 292)  routing T_7_18.sp4_h_l_4 <X> T_7_18.lc_trk_g1_1
 (17 4)  (359 292)  (359 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (360 292)  (360 292)  routing T_7_18.sp4_h_l_4 <X> T_7_18.lc_trk_g1_1
 (28 4)  (370 292)  (370 292)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 292)  (371 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 292)  (372 292)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 292)  (374 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 292)  (375 292)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 292)  (376 292)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (379 292)  (379 292)  LC_2 Logic Functioning bit
 (39 4)  (381 292)  (381 292)  LC_2 Logic Functioning bit
 (40 4)  (382 292)  (382 292)  LC_2 Logic Functioning bit
 (42 4)  (384 292)  (384 292)  LC_2 Logic Functioning bit
 (50 4)  (392 292)  (392 292)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (357 293)  (357 293)  routing T_7_18.sp4_h_r_8 <X> T_7_18.lc_trk_g1_0
 (16 5)  (358 293)  (358 293)  routing T_7_18.sp4_h_r_8 <X> T_7_18.lc_trk_g1_0
 (17 5)  (359 293)  (359 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (360 293)  (360 293)  routing T_7_18.sp4_h_l_4 <X> T_7_18.lc_trk_g1_1
 (22 5)  (364 293)  (364 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (366 293)  (366 293)  routing T_7_18.top_op_2 <X> T_7_18.lc_trk_g1_2
 (25 5)  (367 293)  (367 293)  routing T_7_18.top_op_2 <X> T_7_18.lc_trk_g1_2
 (27 5)  (369 293)  (369 293)  routing T_7_18.lc_trk_g1_1 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 293)  (371 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 293)  (378 293)  LC_2 Logic Functioning bit
 (37 5)  (379 293)  (379 293)  LC_2 Logic Functioning bit
 (40 5)  (382 293)  (382 293)  LC_2 Logic Functioning bit
 (41 5)  (383 293)  (383 293)  LC_2 Logic Functioning bit
 (17 6)  (359 294)  (359 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 294)  (360 294)  routing T_7_18.wire_logic_cluster/lc_5/out <X> T_7_18.lc_trk_g1_5
 (21 6)  (363 294)  (363 294)  routing T_7_18.sp4_v_b_15 <X> T_7_18.lc_trk_g1_7
 (22 6)  (364 294)  (364 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (365 294)  (365 294)  routing T_7_18.sp4_v_b_15 <X> T_7_18.lc_trk_g1_7
 (27 6)  (369 294)  (369 294)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 294)  (370 294)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 294)  (371 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 294)  (373 294)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 294)  (374 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 294)  (376 294)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (39 6)  (381 294)  (381 294)  LC_3 Logic Functioning bit
 (40 6)  (382 294)  (382 294)  LC_3 Logic Functioning bit
 (41 6)  (383 294)  (383 294)  LC_3 Logic Functioning bit
 (42 6)  (384 294)  (384 294)  LC_3 Logic Functioning bit
 (50 6)  (392 294)  (392 294)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (363 295)  (363 295)  routing T_7_18.sp4_v_b_15 <X> T_7_18.lc_trk_g1_7
 (27 7)  (369 295)  (369 295)  routing T_7_18.lc_trk_g1_0 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 295)  (371 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (379 295)  (379 295)  LC_3 Logic Functioning bit
 (38 7)  (380 295)  (380 295)  LC_3 Logic Functioning bit
 (39 7)  (381 295)  (381 295)  LC_3 Logic Functioning bit
 (40 7)  (382 295)  (382 295)  LC_3 Logic Functioning bit
 (17 8)  (359 296)  (359 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (360 296)  (360 296)  routing T_7_18.wire_logic_cluster/lc_1/out <X> T_7_18.lc_trk_g2_1
 (13 10)  (355 298)  (355 298)  routing T_7_18.sp4_h_r_8 <X> T_7_18.sp4_v_t_45
 (17 10)  (359 298)  (359 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (368 298)  (368 298)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (371 298)  (371 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 298)  (372 298)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 298)  (374 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 298)  (375 298)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 298)  (376 298)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 298)  (378 298)  LC_5 Logic Functioning bit
 (39 10)  (381 298)  (381 298)  LC_5 Logic Functioning bit
 (41 10)  (383 298)  (383 298)  LC_5 Logic Functioning bit
 (42 10)  (384 298)  (384 298)  LC_5 Logic Functioning bit
 (12 11)  (354 299)  (354 299)  routing T_7_18.sp4_h_r_8 <X> T_7_18.sp4_v_t_45
 (18 11)  (360 299)  (360 299)  routing T_7_18.sp4_r_v_b_37 <X> T_7_18.lc_trk_g2_5
 (26 11)  (368 299)  (368 299)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 299)  (369 299)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 299)  (370 299)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 299)  (371 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 299)  (373 299)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 299)  (374 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (375 299)  (375 299)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.input_2_5
 (34 11)  (376 299)  (376 299)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.input_2_5
 (35 11)  (377 299)  (377 299)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.input_2_5
 (36 11)  (378 299)  (378 299)  LC_5 Logic Functioning bit
 (37 11)  (379 299)  (379 299)  LC_5 Logic Functioning bit
 (42 11)  (384 299)  (384 299)  LC_5 Logic Functioning bit
 (43 11)  (385 299)  (385 299)  LC_5 Logic Functioning bit
 (48 11)  (390 299)  (390 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (359 300)  (359 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (364 300)  (364 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (366 300)  (366 300)  routing T_7_18.tnl_op_3 <X> T_7_18.lc_trk_g3_3
 (25 12)  (367 300)  (367 300)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (26 12)  (368 300)  (368 300)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 300)  (370 300)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 300)  (371 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 300)  (372 300)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 300)  (374 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 300)  (376 300)  routing T_7_18.lc_trk_g1_0 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 300)  (377 300)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.input_2_6
 (37 12)  (379 300)  (379 300)  LC_6 Logic Functioning bit
 (41 12)  (383 300)  (383 300)  LC_6 Logic Functioning bit
 (14 13)  (356 301)  (356 301)  routing T_7_18.tnl_op_0 <X> T_7_18.lc_trk_g3_0
 (15 13)  (357 301)  (357 301)  routing T_7_18.tnl_op_0 <X> T_7_18.lc_trk_g3_0
 (17 13)  (359 301)  (359 301)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (360 301)  (360 301)  routing T_7_18.sp4_r_v_b_41 <X> T_7_18.lc_trk_g3_1
 (21 13)  (363 301)  (363 301)  routing T_7_18.tnl_op_3 <X> T_7_18.lc_trk_g3_3
 (22 13)  (364 301)  (364 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (365 301)  (365 301)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (24 13)  (366 301)  (366 301)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (29 13)  (371 301)  (371 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (374 301)  (374 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (376 301)  (376 301)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.input_2_6
 (35 13)  (377 301)  (377 301)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.input_2_6
 (37 13)  (379 301)  (379 301)  LC_6 Logic Functioning bit
 (39 13)  (381 301)  (381 301)  LC_6 Logic Functioning bit
 (41 13)  (383 301)  (383 301)  LC_6 Logic Functioning bit
 (43 13)  (385 301)  (385 301)  LC_6 Logic Functioning bit
 (25 14)  (367 302)  (367 302)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g3_6
 (8 15)  (350 303)  (350 303)  routing T_7_18.sp4_h_r_10 <X> T_7_18.sp4_v_t_47
 (9 15)  (351 303)  (351 303)  routing T_7_18.sp4_h_r_10 <X> T_7_18.sp4_v_t_47
 (22 15)  (364 303)  (364 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (365 303)  (365 303)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g3_6
 (25 15)  (367 303)  (367 303)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g3_6


RAM_Tile_8_18

 (4 11)  (400 299)  (400 299)  routing T_8_18.sp4_v_b_1 <X> T_8_18.sp4_h_l_43


LogicTile_9_18

 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 288)  (471 288)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 288)  (472 288)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 288)  (475 288)  LC_0 Logic Functioning bit
 (39 0)  (477 288)  (477 288)  LC_0 Logic Functioning bit
 (41 0)  (479 288)  (479 288)  LC_0 Logic Functioning bit
 (43 0)  (481 288)  (481 288)  LC_0 Logic Functioning bit
 (37 1)  (475 289)  (475 289)  LC_0 Logic Functioning bit
 (39 1)  (477 289)  (477 289)  LC_0 Logic Functioning bit
 (41 1)  (479 289)  (479 289)  LC_0 Logic Functioning bit
 (43 1)  (481 289)  (481 289)  LC_0 Logic Functioning bit
 (26 2)  (464 290)  (464 290)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 290)  (465 290)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 290)  (467 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 290)  (470 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 290)  (471 290)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 290)  (472 290)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (476 290)  (476 290)  LC_1 Logic Functioning bit
 (39 2)  (477 290)  (477 290)  LC_1 Logic Functioning bit
 (41 2)  (479 290)  (479 290)  LC_1 Logic Functioning bit
 (50 2)  (488 290)  (488 290)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (490 290)  (490 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (452 291)  (452 291)  routing T_9_18.top_op_4 <X> T_9_18.lc_trk_g0_4
 (15 3)  (453 291)  (453 291)  routing T_9_18.top_op_4 <X> T_9_18.lc_trk_g0_4
 (17 3)  (455 291)  (455 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (465 291)  (465 291)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 291)  (467 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 291)  (468 291)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (39 3)  (477 291)  (477 291)  LC_1 Logic Functioning bit
 (41 3)  (479 291)  (479 291)  LC_1 Logic Functioning bit
 (21 4)  (459 292)  (459 292)  routing T_9_18.sp4_h_r_11 <X> T_9_18.lc_trk_g1_3
 (22 4)  (460 292)  (460 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 292)  (461 292)  routing T_9_18.sp4_h_r_11 <X> T_9_18.lc_trk_g1_3
 (24 4)  (462 292)  (462 292)  routing T_9_18.sp4_h_r_11 <X> T_9_18.lc_trk_g1_3
 (15 5)  (453 293)  (453 293)  routing T_9_18.bot_op_0 <X> T_9_18.lc_trk_g1_0
 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (15 6)  (453 294)  (453 294)  routing T_9_18.top_op_5 <X> T_9_18.lc_trk_g1_5
 (17 6)  (455 294)  (455 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (460 294)  (460 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 294)  (462 294)  routing T_9_18.top_op_7 <X> T_9_18.lc_trk_g1_7
 (14 7)  (452 295)  (452 295)  routing T_9_18.sp4_h_r_4 <X> T_9_18.lc_trk_g1_4
 (15 7)  (453 295)  (453 295)  routing T_9_18.sp4_h_r_4 <X> T_9_18.lc_trk_g1_4
 (16 7)  (454 295)  (454 295)  routing T_9_18.sp4_h_r_4 <X> T_9_18.lc_trk_g1_4
 (17 7)  (455 295)  (455 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (456 295)  (456 295)  routing T_9_18.top_op_5 <X> T_9_18.lc_trk_g1_5
 (21 7)  (459 295)  (459 295)  routing T_9_18.top_op_7 <X> T_9_18.lc_trk_g1_7
 (21 8)  (459 296)  (459 296)  routing T_9_18.rgt_op_3 <X> T_9_18.lc_trk_g2_3
 (22 8)  (460 296)  (460 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 296)  (462 296)  routing T_9_18.rgt_op_3 <X> T_9_18.lc_trk_g2_3
 (26 8)  (464 296)  (464 296)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 296)  (465 296)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 296)  (466 296)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 296)  (468 296)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 296)  (469 296)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 296)  (471 296)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 296)  (473 296)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.input_2_4
 (36 8)  (474 296)  (474 296)  LC_4 Logic Functioning bit
 (39 8)  (477 296)  (477 296)  LC_4 Logic Functioning bit
 (41 8)  (479 296)  (479 296)  LC_4 Logic Functioning bit
 (43 8)  (481 296)  (481 296)  LC_4 Logic Functioning bit
 (26 9)  (464 297)  (464 297)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 297)  (465 297)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 297)  (470 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (471 297)  (471 297)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.input_2_4
 (34 9)  (472 297)  (472 297)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.input_2_4
 (37 9)  (475 297)  (475 297)  LC_4 Logic Functioning bit
 (38 9)  (476 297)  (476 297)  LC_4 Logic Functioning bit
 (41 9)  (479 297)  (479 297)  LC_4 Logic Functioning bit
 (43 9)  (481 297)  (481 297)  LC_4 Logic Functioning bit
 (15 10)  (453 298)  (453 298)  routing T_9_18.sp4_h_l_16 <X> T_9_18.lc_trk_g2_5
 (16 10)  (454 298)  (454 298)  routing T_9_18.sp4_h_l_16 <X> T_9_18.lc_trk_g2_5
 (17 10)  (455 298)  (455 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (463 298)  (463 298)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g2_6
 (27 10)  (465 298)  (465 298)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 298)  (468 298)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 298)  (469 298)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (38 10)  (476 298)  (476 298)  LC_5 Logic Functioning bit
 (43 10)  (481 298)  (481 298)  LC_5 Logic Functioning bit
 (50 10)  (488 298)  (488 298)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (456 299)  (456 299)  routing T_9_18.sp4_h_l_16 <X> T_9_18.lc_trk_g2_5
 (22 11)  (460 299)  (460 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (461 299)  (461 299)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g2_6
 (25 11)  (463 299)  (463 299)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g2_6
 (26 11)  (464 299)  (464 299)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 299)  (465 299)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 299)  (466 299)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (475 299)  (475 299)  LC_5 Logic Functioning bit
 (40 11)  (478 299)  (478 299)  LC_5 Logic Functioning bit
 (51 11)  (489 299)  (489 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (463 300)  (463 300)  routing T_9_18.sp4_h_r_34 <X> T_9_18.lc_trk_g3_2
 (26 12)  (464 300)  (464 300)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 300)  (465 300)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 300)  (467 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 300)  (468 300)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 300)  (470 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 300)  (471 300)  routing T_9_18.lc_trk_g2_3 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 300)  (473 300)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_6
 (36 12)  (474 300)  (474 300)  LC_6 Logic Functioning bit
 (39 12)  (477 300)  (477 300)  LC_6 Logic Functioning bit
 (41 12)  (479 300)  (479 300)  LC_6 Logic Functioning bit
 (42 12)  (480 300)  (480 300)  LC_6 Logic Functioning bit
 (14 13)  (452 301)  (452 301)  routing T_9_18.sp4_r_v_b_40 <X> T_9_18.lc_trk_g3_0
 (17 13)  (455 301)  (455 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (456 301)  (456 301)  routing T_9_18.sp4_r_v_b_41 <X> T_9_18.lc_trk_g3_1
 (22 13)  (460 301)  (460 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (461 301)  (461 301)  routing T_9_18.sp4_h_r_34 <X> T_9_18.lc_trk_g3_2
 (24 13)  (462 301)  (462 301)  routing T_9_18.sp4_h_r_34 <X> T_9_18.lc_trk_g3_2
 (28 13)  (466 301)  (466 301)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 301)  (467 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 301)  (469 301)  routing T_9_18.lc_trk_g2_3 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 301)  (470 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (471 301)  (471 301)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_6
 (35 13)  (473 301)  (473 301)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_6
 (40 13)  (478 301)  (478 301)  LC_6 Logic Functioning bit
 (43 13)  (481 301)  (481 301)  LC_6 Logic Functioning bit
 (8 14)  (446 302)  (446 302)  routing T_9_18.sp4_v_t_41 <X> T_9_18.sp4_h_l_47
 (9 14)  (447 302)  (447 302)  routing T_9_18.sp4_v_t_41 <X> T_9_18.sp4_h_l_47
 (10 14)  (448 302)  (448 302)  routing T_9_18.sp4_v_t_41 <X> T_9_18.sp4_h_l_47
 (16 14)  (454 302)  (454 302)  routing T_9_18.sp12_v_b_21 <X> T_9_18.lc_trk_g3_5
 (17 14)  (455 302)  (455 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (14 15)  (452 303)  (452 303)  routing T_9_18.sp12_v_b_20 <X> T_9_18.lc_trk_g3_4
 (16 15)  (454 303)  (454 303)  routing T_9_18.sp12_v_b_20 <X> T_9_18.lc_trk_g3_4
 (17 15)  (455 303)  (455 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (456 303)  (456 303)  routing T_9_18.sp12_v_b_21 <X> T_9_18.lc_trk_g3_5


LogicTile_10_18

 (14 0)  (506 288)  (506 288)  routing T_10_18.sp4_h_r_8 <X> T_10_18.lc_trk_g0_0
 (31 0)  (523 288)  (523 288)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 288)  (526 288)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 288)  (528 288)  LC_0 Logic Functioning bit
 (37 0)  (529 288)  (529 288)  LC_0 Logic Functioning bit
 (38 0)  (530 288)  (530 288)  LC_0 Logic Functioning bit
 (39 0)  (531 288)  (531 288)  LC_0 Logic Functioning bit
 (45 0)  (537 288)  (537 288)  LC_0 Logic Functioning bit
 (46 0)  (538 288)  (538 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (507 289)  (507 289)  routing T_10_18.sp4_h_r_8 <X> T_10_18.lc_trk_g0_0
 (16 1)  (508 289)  (508 289)  routing T_10_18.sp4_h_r_8 <X> T_10_18.lc_trk_g0_0
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (514 289)  (514 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (515 289)  (515 289)  routing T_10_18.sp4_h_r_2 <X> T_10_18.lc_trk_g0_2
 (24 1)  (516 289)  (516 289)  routing T_10_18.sp4_h_r_2 <X> T_10_18.lc_trk_g0_2
 (25 1)  (517 289)  (517 289)  routing T_10_18.sp4_h_r_2 <X> T_10_18.lc_trk_g0_2
 (31 1)  (523 289)  (523 289)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 289)  (528 289)  LC_0 Logic Functioning bit
 (37 1)  (529 289)  (529 289)  LC_0 Logic Functioning bit
 (38 1)  (530 289)  (530 289)  LC_0 Logic Functioning bit
 (39 1)  (531 289)  (531 289)  LC_0 Logic Functioning bit
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 290)  (506 290)  routing T_10_18.wire_logic_cluster/lc_4/out <X> T_10_18.lc_trk_g0_4
 (15 2)  (507 290)  (507 290)  routing T_10_18.sp12_h_r_5 <X> T_10_18.lc_trk_g0_5
 (17 2)  (509 290)  (509 290)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (510 290)  (510 290)  routing T_10_18.sp12_h_r_5 <X> T_10_18.lc_trk_g0_5
 (26 2)  (518 290)  (518 290)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 290)  (519 290)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 290)  (520 290)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 290)  (522 290)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 290)  (525 290)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (510 291)  (510 291)  routing T_10_18.sp12_h_r_5 <X> T_10_18.lc_trk_g0_5
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 291)  (522 291)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 291)  (524 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (526 291)  (526 291)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.input_2_1
 (35 3)  (527 291)  (527 291)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.input_2_1
 (36 3)  (528 291)  (528 291)  LC_1 Logic Functioning bit
 (1 4)  (493 292)  (493 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (518 292)  (518 292)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (43 4)  (535 292)  (535 292)  LC_2 Logic Functioning bit
 (50 4)  (542 292)  (542 292)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (492 293)  (492 293)  routing T_10_18.glb_netwk_3 <X> T_10_18.wire_logic_cluster/lc_7/cen
 (22 5)  (514 293)  (514 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (515 293)  (515 293)  routing T_10_18.sp4_h_r_2 <X> T_10_18.lc_trk_g1_2
 (24 5)  (516 293)  (516 293)  routing T_10_18.sp4_h_r_2 <X> T_10_18.lc_trk_g1_2
 (25 5)  (517 293)  (517 293)  routing T_10_18.sp4_h_r_2 <X> T_10_18.lc_trk_g1_2
 (26 5)  (518 293)  (518 293)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 293)  (519 293)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 293)  (528 293)  LC_2 Logic Functioning bit
 (37 5)  (529 293)  (529 293)  LC_2 Logic Functioning bit
 (38 5)  (530 293)  (530 293)  LC_2 Logic Functioning bit
 (41 5)  (533 293)  (533 293)  LC_2 Logic Functioning bit
 (42 5)  (534 293)  (534 293)  LC_2 Logic Functioning bit
 (43 5)  (535 293)  (535 293)  LC_2 Logic Functioning bit
 (8 6)  (500 294)  (500 294)  routing T_10_18.sp4_h_r_4 <X> T_10_18.sp4_h_l_41
 (21 6)  (513 294)  (513 294)  routing T_10_18.wire_logic_cluster/lc_7/out <X> T_10_18.lc_trk_g1_7
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 294)  (517 294)  routing T_10_18.sp4_h_r_14 <X> T_10_18.lc_trk_g1_6
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 294)  (523 294)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 294)  (525 294)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 294)  (528 294)  LC_3 Logic Functioning bit
 (41 6)  (533 294)  (533 294)  LC_3 Logic Functioning bit
 (43 6)  (535 294)  (535 294)  LC_3 Logic Functioning bit
 (46 6)  (538 294)  (538 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (542 294)  (542 294)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (544 294)  (544 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (545 294)  (545 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (514 295)  (514 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (515 295)  (515 295)  routing T_10_18.sp4_h_r_14 <X> T_10_18.lc_trk_g1_6
 (24 7)  (516 295)  (516 295)  routing T_10_18.sp4_h_r_14 <X> T_10_18.lc_trk_g1_6
 (27 7)  (519 295)  (519 295)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 295)  (520 295)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 295)  (523 295)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 295)  (528 295)  LC_3 Logic Functioning bit
 (38 7)  (530 295)  (530 295)  LC_3 Logic Functioning bit
 (39 7)  (531 295)  (531 295)  LC_3 Logic Functioning bit
 (41 7)  (533 295)  (533 295)  LC_3 Logic Functioning bit
 (43 7)  (535 295)  (535 295)  LC_3 Logic Functioning bit
 (51 7)  (543 295)  (543 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (545 295)  (545 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (506 296)  (506 296)  routing T_10_18.wire_logic_cluster/lc_0/out <X> T_10_18.lc_trk_g2_0
 (15 8)  (507 296)  (507 296)  routing T_10_18.rgt_op_1 <X> T_10_18.lc_trk_g2_1
 (17 8)  (509 296)  (509 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (510 296)  (510 296)  routing T_10_18.rgt_op_1 <X> T_10_18.lc_trk_g2_1
 (31 8)  (523 296)  (523 296)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 296)  (526 296)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 296)  (528 296)  LC_4 Logic Functioning bit
 (37 8)  (529 296)  (529 296)  LC_4 Logic Functioning bit
 (38 8)  (530 296)  (530 296)  LC_4 Logic Functioning bit
 (39 8)  (531 296)  (531 296)  LC_4 Logic Functioning bit
 (45 8)  (537 296)  (537 296)  LC_4 Logic Functioning bit
 (17 9)  (509 297)  (509 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (31 9)  (523 297)  (523 297)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 297)  (528 297)  LC_4 Logic Functioning bit
 (37 9)  (529 297)  (529 297)  LC_4 Logic Functioning bit
 (38 9)  (530 297)  (530 297)  LC_4 Logic Functioning bit
 (39 9)  (531 297)  (531 297)  LC_4 Logic Functioning bit
 (21 10)  (513 298)  (513 298)  routing T_10_18.rgt_op_7 <X> T_10_18.lc_trk_g2_7
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (516 298)  (516 298)  routing T_10_18.rgt_op_7 <X> T_10_18.lc_trk_g2_7
 (25 10)  (517 298)  (517 298)  routing T_10_18.wire_logic_cluster/lc_6/out <X> T_10_18.lc_trk_g2_6
 (27 10)  (519 298)  (519 298)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 298)  (522 298)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 298)  (523 298)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (527 298)  (527 298)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_5
 (40 10)  (532 298)  (532 298)  LC_5 Logic Functioning bit
 (41 10)  (533 298)  (533 298)  LC_5 Logic Functioning bit
 (42 10)  (534 298)  (534 298)  LC_5 Logic Functioning bit
 (8 11)  (500 299)  (500 299)  routing T_10_18.sp4_h_r_1 <X> T_10_18.sp4_v_t_42
 (9 11)  (501 299)  (501 299)  routing T_10_18.sp4_h_r_1 <X> T_10_18.sp4_v_t_42
 (10 11)  (502 299)  (502 299)  routing T_10_18.sp4_h_r_1 <X> T_10_18.sp4_v_t_42
 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (522 299)  (522 299)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 299)  (524 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (525 299)  (525 299)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_5
 (35 11)  (527 299)  (527 299)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_5
 (40 11)  (532 299)  (532 299)  LC_5 Logic Functioning bit
 (41 11)  (533 299)  (533 299)  LC_5 Logic Functioning bit
 (42 11)  (534 299)  (534 299)  LC_5 Logic Functioning bit
 (14 12)  (506 300)  (506 300)  routing T_10_18.rgt_op_0 <X> T_10_18.lc_trk_g3_0
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (520 300)  (520 300)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 300)  (523 300)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (38 12)  (530 300)  (530 300)  LC_6 Logic Functioning bit
 (39 12)  (531 300)  (531 300)  LC_6 Logic Functioning bit
 (40 12)  (532 300)  (532 300)  LC_6 Logic Functioning bit
 (41 12)  (533 300)  (533 300)  LC_6 Logic Functioning bit
 (43 12)  (535 300)  (535 300)  LC_6 Logic Functioning bit
 (50 12)  (542 300)  (542 300)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (507 301)  (507 301)  routing T_10_18.rgt_op_0 <X> T_10_18.lc_trk_g3_0
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (513 301)  (513 301)  routing T_10_18.sp4_r_v_b_43 <X> T_10_18.lc_trk_g3_3
 (26 13)  (518 301)  (518 301)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (528 301)  (528 301)  LC_6 Logic Functioning bit
 (38 13)  (530 301)  (530 301)  LC_6 Logic Functioning bit
 (39 13)  (531 301)  (531 301)  LC_6 Logic Functioning bit
 (40 13)  (532 301)  (532 301)  LC_6 Logic Functioning bit
 (41 13)  (533 301)  (533 301)  LC_6 Logic Functioning bit
 (42 13)  (534 301)  (534 301)  LC_6 Logic Functioning bit
 (43 13)  (535 301)  (535 301)  LC_6 Logic Functioning bit
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (21 14)  (513 302)  (513 302)  routing T_10_18.rgt_op_7 <X> T_10_18.lc_trk_g3_7
 (22 14)  (514 302)  (514 302)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (516 302)  (516 302)  routing T_10_18.rgt_op_7 <X> T_10_18.lc_trk_g3_7
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 302)  (525 302)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 302)  (526 302)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (37 14)  (529 302)  (529 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (39 14)  (531 302)  (531 302)  LC_7 Logic Functioning bit
 (45 14)  (537 302)  (537 302)  LC_7 Logic Functioning bit
 (0 15)  (492 303)  (492 303)  routing T_10_18.glb_netwk_2 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (31 15)  (523 303)  (523 303)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (38 15)  (530 303)  (530 303)  LC_7 Logic Functioning bit
 (39 15)  (531 303)  (531 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (14 0)  (560 288)  (560 288)  routing T_11_18.lft_op_0 <X> T_11_18.lc_trk_g0_0
 (25 0)  (571 288)  (571 288)  routing T_11_18.sp4_h_r_10 <X> T_11_18.lc_trk_g0_2
 (26 0)  (572 288)  (572 288)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 288)  (574 288)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 288)  (576 288)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 288)  (579 288)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (39 0)  (585 288)  (585 288)  LC_0 Logic Functioning bit
 (40 0)  (586 288)  (586 288)  LC_0 Logic Functioning bit
 (41 0)  (587 288)  (587 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (15 1)  (561 289)  (561 289)  routing T_11_18.lft_op_0 <X> T_11_18.lc_trk_g0_0
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (569 289)  (569 289)  routing T_11_18.sp4_h_r_10 <X> T_11_18.lc_trk_g0_2
 (24 1)  (570 289)  (570 289)  routing T_11_18.sp4_h_r_10 <X> T_11_18.lc_trk_g0_2
 (27 1)  (573 289)  (573 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 289)  (574 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (581 289)  (581 289)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.input_2_0
 (37 1)  (583 289)  (583 289)  LC_0 Logic Functioning bit
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (39 1)  (585 289)  (585 289)  LC_0 Logic Functioning bit
 (40 1)  (586 289)  (586 289)  LC_0 Logic Functioning bit
 (41 1)  (587 289)  (587 289)  LC_0 Logic Functioning bit
 (42 1)  (588 289)  (588 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (567 290)  (567 290)  routing T_11_18.lft_op_7 <X> T_11_18.lc_trk_g0_7
 (22 2)  (568 290)  (568 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 290)  (570 290)  routing T_11_18.lft_op_7 <X> T_11_18.lc_trk_g0_7
 (31 2)  (577 290)  (577 290)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (38 2)  (584 290)  (584 290)  LC_1 Logic Functioning bit
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (45 2)  (591 290)  (591 290)  LC_1 Logic Functioning bit
 (31 3)  (577 291)  (577 291)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 291)  (582 291)  LC_1 Logic Functioning bit
 (37 3)  (583 291)  (583 291)  LC_1 Logic Functioning bit
 (38 3)  (584 291)  (584 291)  LC_1 Logic Functioning bit
 (39 3)  (585 291)  (585 291)  LC_1 Logic Functioning bit
 (1 4)  (547 292)  (547 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (567 292)  (567 292)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g1_3
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 292)  (571 292)  routing T_11_18.sp4_h_r_10 <X> T_11_18.lc_trk_g1_2
 (31 4)  (577 292)  (577 292)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (37 4)  (583 292)  (583 292)  LC_2 Logic Functioning bit
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (39 4)  (585 292)  (585 292)  LC_2 Logic Functioning bit
 (45 4)  (591 292)  (591 292)  LC_2 Logic Functioning bit
 (0 5)  (546 293)  (546 293)  routing T_11_18.glb_netwk_3 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (569 293)  (569 293)  routing T_11_18.sp4_h_r_10 <X> T_11_18.lc_trk_g1_2
 (24 5)  (570 293)  (570 293)  routing T_11_18.sp4_h_r_10 <X> T_11_18.lc_trk_g1_2
 (36 5)  (582 293)  (582 293)  LC_2 Logic Functioning bit
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (38 5)  (584 293)  (584 293)  LC_2 Logic Functioning bit
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (51 5)  (597 293)  (597 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (558 294)  (558 294)  routing T_11_18.sp4_v_t_46 <X> T_11_18.sp4_h_l_40
 (14 6)  (560 294)  (560 294)  routing T_11_18.sp12_h_l_3 <X> T_11_18.lc_trk_g1_4
 (21 6)  (567 294)  (567 294)  routing T_11_18.wire_logic_cluster/lc_7/out <X> T_11_18.lc_trk_g1_7
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 294)  (580 294)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 294)  (581 294)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.input_2_3
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (39 6)  (585 294)  (585 294)  LC_3 Logic Functioning bit
 (41 6)  (587 294)  (587 294)  LC_3 Logic Functioning bit
 (11 7)  (557 295)  (557 295)  routing T_11_18.sp4_v_t_46 <X> T_11_18.sp4_h_l_40
 (13 7)  (559 295)  (559 295)  routing T_11_18.sp4_v_t_46 <X> T_11_18.sp4_h_l_40
 (14 7)  (560 295)  (560 295)  routing T_11_18.sp12_h_l_3 <X> T_11_18.lc_trk_g1_4
 (15 7)  (561 295)  (561 295)  routing T_11_18.sp12_h_l_3 <X> T_11_18.lc_trk_g1_4
 (17 7)  (563 295)  (563 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 7)  (572 295)  (572 295)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 295)  (573 295)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 295)  (578 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (579 295)  (579 295)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.input_2_3
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (38 7)  (584 295)  (584 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (40 7)  (586 295)  (586 295)  LC_3 Logic Functioning bit
 (42 7)  (588 295)  (588 295)  LC_3 Logic Functioning bit
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 296)  (564 296)  routing T_11_18.wire_logic_cluster/lc_1/out <X> T_11_18.lc_trk_g2_1
 (26 8)  (572 296)  (572 296)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 296)  (576 296)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 296)  (580 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (43 8)  (589 296)  (589 296)  LC_4 Logic Functioning bit
 (15 9)  (561 297)  (561 297)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g2_0
 (16 9)  (562 297)  (562 297)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g2_0
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (572 297)  (572 297)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 297)  (573 297)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 297)  (576 297)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 297)  (578 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (579 297)  (579 297)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.input_2_4
 (34 9)  (580 297)  (580 297)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.input_2_4
 (12 10)  (558 298)  (558 298)  routing T_11_18.sp4_v_t_39 <X> T_11_18.sp4_h_l_45
 (15 10)  (561 298)  (561 298)  routing T_11_18.sp4_h_l_16 <X> T_11_18.lc_trk_g2_5
 (16 10)  (562 298)  (562 298)  routing T_11_18.sp4_h_l_16 <X> T_11_18.lc_trk_g2_5
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 298)  (577 298)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 298)  (579 298)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 298)  (580 298)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (584 298)  (584 298)  LC_5 Logic Functioning bit
 (40 10)  (586 298)  (586 298)  LC_5 Logic Functioning bit
 (42 10)  (588 298)  (588 298)  LC_5 Logic Functioning bit
 (50 10)  (596 298)  (596 298)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (557 299)  (557 299)  routing T_11_18.sp4_v_t_39 <X> T_11_18.sp4_h_l_45
 (13 11)  (559 299)  (559 299)  routing T_11_18.sp4_v_t_39 <X> T_11_18.sp4_h_l_45
 (18 11)  (564 299)  (564 299)  routing T_11_18.sp4_h_l_16 <X> T_11_18.lc_trk_g2_5
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (569 299)  (569 299)  routing T_11_18.sp4_h_r_30 <X> T_11_18.lc_trk_g2_6
 (24 11)  (570 299)  (570 299)  routing T_11_18.sp4_h_r_30 <X> T_11_18.lc_trk_g2_6
 (25 11)  (571 299)  (571 299)  routing T_11_18.sp4_h_r_30 <X> T_11_18.lc_trk_g2_6
 (26 11)  (572 299)  (572 299)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 299)  (573 299)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (38 11)  (584 299)  (584 299)  LC_5 Logic Functioning bit
 (39 11)  (585 299)  (585 299)  LC_5 Logic Functioning bit
 (40 11)  (586 299)  (586 299)  LC_5 Logic Functioning bit
 (41 11)  (587 299)  (587 299)  LC_5 Logic Functioning bit
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.wire_logic_cluster/lc_1/out <X> T_11_18.lc_trk_g3_1
 (25 12)  (571 300)  (571 300)  routing T_11_18.rgt_op_2 <X> T_11_18.lc_trk_g3_2
 (27 12)  (573 300)  (573 300)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 300)  (574 300)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 300)  (576 300)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 300)  (579 300)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 300)  (582 300)  LC_6 Logic Functioning bit
 (37 12)  (583 300)  (583 300)  LC_6 Logic Functioning bit
 (42 12)  (588 300)  (588 300)  LC_6 Logic Functioning bit
 (43 12)  (589 300)  (589 300)  LC_6 Logic Functioning bit
 (46 12)  (592 300)  (592 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (596 300)  (596 300)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (597 300)  (597 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 301)  (570 301)  routing T_11_18.rgt_op_2 <X> T_11_18.lc_trk_g3_2
 (26 13)  (572 301)  (572 301)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 301)  (576 301)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 301)  (577 301)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 301)  (583 301)  LC_6 Logic Functioning bit
 (43 13)  (589 301)  (589 301)  LC_6 Logic Functioning bit
 (46 13)  (592 301)  (592 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (599 301)  (599 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (10 14)  (556 302)  (556 302)  routing T_11_18.sp4_v_b_5 <X> T_11_18.sp4_h_l_47
 (14 14)  (560 302)  (560 302)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g3_4
 (15 14)  (561 302)  (561 302)  routing T_11_18.rgt_op_5 <X> T_11_18.lc_trk_g3_5
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 302)  (564 302)  routing T_11_18.rgt_op_5 <X> T_11_18.lc_trk_g3_5
 (25 14)  (571 302)  (571 302)  routing T_11_18.bnl_op_6 <X> T_11_18.lc_trk_g3_6
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 302)  (579 302)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 302)  (582 302)  LC_7 Logic Functioning bit
 (37 14)  (583 302)  (583 302)  LC_7 Logic Functioning bit
 (38 14)  (584 302)  (584 302)  LC_7 Logic Functioning bit
 (39 14)  (585 302)  (585 302)  LC_7 Logic Functioning bit
 (45 14)  (591 302)  (591 302)  LC_7 Logic Functioning bit
 (0 15)  (546 303)  (546 303)  routing T_11_18.glb_netwk_2 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (8 15)  (554 303)  (554 303)  routing T_11_18.sp4_h_r_10 <X> T_11_18.sp4_v_t_47
 (9 15)  (555 303)  (555 303)  routing T_11_18.sp4_h_r_10 <X> T_11_18.sp4_v_t_47
 (14 15)  (560 303)  (560 303)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g3_4
 (16 15)  (562 303)  (562 303)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (568 303)  (568 303)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (571 303)  (571 303)  routing T_11_18.bnl_op_6 <X> T_11_18.lc_trk_g3_6
 (36 15)  (582 303)  (582 303)  LC_7 Logic Functioning bit
 (37 15)  (583 303)  (583 303)  LC_7 Logic Functioning bit
 (38 15)  (584 303)  (584 303)  LC_7 Logic Functioning bit
 (39 15)  (585 303)  (585 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 288)  (628 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 288)  (635 288)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.input_2_0
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (40 0)  (640 288)  (640 288)  LC_0 Logic Functioning bit
 (42 0)  (642 288)  (642 288)  LC_0 Logic Functioning bit
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (634 289)  (634 289)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (40 1)  (640 289)  (640 289)  LC_0 Logic Functioning bit
 (47 1)  (647 289)  (647 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (604 290)  (604 290)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_v_t_37
 (14 2)  (614 290)  (614 290)  routing T_12_18.bnr_op_4 <X> T_12_18.lc_trk_g0_4
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (5 3)  (605 291)  (605 291)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_v_t_37
 (14 3)  (614 291)  (614 291)  routing T_12_18.bnr_op_4 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (36 3)  (636 291)  (636 291)  LC_1 Logic Functioning bit
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (39 3)  (639 291)  (639 291)  LC_1 Logic Functioning bit
 (1 4)  (601 292)  (601 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 292)  (618 292)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g1_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (37 4)  (637 292)  (637 292)  LC_2 Logic Functioning bit
 (38 4)  (638 292)  (638 292)  LC_2 Logic Functioning bit
 (39 4)  (639 292)  (639 292)  LC_2 Logic Functioning bit
 (45 4)  (645 292)  (645 292)  LC_2 Logic Functioning bit
 (0 5)  (600 293)  (600 293)  routing T_12_18.glb_netwk_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (31 5)  (631 293)  (631 293)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 293)  (636 293)  LC_2 Logic Functioning bit
 (37 5)  (637 293)  (637 293)  LC_2 Logic Functioning bit
 (38 5)  (638 293)  (638 293)  LC_2 Logic Functioning bit
 (39 5)  (639 293)  (639 293)  LC_2 Logic Functioning bit
 (48 5)  (648 293)  (648 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g1_5
 (21 6)  (621 294)  (621 294)  routing T_12_18.lft_op_7 <X> T_12_18.lc_trk_g1_7
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (624 294)  (624 294)  routing T_12_18.lft_op_7 <X> T_12_18.lc_trk_g1_7
 (25 6)  (625 294)  (625 294)  routing T_12_18.bnr_op_6 <X> T_12_18.lc_trk_g1_6
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 294)  (630 294)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 294)  (633 294)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (40 6)  (640 294)  (640 294)  LC_3 Logic Functioning bit
 (42 6)  (642 294)  (642 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (625 295)  (625 295)  routing T_12_18.bnr_op_6 <X> T_12_18.lc_trk_g1_6
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 295)  (628 295)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 295)  (631 295)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (633 295)  (633 295)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.input_2_3
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (40 7)  (640 295)  (640 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (42 7)  (642 295)  (642 295)  LC_3 Logic Functioning bit
 (14 8)  (614 296)  (614 296)  routing T_12_18.rgt_op_0 <X> T_12_18.lc_trk_g2_0
 (15 8)  (615 296)  (615 296)  routing T_12_18.rgt_op_1 <X> T_12_18.lc_trk_g2_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 296)  (618 296)  routing T_12_18.rgt_op_1 <X> T_12_18.lc_trk_g2_1
 (25 8)  (625 296)  (625 296)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g2_2
 (31 8)  (631 296)  (631 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (41 8)  (641 296)  (641 296)  LC_4 Logic Functioning bit
 (50 8)  (650 296)  (650 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 296)  (651 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (615 297)  (615 297)  routing T_12_18.rgt_op_0 <X> T_12_18.lc_trk_g2_0
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (38 9)  (638 297)  (638 297)  LC_4 Logic Functioning bit
 (40 9)  (640 297)  (640 297)  LC_4 Logic Functioning bit
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 298)  (633 298)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (37 10)  (637 298)  (637 298)  LC_5 Logic Functioning bit
 (38 10)  (638 298)  (638 298)  LC_5 Logic Functioning bit
 (39 10)  (639 298)  (639 298)  LC_5 Logic Functioning bit
 (45 10)  (645 298)  (645 298)  LC_5 Logic Functioning bit
 (46 10)  (646 298)  (646 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (38 11)  (638 299)  (638 299)  LC_5 Logic Functioning bit
 (39 11)  (639 299)  (639 299)  LC_5 Logic Functioning bit
 (14 12)  (614 300)  (614 300)  routing T_12_18.sp4_h_r_40 <X> T_12_18.lc_trk_g3_0
 (25 12)  (625 300)  (625 300)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g3_2
 (27 12)  (627 300)  (627 300)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 300)  (631 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (39 12)  (639 300)  (639 300)  LC_6 Logic Functioning bit
 (40 12)  (640 300)  (640 300)  LC_6 Logic Functioning bit
 (42 12)  (642 300)  (642 300)  LC_6 Logic Functioning bit
 (14 13)  (614 301)  (614 301)  routing T_12_18.sp4_h_r_40 <X> T_12_18.lc_trk_g3_0
 (15 13)  (615 301)  (615 301)  routing T_12_18.sp4_h_r_40 <X> T_12_18.lc_trk_g3_0
 (16 13)  (616 301)  (616 301)  routing T_12_18.sp4_h_r_40 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (627 301)  (627 301)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (40 13)  (640 301)  (640 301)  LC_6 Logic Functioning bit
 (42 13)  (642 301)  (642 301)  LC_6 Logic Functioning bit
 (48 13)  (648 301)  (648 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (26 14)  (626 302)  (626 302)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 302)  (637 302)  LC_7 Logic Functioning bit
 (39 14)  (639 302)  (639 302)  LC_7 Logic Functioning bit
 (41 14)  (641 302)  (641 302)  LC_7 Logic Functioning bit
 (43 14)  (643 302)  (643 302)  LC_7 Logic Functioning bit
 (0 15)  (600 303)  (600 303)  routing T_12_18.glb_netwk_2 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 303)  (624 303)  routing T_12_18.tnr_op_6 <X> T_12_18.lc_trk_g3_6
 (26 15)  (626 303)  (626 303)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 303)  (628 303)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (38 15)  (638 303)  (638 303)  LC_7 Logic Functioning bit
 (40 15)  (640 303)  (640 303)  LC_7 Logic Functioning bit
 (42 15)  (642 303)  (642 303)  LC_7 Logic Functioning bit
 (48 15)  (648 303)  (648 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_18

 (5 0)  (659 288)  (659 288)  routing T_13_18.sp4_v_t_37 <X> T_13_18.sp4_h_r_0
 (15 0)  (669 288)  (669 288)  routing T_13_18.top_op_1 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (44 0)  (698 288)  (698 288)  LC_0 Logic Functioning bit
 (47 0)  (701 288)  (701 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (672 289)  (672 289)  routing T_13_18.top_op_1 <X> T_13_18.lc_trk_g0_1
 (40 1)  (694 289)  (694 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (42 1)  (696 289)  (696 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (49 1)  (703 289)  (703 289)  Carry_In_Mux bit 

 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (47 2)  (701 290)  (701 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (47 3)  (701 291)  (701 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (705 291)  (705 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (655 292)  (655 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (654 293)  (654 293)  routing T_13_18.glb_netwk_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (5 6)  (659 294)  (659 294)  routing T_13_18.sp4_v_b_3 <X> T_13_18.sp4_h_l_38
 (4 11)  (658 299)  (658 299)  routing T_13_18.sp4_v_b_1 <X> T_13_18.sp4_h_l_43
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.wire_logic_cluster/lc_1/out <X> T_13_18.lc_trk_g3_1
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 303)  (654 303)  routing T_13_18.glb_netwk_2 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (12 15)  (666 303)  (666 303)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_t_46


LogicTile_14_18

 (14 2)  (722 290)  (722 290)  routing T_14_18.sp4_h_l_1 <X> T_14_18.lc_trk_g0_4
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 290)  (748 290)  LC_1 Logic Functioning bit
 (42 2)  (750 290)  (750 290)  LC_1 Logic Functioning bit
 (15 3)  (723 291)  (723 291)  routing T_14_18.sp4_h_l_1 <X> T_14_18.lc_trk_g0_4
 (16 3)  (724 291)  (724 291)  routing T_14_18.sp4_h_l_1 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (15 4)  (723 292)  (723 292)  routing T_14_18.lft_op_1 <X> T_14_18.lc_trk_g1_1
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 292)  (726 292)  routing T_14_18.lft_op_1 <X> T_14_18.lc_trk_g1_1
 (14 5)  (722 293)  (722 293)  routing T_14_18.sp4_h_r_0 <X> T_14_18.lc_trk_g1_0
 (15 5)  (723 293)  (723 293)  routing T_14_18.sp4_h_r_0 <X> T_14_18.lc_trk_g1_0
 (16 5)  (724 293)  (724 293)  routing T_14_18.sp4_h_r_0 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (8 6)  (716 294)  (716 294)  routing T_14_18.sp4_v_t_47 <X> T_14_18.sp4_h_l_41
 (9 6)  (717 294)  (717 294)  routing T_14_18.sp4_v_t_47 <X> T_14_18.sp4_h_l_41
 (10 6)  (718 294)  (718 294)  routing T_14_18.sp4_v_t_47 <X> T_14_18.sp4_h_l_41
 (14 8)  (722 296)  (722 296)  routing T_14_18.bnl_op_0 <X> T_14_18.lc_trk_g2_0
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.bnl_op_1 <X> T_14_18.lc_trk_g2_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (41 8)  (749 296)  (749 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (46 8)  (754 296)  (754 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (722 297)  (722 297)  routing T_14_18.bnl_op_0 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (726 297)  (726 297)  routing T_14_18.bnl_op_1 <X> T_14_18.lc_trk_g2_1
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (38 9)  (746 297)  (746 297)  LC_4 Logic Functioning bit
 (40 9)  (748 297)  (748 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (12 12)  (720 300)  (720 300)  routing T_14_18.sp4_v_t_46 <X> T_14_18.sp4_h_r_11
 (21 12)  (729 300)  (729 300)  routing T_14_18.bnl_op_3 <X> T_14_18.lc_trk_g3_3
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (733 300)  (733 300)  routing T_14_18.bnl_op_2 <X> T_14_18.lc_trk_g3_2
 (21 13)  (729 301)  (729 301)  routing T_14_18.bnl_op_3 <X> T_14_18.lc_trk_g3_3
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (733 301)  (733 301)  routing T_14_18.bnl_op_2 <X> T_14_18.lc_trk_g3_2
 (28 14)  (736 302)  (736 302)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (741 303)  (741 303)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_7
 (34 15)  (742 303)  (742 303)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_7
 (35 15)  (743 303)  (743 303)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_7
 (36 15)  (744 303)  (744 303)  LC_7 Logic Functioning bit
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (51 15)  (759 303)  (759 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_18

 (15 0)  (777 288)  (777 288)  routing T_15_18.sp4_h_r_1 <X> T_15_18.lc_trk_g0_1
 (16 0)  (778 288)  (778 288)  routing T_15_18.sp4_h_r_1 <X> T_15_18.lc_trk_g0_1
 (17 0)  (779 288)  (779 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (780 289)  (780 289)  routing T_15_18.sp4_h_r_1 <X> T_15_18.lc_trk_g0_1
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (763 294)  (763 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (763 295)  (763 295)  routing T_15_18.glb_netwk_4 <X> T_15_18.glb2local_0
 (25 8)  (787 296)  (787 296)  routing T_15_18.bnl_op_2 <X> T_15_18.lc_trk_g2_2
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 297)  (787 297)  routing T_15_18.bnl_op_2 <X> T_15_18.lc_trk_g2_2
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (786 298)  (786 298)  routing T_15_18.tnl_op_7 <X> T_15_18.lc_trk_g2_7
 (21 11)  (783 299)  (783 299)  routing T_15_18.tnl_op_7 <X> T_15_18.lc_trk_g2_7
 (28 12)  (790 300)  (790 300)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 300)  (792 300)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 300)  (795 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 300)  (796 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 300)  (799 300)  LC_6 Logic Functioning bit
 (39 12)  (801 300)  (801 300)  LC_6 Logic Functioning bit
 (30 13)  (792 301)  (792 301)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (37 13)  (799 301)  (799 301)  LC_6 Logic Functioning bit
 (39 13)  (801 301)  (801 301)  LC_6 Logic Functioning bit
 (28 14)  (790 302)  (790 302)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 302)  (793 302)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (802 302)  (802 302)  LC_7 Logic Functioning bit
 (41 14)  (803 302)  (803 302)  LC_7 Logic Functioning bit
 (43 14)  (805 302)  (805 302)  LC_7 Logic Functioning bit
 (50 14)  (812 302)  (812 302)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (776 303)  (776 303)  routing T_15_18.tnl_op_4 <X> T_15_18.lc_trk_g3_4
 (15 15)  (777 303)  (777 303)  routing T_15_18.tnl_op_4 <X> T_15_18.lc_trk_g3_4
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 303)  (792 303)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (40 15)  (802 303)  (802 303)  LC_7 Logic Functioning bit
 (41 15)  (803 303)  (803 303)  LC_7 Logic Functioning bit
 (42 15)  (804 303)  (804 303)  LC_7 Logic Functioning bit
 (43 15)  (805 303)  (805 303)  LC_7 Logic Functioning bit
 (46 15)  (808 303)  (808 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_18

 (21 0)  (837 288)  (837 288)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g0_3
 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (839 288)  (839 288)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g0_3
 (24 0)  (840 288)  (840 288)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g0_3
 (21 1)  (837 289)  (837 289)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g0_3
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (841 290)  (841 290)  routing T_16_18.lft_op_6 <X> T_16_18.lc_trk_g0_6
 (26 2)  (842 290)  (842 290)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 290)  (843 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 290)  (846 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 290)  (847 290)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 290)  (852 290)  LC_1 Logic Functioning bit
 (38 2)  (854 290)  (854 290)  LC_1 Logic Functioning bit
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 291)  (840 291)  routing T_16_18.lft_op_6 <X> T_16_18.lc_trk_g0_6
 (27 3)  (843 291)  (843 291)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 291)  (852 291)  LC_1 Logic Functioning bit
 (37 3)  (853 291)  (853 291)  LC_1 Logic Functioning bit
 (38 3)  (854 291)  (854 291)  LC_1 Logic Functioning bit
 (39 3)  (855 291)  (855 291)  LC_1 Logic Functioning bit
 (26 4)  (842 292)  (842 292)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 292)  (843 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 292)  (844 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 292)  (847 292)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (43 4)  (859 292)  (859 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (50 4)  (866 292)  (866 292)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (842 293)  (842 293)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 293)  (846 293)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (38 5)  (854 293)  (854 293)  LC_2 Logic Functioning bit
 (39 5)  (855 293)  (855 293)  LC_2 Logic Functioning bit
 (41 5)  (857 293)  (857 293)  LC_2 Logic Functioning bit
 (43 5)  (859 293)  (859 293)  LC_2 Logic Functioning bit
 (47 5)  (863 293)  (863 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (830 294)  (830 294)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g1_4
 (28 6)  (844 294)  (844 294)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 294)  (849 294)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (846 295)  (846 295)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (38 7)  (854 295)  (854 295)  LC_3 Logic Functioning bit
 (25 8)  (841 296)  (841 296)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g2_2
 (28 8)  (844 296)  (844 296)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 296)  (846 296)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 296)  (853 296)  LC_4 Logic Functioning bit
 (39 8)  (855 296)  (855 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (46 8)  (862 296)  (862 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (866 296)  (866 296)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 297)  (846 297)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (38 9)  (854 297)  (854 297)  LC_4 Logic Functioning bit
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 298)  (834 298)  routing T_16_18.wire_logic_cluster/lc_5/out <X> T_16_18.lc_trk_g2_5
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (839 298)  (839 298)  routing T_16_18.sp12_v_b_23 <X> T_16_18.lc_trk_g2_7
 (26 10)  (842 298)  (842 298)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 298)  (846 298)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 298)  (849 298)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 298)  (850 298)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (45 10)  (861 298)  (861 298)  LC_5 Logic Functioning bit
 (51 10)  (867 298)  (867 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (837 299)  (837 299)  routing T_16_18.sp12_v_b_23 <X> T_16_18.lc_trk_g2_7
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 299)  (841 299)  routing T_16_18.sp4_r_v_b_38 <X> T_16_18.lc_trk_g2_6
 (28 11)  (844 299)  (844 299)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 299)  (846 299)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 299)  (847 299)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 299)  (848 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (851 299)  (851 299)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.input_2_5
 (37 11)  (853 299)  (853 299)  LC_5 Logic Functioning bit
 (38 11)  (854 299)  (854 299)  LC_5 Logic Functioning bit
 (39 11)  (855 299)  (855 299)  LC_5 Logic Functioning bit
 (48 11)  (864 299)  (864 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 300)  (834 300)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g3_1
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 300)  (839 300)  routing T_16_18.sp4_h_r_27 <X> T_16_18.lc_trk_g3_3
 (24 12)  (840 300)  (840 300)  routing T_16_18.sp4_h_r_27 <X> T_16_18.lc_trk_g3_3
 (25 12)  (841 300)  (841 300)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g3_2
 (21 13)  (837 301)  (837 301)  routing T_16_18.sp4_h_r_27 <X> T_16_18.lc_trk_g3_3
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (15 14)  (831 302)  (831 302)  routing T_16_18.sp4_h_l_24 <X> T_16_18.lc_trk_g3_5
 (16 14)  (832 302)  (832 302)  routing T_16_18.sp4_h_l_24 <X> T_16_18.lc_trk_g3_5
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (834 302)  (834 302)  routing T_16_18.sp4_h_l_24 <X> T_16_18.lc_trk_g3_5


LogicTile_17_18

 (15 1)  (889 289)  (889 289)  routing T_17_18.bot_op_0 <X> T_17_18.lc_trk_g0_0
 (17 1)  (891 289)  (891 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (898 289)  (898 289)  routing T_17_18.top_op_2 <X> T_17_18.lc_trk_g0_2
 (25 1)  (899 289)  (899 289)  routing T_17_18.top_op_2 <X> T_17_18.lc_trk_g0_2
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 294)  (905 294)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 294)  (907 294)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 294)  (908 294)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 294)  (909 294)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.input_2_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (41 6)  (915 294)  (915 294)  LC_3 Logic Functioning bit
 (43 6)  (917 294)  (917 294)  LC_3 Logic Functioning bit
 (28 7)  (902 295)  (902 295)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 295)  (906 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (907 295)  (907 295)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.input_2_3
 (34 7)  (908 295)  (908 295)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.input_2_3
 (35 7)  (909 295)  (909 295)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.input_2_3
 (38 7)  (912 295)  (912 295)  LC_3 Logic Functioning bit
 (53 7)  (927 295)  (927 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (889 296)  (889 296)  routing T_17_18.sp4_h_r_25 <X> T_17_18.lc_trk_g2_1
 (16 8)  (890 296)  (890 296)  routing T_17_18.sp4_h_r_25 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (892 297)  (892 297)  routing T_17_18.sp4_h_r_25 <X> T_17_18.lc_trk_g2_1
 (17 10)  (891 298)  (891 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 298)  (892 298)  routing T_17_18.wire_logic_cluster/lc_5/out <X> T_17_18.lc_trk_g2_5
 (25 10)  (899 298)  (899 298)  routing T_17_18.sp4_h_r_38 <X> T_17_18.lc_trk_g2_6
 (26 10)  (900 298)  (900 298)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 298)  (902 298)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 298)  (904 298)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (41 10)  (915 298)  (915 298)  LC_5 Logic Functioning bit
 (43 10)  (917 298)  (917 298)  LC_5 Logic Functioning bit
 (45 10)  (919 298)  (919 298)  LC_5 Logic Functioning bit
 (22 11)  (896 299)  (896 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (897 299)  (897 299)  routing T_17_18.sp4_h_r_38 <X> T_17_18.lc_trk_g2_6
 (24 11)  (898 299)  (898 299)  routing T_17_18.sp4_h_r_38 <X> T_17_18.lc_trk_g2_6
 (28 11)  (902 299)  (902 299)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 299)  (904 299)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 299)  (905 299)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 299)  (910 299)  LC_5 Logic Functioning bit
 (38 11)  (912 299)  (912 299)  LC_5 Logic Functioning bit
 (46 11)  (920 299)  (920 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 14)  (891 302)  (891 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (899 302)  (899 302)  routing T_17_18.sp4_h_r_46 <X> T_17_18.lc_trk_g3_6
 (22 15)  (896 303)  (896 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (897 303)  (897 303)  routing T_17_18.sp4_h_r_46 <X> T_17_18.lc_trk_g3_6
 (24 15)  (898 303)  (898 303)  routing T_17_18.sp4_h_r_46 <X> T_17_18.lc_trk_g3_6
 (25 15)  (899 303)  (899 303)  routing T_17_18.sp4_h_r_46 <X> T_17_18.lc_trk_g3_6


LogicTile_18_18

 (21 0)  (949 288)  (949 288)  routing T_18_18.sp4_h_r_11 <X> T_18_18.lc_trk_g0_3
 (22 0)  (950 288)  (950 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (951 288)  (951 288)  routing T_18_18.sp4_h_r_11 <X> T_18_18.lc_trk_g0_3
 (24 0)  (952 288)  (952 288)  routing T_18_18.sp4_h_r_11 <X> T_18_18.lc_trk_g0_3
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 290)  (943 290)  routing T_18_18.lft_op_5 <X> T_18_18.lc_trk_g0_5
 (17 2)  (945 290)  (945 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (946 290)  (946 290)  routing T_18_18.lft_op_5 <X> T_18_18.lc_trk_g0_5
 (22 3)  (950 291)  (950 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (951 291)  (951 291)  routing T_18_18.sp4_h_r_6 <X> T_18_18.lc_trk_g0_6
 (24 3)  (952 291)  (952 291)  routing T_18_18.sp4_h_r_6 <X> T_18_18.lc_trk_g0_6
 (25 3)  (953 291)  (953 291)  routing T_18_18.sp4_h_r_6 <X> T_18_18.lc_trk_g0_6
 (22 4)  (950 292)  (950 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (952 292)  (952 292)  routing T_18_18.top_op_3 <X> T_18_18.lc_trk_g1_3
 (21 5)  (949 293)  (949 293)  routing T_18_18.top_op_3 <X> T_18_18.lc_trk_g1_3
 (5 8)  (933 296)  (933 296)  routing T_18_18.sp4_h_l_38 <X> T_18_18.sp4_h_r_6
 (4 9)  (932 297)  (932 297)  routing T_18_18.sp4_h_l_38 <X> T_18_18.sp4_h_r_6
 (22 9)  (950 297)  (950 297)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (952 297)  (952 297)  routing T_18_18.tnl_op_2 <X> T_18_18.lc_trk_g2_2
 (25 9)  (953 297)  (953 297)  routing T_18_18.tnl_op_2 <X> T_18_18.lc_trk_g2_2
 (17 10)  (945 298)  (945 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 298)  (946 298)  routing T_18_18.wire_logic_cluster/lc_5/out <X> T_18_18.lc_trk_g2_5
 (21 10)  (949 298)  (949 298)  routing T_18_18.wire_logic_cluster/lc_7/out <X> T_18_18.lc_trk_g2_7
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 298)  (958 298)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 298)  (962 298)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 298)  (963 298)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.input_2_5
 (38 10)  (966 298)  (966 298)  LC_5 Logic Functioning bit
 (43 10)  (971 298)  (971 298)  LC_5 Logic Functioning bit
 (45 10)  (973 298)  (973 298)  LC_5 Logic Functioning bit
 (26 11)  (954 299)  (954 299)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 299)  (958 299)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 299)  (959 299)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 299)  (960 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (961 299)  (961 299)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.input_2_5
 (36 11)  (964 299)  (964 299)  LC_5 Logic Functioning bit
 (43 11)  (971 299)  (971 299)  LC_5 Logic Functioning bit
 (46 11)  (974 299)  (974 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (26 14)  (954 302)  (954 302)  routing T_18_18.lc_trk_g0_5 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 302)  (957 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 302)  (958 302)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 302)  (961 302)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 302)  (963 302)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.input_2_7
 (38 14)  (966 302)  (966 302)  LC_7 Logic Functioning bit
 (43 14)  (971 302)  (971 302)  LC_7 Logic Functioning bit
 (45 14)  (973 302)  (973 302)  LC_7 Logic Functioning bit
 (47 14)  (975 302)  (975 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (29 15)  (957 303)  (957 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 303)  (958 303)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 303)  (959 303)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 303)  (960 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (961 303)  (961 303)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.input_2_7
 (35 15)  (963 303)  (963 303)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.input_2_7
 (36 15)  (964 303)  (964 303)  LC_7 Logic Functioning bit
 (43 15)  (971 303)  (971 303)  LC_7 Logic Functioning bit


LogicTile_19_18

 (14 0)  (996 288)  (996 288)  routing T_19_18.sp4_h_l_5 <X> T_19_18.lc_trk_g0_0
 (21 0)  (1003 288)  (1003 288)  routing T_19_18.wire_logic_cluster/lc_3/out <X> T_19_18.lc_trk_g0_3
 (22 0)  (1004 288)  (1004 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1009 288)  (1009 288)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 288)  (1011 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 288)  (1012 288)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 288)  (1013 288)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 288)  (1015 288)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (38 0)  (1020 288)  (1020 288)  LC_0 Logic Functioning bit
 (43 0)  (1025 288)  (1025 288)  LC_0 Logic Functioning bit
 (45 0)  (1027 288)  (1027 288)  LC_0 Logic Functioning bit
 (46 0)  (1028 288)  (1028 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (996 289)  (996 289)  routing T_19_18.sp4_h_l_5 <X> T_19_18.lc_trk_g0_0
 (15 1)  (997 289)  (997 289)  routing T_19_18.sp4_h_l_5 <X> T_19_18.lc_trk_g0_0
 (16 1)  (998 289)  (998 289)  routing T_19_18.sp4_h_l_5 <X> T_19_18.lc_trk_g0_0
 (17 1)  (999 289)  (999 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (1008 289)  (1008 289)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 289)  (1009 289)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 289)  (1011 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 289)  (1014 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (1019 289)  (1019 289)  LC_0 Logic Functioning bit
 (42 1)  (1024 289)  (1024 289)  LC_0 Logic Functioning bit
 (0 2)  (982 290)  (982 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (1 2)  (983 290)  (983 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (991 290)  (991 290)  routing T_19_18.sp4_v_b_1 <X> T_19_18.sp4_h_l_36
 (15 2)  (997 290)  (997 290)  routing T_19_18.lft_op_5 <X> T_19_18.lc_trk_g0_5
 (17 2)  (999 290)  (999 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 290)  (1000 290)  routing T_19_18.lft_op_5 <X> T_19_18.lc_trk_g0_5
 (25 2)  (1007 290)  (1007 290)  routing T_19_18.sp4_h_l_11 <X> T_19_18.lc_trk_g0_6
 (22 3)  (1004 291)  (1004 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1005 291)  (1005 291)  routing T_19_18.sp4_h_l_11 <X> T_19_18.lc_trk_g0_6
 (24 3)  (1006 291)  (1006 291)  routing T_19_18.sp4_h_l_11 <X> T_19_18.lc_trk_g0_6
 (25 3)  (1007 291)  (1007 291)  routing T_19_18.sp4_h_l_11 <X> T_19_18.lc_trk_g0_6
 (21 4)  (1003 292)  (1003 292)  routing T_19_18.sp4_h_r_19 <X> T_19_18.lc_trk_g1_3
 (22 4)  (1004 292)  (1004 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1005 292)  (1005 292)  routing T_19_18.sp4_h_r_19 <X> T_19_18.lc_trk_g1_3
 (24 4)  (1006 292)  (1006 292)  routing T_19_18.sp4_h_r_19 <X> T_19_18.lc_trk_g1_3
 (21 5)  (1003 293)  (1003 293)  routing T_19_18.sp4_h_r_19 <X> T_19_18.lc_trk_g1_3
 (14 6)  (996 294)  (996 294)  routing T_19_18.sp4_h_l_1 <X> T_19_18.lc_trk_g1_4
 (27 6)  (1009 294)  (1009 294)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 294)  (1011 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 294)  (1014 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 294)  (1015 294)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 294)  (1016 294)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (41 6)  (1023 294)  (1023 294)  LC_3 Logic Functioning bit
 (43 6)  (1025 294)  (1025 294)  LC_3 Logic Functioning bit
 (45 6)  (1027 294)  (1027 294)  LC_3 Logic Functioning bit
 (46 6)  (1028 294)  (1028 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (997 295)  (997 295)  routing T_19_18.sp4_h_l_1 <X> T_19_18.lc_trk_g1_4
 (16 7)  (998 295)  (998 295)  routing T_19_18.sp4_h_l_1 <X> T_19_18.lc_trk_g1_4
 (17 7)  (999 295)  (999 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (1008 295)  (1008 295)  routing T_19_18.lc_trk_g0_3 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 295)  (1011 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 295)  (1012 295)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 295)  (1013 295)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 295)  (1018 295)  LC_3 Logic Functioning bit
 (38 7)  (1020 295)  (1020 295)  LC_3 Logic Functioning bit
 (17 10)  (999 298)  (999 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 298)  (1000 298)  routing T_19_18.wire_logic_cluster/lc_5/out <X> T_19_18.lc_trk_g2_5
 (26 10)  (1008 298)  (1008 298)  routing T_19_18.lc_trk_g0_5 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 298)  (1011 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 298)  (1012 298)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 298)  (1015 298)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 298)  (1016 298)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 298)  (1018 298)  LC_5 Logic Functioning bit
 (38 10)  (1020 298)  (1020 298)  LC_5 Logic Functioning bit
 (4 11)  (986 299)  (986 299)  routing T_19_18.sp4_v_b_1 <X> T_19_18.sp4_h_l_43
 (29 11)  (1011 299)  (1011 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 299)  (1012 299)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 299)  (1013 299)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (22 12)  (1004 300)  (1004 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1006 300)  (1006 300)  routing T_19_18.tnl_op_3 <X> T_19_18.lc_trk_g3_3
 (31 12)  (1013 300)  (1013 300)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 300)  (1014 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 300)  (1016 300)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (38 12)  (1020 300)  (1020 300)  LC_6 Logic Functioning bit
 (43 12)  (1025 300)  (1025 300)  LC_6 Logic Functioning bit
 (45 12)  (1027 300)  (1027 300)  LC_6 Logic Functioning bit
 (50 12)  (1032 300)  (1032 300)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (1003 301)  (1003 301)  routing T_19_18.tnl_op_3 <X> T_19_18.lc_trk_g3_3
 (26 13)  (1008 301)  (1008 301)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 301)  (1009 301)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 301)  (1011 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (39 13)  (1021 301)  (1021 301)  LC_6 Logic Functioning bit
 (42 13)  (1024 301)  (1024 301)  LC_6 Logic Functioning bit
 (46 13)  (1028 301)  (1028 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_21_18

 (29 0)  (1119 288)  (1119 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 288)  (1120 288)  routing T_21_18.lc_trk_g0_5 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 288)  (1122 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 288)  (1126 288)  LC_0 Logic Functioning bit
 (37 0)  (1127 288)  (1127 288)  LC_0 Logic Functioning bit
 (38 0)  (1128 288)  (1128 288)  LC_0 Logic Functioning bit
 (39 0)  (1129 288)  (1129 288)  LC_0 Logic Functioning bit
 (44 0)  (1134 288)  (1134 288)  LC_0 Logic Functioning bit
 (40 1)  (1130 289)  (1130 289)  LC_0 Logic Functioning bit
 (41 1)  (1131 289)  (1131 289)  LC_0 Logic Functioning bit
 (42 1)  (1132 289)  (1132 289)  LC_0 Logic Functioning bit
 (43 1)  (1133 289)  (1133 289)  LC_0 Logic Functioning bit
 (46 1)  (1136 289)  (1136 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (49 1)  (1139 289)  (1139 289)  Carry_In_Mux bit 

 (0 2)  (1090 290)  (1090 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 290)  (1091 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 290)  (1092 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (1106 290)  (1106 290)  routing T_21_18.sp12_h_r_13 <X> T_21_18.lc_trk_g0_5
 (17 2)  (1107 290)  (1107 290)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (28 2)  (1118 290)  (1118 290)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 290)  (1119 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 290)  (1120 290)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 290)  (1122 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 290)  (1126 290)  LC_1 Logic Functioning bit
 (37 2)  (1127 290)  (1127 290)  LC_1 Logic Functioning bit
 (38 2)  (1128 290)  (1128 290)  LC_1 Logic Functioning bit
 (39 2)  (1129 290)  (1129 290)  LC_1 Logic Functioning bit
 (44 2)  (1134 290)  (1134 290)  LC_1 Logic Functioning bit
 (51 2)  (1141 290)  (1141 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (30 3)  (1120 291)  (1120 291)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (40 3)  (1130 291)  (1130 291)  LC_1 Logic Functioning bit
 (41 3)  (1131 291)  (1131 291)  LC_1 Logic Functioning bit
 (42 3)  (1132 291)  (1132 291)  LC_1 Logic Functioning bit
 (43 3)  (1133 291)  (1133 291)  LC_1 Logic Functioning bit
 (28 4)  (1118 292)  (1118 292)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 292)  (1119 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 292)  (1120 292)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 292)  (1122 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 292)  (1126 292)  LC_2 Logic Functioning bit
 (37 4)  (1127 292)  (1127 292)  LC_2 Logic Functioning bit
 (38 4)  (1128 292)  (1128 292)  LC_2 Logic Functioning bit
 (39 4)  (1129 292)  (1129 292)  LC_2 Logic Functioning bit
 (44 4)  (1134 292)  (1134 292)  LC_2 Logic Functioning bit
 (45 4)  (1135 292)  (1135 292)  LC_2 Logic Functioning bit
 (48 4)  (1138 292)  (1138 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (1141 292)  (1141 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (30 5)  (1120 293)  (1120 293)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (40 5)  (1130 293)  (1130 293)  LC_2 Logic Functioning bit
 (41 5)  (1131 293)  (1131 293)  LC_2 Logic Functioning bit
 (42 5)  (1132 293)  (1132 293)  LC_2 Logic Functioning bit
 (43 5)  (1133 293)  (1133 293)  LC_2 Logic Functioning bit
 (51 5)  (1141 293)  (1141 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (28 6)  (1118 294)  (1118 294)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 294)  (1119 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 294)  (1120 294)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 294)  (1122 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 294)  (1126 294)  LC_3 Logic Functioning bit
 (37 6)  (1127 294)  (1127 294)  LC_3 Logic Functioning bit
 (38 6)  (1128 294)  (1128 294)  LC_3 Logic Functioning bit
 (39 6)  (1129 294)  (1129 294)  LC_3 Logic Functioning bit
 (44 6)  (1134 294)  (1134 294)  LC_3 Logic Functioning bit
 (45 6)  (1135 294)  (1135 294)  LC_3 Logic Functioning bit
 (48 6)  (1138 294)  (1138 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (1141 294)  (1141 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (1143 294)  (1143 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (40 7)  (1130 295)  (1130 295)  LC_3 Logic Functioning bit
 (41 7)  (1131 295)  (1131 295)  LC_3 Logic Functioning bit
 (42 7)  (1132 295)  (1132 295)  LC_3 Logic Functioning bit
 (43 7)  (1133 295)  (1133 295)  LC_3 Logic Functioning bit
 (48 7)  (1138 295)  (1138 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (1117 296)  (1117 296)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 296)  (1118 296)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 296)  (1119 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 296)  (1122 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1127 296)  (1127 296)  LC_4 Logic Functioning bit
 (39 8)  (1129 296)  (1129 296)  LC_4 Logic Functioning bit
 (41 8)  (1131 296)  (1131 296)  LC_4 Logic Functioning bit
 (43 8)  (1133 296)  (1133 296)  LC_4 Logic Functioning bit
 (45 8)  (1135 296)  (1135 296)  LC_4 Logic Functioning bit
 (46 8)  (1136 296)  (1136 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (1142 296)  (1142 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (37 9)  (1127 297)  (1127 297)  LC_4 Logic Functioning bit
 (39 9)  (1129 297)  (1129 297)  LC_4 Logic Functioning bit
 (41 9)  (1131 297)  (1131 297)  LC_4 Logic Functioning bit
 (43 9)  (1133 297)  (1133 297)  LC_4 Logic Functioning bit
 (46 9)  (1136 297)  (1136 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (1138 297)  (1138 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (1104 298)  (1104 298)  routing T_21_18.sp4_h_r_36 <X> T_21_18.lc_trk_g2_4
 (21 10)  (1111 298)  (1111 298)  routing T_21_18.sp4_h_l_34 <X> T_21_18.lc_trk_g2_7
 (22 10)  (1112 298)  (1112 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1113 298)  (1113 298)  routing T_21_18.sp4_h_l_34 <X> T_21_18.lc_trk_g2_7
 (24 10)  (1114 298)  (1114 298)  routing T_21_18.sp4_h_l_34 <X> T_21_18.lc_trk_g2_7
 (25 10)  (1115 298)  (1115 298)  routing T_21_18.sp4_h_r_46 <X> T_21_18.lc_trk_g2_6
 (15 11)  (1105 299)  (1105 299)  routing T_21_18.sp4_h_r_36 <X> T_21_18.lc_trk_g2_4
 (16 11)  (1106 299)  (1106 299)  routing T_21_18.sp4_h_r_36 <X> T_21_18.lc_trk_g2_4
 (17 11)  (1107 299)  (1107 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (1111 299)  (1111 299)  routing T_21_18.sp4_h_l_34 <X> T_21_18.lc_trk_g2_7
 (22 11)  (1112 299)  (1112 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1113 299)  (1113 299)  routing T_21_18.sp4_h_r_46 <X> T_21_18.lc_trk_g2_6
 (24 11)  (1114 299)  (1114 299)  routing T_21_18.sp4_h_r_46 <X> T_21_18.lc_trk_g2_6
 (25 11)  (1115 299)  (1115 299)  routing T_21_18.sp4_h_r_46 <X> T_21_18.lc_trk_g2_6
 (14 12)  (1104 300)  (1104 300)  routing T_21_18.sp4_h_r_40 <X> T_21_18.lc_trk_g3_0
 (8 13)  (1098 301)  (1098 301)  routing T_21_18.sp4_h_l_47 <X> T_21_18.sp4_v_b_10
 (9 13)  (1099 301)  (1099 301)  routing T_21_18.sp4_h_l_47 <X> T_21_18.sp4_v_b_10
 (14 13)  (1104 301)  (1104 301)  routing T_21_18.sp4_h_r_40 <X> T_21_18.lc_trk_g3_0
 (15 13)  (1105 301)  (1105 301)  routing T_21_18.sp4_h_r_40 <X> T_21_18.lc_trk_g3_0
 (16 13)  (1106 301)  (1106 301)  routing T_21_18.sp4_h_r_40 <X> T_21_18.lc_trk_g3_0
 (17 13)  (1107 301)  (1107 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0


LogicTile_22_18

 (5 8)  (1149 296)  (1149 296)  routing T_22_18.sp4_v_t_43 <X> T_22_18.sp4_h_r_6
 (6 12)  (1150 300)  (1150 300)  routing T_22_18.sp4_v_t_43 <X> T_22_18.sp4_v_b_9
 (5 13)  (1149 301)  (1149 301)  routing T_22_18.sp4_v_t_43 <X> T_22_18.sp4_v_b_9


LogicTile_23_18

 (4 0)  (1202 288)  (1202 288)  routing T_23_18.sp4_h_l_37 <X> T_23_18.sp4_v_b_0
 (5 1)  (1203 289)  (1203 289)  routing T_23_18.sp4_h_l_37 <X> T_23_18.sp4_v_b_0


LogicTile_24_18

 (26 0)  (1278 288)  (1278 288)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (1280 288)  (1280 288)  routing T_24_18.lc_trk_g2_1 <X> T_24_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 288)  (1281 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 288)  (1283 288)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 288)  (1284 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 288)  (1285 288)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 288)  (1286 288)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 288)  (1287 288)  routing T_24_18.lc_trk_g2_6 <X> T_24_18.input_2_0
 (42 0)  (1294 288)  (1294 288)  LC_0 Logic Functioning bit
 (47 0)  (1299 288)  (1299 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (1279 289)  (1279 289)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 289)  (1280 289)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 289)  (1281 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 289)  (1283 289)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 289)  (1284 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1285 289)  (1285 289)  routing T_24_18.lc_trk_g2_6 <X> T_24_18.input_2_0
 (35 1)  (1287 289)  (1287 289)  routing T_24_18.lc_trk_g2_6 <X> T_24_18.input_2_0
 (53 1)  (1305 289)  (1305 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (16 8)  (1268 296)  (1268 296)  routing T_24_18.sp4_v_b_33 <X> T_24_18.lc_trk_g2_1
 (17 8)  (1269 296)  (1269 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1270 296)  (1270 296)  routing T_24_18.sp4_v_b_33 <X> T_24_18.lc_trk_g2_1
 (18 9)  (1270 297)  (1270 297)  routing T_24_18.sp4_v_b_33 <X> T_24_18.lc_trk_g2_1
 (22 11)  (1274 299)  (1274 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (9 12)  (1261 300)  (1261 300)  routing T_24_18.sp4_v_t_47 <X> T_24_18.sp4_h_r_10
 (9 13)  (1261 301)  (1261 301)  routing T_24_18.sp4_v_t_47 <X> T_24_18.sp4_v_b_10
 (16 14)  (1268 302)  (1268 302)  routing T_24_18.sp12_v_t_10 <X> T_24_18.lc_trk_g3_5
 (17 14)  (1269 302)  (1269 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 15)  (1274 303)  (1274 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1275 303)  (1275 303)  routing T_24_18.sp4_h_r_30 <X> T_24_18.lc_trk_g3_6
 (24 15)  (1276 303)  (1276 303)  routing T_24_18.sp4_h_r_30 <X> T_24_18.lc_trk_g3_6
 (25 15)  (1277 303)  (1277 303)  routing T_24_18.sp4_h_r_30 <X> T_24_18.lc_trk_g3_6


RAM_Tile_25_18

 (3 0)  (1309 288)  (1309 288)  routing T_25_18.sp12_v_t_23 <X> T_25_18.sp12_v_b_0
 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (11 0)  (1317 288)  (1317 288)  routing T_25_18.sp4_h_l_45 <X> T_25_18.sp4_v_b_2
 (13 0)  (1319 288)  (1319 288)  routing T_25_18.sp4_h_l_45 <X> T_25_18.sp4_v_b_2
 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (12 1)  (1318 289)  (1318 289)  routing T_25_18.sp4_h_l_45 <X> T_25_18.sp4_v_b_2
 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (1327 290)  (1327 290)  routing T_25_18.sp4_h_l_10 <X> T_25_18.lc_trk_g0_7
 (22 2)  (1328 290)  (1328 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1329 290)  (1329 290)  routing T_25_18.sp4_h_l_10 <X> T_25_18.lc_trk_g0_7
 (24 2)  (1330 290)  (1330 290)  routing T_25_18.sp4_h_l_10 <X> T_25_18.lc_trk_g0_7
 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (1327 291)  (1327 291)  routing T_25_18.sp4_h_l_10 <X> T_25_18.lc_trk_g0_7
 (1 4)  (1307 292)  (1307 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (22 4)  (1328 292)  (1328 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1329 292)  (1329 292)  routing T_25_18.sp12_h_r_11 <X> T_25_18.lc_trk_g1_3
 (0 5)  (1306 293)  (1306 293)  routing T_25_18.lc_trk_g1_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 5)  (1307 293)  (1307 293)  routing T_25_18.lc_trk_g1_3 <X> T_25_18.wire_bram/ram/WCLKE
 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (9 5)  (1315 293)  (1315 293)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_v_b_4
 (10 5)  (1316 293)  (1316 293)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_v_b_4
 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (11 6)  (1317 294)  (1317 294)  routing T_25_18.sp4_h_l_37 <X> T_25_18.sp4_v_t_40
 (17 6)  (1323 294)  (1323 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (18 7)  (1324 295)  (1324 295)  routing T_25_18.sp4_r_v_b_29 <X> T_25_18.lc_trk_g1_5
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 296)  (1336 296)  routing T_25_18.lc_trk_g0_7 <X> T_25_18.wire_bram/ram/WDATA_3
 (30 9)  (1336 297)  (1336 297)  routing T_25_18.lc_trk_g0_7 <X> T_25_18.wire_bram/ram/WDATA_3
 (39 9)  (1345 297)  (1345 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WE


LogicTile_30_18

 (3 8)  (1567 296)  (1567 296)  routing T_30_18.sp12_v_t_22 <X> T_30_18.sp12_v_b_1


IO_Tile_0_17

 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (4 4)  (13 276)  (13 276)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g0_4
 (13 4)  (4 276)  (4 276)  routing T_0_17.lc_trk_g0_4 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (5 5)  (12 277)  (12 277)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g0_4
 (7 5)  (10 277)  (10 277)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => logic_op_rgt_7 lc_trk_g0_7
 (8 6)  (9 278)  (9 278)  routing T_0_17.logic_op_rgt_7 <X> T_0_17.lc_trk_g0_7
 (8 7)  (9 279)  (9 279)  routing T_0_17.logic_op_rgt_7 <X> T_0_17.lc_trk_g0_7


LogicTile_1_17

 (17 3)  (35 275)  (35 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 4)  (40 276)  (40 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (41 276)  (41 276)  routing T_1_17.sp12_h_l_16 <X> T_1_17.lc_trk_g1_3
 (21 5)  (39 277)  (39 277)  routing T_1_17.sp12_h_l_16 <X> T_1_17.lc_trk_g1_3
 (0 6)  (18 278)  (18 278)  routing T_1_17.glb_netwk_2 <X> T_1_17.glb2local_0
 (1 6)  (19 278)  (19 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (27 14)  (45 286)  (45 286)  routing T_1_17.lc_trk_g1_3 <X> T_1_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 286)  (47 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 286)  (49 286)  routing T_1_17.lc_trk_g0_4 <X> T_1_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 286)  (50 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (54 286)  (54 286)  LC_7 Logic Functioning bit
 (37 14)  (55 286)  (55 286)  LC_7 Logic Functioning bit
 (38 14)  (56 286)  (56 286)  LC_7 Logic Functioning bit
 (39 14)  (57 286)  (57 286)  LC_7 Logic Functioning bit
 (41 14)  (59 286)  (59 286)  LC_7 Logic Functioning bit
 (43 14)  (61 286)  (61 286)  LC_7 Logic Functioning bit
 (30 15)  (48 287)  (48 287)  routing T_1_17.lc_trk_g1_3 <X> T_1_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (54 287)  (54 287)  LC_7 Logic Functioning bit
 (37 15)  (55 287)  (55 287)  LC_7 Logic Functioning bit
 (38 15)  (56 287)  (56 287)  LC_7 Logic Functioning bit
 (39 15)  (57 287)  (57 287)  LC_7 Logic Functioning bit
 (41 15)  (59 287)  (59 287)  LC_7 Logic Functioning bit
 (43 15)  (61 287)  (61 287)  LC_7 Logic Functioning bit


LogicTile_4_17

 (3 2)  (183 274)  (183 274)  routing T_4_17.sp12_h_r_0 <X> T_4_17.sp12_h_l_23
 (3 3)  (183 275)  (183 275)  routing T_4_17.sp12_h_r_0 <X> T_4_17.sp12_h_l_23


LogicTile_6_17

 (15 1)  (303 273)  (303 273)  routing T_6_17.sp4_v_t_5 <X> T_6_17.lc_trk_g0_0
 (16 1)  (304 273)  (304 273)  routing T_6_17.sp4_v_t_5 <X> T_6_17.lc_trk_g0_0
 (17 1)  (305 273)  (305 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (16 2)  (304 274)  (304 274)  routing T_6_17.sp12_h_l_18 <X> T_6_17.lc_trk_g0_5
 (17 2)  (305 274)  (305 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (18 3)  (306 275)  (306 275)  routing T_6_17.sp12_h_l_18 <X> T_6_17.lc_trk_g0_5
 (26 4)  (314 276)  (314 276)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (316 276)  (316 276)  routing T_6_17.lc_trk_g2_3 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 276)  (317 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 276)  (319 276)  routing T_6_17.lc_trk_g0_5 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 276)  (320 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (325 276)  (325 276)  LC_2 Logic Functioning bit
 (38 4)  (326 276)  (326 276)  LC_2 Logic Functioning bit
 (39 4)  (327 276)  (327 276)  LC_2 Logic Functioning bit
 (40 4)  (328 276)  (328 276)  LC_2 Logic Functioning bit
 (41 4)  (329 276)  (329 276)  LC_2 Logic Functioning bit
 (42 4)  (330 276)  (330 276)  LC_2 Logic Functioning bit
 (26 5)  (314 277)  (314 277)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 277)  (315 277)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 277)  (317 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 277)  (318 277)  routing T_6_17.lc_trk_g2_3 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 277)  (320 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (326 277)  (326 277)  LC_2 Logic Functioning bit
 (39 5)  (327 277)  (327 277)  LC_2 Logic Functioning bit
 (40 5)  (328 277)  (328 277)  LC_2 Logic Functioning bit
 (51 5)  (339 277)  (339 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (309 278)  (309 278)  routing T_6_17.sp4_v_b_15 <X> T_6_17.lc_trk_g1_7
 (22 6)  (310 278)  (310 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (311 278)  (311 278)  routing T_6_17.sp4_v_b_15 <X> T_6_17.lc_trk_g1_7
 (21 7)  (309 279)  (309 279)  routing T_6_17.sp4_v_b_15 <X> T_6_17.lc_trk_g1_7
 (22 8)  (310 280)  (310 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (311 280)  (311 280)  routing T_6_17.sp12_v_b_11 <X> T_6_17.lc_trk_g2_3
 (26 12)  (314 284)  (314 284)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (316 284)  (316 284)  routing T_6_17.lc_trk_g2_3 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 284)  (317 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 284)  (319 284)  routing T_6_17.lc_trk_g0_5 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 284)  (320 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (325 284)  (325 284)  LC_6 Logic Functioning bit
 (38 12)  (326 284)  (326 284)  LC_6 Logic Functioning bit
 (39 12)  (327 284)  (327 284)  LC_6 Logic Functioning bit
 (40 12)  (328 284)  (328 284)  LC_6 Logic Functioning bit
 (52 12)  (340 284)  (340 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (314 285)  (314 285)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 285)  (315 285)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 285)  (317 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 285)  (318 285)  routing T_6_17.lc_trk_g2_3 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (320 285)  (320 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (38 13)  (326 285)  (326 285)  LC_6 Logic Functioning bit
 (41 13)  (329 285)  (329 285)  LC_6 Logic Functioning bit
 (42 13)  (330 285)  (330 285)  LC_6 Logic Functioning bit


RAM_Tile_8_17

 (3 0)  (399 272)  (399 272)  routing T_8_17.sp12_h_r_0 <X> T_8_17.sp12_v_b_0
 (3 1)  (399 273)  (399 273)  routing T_8_17.sp12_h_r_0 <X> T_8_17.sp12_v_b_0
 (19 1)  (415 273)  (415 273)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_b_12
 (3 11)  (399 283)  (399 283)  routing T_8_17.sp12_v_b_1 <X> T_8_17.sp12_h_l_22


LogicTile_9_17

 (3 0)  (441 272)  (441 272)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_v_b_0
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 272)  (472 272)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 272)  (474 272)  LC_0 Logic Functioning bit
 (37 0)  (475 272)  (475 272)  LC_0 Logic Functioning bit
 (38 0)  (476 272)  (476 272)  LC_0 Logic Functioning bit
 (39 0)  (477 272)  (477 272)  LC_0 Logic Functioning bit
 (45 0)  (483 272)  (483 272)  LC_0 Logic Functioning bit
 (46 0)  (484 272)  (484 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (490 272)  (490 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (441 273)  (441 273)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_v_b_0
 (36 1)  (474 273)  (474 273)  LC_0 Logic Functioning bit
 (37 1)  (475 273)  (475 273)  LC_0 Logic Functioning bit
 (38 1)  (476 273)  (476 273)  LC_0 Logic Functioning bit
 (39 1)  (477 273)  (477 273)  LC_0 Logic Functioning bit
 (46 1)  (484 273)  (484 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (485 273)  (485 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (438 274)  (438 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (1 2)  (439 274)  (439 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (439 276)  (439 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (438 277)  (438 277)  routing T_9_17.glb_netwk_3 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (16 5)  (454 277)  (454 277)  routing T_9_17.sp12_h_r_8 <X> T_9_17.lc_trk_g1_0
 (17 5)  (455 277)  (455 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (4 6)  (442 278)  (442 278)  routing T_9_17.sp4_h_r_3 <X> T_9_17.sp4_v_t_38
 (5 7)  (443 279)  (443 279)  routing T_9_17.sp4_h_r_3 <X> T_9_17.sp4_v_t_38
 (1 14)  (439 286)  (439 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (438 287)  (438 287)  routing T_9_17.glb_netwk_2 <X> T_9_17.wire_logic_cluster/lc_7/s_r


LogicTile_10_17

 (26 0)  (518 272)  (518 272)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 272)  (519 272)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 272)  (520 272)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 272)  (523 272)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 272)  (525 272)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 272)  (526 272)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 272)  (527 272)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_0
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (43 0)  (535 272)  (535 272)  LC_0 Logic Functioning bit
 (48 0)  (540 272)  (540 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (28 1)  (520 273)  (520 273)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 273)  (524 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (525 273)  (525 273)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_0
 (34 1)  (526 273)  (526 273)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_0
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (41 1)  (533 273)  (533 273)  LC_0 Logic Functioning bit
 (14 2)  (506 274)  (506 274)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g0_4
 (22 2)  (514 274)  (514 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 274)  (516 274)  routing T_10_17.top_op_7 <X> T_10_17.lc_trk_g0_7
 (8 3)  (500 275)  (500 275)  routing T_10_17.sp4_h_r_1 <X> T_10_17.sp4_v_t_36
 (9 3)  (501 275)  (501 275)  routing T_10_17.sp4_h_r_1 <X> T_10_17.sp4_v_t_36
 (14 3)  (506 275)  (506 275)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g0_4
 (15 3)  (507 275)  (507 275)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g0_4
 (16 3)  (508 275)  (508 275)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (513 275)  (513 275)  routing T_10_17.top_op_7 <X> T_10_17.lc_trk_g0_7
 (11 4)  (503 276)  (503 276)  routing T_10_17.sp4_v_t_44 <X> T_10_17.sp4_v_b_5
 (13 4)  (505 276)  (505 276)  routing T_10_17.sp4_v_t_44 <X> T_10_17.sp4_v_b_5
 (14 4)  (506 276)  (506 276)  routing T_10_17.lft_op_0 <X> T_10_17.lc_trk_g1_0
 (15 5)  (507 277)  (507 277)  routing T_10_17.lft_op_0 <X> T_10_17.lc_trk_g1_0
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (9 7)  (501 279)  (501 279)  routing T_10_17.sp4_v_b_8 <X> T_10_17.sp4_v_t_41
 (10 7)  (502 279)  (502 279)  routing T_10_17.sp4_v_b_8 <X> T_10_17.sp4_v_t_41
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 280)  (526 280)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 280)  (527 280)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.input_2_4
 (36 8)  (528 280)  (528 280)  LC_4 Logic Functioning bit
 (39 8)  (531 280)  (531 280)  LC_4 Logic Functioning bit
 (40 8)  (532 280)  (532 280)  LC_4 Logic Functioning bit
 (42 8)  (534 280)  (534 280)  LC_4 Logic Functioning bit
 (27 9)  (519 281)  (519 281)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 281)  (520 281)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 281)  (524 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (529 281)  (529 281)  LC_4 Logic Functioning bit
 (38 9)  (530 281)  (530 281)  LC_4 Logic Functioning bit
 (41 9)  (533 281)  (533 281)  LC_4 Logic Functioning bit
 (43 9)  (535 281)  (535 281)  LC_4 Logic Functioning bit
 (48 9)  (540 281)  (540 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (516 282)  (516 282)  routing T_10_17.tnr_op_7 <X> T_10_17.lc_trk_g2_7
 (29 10)  (521 282)  (521 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 282)  (522 282)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 282)  (525 282)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 282)  (526 282)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (38 10)  (530 282)  (530 282)  LC_5 Logic Functioning bit
 (40 10)  (532 282)  (532 282)  LC_5 Logic Functioning bit
 (42 10)  (534 282)  (534 282)  LC_5 Logic Functioning bit
 (8 11)  (500 283)  (500 283)  routing T_10_17.sp4_h_r_1 <X> T_10_17.sp4_v_t_42
 (9 11)  (501 283)  (501 283)  routing T_10_17.sp4_h_r_1 <X> T_10_17.sp4_v_t_42
 (10 11)  (502 283)  (502 283)  routing T_10_17.sp4_h_r_1 <X> T_10_17.sp4_v_t_42
 (14 11)  (506 283)  (506 283)  routing T_10_17.sp12_v_b_20 <X> T_10_17.lc_trk_g2_4
 (16 11)  (508 283)  (508 283)  routing T_10_17.sp12_v_b_20 <X> T_10_17.lc_trk_g2_4
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (27 11)  (519 283)  (519 283)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 283)  (521 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (40 11)  (532 283)  (532 283)  LC_5 Logic Functioning bit
 (41 11)  (533 283)  (533 283)  LC_5 Logic Functioning bit
 (42 11)  (534 283)  (534 283)  LC_5 Logic Functioning bit
 (43 11)  (535 283)  (535 283)  LC_5 Logic Functioning bit
 (53 11)  (545 283)  (545 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (506 284)  (506 284)  routing T_10_17.rgt_op_0 <X> T_10_17.lc_trk_g3_0
 (16 12)  (508 284)  (508 284)  routing T_10_17.sp4_v_t_12 <X> T_10_17.lc_trk_g3_1
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (510 284)  (510 284)  routing T_10_17.sp4_v_t_12 <X> T_10_17.lc_trk_g3_1
 (28 12)  (520 284)  (520 284)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 284)  (522 284)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (15 13)  (507 285)  (507 285)  routing T_10_17.rgt_op_0 <X> T_10_17.lc_trk_g3_0
 (17 13)  (509 285)  (509 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (30 13)  (522 285)  (522 285)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 285)  (528 285)  LC_6 Logic Functioning bit
 (38 13)  (530 285)  (530 285)  LC_6 Logic Functioning bit
 (46 13)  (538 285)  (538 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (17 14)  (509 286)  (509 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (15 15)  (507 287)  (507 287)  routing T_10_17.sp4_v_t_33 <X> T_10_17.lc_trk_g3_4
 (16 15)  (508 287)  (508 287)  routing T_10_17.sp4_v_t_33 <X> T_10_17.lc_trk_g3_4
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (510 287)  (510 287)  routing T_10_17.sp4_r_v_b_45 <X> T_10_17.lc_trk_g3_5


LogicTile_11_17

 (27 0)  (573 272)  (573 272)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 272)  (574 272)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 272)  (576 272)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 272)  (579 272)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (573 273)  (573 273)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 273)  (574 273)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 273)  (580 273)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.input_2_0
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (43 1)  (589 273)  (589 273)  LC_0 Logic Functioning bit
 (48 1)  (594 273)  (594 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 275)  (570 275)  routing T_11_17.top_op_6 <X> T_11_17.lc_trk_g0_6
 (25 3)  (571 275)  (571 275)  routing T_11_17.top_op_6 <X> T_11_17.lc_trk_g0_6
 (8 4)  (554 276)  (554 276)  routing T_11_17.sp4_h_l_45 <X> T_11_17.sp4_h_r_4
 (10 4)  (556 276)  (556 276)  routing T_11_17.sp4_h_l_45 <X> T_11_17.sp4_h_r_4
 (15 4)  (561 276)  (561 276)  routing T_11_17.sp4_h_r_9 <X> T_11_17.lc_trk_g1_1
 (16 4)  (562 276)  (562 276)  routing T_11_17.sp4_h_r_9 <X> T_11_17.lc_trk_g1_1
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (564 276)  (564 276)  routing T_11_17.sp4_h_r_9 <X> T_11_17.lc_trk_g1_1
 (14 5)  (560 277)  (560 277)  routing T_11_17.top_op_0 <X> T_11_17.lc_trk_g1_0
 (15 5)  (561 277)  (561 277)  routing T_11_17.top_op_0 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (12 6)  (558 278)  (558 278)  routing T_11_17.sp4_h_r_2 <X> T_11_17.sp4_h_l_40
 (27 6)  (573 278)  (573 278)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 278)  (574 278)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (38 6)  (584 278)  (584 278)  LC_3 Logic Functioning bit
 (40 6)  (586 278)  (586 278)  LC_3 Logic Functioning bit
 (42 6)  (588 278)  (588 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (8 7)  (554 279)  (554 279)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_41
 (9 7)  (555 279)  (555 279)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_41
 (12 7)  (558 279)  (558 279)  routing T_11_17.sp4_h_l_40 <X> T_11_17.sp4_v_t_40
 (13 7)  (559 279)  (559 279)  routing T_11_17.sp4_h_r_2 <X> T_11_17.sp4_h_l_40
 (26 7)  (572 279)  (572 279)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 279)  (574 279)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 279)  (576 279)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 279)  (577 279)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (579 279)  (579 279)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.input_2_3
 (34 7)  (580 279)  (580 279)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.input_2_3
 (37 7)  (583 279)  (583 279)  LC_3 Logic Functioning bit
 (39 7)  (585 279)  (585 279)  LC_3 Logic Functioning bit
 (41 7)  (587 279)  (587 279)  LC_3 Logic Functioning bit
 (3 8)  (549 280)  (549 280)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_v_b_1
 (21 8)  (567 280)  (567 280)  routing T_11_17.rgt_op_3 <X> T_11_17.lc_trk_g2_3
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 280)  (570 280)  routing T_11_17.rgt_op_3 <X> T_11_17.lc_trk_g2_3
 (27 8)  (573 280)  (573 280)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 280)  (577 280)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 280)  (579 280)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 280)  (580 280)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (37 8)  (583 280)  (583 280)  LC_4 Logic Functioning bit
 (42 8)  (588 280)  (588 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (50 8)  (596 280)  (596 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (597 280)  (597 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (549 281)  (549 281)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_v_b_1
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (570 281)  (570 281)  routing T_11_17.tnl_op_2 <X> T_11_17.lc_trk_g2_2
 (25 9)  (571 281)  (571 281)  routing T_11_17.tnl_op_2 <X> T_11_17.lc_trk_g2_2
 (26 9)  (572 281)  (572 281)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 281)  (574 281)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (38 9)  (584 281)  (584 281)  LC_4 Logic Functioning bit
 (42 9)  (588 281)  (588 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit
 (4 10)  (550 282)  (550 282)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_43
 (6 10)  (552 282)  (552 282)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_43
 (14 10)  (560 282)  (560 282)  routing T_11_17.rgt_op_4 <X> T_11_17.lc_trk_g2_4
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (569 282)  (569 282)  routing T_11_17.sp12_v_b_23 <X> T_11_17.lc_trk_g2_7
 (5 11)  (551 283)  (551 283)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_43
 (12 11)  (558 283)  (558 283)  routing T_11_17.sp4_h_l_45 <X> T_11_17.sp4_v_t_45
 (15 11)  (561 283)  (561 283)  routing T_11_17.rgt_op_4 <X> T_11_17.lc_trk_g2_4
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (567 283)  (567 283)  routing T_11_17.sp12_v_b_23 <X> T_11_17.lc_trk_g2_7
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 284)  (569 284)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g3_3
 (24 12)  (570 284)  (570 284)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g3_3
 (27 12)  (573 284)  (573 284)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 284)  (581 284)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.input_2_6
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (42 12)  (588 284)  (588 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (14 13)  (560 285)  (560 285)  routing T_11_17.sp4_h_r_24 <X> T_11_17.lc_trk_g3_0
 (15 13)  (561 285)  (561 285)  routing T_11_17.sp4_h_r_24 <X> T_11_17.lc_trk_g3_0
 (16 13)  (562 285)  (562 285)  routing T_11_17.sp4_h_r_24 <X> T_11_17.lc_trk_g3_0
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (564 285)  (564 285)  routing T_11_17.sp4_r_v_b_41 <X> T_11_17.lc_trk_g3_1
 (21 13)  (567 285)  (567 285)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g3_3
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (569 285)  (569 285)  routing T_11_17.sp4_h_l_15 <X> T_11_17.lc_trk_g3_2
 (24 13)  (570 285)  (570 285)  routing T_11_17.sp4_h_l_15 <X> T_11_17.lc_trk_g3_2
 (25 13)  (571 285)  (571 285)  routing T_11_17.sp4_h_l_15 <X> T_11_17.lc_trk_g3_2
 (26 13)  (572 285)  (572 285)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 285)  (574 285)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 285)  (578 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (579 285)  (579 285)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.input_2_6
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (38 13)  (584 285)  (584 285)  LC_6 Logic Functioning bit
 (42 13)  (588 285)  (588 285)  LC_6 Logic Functioning bit
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (21 14)  (567 286)  (567 286)  routing T_11_17.sp4_h_l_34 <X> T_11_17.lc_trk_g3_7
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (569 286)  (569 286)  routing T_11_17.sp4_h_l_34 <X> T_11_17.lc_trk_g3_7
 (24 14)  (570 286)  (570 286)  routing T_11_17.sp4_h_l_34 <X> T_11_17.lc_trk_g3_7
 (27 14)  (573 286)  (573 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 286)  (574 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 286)  (576 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 286)  (577 286)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (584 286)  (584 286)  LC_7 Logic Functioning bit
 (39 14)  (585 286)  (585 286)  LC_7 Logic Functioning bit
 (40 14)  (586 286)  (586 286)  LC_7 Logic Functioning bit
 (41 14)  (587 286)  (587 286)  LC_7 Logic Functioning bit
 (50 14)  (596 286)  (596 286)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (597 286)  (597 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (8 15)  (554 287)  (554 287)  routing T_11_17.sp4_h_r_10 <X> T_11_17.sp4_v_t_47
 (9 15)  (555 287)  (555 287)  routing T_11_17.sp4_h_r_10 <X> T_11_17.sp4_v_t_47
 (15 15)  (561 287)  (561 287)  routing T_11_17.sp4_v_t_33 <X> T_11_17.lc_trk_g3_4
 (16 15)  (562 287)  (562 287)  routing T_11_17.sp4_v_t_33 <X> T_11_17.lc_trk_g3_4
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (567 287)  (567 287)  routing T_11_17.sp4_h_l_34 <X> T_11_17.lc_trk_g3_7
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (570 287)  (570 287)  routing T_11_17.tnl_op_6 <X> T_11_17.lc_trk_g3_6
 (25 15)  (571 287)  (571 287)  routing T_11_17.tnl_op_6 <X> T_11_17.lc_trk_g3_6
 (26 15)  (572 287)  (572 287)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 287)  (573 287)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 287)  (574 287)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 287)  (576 287)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 287)  (577 287)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 287)  (583 287)  LC_7 Logic Functioning bit
 (43 15)  (589 287)  (589 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (8 0)  (608 272)  (608 272)  routing T_12_17.sp4_h_l_40 <X> T_12_17.sp4_h_r_1
 (10 0)  (610 272)  (610 272)  routing T_12_17.sp4_h_l_40 <X> T_12_17.sp4_h_r_1
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (621 273)  (621 273)  routing T_12_17.sp4_r_v_b_32 <X> T_12_17.lc_trk_g0_3
 (26 1)  (626 273)  (626 273)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 273)  (627 273)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (637 273)  (637 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (608 274)  (608 274)  routing T_12_17.sp4_h_r_5 <X> T_12_17.sp4_h_l_36
 (10 2)  (610 274)  (610 274)  routing T_12_17.sp4_h_r_5 <X> T_12_17.sp4_h_l_36
 (26 2)  (626 274)  (626 274)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 274)  (630 274)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (46 2)  (646 274)  (646 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 274)  (650 274)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (608 275)  (608 275)  routing T_12_17.sp4_h_l_36 <X> T_12_17.sp4_v_t_36
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (42 3)  (642 275)  (642 275)  LC_1 Logic Functioning bit
 (1 4)  (601 276)  (601 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (621 276)  (621 276)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (640 276)  (640 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (46 4)  (646 276)  (646 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (650 276)  (650 276)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (651 276)  (651 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (600 277)  (600 277)  routing T_12_17.glb_netwk_3 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (51 5)  (651 277)  (651 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (604 278)  (604 278)  routing T_12_17.sp4_h_r_9 <X> T_12_17.sp4_v_t_38
 (6 6)  (606 278)  (606 278)  routing T_12_17.sp4_h_r_9 <X> T_12_17.sp4_v_t_38
 (31 6)  (631 278)  (631 278)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (39 6)  (639 278)  (639 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (46 6)  (646 278)  (646 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (652 278)  (652 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (605 279)  (605 279)  routing T_12_17.sp4_h_r_9 <X> T_12_17.sp4_v_t_38
 (14 7)  (614 279)  (614 279)  routing T_12_17.sp4_r_v_b_28 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (38 7)  (638 279)  (638 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (51 7)  (651 279)  (651 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (653 279)  (653 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (3 8)  (603 280)  (603 280)  routing T_12_17.sp12_h_r_1 <X> T_12_17.sp12_v_b_1
 (15 8)  (615 280)  (615 280)  routing T_12_17.tnr_op_1 <X> T_12_17.lc_trk_g2_1
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (626 280)  (626 280)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 280)  (630 280)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (39 8)  (639 280)  (639 280)  LC_4 Logic Functioning bit
 (40 8)  (640 280)  (640 280)  LC_4 Logic Functioning bit
 (43 8)  (643 280)  (643 280)  LC_4 Logic Functioning bit
 (3 9)  (603 281)  (603 281)  routing T_12_17.sp12_h_r_1 <X> T_12_17.sp12_v_b_1
 (28 9)  (628 281)  (628 281)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 281)  (632 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (634 281)  (634 281)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.input_2_4
 (35 9)  (635 281)  (635 281)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.input_2_4
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (40 9)  (640 281)  (640 281)  LC_4 Logic Functioning bit
 (43 9)  (643 281)  (643 281)  LC_4 Logic Functioning bit
 (25 10)  (625 282)  (625 282)  routing T_12_17.sp4_h_r_38 <X> T_12_17.lc_trk_g2_6
 (14 11)  (614 283)  (614 283)  routing T_12_17.sp4_r_v_b_36 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (623 283)  (623 283)  routing T_12_17.sp4_h_r_38 <X> T_12_17.lc_trk_g2_6
 (24 11)  (624 283)  (624 283)  routing T_12_17.sp4_h_r_38 <X> T_12_17.lc_trk_g2_6
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 285)  (625 285)  routing T_12_17.sp4_r_v_b_42 <X> T_12_17.lc_trk_g3_2
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (8 14)  (608 286)  (608 286)  routing T_12_17.sp4_v_t_41 <X> T_12_17.sp4_h_l_47
 (9 14)  (609 286)  (609 286)  routing T_12_17.sp4_v_t_41 <X> T_12_17.sp4_h_l_47
 (10 14)  (610 286)  (610 286)  routing T_12_17.sp4_v_t_41 <X> T_12_17.sp4_h_l_47
 (13 14)  (613 286)  (613 286)  routing T_12_17.sp4_h_r_11 <X> T_12_17.sp4_v_t_46
 (14 14)  (614 286)  (614 286)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g3_4
 (15 14)  (615 286)  (615 286)  routing T_12_17.sp4_h_l_24 <X> T_12_17.lc_trk_g3_5
 (16 14)  (616 286)  (616 286)  routing T_12_17.sp4_h_l_24 <X> T_12_17.lc_trk_g3_5
 (17 14)  (617 286)  (617 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (618 286)  (618 286)  routing T_12_17.sp4_h_l_24 <X> T_12_17.lc_trk_g3_5
 (21 14)  (621 286)  (621 286)  routing T_12_17.rgt_op_7 <X> T_12_17.lc_trk_g3_7
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 286)  (624 286)  routing T_12_17.rgt_op_7 <X> T_12_17.lc_trk_g3_7
 (0 15)  (600 287)  (600 287)  routing T_12_17.glb_netwk_2 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (10 15)  (610 287)  (610 287)  routing T_12_17.sp4_h_l_40 <X> T_12_17.sp4_v_t_47
 (12 15)  (612 287)  (612 287)  routing T_12_17.sp4_h_r_11 <X> T_12_17.sp4_v_t_46
 (15 15)  (615 287)  (615 287)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g3_4
 (16 15)  (616 287)  (616 287)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_13_17

 (8 0)  (662 272)  (662 272)  routing T_13_17.sp4_h_l_36 <X> T_13_17.sp4_h_r_1
 (21 0)  (675 272)  (675 272)  routing T_13_17.sp4_h_r_19 <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 272)  (677 272)  routing T_13_17.sp4_h_r_19 <X> T_13_17.lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.sp4_h_r_19 <X> T_13_17.lc_trk_g0_3
 (26 0)  (680 272)  (680 272)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 272)  (689 272)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.input_2_0
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (44 0)  (698 272)  (698 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (46 0)  (700 272)  (700 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (13 1)  (667 273)  (667 273)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_h_r_2
 (21 1)  (675 273)  (675 273)  routing T_13_17.sp4_h_r_19 <X> T_13_17.lc_trk_g0_3
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (677 273)  (677 273)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g0_2
 (24 1)  (678 273)  (678 273)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g0_2
 (25 1)  (679 273)  (679 273)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g0_2
 (27 1)  (681 273)  (681 273)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.input_2_0
 (36 1)  (690 273)  (690 273)  LC_0 Logic Functioning bit
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (38 1)  (692 273)  (692 273)  LC_0 Logic Functioning bit
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (41 1)  (695 273)  (695 273)  LC_0 Logic Functioning bit
 (43 1)  (697 273)  (697 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (666 274)  (666 274)  routing T_13_17.sp4_v_t_39 <X> T_13_17.sp4_h_l_39
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (44 2)  (698 274)  (698 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (5 3)  (659 275)  (659 275)  routing T_13_17.sp4_h_l_37 <X> T_13_17.sp4_v_t_37
 (11 3)  (665 275)  (665 275)  routing T_13_17.sp4_v_t_39 <X> T_13_17.sp4_h_l_39
 (18 3)  (672 275)  (672 275)  routing T_13_17.sp4_r_v_b_29 <X> T_13_17.lc_trk_g0_5
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (47 3)  (701 275)  (701 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (705 275)  (705 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (668 276)  (668 276)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g1_0
 (21 4)  (675 276)  (675 276)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 276)  (679 276)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g1_2
 (26 4)  (680 276)  (680 276)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (44 4)  (698 276)  (698 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (46 4)  (700 276)  (700 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (668 277)  (668 277)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g1_0
 (15 5)  (669 277)  (669 277)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g1_0
 (16 5)  (670 277)  (670 277)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (47 5)  (701 277)  (701 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (707 277)  (707 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (659 278)  (659 278)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_h_l_38
 (14 6)  (668 278)  (668 278)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g1_4
 (15 6)  (669 278)  (669 278)  routing T_13_17.sp4_h_r_13 <X> T_13_17.lc_trk_g1_5
 (16 6)  (670 278)  (670 278)  routing T_13_17.sp4_h_r_13 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.sp4_h_r_13 <X> T_13_17.lc_trk_g1_5
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (44 6)  (698 278)  (698 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (46 6)  (700 278)  (700 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (658 279)  (658 279)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_h_l_38
 (6 7)  (660 279)  (660 279)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_h_l_38
 (15 7)  (669 279)  (669 279)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g1_4
 (16 7)  (670 279)  (670 279)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (51 7)  (705 279)  (705 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (707 279)  (707 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (681 280)  (681 280)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (44 8)  (698 280)  (698 280)  LC_4 Logic Functioning bit
 (46 8)  (700 280)  (700 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (702 280)  (702 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (705 280)  (705 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (44 10)  (698 282)  (698 282)  LC_5 Logic Functioning bit
 (46 10)  (700 282)  (700 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (669 283)  (669 283)  routing T_13_17.sp4_v_t_33 <X> T_13_17.lc_trk_g2_4
 (16 11)  (670 283)  (670 283)  routing T_13_17.sp4_v_t_33 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (51 11)  (705 283)  (705 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g3_1
 (21 12)  (675 284)  (675 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 284)  (677 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 284)  (684 284)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (39 12)  (693 284)  (693 284)  LC_6 Logic Functioning bit
 (44 12)  (698 284)  (698 284)  LC_6 Logic Functioning bit
 (52 12)  (706 284)  (706 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (40 13)  (694 285)  (694 285)  LC_6 Logic Functioning bit
 (41 13)  (695 285)  (695 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (48 13)  (702 285)  (702 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (5 14)  (659 286)  (659 286)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_h_l_44
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (44 14)  (698 286)  (698 286)  LC_7 Logic Functioning bit
 (0 15)  (654 287)  (654 287)  routing T_13_17.glb_netwk_2 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (6 15)  (660 287)  (660 287)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_h_l_44
 (15 15)  (669 287)  (669 287)  routing T_13_17.sp4_v_t_33 <X> T_13_17.lc_trk_g3_4
 (16 15)  (670 287)  (670 287)  routing T_13_17.sp4_v_t_33 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (694 287)  (694 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit
 (48 15)  (702 287)  (702 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_17

 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 276)  (736 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (741 277)  (741 277)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.input_2_2
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (14 6)  (722 278)  (722 278)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g1_4
 (15 7)  (723 279)  (723 279)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g1_4
 (16 7)  (724 279)  (724 279)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (14 8)  (722 280)  (722 280)  routing T_14_17.sp4_v_b_24 <X> T_14_17.lc_trk_g2_0
 (16 9)  (724 281)  (724 281)  routing T_14_17.sp4_v_b_24 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (15 12)  (723 284)  (723 284)  routing T_14_17.sp4_v_t_28 <X> T_14_17.lc_trk_g3_1
 (16 12)  (724 284)  (724 284)  routing T_14_17.sp4_v_t_28 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (733 284)  (733 284)  routing T_14_17.sp4_h_r_42 <X> T_14_17.lc_trk_g3_2
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 285)  (731 285)  routing T_14_17.sp4_h_r_42 <X> T_14_17.lc_trk_g3_2
 (24 13)  (732 285)  (732 285)  routing T_14_17.sp4_h_r_42 <X> T_14_17.lc_trk_g3_2
 (25 13)  (733 285)  (733 285)  routing T_14_17.sp4_h_r_42 <X> T_14_17.lc_trk_g3_2


LogicTile_15_17

 (6 6)  (768 278)  (768 278)  routing T_15_17.sp4_h_l_47 <X> T_15_17.sp4_v_t_38
 (10 7)  (772 279)  (772 279)  routing T_15_17.sp4_h_l_46 <X> T_15_17.sp4_v_t_41
 (6 14)  (768 286)  (768 286)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_v_t_44


LogicTile_16_17

 (3 2)  (819 274)  (819 274)  routing T_16_17.sp12_v_t_23 <X> T_16_17.sp12_h_l_23
 (5 2)  (821 274)  (821 274)  routing T_16_17.sp4_v_t_37 <X> T_16_17.sp4_h_l_37
 (6 3)  (822 275)  (822 275)  routing T_16_17.sp4_v_t_37 <X> T_16_17.sp4_h_l_37
 (9 8)  (825 280)  (825 280)  routing T_16_17.sp4_v_t_42 <X> T_16_17.sp4_h_r_7
 (5 10)  (821 282)  (821 282)  routing T_16_17.sp4_v_t_37 <X> T_16_17.sp4_h_l_43
 (4 11)  (820 283)  (820 283)  routing T_16_17.sp4_v_t_37 <X> T_16_17.sp4_h_l_43
 (6 11)  (822 283)  (822 283)  routing T_16_17.sp4_v_t_37 <X> T_16_17.sp4_h_l_43


LogicTile_17_17

 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 272)  (898 272)  routing T_17_17.top_op_3 <X> T_17_17.lc_trk_g0_3
 (26 0)  (900 272)  (900 272)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 272)  (901 272)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 272)  (902 272)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 272)  (905 272)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 272)  (907 272)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 272)  (909 272)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.input_2_0
 (37 0)  (911 272)  (911 272)  LC_0 Logic Functioning bit
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (39 0)  (913 272)  (913 272)  LC_0 Logic Functioning bit
 (40 0)  (914 272)  (914 272)  LC_0 Logic Functioning bit
 (41 0)  (915 272)  (915 272)  LC_0 Logic Functioning bit
 (42 0)  (916 272)  (916 272)  LC_0 Logic Functioning bit
 (43 0)  (917 272)  (917 272)  LC_0 Logic Functioning bit
 (21 1)  (895 273)  (895 273)  routing T_17_17.top_op_3 <X> T_17_17.lc_trk_g0_3
 (26 1)  (900 273)  (900 273)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 273)  (902 273)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 273)  (905 273)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (908 273)  (908 273)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.input_2_0
 (36 1)  (910 273)  (910 273)  LC_0 Logic Functioning bit
 (37 1)  (911 273)  (911 273)  LC_0 Logic Functioning bit
 (38 1)  (912 273)  (912 273)  LC_0 Logic Functioning bit
 (39 1)  (913 273)  (913 273)  LC_0 Logic Functioning bit
 (40 1)  (914 273)  (914 273)  LC_0 Logic Functioning bit
 (41 1)  (915 273)  (915 273)  LC_0 Logic Functioning bit
 (42 1)  (916 273)  (916 273)  LC_0 Logic Functioning bit
 (43 1)  (917 273)  (917 273)  LC_0 Logic Functioning bit
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (899 274)  (899 274)  routing T_17_17.sp4_h_r_14 <X> T_17_17.lc_trk_g0_6
 (22 3)  (896 275)  (896 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (897 275)  (897 275)  routing T_17_17.sp4_h_r_14 <X> T_17_17.lc_trk_g0_6
 (24 3)  (898 275)  (898 275)  routing T_17_17.sp4_h_r_14 <X> T_17_17.lc_trk_g0_6
 (15 4)  (889 276)  (889 276)  routing T_17_17.sp4_h_r_9 <X> T_17_17.lc_trk_g1_1
 (16 4)  (890 276)  (890 276)  routing T_17_17.sp4_h_r_9 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (892 276)  (892 276)  routing T_17_17.sp4_h_r_9 <X> T_17_17.lc_trk_g1_1
 (25 4)  (899 276)  (899 276)  routing T_17_17.sp12_h_r_2 <X> T_17_17.lc_trk_g1_2
 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (898 277)  (898 277)  routing T_17_17.sp12_h_r_2 <X> T_17_17.lc_trk_g1_2
 (25 5)  (899 277)  (899 277)  routing T_17_17.sp12_h_r_2 <X> T_17_17.lc_trk_g1_2
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 278)  (892 278)  routing T_17_17.wire_logic_cluster/lc_5/out <X> T_17_17.lc_trk_g1_5
 (14 8)  (888 280)  (888 280)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g2_0
 (21 8)  (895 280)  (895 280)  routing T_17_17.rgt_op_3 <X> T_17_17.lc_trk_g2_3
 (22 8)  (896 280)  (896 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 280)  (898 280)  routing T_17_17.rgt_op_3 <X> T_17_17.lc_trk_g2_3
 (26 8)  (900 280)  (900 280)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 280)  (901 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 280)  (902 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 280)  (904 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (910 280)  (910 280)  LC_4 Logic Functioning bit
 (14 9)  (888 281)  (888 281)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g2_0
 (15 9)  (889 281)  (889 281)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g2_0
 (16 9)  (890 281)  (890 281)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (900 281)  (900 281)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 281)  (905 281)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 281)  (906 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (907 281)  (907 281)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.input_2_4
 (14 10)  (888 282)  (888 282)  routing T_17_17.rgt_op_4 <X> T_17_17.lc_trk_g2_4
 (15 10)  (889 282)  (889 282)  routing T_17_17.rgt_op_5 <X> T_17_17.lc_trk_g2_5
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 282)  (892 282)  routing T_17_17.rgt_op_5 <X> T_17_17.lc_trk_g2_5
 (21 10)  (895 282)  (895 282)  routing T_17_17.wire_logic_cluster/lc_7/out <X> T_17_17.lc_trk_g2_7
 (22 10)  (896 282)  (896 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 282)  (899 282)  routing T_17_17.rgt_op_6 <X> T_17_17.lc_trk_g2_6
 (28 10)  (902 282)  (902 282)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 282)  (904 282)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 282)  (908 282)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (38 10)  (912 282)  (912 282)  LC_5 Logic Functioning bit
 (45 10)  (919 282)  (919 282)  LC_5 Logic Functioning bit
 (47 10)  (921 282)  (921 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (924 282)  (924 282)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (926 282)  (926 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (889 283)  (889 283)  routing T_17_17.rgt_op_4 <X> T_17_17.lc_trk_g2_4
 (17 11)  (891 283)  (891 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 283)  (898 283)  routing T_17_17.rgt_op_6 <X> T_17_17.lc_trk_g2_6
 (26 11)  (900 283)  (900 283)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 283)  (901 283)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 283)  (904 283)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 283)  (910 283)  LC_5 Logic Functioning bit
 (37 11)  (911 283)  (911 283)  LC_5 Logic Functioning bit
 (39 11)  (913 283)  (913 283)  LC_5 Logic Functioning bit
 (14 12)  (888 284)  (888 284)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g3_0
 (4 13)  (878 285)  (878 285)  routing T_17_17.sp4_v_t_41 <X> T_17_17.sp4_h_r_9
 (14 13)  (888 285)  (888 285)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g3_0
 (15 13)  (889 285)  (889 285)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g3_0
 (16 13)  (890 285)  (890 285)  routing T_17_17.sp4_h_r_40 <X> T_17_17.lc_trk_g3_0
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (14 14)  (888 286)  (888 286)  routing T_17_17.rgt_op_4 <X> T_17_17.lc_trk_g3_4
 (26 14)  (900 286)  (900 286)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 286)  (902 286)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 286)  (904 286)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 286)  (905 286)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 286)  (910 286)  LC_7 Logic Functioning bit
 (15 15)  (889 287)  (889 287)  routing T_17_17.rgt_op_4 <X> T_17_17.lc_trk_g3_4
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (28 15)  (902 287)  (902 287)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 287)  (905 287)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 287)  (906 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (907 287)  (907 287)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.input_2_7
 (35 15)  (909 287)  (909 287)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.input_2_7


LogicTile_18_17

 (25 0)  (953 272)  (953 272)  routing T_18_17.wire_logic_cluster/lc_2/out <X> T_18_17.lc_trk_g0_2
 (22 1)  (950 273)  (950 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 274)  (942 274)  routing T_18_17.wire_logic_cluster/lc_4/out <X> T_18_17.lc_trk_g0_4
 (27 2)  (955 274)  (955 274)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 274)  (961 274)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 274)  (962 274)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (38 2)  (966 274)  (966 274)  LC_1 Logic Functioning bit
 (17 3)  (945 275)  (945 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (951 275)  (951 275)  routing T_18_17.sp4_h_r_6 <X> T_18_17.lc_trk_g0_6
 (24 3)  (952 275)  (952 275)  routing T_18_17.sp4_h_r_6 <X> T_18_17.lc_trk_g0_6
 (25 3)  (953 275)  (953 275)  routing T_18_17.sp4_h_r_6 <X> T_18_17.lc_trk_g0_6
 (26 3)  (954 275)  (954 275)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 275)  (955 275)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 275)  (956 275)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 275)  (958 275)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 275)  (959 275)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (21 4)  (949 276)  (949 276)  routing T_18_17.sp4_h_r_11 <X> T_18_17.lc_trk_g1_3
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (951 276)  (951 276)  routing T_18_17.sp4_h_r_11 <X> T_18_17.lc_trk_g1_3
 (24 4)  (952 276)  (952 276)  routing T_18_17.sp4_h_r_11 <X> T_18_17.lc_trk_g1_3
 (26 4)  (954 276)  (954 276)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 276)  (955 276)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 276)  (958 276)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 276)  (959 276)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 276)  (962 276)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 276)  (964 276)  LC_2 Logic Functioning bit
 (50 4)  (978 276)  (978 276)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (955 277)  (955 277)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 277)  (958 277)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (14 6)  (942 278)  (942 278)  routing T_18_17.wire_logic_cluster/lc_4/out <X> T_18_17.lc_trk_g1_4
 (15 6)  (943 278)  (943 278)  routing T_18_17.sp12_h_r_5 <X> T_18_17.lc_trk_g1_5
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (946 278)  (946 278)  routing T_18_17.sp12_h_r_5 <X> T_18_17.lc_trk_g1_5
 (25 6)  (953 278)  (953 278)  routing T_18_17.wire_logic_cluster/lc_6/out <X> T_18_17.lc_trk_g1_6
 (26 6)  (954 278)  (954 278)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 278)  (958 278)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 278)  (959 278)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 278)  (961 278)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 278)  (962 278)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (966 278)  (966 278)  LC_3 Logic Functioning bit
 (41 6)  (969 278)  (969 278)  LC_3 Logic Functioning bit
 (43 6)  (971 278)  (971 278)  LC_3 Logic Functioning bit
 (45 6)  (973 278)  (973 278)  LC_3 Logic Functioning bit
 (47 6)  (975 278)  (975 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (978 278)  (978 278)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (939 279)  (939 279)  routing T_18_17.sp4_h_r_9 <X> T_18_17.sp4_h_l_40
 (13 7)  (941 279)  (941 279)  routing T_18_17.sp4_h_r_9 <X> T_18_17.sp4_h_l_40
 (17 7)  (945 279)  (945 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (946 279)  (946 279)  routing T_18_17.sp12_h_r_5 <X> T_18_17.lc_trk_g1_5
 (22 7)  (950 279)  (950 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (956 279)  (956 279)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 279)  (958 279)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (37 7)  (965 279)  (965 279)  LC_3 Logic Functioning bit
 (46 7)  (974 279)  (974 279)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (10 8)  (938 280)  (938 280)  routing T_18_17.sp4_v_t_39 <X> T_18_17.sp4_h_r_7
 (17 8)  (945 280)  (945 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 280)  (946 280)  routing T_18_17.wire_logic_cluster/lc_1/out <X> T_18_17.lc_trk_g2_1
 (26 8)  (954 280)  (954 280)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 280)  (956 280)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 280)  (958 280)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 280)  (961 280)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (41 8)  (969 280)  (969 280)  LC_4 Logic Functioning bit
 (43 8)  (971 280)  (971 280)  LC_4 Logic Functioning bit
 (45 8)  (973 280)  (973 280)  LC_4 Logic Functioning bit
 (52 8)  (980 280)  (980 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (957 281)  (957 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 281)  (964 281)  LC_4 Logic Functioning bit
 (38 9)  (966 281)  (966 281)  LC_4 Logic Functioning bit
 (46 9)  (974 281)  (974 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (944 282)  (944 282)  routing T_18_17.sp4_v_b_37 <X> T_18_17.lc_trk_g2_5
 (17 10)  (945 282)  (945 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (946 282)  (946 282)  routing T_18_17.sp4_v_b_37 <X> T_18_17.lc_trk_g2_5
 (25 10)  (953 282)  (953 282)  routing T_18_17.wire_logic_cluster/lc_6/out <X> T_18_17.lc_trk_g2_6
 (26 10)  (954 282)  (954 282)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 282)  (955 282)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 282)  (956 282)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 282)  (958 282)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (41 10)  (969 282)  (969 282)  LC_5 Logic Functioning bit
 (43 10)  (971 282)  (971 282)  LC_5 Logic Functioning bit
 (45 10)  (973 282)  (973 282)  LC_5 Logic Functioning bit
 (52 10)  (980 282)  (980 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (946 283)  (946 283)  routing T_18_17.sp4_v_b_37 <X> T_18_17.lc_trk_g2_5
 (22 11)  (950 283)  (950 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (956 283)  (956 283)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 283)  (959 283)  routing T_18_17.lc_trk_g0_2 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 283)  (965 283)  LC_5 Logic Functioning bit
 (39 11)  (967 283)  (967 283)  LC_5 Logic Functioning bit
 (46 11)  (974 283)  (974 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (952 284)  (952 284)  routing T_18_17.tnl_op_3 <X> T_18_17.lc_trk_g3_3
 (25 12)  (953 284)  (953 284)  routing T_18_17.rgt_op_2 <X> T_18_17.lc_trk_g3_2
 (26 12)  (954 284)  (954 284)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 284)  (956 284)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 284)  (958 284)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 284)  (961 284)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 284)  (963 284)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.input_2_6
 (38 12)  (966 284)  (966 284)  LC_6 Logic Functioning bit
 (41 12)  (969 284)  (969 284)  LC_6 Logic Functioning bit
 (43 12)  (971 284)  (971 284)  LC_6 Logic Functioning bit
 (45 12)  (973 284)  (973 284)  LC_6 Logic Functioning bit
 (47 12)  (975 284)  (975 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (976 284)  (976 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (21 13)  (949 285)  (949 285)  routing T_18_17.tnl_op_3 <X> T_18_17.lc_trk_g3_3
 (22 13)  (950 285)  (950 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 285)  (952 285)  routing T_18_17.rgt_op_2 <X> T_18_17.lc_trk_g3_2
 (26 13)  (954 285)  (954 285)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 285)  (956 285)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 285)  (957 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 285)  (960 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (964 285)  (964 285)  LC_6 Logic Functioning bit
 (17 14)  (945 286)  (945 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 286)  (946 286)  routing T_18_17.wire_logic_cluster/lc_5/out <X> T_18_17.lc_trk_g3_5


LogicTile_19_17

 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (999 274)  (999 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 4)  (1003 276)  (1003 276)  routing T_19_17.wire_logic_cluster/lc_3/out <X> T_19_17.lc_trk_g1_3
 (22 4)  (1004 276)  (1004 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 276)  (1007 276)  routing T_19_17.sp4_h_l_7 <X> T_19_17.lc_trk_g1_2
 (27 4)  (1009 276)  (1009 276)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 276)  (1010 276)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 276)  (1016 276)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (43 4)  (1025 276)  (1025 276)  LC_2 Logic Functioning bit
 (45 4)  (1027 276)  (1027 276)  LC_2 Logic Functioning bit
 (46 4)  (1028 276)  (1028 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (1033 276)  (1033 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (1004 277)  (1004 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1005 277)  (1005 277)  routing T_19_17.sp4_h_l_7 <X> T_19_17.lc_trk_g1_2
 (24 5)  (1006 277)  (1006 277)  routing T_19_17.sp4_h_l_7 <X> T_19_17.lc_trk_g1_2
 (25 5)  (1007 277)  (1007 277)  routing T_19_17.sp4_h_l_7 <X> T_19_17.lc_trk_g1_2
 (26 5)  (1008 277)  (1008 277)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 277)  (1009 277)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 277)  (1011 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 277)  (1012 277)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 277)  (1013 277)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 277)  (1014 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1015 277)  (1015 277)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.input_2_2
 (34 5)  (1016 277)  (1016 277)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.input_2_2
 (36 5)  (1018 277)  (1018 277)  LC_2 Logic Functioning bit
 (37 5)  (1019 277)  (1019 277)  LC_2 Logic Functioning bit
 (43 5)  (1025 277)  (1025 277)  LC_2 Logic Functioning bit
 (27 6)  (1009 278)  (1009 278)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 278)  (1010 278)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 278)  (1016 278)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (41 6)  (1023 278)  (1023 278)  LC_3 Logic Functioning bit
 (43 6)  (1025 278)  (1025 278)  LC_3 Logic Functioning bit
 (45 6)  (1027 278)  (1027 278)  LC_3 Logic Functioning bit
 (46 6)  (1028 278)  (1028 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1029 278)  (1029 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (1008 279)  (1008 279)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 279)  (1009 279)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 279)  (1013 279)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 279)  (1018 279)  LC_3 Logic Functioning bit
 (38 7)  (1020 279)  (1020 279)  LC_3 Logic Functioning bit
 (47 7)  (1029 279)  (1029 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (1 8)  (983 280)  (983 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (983 281)  (983 281)  routing T_19_17.glb_netwk_4 <X> T_19_17.glb2local_1
 (15 12)  (997 284)  (997 284)  routing T_19_17.sp4_h_r_33 <X> T_19_17.lc_trk_g3_1
 (16 12)  (998 284)  (998 284)  routing T_19_17.sp4_h_r_33 <X> T_19_17.lc_trk_g3_1
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1000 284)  (1000 284)  routing T_19_17.sp4_h_r_33 <X> T_19_17.lc_trk_g3_1
 (25 12)  (1007 284)  (1007 284)  routing T_19_17.wire_logic_cluster/lc_2/out <X> T_19_17.lc_trk_g3_2
 (27 12)  (1009 284)  (1009 284)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 284)  (1013 284)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (1023 284)  (1023 284)  LC_6 Logic Functioning bit
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (45 12)  (1027 284)  (1027 284)  LC_6 Logic Functioning bit
 (48 12)  (1030 284)  (1030 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (1012 285)  (1012 285)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (41 13)  (1023 285)  (1023 285)  LC_6 Logic Functioning bit
 (43 13)  (1025 285)  (1025 285)  LC_6 Logic Functioning bit
 (48 13)  (1030 285)  (1030 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (1033 285)  (1033 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (1034 285)  (1034 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


LogicTile_20_17

 (25 0)  (1061 272)  (1061 272)  routing T_20_17.lft_op_2 <X> T_20_17.lc_trk_g0_2
 (22 1)  (1058 273)  (1058 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1060 273)  (1060 273)  routing T_20_17.lft_op_2 <X> T_20_17.lc_trk_g0_2
 (21 4)  (1057 276)  (1057 276)  routing T_20_17.lft_op_3 <X> T_20_17.lc_trk_g1_3
 (22 4)  (1058 276)  (1058 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1060 276)  (1060 276)  routing T_20_17.lft_op_3 <X> T_20_17.lc_trk_g1_3
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 278)  (1070 278)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 278)  (1072 278)  LC_3 Logic Functioning bit
 (39 6)  (1075 278)  (1075 278)  LC_3 Logic Functioning bit
 (41 6)  (1077 278)  (1077 278)  LC_3 Logic Functioning bit
 (42 6)  (1078 278)  (1078 278)  LC_3 Logic Functioning bit
 (47 6)  (1083 278)  (1083 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (30 7)  (1066 279)  (1066 279)  routing T_20_17.lc_trk_g0_2 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 279)  (1067 279)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 279)  (1072 279)  LC_3 Logic Functioning bit
 (39 7)  (1075 279)  (1075 279)  LC_3 Logic Functioning bit
 (41 7)  (1077 279)  (1077 279)  LC_3 Logic Functioning bit
 (42 7)  (1078 279)  (1078 279)  LC_3 Logic Functioning bit
 (9 12)  (1045 284)  (1045 284)  routing T_20_17.sp4_h_l_42 <X> T_20_17.sp4_h_r_10
 (10 12)  (1046 284)  (1046 284)  routing T_20_17.sp4_h_l_42 <X> T_20_17.sp4_h_r_10


LogicTile_21_17

 (22 0)  (1112 272)  (1112 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1113 272)  (1113 272)  routing T_21_17.sp12_h_r_11 <X> T_21_17.lc_trk_g0_3
 (27 0)  (1117 272)  (1117 272)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 272)  (1118 272)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 272)  (1119 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 272)  (1120 272)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (35 0)  (1125 272)  (1125 272)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.input_2_0
 (44 0)  (1134 272)  (1134 272)  LC_0 Logic Functioning bit
 (3 1)  (1093 273)  (1093 273)  routing T_21_17.sp12_h_l_23 <X> T_21_17.sp12_v_b_0
 (22 1)  (1112 273)  (1112 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1113 273)  (1113 273)  routing T_21_17.sp12_h_r_10 <X> T_21_17.lc_trk_g0_2
 (30 1)  (1120 273)  (1120 273)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 273)  (1122 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1123 273)  (1123 273)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.input_2_0
 (21 2)  (1111 274)  (1111 274)  routing T_21_17.sp4_h_l_10 <X> T_21_17.lc_trk_g0_7
 (22 2)  (1112 274)  (1112 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1113 274)  (1113 274)  routing T_21_17.sp4_h_l_10 <X> T_21_17.lc_trk_g0_7
 (24 2)  (1114 274)  (1114 274)  routing T_21_17.sp4_h_l_10 <X> T_21_17.lc_trk_g0_7
 (27 2)  (1117 274)  (1117 274)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 274)  (1118 274)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 274)  (1119 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 274)  (1120 274)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 274)  (1126 274)  LC_1 Logic Functioning bit
 (37 2)  (1127 274)  (1127 274)  LC_1 Logic Functioning bit
 (38 2)  (1128 274)  (1128 274)  LC_1 Logic Functioning bit
 (39 2)  (1129 274)  (1129 274)  LC_1 Logic Functioning bit
 (44 2)  (1134 274)  (1134 274)  LC_1 Logic Functioning bit
 (52 2)  (1142 274)  (1142 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (1111 275)  (1111 275)  routing T_21_17.sp4_h_l_10 <X> T_21_17.lc_trk_g0_7
 (40 3)  (1130 275)  (1130 275)  LC_1 Logic Functioning bit
 (41 3)  (1131 275)  (1131 275)  LC_1 Logic Functioning bit
 (42 3)  (1132 275)  (1132 275)  LC_1 Logic Functioning bit
 (43 3)  (1133 275)  (1133 275)  LC_1 Logic Functioning bit
 (29 4)  (1119 276)  (1119 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 276)  (1126 276)  LC_2 Logic Functioning bit
 (37 4)  (1127 276)  (1127 276)  LC_2 Logic Functioning bit
 (38 4)  (1128 276)  (1128 276)  LC_2 Logic Functioning bit
 (39 4)  (1129 276)  (1129 276)  LC_2 Logic Functioning bit
 (44 4)  (1134 276)  (1134 276)  LC_2 Logic Functioning bit
 (52 4)  (1142 276)  (1142 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (30 5)  (1120 277)  (1120 277)  routing T_21_17.lc_trk_g0_3 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (1130 277)  (1130 277)  LC_2 Logic Functioning bit
 (41 5)  (1131 277)  (1131 277)  LC_2 Logic Functioning bit
 (42 5)  (1132 277)  (1132 277)  LC_2 Logic Functioning bit
 (43 5)  (1133 277)  (1133 277)  LC_2 Logic Functioning bit
 (22 6)  (1112 278)  (1112 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1113 278)  (1113 278)  routing T_21_17.sp4_v_b_23 <X> T_21_17.lc_trk_g1_7
 (24 6)  (1114 278)  (1114 278)  routing T_21_17.sp4_v_b_23 <X> T_21_17.lc_trk_g1_7
 (29 6)  (1119 278)  (1119 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 278)  (1122 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 278)  (1126 278)  LC_3 Logic Functioning bit
 (37 6)  (1127 278)  (1127 278)  LC_3 Logic Functioning bit
 (38 6)  (1128 278)  (1128 278)  LC_3 Logic Functioning bit
 (39 6)  (1129 278)  (1129 278)  LC_3 Logic Functioning bit
 (44 6)  (1134 278)  (1134 278)  LC_3 Logic Functioning bit
 (52 6)  (1142 278)  (1142 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (30 7)  (1120 279)  (1120 279)  routing T_21_17.lc_trk_g0_2 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (1130 279)  (1130 279)  LC_3 Logic Functioning bit
 (41 7)  (1131 279)  (1131 279)  LC_3 Logic Functioning bit
 (42 7)  (1132 279)  (1132 279)  LC_3 Logic Functioning bit
 (43 7)  (1133 279)  (1133 279)  LC_3 Logic Functioning bit
 (28 8)  (1118 280)  (1118 280)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 280)  (1119 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 280)  (1120 280)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 280)  (1122 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 280)  (1126 280)  LC_4 Logic Functioning bit
 (37 8)  (1127 280)  (1127 280)  LC_4 Logic Functioning bit
 (38 8)  (1128 280)  (1128 280)  LC_4 Logic Functioning bit
 (39 8)  (1129 280)  (1129 280)  LC_4 Logic Functioning bit
 (44 8)  (1134 280)  (1134 280)  LC_4 Logic Functioning bit
 (48 8)  (1138 280)  (1138 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (30 9)  (1120 281)  (1120 281)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (40 9)  (1130 281)  (1130 281)  LC_4 Logic Functioning bit
 (41 9)  (1131 281)  (1131 281)  LC_4 Logic Functioning bit
 (42 9)  (1132 281)  (1132 281)  LC_4 Logic Functioning bit
 (43 9)  (1133 281)  (1133 281)  LC_4 Logic Functioning bit
 (14 10)  (1104 282)  (1104 282)  routing T_21_17.sp4_h_r_44 <X> T_21_17.lc_trk_g2_4
 (21 10)  (1111 282)  (1111 282)  routing T_21_17.sp4_h_l_34 <X> T_21_17.lc_trk_g2_7
 (22 10)  (1112 282)  (1112 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1113 282)  (1113 282)  routing T_21_17.sp4_h_l_34 <X> T_21_17.lc_trk_g2_7
 (24 10)  (1114 282)  (1114 282)  routing T_21_17.sp4_h_l_34 <X> T_21_17.lc_trk_g2_7
 (27 10)  (1117 282)  (1117 282)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 282)  (1118 282)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 282)  (1119 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 282)  (1122 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 282)  (1126 282)  LC_5 Logic Functioning bit
 (37 10)  (1127 282)  (1127 282)  LC_5 Logic Functioning bit
 (38 10)  (1128 282)  (1128 282)  LC_5 Logic Functioning bit
 (39 10)  (1129 282)  (1129 282)  LC_5 Logic Functioning bit
 (44 10)  (1134 282)  (1134 282)  LC_5 Logic Functioning bit
 (51 10)  (1141 282)  (1141 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (1104 283)  (1104 283)  routing T_21_17.sp4_h_r_44 <X> T_21_17.lc_trk_g2_4
 (15 11)  (1105 283)  (1105 283)  routing T_21_17.sp4_h_r_44 <X> T_21_17.lc_trk_g2_4
 (16 11)  (1106 283)  (1106 283)  routing T_21_17.sp4_h_r_44 <X> T_21_17.lc_trk_g2_4
 (17 11)  (1107 283)  (1107 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (1111 283)  (1111 283)  routing T_21_17.sp4_h_l_34 <X> T_21_17.lc_trk_g2_7
 (30 11)  (1120 283)  (1120 283)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (40 11)  (1130 283)  (1130 283)  LC_5 Logic Functioning bit
 (41 11)  (1131 283)  (1131 283)  LC_5 Logic Functioning bit
 (42 11)  (1132 283)  (1132 283)  LC_5 Logic Functioning bit
 (43 11)  (1133 283)  (1133 283)  LC_5 Logic Functioning bit
 (4 12)  (1094 284)  (1094 284)  routing T_21_17.sp4_v_t_36 <X> T_21_17.sp4_v_b_9
 (6 12)  (1096 284)  (1096 284)  routing T_21_17.sp4_v_t_36 <X> T_21_17.sp4_v_b_9
 (21 12)  (1111 284)  (1111 284)  routing T_21_17.sp4_h_r_43 <X> T_21_17.lc_trk_g3_3
 (22 12)  (1112 284)  (1112 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1113 284)  (1113 284)  routing T_21_17.sp4_h_r_43 <X> T_21_17.lc_trk_g3_3
 (24 12)  (1114 284)  (1114 284)  routing T_21_17.sp4_h_r_43 <X> T_21_17.lc_trk_g3_3
 (29 12)  (1119 284)  (1119 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 284)  (1120 284)  routing T_21_17.lc_trk_g0_7 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 284)  (1122 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 284)  (1126 284)  LC_6 Logic Functioning bit
 (37 12)  (1127 284)  (1127 284)  LC_6 Logic Functioning bit
 (38 12)  (1128 284)  (1128 284)  LC_6 Logic Functioning bit
 (39 12)  (1129 284)  (1129 284)  LC_6 Logic Functioning bit
 (44 12)  (1134 284)  (1134 284)  LC_6 Logic Functioning bit
 (51 12)  (1141 284)  (1141 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (1111 285)  (1111 285)  routing T_21_17.sp4_h_r_43 <X> T_21_17.lc_trk_g3_3
 (30 13)  (1120 285)  (1120 285)  routing T_21_17.lc_trk_g0_7 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (40 13)  (1130 285)  (1130 285)  LC_6 Logic Functioning bit
 (41 13)  (1131 285)  (1131 285)  LC_6 Logic Functioning bit
 (42 13)  (1132 285)  (1132 285)  LC_6 Logic Functioning bit
 (43 13)  (1133 285)  (1133 285)  LC_6 Logic Functioning bit
 (15 14)  (1105 286)  (1105 286)  routing T_21_17.sp4_h_r_45 <X> T_21_17.lc_trk_g3_5
 (16 14)  (1106 286)  (1106 286)  routing T_21_17.sp4_h_r_45 <X> T_21_17.lc_trk_g3_5
 (17 14)  (1107 286)  (1107 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1108 286)  (1108 286)  routing T_21_17.sp4_h_r_45 <X> T_21_17.lc_trk_g3_5
 (25 14)  (1115 286)  (1115 286)  routing T_21_17.sp4_h_r_46 <X> T_21_17.lc_trk_g3_6
 (27 14)  (1117 286)  (1117 286)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 286)  (1119 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 286)  (1120 286)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 286)  (1122 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 286)  (1126 286)  LC_7 Logic Functioning bit
 (37 14)  (1127 286)  (1127 286)  LC_7 Logic Functioning bit
 (38 14)  (1128 286)  (1128 286)  LC_7 Logic Functioning bit
 (39 14)  (1129 286)  (1129 286)  LC_7 Logic Functioning bit
 (44 14)  (1134 286)  (1134 286)  LC_7 Logic Functioning bit
 (51 14)  (1141 286)  (1141 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (1108 287)  (1108 287)  routing T_21_17.sp4_h_r_45 <X> T_21_17.lc_trk_g3_5
 (22 15)  (1112 287)  (1112 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1113 287)  (1113 287)  routing T_21_17.sp4_h_r_46 <X> T_21_17.lc_trk_g3_6
 (24 15)  (1114 287)  (1114 287)  routing T_21_17.sp4_h_r_46 <X> T_21_17.lc_trk_g3_6
 (25 15)  (1115 287)  (1115 287)  routing T_21_17.sp4_h_r_46 <X> T_21_17.lc_trk_g3_6
 (30 15)  (1120 287)  (1120 287)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (1130 287)  (1130 287)  LC_7 Logic Functioning bit
 (41 15)  (1131 287)  (1131 287)  LC_7 Logic Functioning bit
 (42 15)  (1132 287)  (1132 287)  LC_7 Logic Functioning bit
 (43 15)  (1133 287)  (1133 287)  LC_7 Logic Functioning bit


LogicTile_22_17

 (4 12)  (1148 284)  (1148 284)  routing T_22_17.sp4_v_t_44 <X> T_22_17.sp4_v_b_9
 (12 15)  (1156 287)  (1156 287)  routing T_22_17.sp4_h_l_46 <X> T_22_17.sp4_v_t_46


RAM_Tile_25_17

 (11 0)  (1317 272)  (1317 272)  routing T_25_17.sp4_v_t_46 <X> T_25_17.sp4_v_b_2
 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 273)  (1315 273)  routing T_25_17.sp4_v_t_36 <X> T_25_17.sp4_v_b_1
 (12 1)  (1318 273)  (1318 273)  routing T_25_17.sp4_v_t_46 <X> T_25_17.sp4_v_b_2
 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (19 6)  (1325 278)  (1325 278)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6
 (3 7)  (1309 279)  (1309 279)  routing T_25_17.sp12_h_l_23 <X> T_25_17.sp12_v_t_23
 (16 8)  (1322 280)  (1322 280)  routing T_25_17.sp4_v_t_20 <X> T_25_17.lc_trk_g2_1
 (17 8)  (1323 280)  (1323 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 280)  (1324 280)  routing T_25_17.sp4_v_t_20 <X> T_25_17.lc_trk_g2_1
 (28 8)  (1334 280)  (1334 280)  routing T_25_17.lc_trk_g2_1 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (38 8)  (1344 280)  (1344 280)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (18 9)  (1324 281)  (1324 281)  routing T_25_17.sp4_v_t_20 <X> T_25_17.lc_trk_g2_1
 (19 10)  (1325 282)  (1325 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 286)  (1323 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (3 15)  (1309 287)  (1309 287)  routing T_25_17.sp12_h_l_22 <X> T_25_17.sp12_v_t_22
 (18 15)  (1324 287)  (1324 287)  routing T_25_17.sp4_r_v_b_45 <X> T_25_17.lc_trk_g3_5


LogicTile_30_17

 (3 4)  (1567 276)  (1567 276)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_r_0


LogicTile_32_17

 (3 6)  (1675 278)  (1675 278)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_v_t_23
 (3 7)  (1675 279)  (1675 279)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_v_t_23
 (6 14)  (1678 286)  (1678 286)  routing T_32_17.sp4_v_b_6 <X> T_32_17.sp4_v_t_44
 (5 15)  (1677 287)  (1677 287)  routing T_32_17.sp4_v_b_6 <X> T_32_17.sp4_v_t_44


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (17 1)  (1743 273)  (1743 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (4 4)  (1730 276)  (1730 276)  routing T_33_17.span12_horz_4 <X> T_33_17.lc_trk_g0_4
 (11 4)  (1737 276)  (1737 276)  routing T_33_17.lc_trk_g1_2 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g0_4 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (17 4)  (1743 276)  (1743 276)  IOB_0 IO Functioning bit
 (4 5)  (1730 277)  (1730 277)  routing T_33_17.span12_horz_4 <X> T_33_17.lc_trk_g0_4
 (5 5)  (1731 277)  (1731 277)  routing T_33_17.span12_horz_4 <X> T_33_17.lc_trk_g0_4
 (7 5)  (1733 277)  (1733 277)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (10 5)  (1736 277)  (1736 277)  routing T_33_17.lc_trk_g1_2 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 277)  (1737 277)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (1740 277)  (1740 277)  routing T_33_17.lc_trk_g1_4 <X> T_33_17.wire_gbuf/in
 (15 5)  (1741 277)  (1741 277)  routing T_33_17.lc_trk_g1_4 <X> T_33_17.wire_gbuf/in
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (4 10)  (1730 282)  (1730 282)  routing T_33_17.span4_vert_b_10 <X> T_33_17.lc_trk_g1_2
 (5 11)  (1731 283)  (1731 283)  routing T_33_17.span4_vert_b_10 <X> T_33_17.lc_trk_g1_2
 (7 11)  (1733 283)  (1733 283)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (4 12)  (1730 284)  (1730 284)  routing T_33_17.span4_vert_b_12 <X> T_33_17.lc_trk_g1_4
 (5 13)  (1731 285)  (1731 285)  routing T_33_17.span4_vert_b_12 <X> T_33_17.lc_trk_g1_4
 (7 13)  (1733 285)  (1733 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (16 8)  (1 264)  (1 264)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_2_16

 (3 5)  (75 261)  (75 261)  routing T_2_16.sp12_h_l_23 <X> T_2_16.sp12_h_r_0


RAM_Tile_8_16

 (4 0)  (400 256)  (400 256)  routing T_8_16.sp4_v_t_37 <X> T_8_16.sp4_v_b_0
 (8 1)  (404 257)  (404 257)  routing T_8_16.sp4_h_r_1 <X> T_8_16.sp4_v_b_1
 (4 12)  (400 268)  (400 268)  routing T_8_16.sp4_v_t_44 <X> T_8_16.sp4_v_b_9


LogicTile_9_16

 (9 13)  (447 269)  (447 269)  routing T_9_16.sp4_v_t_39 <X> T_9_16.sp4_v_b_10
 (10 13)  (448 269)  (448 269)  routing T_9_16.sp4_v_t_39 <X> T_9_16.sp4_v_b_10


LogicTile_10_16

 (28 6)  (520 262)  (520 262)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 262)  (525 262)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 262)  (526 262)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (41 6)  (533 262)  (533 262)  LC_3 Logic Functioning bit
 (43 6)  (535 262)  (535 262)  LC_3 Logic Functioning bit
 (41 7)  (533 263)  (533 263)  LC_3 Logic Functioning bit
 (43 7)  (535 263)  (535 263)  LC_3 Logic Functioning bit
 (48 7)  (540 263)  (540 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 9)  (507 265)  (507 265)  routing T_10_16.tnr_op_0 <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (16 12)  (508 268)  (508 268)  routing T_10_16.sp12_v_t_14 <X> T_10_16.lc_trk_g3_1
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (18 13)  (510 269)  (510 269)  routing T_10_16.sp12_v_t_14 <X> T_10_16.lc_trk_g3_1


LogicTile_12_16

 (8 2)  (608 258)  (608 258)  routing T_12_16.sp4_v_t_36 <X> T_12_16.sp4_h_l_36
 (9 2)  (609 258)  (609 258)  routing T_12_16.sp4_v_t_36 <X> T_12_16.sp4_h_l_36


LogicTile_14_16

 (3 7)  (711 263)  (711 263)  routing T_14_16.sp12_h_l_23 <X> T_14_16.sp12_v_t_23


LogicTile_22_16

 (8 1)  (1152 257)  (1152 257)  routing T_22_16.sp4_v_t_47 <X> T_22_16.sp4_v_b_1
 (10 1)  (1154 257)  (1154 257)  routing T_22_16.sp4_v_t_47 <X> T_22_16.sp4_v_b_1
 (4 8)  (1148 264)  (1148 264)  routing T_22_16.sp4_v_t_43 <X> T_22_16.sp4_v_b_6
 (12 8)  (1156 264)  (1156 264)  routing T_22_16.sp4_v_t_45 <X> T_22_16.sp4_h_r_8


LogicTile_24_16

 (6 0)  (1258 256)  (1258 256)  routing T_24_16.sp4_v_t_44 <X> T_24_16.sp4_v_b_0
 (5 1)  (1257 257)  (1257 257)  routing T_24_16.sp4_v_t_44 <X> T_24_16.sp4_v_b_0


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 260)  (1306 260)  routing T_25_16.lc_trk_g3_3 <X> T_25_16.wire_bram/ram/WCLKE
 (1 4)  (1307 260)  (1307 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (0 5)  (1306 261)  (1306 261)  routing T_25_16.lc_trk_g3_3 <X> T_25_16.wire_bram/ram/WCLKE
 (1 5)  (1307 261)  (1307 261)  routing T_25_16.lc_trk_g3_3 <X> T_25_16.wire_bram/ram/WCLKE
 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (15 8)  (1321 264)  (1321 264)  routing T_25_16.sp4_v_b_41 <X> T_25_16.lc_trk_g2_1
 (16 8)  (1322 264)  (1322 264)  routing T_25_16.sp4_v_b_41 <X> T_25_16.lc_trk_g2_1
 (17 8)  (1323 264)  (1323 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (28 8)  (1334 264)  (1334 264)  routing T_25_16.lc_trk_g2_1 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (19 10)  (1325 266)  (1325 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (11 12)  (1317 268)  (1317 268)  routing T_25_16.sp4_v_t_45 <X> T_25_16.sp4_v_b_11
 (22 12)  (1328 268)  (1328 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1329 268)  (1329 268)  routing T_25_16.sp4_v_t_30 <X> T_25_16.lc_trk_g3_3
 (24 12)  (1330 268)  (1330 268)  routing T_25_16.sp4_v_t_30 <X> T_25_16.lc_trk_g3_3
 (12 13)  (1318 269)  (1318 269)  routing T_25_16.sp4_v_t_45 <X> T_25_16.sp4_v_b_11
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 270)  (1321 270)  routing T_25_16.sp4_h_r_45 <X> T_25_16.lc_trk_g3_5
 (16 14)  (1322 270)  (1322 270)  routing T_25_16.sp4_h_r_45 <X> T_25_16.lc_trk_g3_5
 (17 14)  (1323 270)  (1323 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 270)  (1324 270)  routing T_25_16.sp4_h_r_45 <X> T_25_16.lc_trk_g3_5
 (0 15)  (1306 271)  (1306 271)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (18 15)  (1324 271)  (1324 271)  routing T_25_16.sp4_h_r_45 <X> T_25_16.lc_trk_g3_5


LogicTile_26_16

 (13 4)  (1361 260)  (1361 260)  routing T_26_16.sp4_v_t_40 <X> T_26_16.sp4_v_b_5
 (13 8)  (1361 264)  (1361 264)  routing T_26_16.sp4_v_t_45 <X> T_26_16.sp4_v_b_8


LogicTile_30_16

 (9 12)  (1573 268)  (1573 268)  routing T_30_16.sp4_v_t_47 <X> T_30_16.sp4_h_r_10


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (4 6)  (1730 262)  (1730 262)  routing T_33_16.span4_vert_b_14 <X> T_33_16.lc_trk_g0_6
 (5 7)  (1731 263)  (1731 263)  routing T_33_16.span4_vert_b_14 <X> T_33_16.lc_trk_g0_6
 (7 7)  (1733 263)  (1733 263)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (4 10)  (1730 266)  (1730 266)  routing T_33_16.span4_horz_34 <X> T_33_16.lc_trk_g1_2
 (10 10)  (1736 266)  (1736 266)  routing T_33_16.lc_trk_g0_6 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 266)  (1738 266)  routing T_33_16.lc_trk_g1_2 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (5 11)  (1731 267)  (1731 267)  routing T_33_16.span4_horz_34 <X> T_33_16.lc_trk_g1_2
 (6 11)  (1732 267)  (1732 267)  routing T_33_16.span4_horz_34 <X> T_33_16.lc_trk_g1_2
 (7 11)  (1733 267)  (1733 267)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
 (10 11)  (1736 267)  (1736 267)  routing T_33_16.lc_trk_g0_6 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 267)  (1737 267)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 267)  (1738 267)  routing T_33_16.lc_trk_g1_2 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (17 14)  (1743 270)  (1743 270)  IOB_1 IO Functioning bit


LogicTile_13_15

 (3 0)  (657 240)  (657 240)  routing T_13_15.sp12_v_t_23 <X> T_13_15.sp12_v_b_0


LogicTile_21_15

 (14 1)  (1104 241)  (1104 241)  routing T_21_15.sp4_h_r_0 <X> T_21_15.lc_trk_g0_0
 (15 1)  (1105 241)  (1105 241)  routing T_21_15.sp4_h_r_0 <X> T_21_15.lc_trk_g0_0
 (16 1)  (1106 241)  (1106 241)  routing T_21_15.sp4_h_r_0 <X> T_21_15.lc_trk_g0_0
 (17 1)  (1107 241)  (1107 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (29 2)  (1119 242)  (1119 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 242)  (1121 242)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 242)  (1122 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 242)  (1124 242)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 242)  (1125 242)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.input_2_1
 (37 2)  (1127 242)  (1127 242)  LC_1 Logic Functioning bit
 (38 2)  (1128 242)  (1128 242)  LC_1 Logic Functioning bit
 (40 2)  (1130 242)  (1130 242)  LC_1 Logic Functioning bit
 (41 2)  (1131 242)  (1131 242)  LC_1 Logic Functioning bit
 (42 2)  (1132 242)  (1132 242)  LC_1 Logic Functioning bit
 (26 3)  (1116 243)  (1116 243)  routing T_21_15.lc_trk_g2_3 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 243)  (1118 243)  routing T_21_15.lc_trk_g2_3 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 243)  (1119 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 243)  (1121 243)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (1122 243)  (1122 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1123 243)  (1123 243)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.input_2_1
 (39 3)  (1129 243)  (1129 243)  LC_1 Logic Functioning bit
 (40 3)  (1130 243)  (1130 243)  LC_1 Logic Functioning bit
 (41 3)  (1131 243)  (1131 243)  LC_1 Logic Functioning bit
 (22 6)  (1112 246)  (1112 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1113 246)  (1113 246)  routing T_21_15.sp4_h_r_7 <X> T_21_15.lc_trk_g1_7
 (24 6)  (1114 246)  (1114 246)  routing T_21_15.sp4_h_r_7 <X> T_21_15.lc_trk_g1_7
 (21 7)  (1111 247)  (1111 247)  routing T_21_15.sp4_h_r_7 <X> T_21_15.lc_trk_g1_7
 (22 8)  (1112 248)  (1112 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1113 248)  (1113 248)  routing T_21_15.sp4_v_t_30 <X> T_21_15.lc_trk_g2_3
 (24 8)  (1114 248)  (1114 248)  routing T_21_15.sp4_v_t_30 <X> T_21_15.lc_trk_g2_3
 (15 10)  (1105 250)  (1105 250)  routing T_21_15.sp4_v_t_32 <X> T_21_15.lc_trk_g2_5
 (16 10)  (1106 250)  (1106 250)  routing T_21_15.sp4_v_t_32 <X> T_21_15.lc_trk_g2_5
 (17 10)  (1107 250)  (1107 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (12 12)  (1102 252)  (1102 252)  routing T_21_15.sp4_v_t_46 <X> T_21_15.sp4_h_r_11


LogicTile_22_15

 (22 0)  (1166 240)  (1166 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1167 240)  (1167 240)  routing T_22_15.sp12_h_r_11 <X> T_22_15.lc_trk_g0_3
 (8 1)  (1152 241)  (1152 241)  routing T_22_15.sp4_v_t_47 <X> T_22_15.sp4_v_b_1
 (10 1)  (1154 241)  (1154 241)  routing T_22_15.sp4_v_t_47 <X> T_22_15.sp4_v_b_1
 (25 2)  (1169 242)  (1169 242)  routing T_22_15.sp4_h_l_11 <X> T_22_15.lc_trk_g0_6
 (22 3)  (1166 243)  (1166 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1167 243)  (1167 243)  routing T_22_15.sp4_h_l_11 <X> T_22_15.lc_trk_g0_6
 (24 3)  (1168 243)  (1168 243)  routing T_22_15.sp4_h_l_11 <X> T_22_15.lc_trk_g0_6
 (25 3)  (1169 243)  (1169 243)  routing T_22_15.sp4_h_l_11 <X> T_22_15.lc_trk_g0_6
 (17 5)  (1161 245)  (1161 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (29 10)  (1173 250)  (1173 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 250)  (1174 250)  routing T_22_15.lc_trk_g0_6 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 250)  (1176 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 250)  (1177 250)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 250)  (1178 250)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 250)  (1180 250)  LC_5 Logic Functioning bit
 (38 10)  (1182 250)  (1182 250)  LC_5 Logic Functioning bit
 (40 10)  (1184 250)  (1184 250)  LC_5 Logic Functioning bit
 (42 10)  (1186 250)  (1186 250)  LC_5 Logic Functioning bit
 (43 10)  (1187 250)  (1187 250)  LC_5 Logic Functioning bit
 (19 11)  (1163 251)  (1163 251)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (27 11)  (1171 251)  (1171 251)  routing T_22_15.lc_trk_g1_0 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 251)  (1173 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 251)  (1174 251)  routing T_22_15.lc_trk_g0_6 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (1176 251)  (1176 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1179 251)  (1179 251)  routing T_22_15.lc_trk_g0_3 <X> T_22_15.input_2_5
 (40 11)  (1184 251)  (1184 251)  LC_5 Logic Functioning bit
 (42 11)  (1186 251)  (1186 251)  LC_5 Logic Functioning bit
 (43 11)  (1187 251)  (1187 251)  LC_5 Logic Functioning bit
 (48 11)  (1192 251)  (1192 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (1159 252)  (1159 252)  routing T_22_15.rgt_op_1 <X> T_22_15.lc_trk_g3_1
 (17 12)  (1161 252)  (1161 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1162 252)  (1162 252)  routing T_22_15.rgt_op_1 <X> T_22_15.lc_trk_g3_1


LogicTile_23_15

 (28 2)  (1226 242)  (1226 242)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 242)  (1227 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 242)  (1229 242)  routing T_23_15.lc_trk_g0_4 <X> T_23_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 242)  (1230 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (1233 242)  (1233 242)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.input_2_1
 (37 2)  (1235 242)  (1235 242)  LC_1 Logic Functioning bit
 (38 2)  (1236 242)  (1236 242)  LC_1 Logic Functioning bit
 (40 2)  (1238 242)  (1238 242)  LC_1 Logic Functioning bit
 (41 2)  (1239 242)  (1239 242)  LC_1 Logic Functioning bit
 (42 2)  (1240 242)  (1240 242)  LC_1 Logic Functioning bit
 (14 3)  (1212 243)  (1212 243)  routing T_23_15.sp12_h_r_20 <X> T_23_15.lc_trk_g0_4
 (16 3)  (1214 243)  (1214 243)  routing T_23_15.sp12_h_r_20 <X> T_23_15.lc_trk_g0_4
 (17 3)  (1215 243)  (1215 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 3)  (1224 243)  (1224 243)  routing T_23_15.lc_trk_g2_3 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 243)  (1226 243)  routing T_23_15.lc_trk_g2_3 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 243)  (1227 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 243)  (1228 243)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (1230 243)  (1230 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1231 243)  (1231 243)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.input_2_1
 (39 3)  (1237 243)  (1237 243)  LC_1 Logic Functioning bit
 (40 3)  (1238 243)  (1238 243)  LC_1 Logic Functioning bit
 (41 3)  (1239 243)  (1239 243)  LC_1 Logic Functioning bit
 (4 8)  (1202 248)  (1202 248)  routing T_23_15.sp4_v_t_47 <X> T_23_15.sp4_v_b_6
 (6 8)  (1204 248)  (1204 248)  routing T_23_15.sp4_v_t_47 <X> T_23_15.sp4_v_b_6
 (21 8)  (1219 248)  (1219 248)  routing T_23_15.sp4_h_r_35 <X> T_23_15.lc_trk_g2_3
 (22 8)  (1220 248)  (1220 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1221 248)  (1221 248)  routing T_23_15.sp4_h_r_35 <X> T_23_15.lc_trk_g2_3
 (24 8)  (1222 248)  (1222 248)  routing T_23_15.sp4_h_r_35 <X> T_23_15.lc_trk_g2_3
 (22 9)  (1220 249)  (1220 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1221 249)  (1221 249)  routing T_23_15.sp4_h_l_15 <X> T_23_15.lc_trk_g2_2
 (24 9)  (1222 249)  (1222 249)  routing T_23_15.sp4_h_l_15 <X> T_23_15.lc_trk_g2_2
 (25 9)  (1223 249)  (1223 249)  routing T_23_15.sp4_h_l_15 <X> T_23_15.lc_trk_g2_2
 (16 10)  (1214 250)  (1214 250)  routing T_23_15.sp4_v_b_37 <X> T_23_15.lc_trk_g2_5
 (17 10)  (1215 250)  (1215 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1216 250)  (1216 250)  routing T_23_15.sp4_v_b_37 <X> T_23_15.lc_trk_g2_5
 (18 11)  (1216 251)  (1216 251)  routing T_23_15.sp4_v_b_37 <X> T_23_15.lc_trk_g2_5


LogicTile_24_15

 (17 6)  (1269 246)  (1269 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 10)  (1274 250)  (1274 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (1278 250)  (1278 250)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1279 250)  (1279 250)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 250)  (1280 250)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 250)  (1281 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 250)  (1282 250)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 250)  (1283 250)  routing T_24_15.lc_trk_g1_5 <X> T_24_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 250)  (1284 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 250)  (1286 250)  routing T_24_15.lc_trk_g1_5 <X> T_24_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 250)  (1287 250)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.input_2_5
 (37 10)  (1289 250)  (1289 250)  LC_5 Logic Functioning bit
 (38 10)  (1290 250)  (1290 250)  LC_5 Logic Functioning bit
 (40 10)  (1292 250)  (1292 250)  LC_5 Logic Functioning bit
 (41 10)  (1293 250)  (1293 250)  LC_5 Logic Functioning bit
 (42 10)  (1294 250)  (1294 250)  LC_5 Logic Functioning bit
 (21 11)  (1273 251)  (1273 251)  routing T_24_15.sp4_r_v_b_39 <X> T_24_15.lc_trk_g2_7
 (26 11)  (1278 251)  (1278 251)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1279 251)  (1279 251)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 251)  (1280 251)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 251)  (1281 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 251)  (1282 251)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (1284 251)  (1284 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1285 251)  (1285 251)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.input_2_5
 (35 11)  (1287 251)  (1287 251)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.input_2_5
 (39 11)  (1291 251)  (1291 251)  LC_5 Logic Functioning bit
 (40 11)  (1292 251)  (1292 251)  LC_5 Logic Functioning bit
 (41 11)  (1293 251)  (1293 251)  LC_5 Logic Functioning bit
 (22 12)  (1274 252)  (1274 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (1279 252)  (1279 252)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 252)  (1280 252)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 252)  (1281 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 252)  (1282 252)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 252)  (1283 252)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 252)  (1284 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 252)  (1285 252)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 252)  (1286 252)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 252)  (1288 252)  LC_6 Logic Functioning bit
 (38 12)  (1290 252)  (1290 252)  LC_6 Logic Functioning bit
 (40 12)  (1292 252)  (1292 252)  LC_6 Logic Functioning bit
 (41 12)  (1293 252)  (1293 252)  LC_6 Logic Functioning bit
 (50 12)  (1302 252)  (1302 252)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (1273 253)  (1273 253)  routing T_24_15.sp4_r_v_b_43 <X> T_24_15.lc_trk_g3_3
 (26 13)  (1278 253)  (1278 253)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 253)  (1279 253)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 253)  (1280 253)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 253)  (1281 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 253)  (1283 253)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 253)  (1288 253)  LC_6 Logic Functioning bit
 (39 13)  (1291 253)  (1291 253)  LC_6 Logic Functioning bit
 (40 13)  (1292 253)  (1292 253)  LC_6 Logic Functioning bit
 (41 13)  (1293 253)  (1293 253)  LC_6 Logic Functioning bit
 (48 13)  (1300 253)  (1300 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (1274 254)  (1274 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (1277 254)  (1277 254)  routing T_24_15.sp4_h_r_46 <X> T_24_15.lc_trk_g3_6
 (15 15)  (1267 255)  (1267 255)  routing T_24_15.tnr_op_4 <X> T_24_15.lc_trk_g3_4
 (17 15)  (1269 255)  (1269 255)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (1273 255)  (1273 255)  routing T_24_15.sp4_r_v_b_47 <X> T_24_15.lc_trk_g3_7
 (22 15)  (1274 255)  (1274 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1275 255)  (1275 255)  routing T_24_15.sp4_h_r_46 <X> T_24_15.lc_trk_g3_6
 (24 15)  (1276 255)  (1276 255)  routing T_24_15.sp4_h_r_46 <X> T_24_15.lc_trk_g3_6
 (25 15)  (1277 255)  (1277 255)  routing T_24_15.sp4_h_r_46 <X> T_24_15.lc_trk_g3_6


RAM_Tile_25_15

 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 2)  (1311 242)  (1311 242)  routing T_25_15.sp4_v_t_37 <X> T_25_15.sp4_h_l_37
 (12 2)  (1318 242)  (1318 242)  routing T_25_15.sp4_v_t_45 <X> T_25_15.sp4_h_l_39
 (3 3)  (1309 243)  (1309 243)  routing T_25_15.sp12_v_b_0 <X> T_25_15.sp12_h_l_23
 (6 3)  (1312 243)  (1312 243)  routing T_25_15.sp4_v_t_37 <X> T_25_15.sp4_h_l_37
 (11 3)  (1317 243)  (1317 243)  routing T_25_15.sp4_v_t_45 <X> T_25_15.sp4_h_l_39
 (13 3)  (1319 243)  (1319 243)  routing T_25_15.sp4_v_t_45 <X> T_25_15.sp4_h_l_39
 (4 4)  (1310 244)  (1310 244)  routing T_25_15.sp4_v_t_38 <X> T_25_15.sp4_v_b_3
 (9 5)  (1315 245)  (1315 245)  routing T_25_15.sp4_v_t_41 <X> T_25_15.sp4_v_b_4
 (19 6)  (1325 246)  (1325 246)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6
 (16 8)  (1322 248)  (1322 248)  routing T_25_15.sp4_v_b_25 <X> T_25_15.lc_trk_g2_1
 (17 8)  (1323 248)  (1323 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (1324 248)  (1324 248)  routing T_25_15.sp4_v_b_25 <X> T_25_15.lc_trk_g2_1
 (28 8)  (1334 248)  (1334 248)  routing T_25_15.lc_trk_g2_1 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (41 9)  (1347 249)  (1347 249)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (4 10)  (1310 250)  (1310 250)  routing T_25_15.sp4_v_b_6 <X> T_25_15.sp4_v_t_43
 (10 10)  (1316 250)  (1316 250)  routing T_25_15.sp4_v_b_2 <X> T_25_15.sp4_h_l_42
 (4 12)  (1310 252)  (1310 252)  routing T_25_15.sp4_v_t_44 <X> T_25_15.sp4_v_b_9
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 254)  (1323 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 255)  (1306 255)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE


LogicTile_29_15

 (3 2)  (1513 242)  (1513 242)  routing T_29_15.sp12_v_t_23 <X> T_29_15.sp12_h_l_23


IO_Tile_33_15

 (14 7)  (1740 247)  (1740 247)  routing T_33_15.span4_vert_t_14 <X> T_33_15.span4_vert_b_2


LogicTile_5_14

 (19 8)  (253 232)  (253 232)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_6_14

 (11 2)  (299 226)  (299 226)  routing T_6_14.sp4_v_b_6 <X> T_6_14.sp4_v_t_39
 (13 2)  (301 226)  (301 226)  routing T_6_14.sp4_v_b_6 <X> T_6_14.sp4_v_t_39
 (11 6)  (299 230)  (299 230)  routing T_6_14.sp4_v_b_2 <X> T_6_14.sp4_v_t_40
 (12 7)  (300 231)  (300 231)  routing T_6_14.sp4_v_b_2 <X> T_6_14.sp4_v_t_40


LogicTile_7_14

 (8 1)  (350 225)  (350 225)  routing T_7_14.sp4_v_t_47 <X> T_7_14.sp4_v_b_1
 (10 1)  (352 225)  (352 225)  routing T_7_14.sp4_v_t_47 <X> T_7_14.sp4_v_b_1


LogicTile_11_14

 (11 8)  (557 232)  (557 232)  routing T_11_14.sp4_v_t_40 <X> T_11_14.sp4_v_b_8
 (12 9)  (558 233)  (558 233)  routing T_11_14.sp4_v_t_40 <X> T_11_14.sp4_v_b_8


LogicTile_12_14

 (6 4)  (606 228)  (606 228)  routing T_12_14.sp4_h_r_10 <X> T_12_14.sp4_v_b_3


LogicTile_16_14

 (8 14)  (824 238)  (824 238)  routing T_16_14.sp4_v_t_47 <X> T_16_14.sp4_h_l_47
 (9 14)  (825 238)  (825 238)  routing T_16_14.sp4_v_t_47 <X> T_16_14.sp4_h_l_47


LogicTile_20_14

 (11 8)  (1047 232)  (1047 232)  routing T_20_14.sp4_v_t_37 <X> T_20_14.sp4_v_b_8
 (13 8)  (1049 232)  (1049 232)  routing T_20_14.sp4_v_t_37 <X> T_20_14.sp4_v_b_8


LogicTile_21_14

 (15 4)  (1105 228)  (1105 228)  routing T_21_14.top_op_1 <X> T_21_14.lc_trk_g1_1
 (17 4)  (1107 228)  (1107 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (1108 229)  (1108 229)  routing T_21_14.top_op_1 <X> T_21_14.lc_trk_g1_1
 (26 6)  (1116 230)  (1116 230)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (1118 230)  (1118 230)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 230)  (1119 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 230)  (1120 230)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 230)  (1122 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 230)  (1124 230)  routing T_21_14.lc_trk_g1_1 <X> T_21_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 230)  (1125 230)  routing T_21_14.lc_trk_g3_4 <X> T_21_14.input_2_3
 (36 6)  (1126 230)  (1126 230)  LC_3 Logic Functioning bit
 (38 6)  (1128 230)  (1128 230)  LC_3 Logic Functioning bit
 (40 6)  (1130 230)  (1130 230)  LC_3 Logic Functioning bit
 (42 6)  (1132 230)  (1132 230)  LC_3 Logic Functioning bit
 (43 6)  (1133 230)  (1133 230)  LC_3 Logic Functioning bit
 (28 7)  (1118 231)  (1118 231)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 231)  (1119 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 231)  (1122 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1123 231)  (1123 231)  routing T_21_14.lc_trk_g3_4 <X> T_21_14.input_2_3
 (34 7)  (1124 231)  (1124 231)  routing T_21_14.lc_trk_g3_4 <X> T_21_14.input_2_3
 (40 7)  (1130 231)  (1130 231)  LC_3 Logic Functioning bit
 (42 7)  (1132 231)  (1132 231)  LC_3 Logic Functioning bit
 (43 7)  (1133 231)  (1133 231)  LC_3 Logic Functioning bit
 (8 9)  (1098 233)  (1098 233)  routing T_21_14.sp4_v_t_41 <X> T_21_14.sp4_v_b_7
 (10 9)  (1100 233)  (1100 233)  routing T_21_14.sp4_v_t_41 <X> T_21_14.sp4_v_b_7
 (16 10)  (1106 234)  (1106 234)  routing T_21_14.sp4_v_t_16 <X> T_21_14.lc_trk_g2_5
 (17 10)  (1107 234)  (1107 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1108 234)  (1108 234)  routing T_21_14.sp4_v_t_16 <X> T_21_14.lc_trk_g2_5
 (17 11)  (1107 235)  (1107 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (6 12)  (1096 236)  (1096 236)  routing T_21_14.sp4_v_t_43 <X> T_21_14.sp4_v_b_9
 (5 13)  (1095 237)  (1095 237)  routing T_21_14.sp4_v_t_43 <X> T_21_14.sp4_v_b_9
 (14 15)  (1104 239)  (1104 239)  routing T_21_14.sp4_r_v_b_44 <X> T_21_14.lc_trk_g3_4
 (17 15)  (1107 239)  (1107 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_22_14

 (13 1)  (1157 225)  (1157 225)  routing T_22_14.sp4_v_t_44 <X> T_22_14.sp4_h_r_2


LogicTile_23_14

 (6 4)  (1204 228)  (1204 228)  routing T_23_14.sp4_v_t_37 <X> T_23_14.sp4_v_b_3
 (5 5)  (1203 229)  (1203 229)  routing T_23_14.sp4_v_t_37 <X> T_23_14.sp4_v_b_3


LogicTile_24_14

 (26 0)  (1278 224)  (1278 224)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 224)  (1279 224)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 224)  (1280 224)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 224)  (1281 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 224)  (1284 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 224)  (1285 224)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 224)  (1286 224)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 224)  (1287 224)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.input_2_0
 (52 0)  (1304 224)  (1304 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (1279 225)  (1279 225)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 225)  (1280 225)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 225)  (1281 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 225)  (1283 225)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 225)  (1284 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1285 225)  (1285 225)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.input_2_0
 (35 1)  (1287 225)  (1287 225)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.input_2_0
 (40 1)  (1292 225)  (1292 225)  LC_0 Logic Functioning bit
 (53 1)  (1305 225)  (1305 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (28 2)  (1280 226)  (1280 226)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 226)  (1281 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 226)  (1282 226)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 226)  (1283 226)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 226)  (1284 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 226)  (1285 226)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 226)  (1286 226)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (1289 226)  (1289 226)  LC_1 Logic Functioning bit
 (53 2)  (1305 226)  (1305 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (1278 227)  (1278 227)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 227)  (1279 227)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 227)  (1280 227)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 227)  (1281 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 227)  (1282 227)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (1284 227)  (1284 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1285 227)  (1285 227)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.input_2_1
 (34 3)  (1286 227)  (1286 227)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.input_2_1
 (26 4)  (1278 228)  (1278 228)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (1279 228)  (1279 228)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 228)  (1280 228)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 228)  (1281 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 228)  (1284 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 228)  (1285 228)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 228)  (1286 228)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (1287 228)  (1287 228)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.input_2_2
 (53 4)  (1305 228)  (1305 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (4 5)  (1256 229)  (1256 229)  routing T_24_14.sp4_v_t_47 <X> T_24_14.sp4_h_r_3
 (27 5)  (1279 229)  (1279 229)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 229)  (1280 229)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 229)  (1281 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 229)  (1283 229)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (1284 229)  (1284 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1285 229)  (1285 229)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.input_2_2
 (35 5)  (1287 229)  (1287 229)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.input_2_2
 (41 5)  (1293 229)  (1293 229)  LC_2 Logic Functioning bit
 (22 11)  (1274 235)  (1274 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (14 12)  (1266 236)  (1266 236)  routing T_24_14.sp4_v_b_24 <X> T_24_14.lc_trk_g3_0
 (9 13)  (1261 237)  (1261 237)  routing T_24_14.sp4_v_t_47 <X> T_24_14.sp4_v_b_10
 (16 13)  (1268 237)  (1268 237)  routing T_24_14.sp4_v_b_24 <X> T_24_14.lc_trk_g3_0
 (17 13)  (1269 237)  (1269 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (1274 237)  (1274 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1275 237)  (1275 237)  routing T_24_14.sp4_h_l_15 <X> T_24_14.lc_trk_g3_2
 (24 13)  (1276 237)  (1276 237)  routing T_24_14.sp4_h_l_15 <X> T_24_14.lc_trk_g3_2
 (25 13)  (1277 237)  (1277 237)  routing T_24_14.sp4_h_l_15 <X> T_24_14.lc_trk_g3_2
 (16 14)  (1268 238)  (1268 238)  routing T_24_14.sp12_v_b_21 <X> T_24_14.lc_trk_g3_5
 (17 14)  (1269 238)  (1269 238)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (18 15)  (1270 239)  (1270 239)  routing T_24_14.sp12_v_b_21 <X> T_24_14.lc_trk_g3_5


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (10 0)  (1316 224)  (1316 224)  routing T_25_14.sp4_v_t_45 <X> T_25_14.sp4_h_r_1
 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (8 1)  (1314 225)  (1314 225)  routing T_25_14.sp4_h_r_1 <X> T_25_14.sp4_v_b_1
 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (19 2)  (1325 226)  (1325 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 228)  (1307 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (11 4)  (1317 228)  (1317 228)  routing T_25_14.sp4_v_t_39 <X> T_25_14.sp4_v_b_5
 (22 4)  (1328 228)  (1328 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1329 228)  (1329 228)  routing T_25_14.sp4_v_b_19 <X> T_25_14.lc_trk_g1_3
 (24 4)  (1330 228)  (1330 228)  routing T_25_14.sp4_v_b_19 <X> T_25_14.lc_trk_g1_3
 (0 5)  (1306 229)  (1306 229)  routing T_25_14.lc_trk_g1_3 <X> T_25_14.wire_bram/ram/WCLKE
 (1 5)  (1307 229)  (1307 229)  routing T_25_14.lc_trk_g1_3 <X> T_25_14.wire_bram/ram/WCLKE
 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (9 5)  (1315 229)  (1315 229)  routing T_25_14.sp4_v_t_41 <X> T_25_14.sp4_v_b_4
 (12 5)  (1318 229)  (1318 229)  routing T_25_14.sp4_v_t_39 <X> T_25_14.sp4_v_b_5
 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (17 6)  (1323 230)  (1323 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (1331 230)  (1331 230)  routing T_25_14.sp4_h_l_3 <X> T_25_14.lc_trk_g1_6
 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (18 7)  (1324 231)  (1324 231)  routing T_25_14.sp4_r_v_b_29 <X> T_25_14.lc_trk_g1_5
 (22 7)  (1328 231)  (1328 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (1329 231)  (1329 231)  routing T_25_14.sp4_h_l_3 <X> T_25_14.lc_trk_g1_6
 (24 7)  (1330 231)  (1330 231)  routing T_25_14.sp4_h_l_3 <X> T_25_14.lc_trk_g1_6
 (27 8)  (1333 232)  (1333 232)  routing T_25_14.lc_trk_g1_6 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 232)  (1336 232)  routing T_25_14.lc_trk_g1_6 <X> T_25_14.wire_bram/ram/WDATA_3
 (30 9)  (1336 233)  (1336 233)  routing T_25_14.lc_trk_g1_6 <X> T_25_14.wire_bram/ram/WDATA_3
 (39 9)  (1345 233)  (1345 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 239)  (1306 239)  routing T_25_14.lc_trk_g1_5 <X> T_25_14.wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g1_5 <X> T_25_14.wire_bram/ram/WE


LogicTile_3_13

 (3 8)  (129 216)  (129 216)  routing T_3_13.sp12_v_t_22 <X> T_3_13.sp12_v_b_1


RAM_Tile_8_13

 (11 4)  (407 212)  (407 212)  routing T_8_13.sp4_h_r_0 <X> T_8_13.sp4_v_b_5


LogicTile_10_13

 (9 1)  (501 209)  (501 209)  routing T_10_13.sp4_v_t_40 <X> T_10_13.sp4_v_b_1
 (10 1)  (502 209)  (502 209)  routing T_10_13.sp4_v_t_40 <X> T_10_13.sp4_v_b_1
 (6 4)  (498 212)  (498 212)  routing T_10_13.sp4_v_t_37 <X> T_10_13.sp4_v_b_3
 (5 5)  (497 213)  (497 213)  routing T_10_13.sp4_v_t_37 <X> T_10_13.sp4_v_b_3
 (13 12)  (505 220)  (505 220)  routing T_10_13.sp4_v_t_46 <X> T_10_13.sp4_v_b_11


LogicTile_11_13

 (19 5)  (565 213)  (565 213)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_12_13

 (6 3)  (606 211)  (606 211)  routing T_12_13.sp4_h_r_0 <X> T_12_13.sp4_h_l_37
 (19 5)  (619 213)  (619 213)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_13_13

 (19 12)  (673 220)  (673 220)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_21_13

 (11 4)  (1101 212)  (1101 212)  routing T_21_13.sp4_v_t_44 <X> T_21_13.sp4_v_b_5
 (13 4)  (1103 212)  (1103 212)  routing T_21_13.sp4_v_t_44 <X> T_21_13.sp4_v_b_5
 (22 4)  (1112 212)  (1112 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1114 212)  (1114 212)  routing T_21_13.top_op_3 <X> T_21_13.lc_trk_g1_3
 (21 5)  (1111 213)  (1111 213)  routing T_21_13.top_op_3 <X> T_21_13.lc_trk_g1_3
 (22 10)  (1112 218)  (1112 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1113 218)  (1113 218)  routing T_21_13.sp12_v_t_12 <X> T_21_13.lc_trk_g2_7
 (27 10)  (1117 218)  (1117 218)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 218)  (1118 218)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 218)  (1119 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 218)  (1122 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 218)  (1124 218)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 218)  (1125 218)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.input_2_5
 (36 10)  (1126 218)  (1126 218)  LC_5 Logic Functioning bit
 (38 10)  (1128 218)  (1128 218)  LC_5 Logic Functioning bit
 (43 10)  (1133 218)  (1133 218)  LC_5 Logic Functioning bit
 (48 10)  (1138 218)  (1138 218)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (27 11)  (1117 219)  (1117 219)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 219)  (1118 219)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 219)  (1119 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 219)  (1120 219)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 219)  (1121 219)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 219)  (1122 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1123 219)  (1123 219)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.input_2_5
 (35 11)  (1125 219)  (1125 219)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.input_2_5
 (39 11)  (1129 219)  (1129 219)  LC_5 Logic Functioning bit
 (21 12)  (1111 220)  (1111 220)  routing T_21_13.rgt_op_3 <X> T_21_13.lc_trk_g3_3
 (22 12)  (1112 220)  (1112 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1114 220)  (1114 220)  routing T_21_13.rgt_op_3 <X> T_21_13.lc_trk_g3_3
 (8 13)  (1098 221)  (1098 221)  routing T_21_13.sp4_h_r_10 <X> T_21_13.sp4_v_b_10
 (16 13)  (1106 221)  (1106 221)  routing T_21_13.sp12_v_b_8 <X> T_21_13.lc_trk_g3_0
 (17 13)  (1107 221)  (1107 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_22_13

 (22 0)  (1166 208)  (1166 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1167 208)  (1167 208)  routing T_22_13.sp12_h_l_16 <X> T_22_13.lc_trk_g0_3
 (21 1)  (1165 209)  (1165 209)  routing T_22_13.sp12_h_l_16 <X> T_22_13.lc_trk_g0_3
 (15 2)  (1159 210)  (1159 210)  routing T_22_13.sp4_h_r_21 <X> T_22_13.lc_trk_g0_5
 (16 2)  (1160 210)  (1160 210)  routing T_22_13.sp4_h_r_21 <X> T_22_13.lc_trk_g0_5
 (17 2)  (1161 210)  (1161 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1162 210)  (1162 210)  routing T_22_13.sp4_h_r_21 <X> T_22_13.lc_trk_g0_5
 (18 3)  (1162 211)  (1162 211)  routing T_22_13.sp4_h_r_21 <X> T_22_13.lc_trk_g0_5
 (22 3)  (1166 211)  (1166 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1169 211)  (1169 211)  routing T_22_13.sp4_r_v_b_30 <X> T_22_13.lc_trk_g0_6
 (29 4)  (1173 212)  (1173 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 212)  (1176 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 212)  (1177 212)  routing T_22_13.lc_trk_g2_1 <X> T_22_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 212)  (1179 212)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.input_2_2
 (37 4)  (1181 212)  (1181 212)  LC_2 Logic Functioning bit
 (38 4)  (1182 212)  (1182 212)  LC_2 Logic Functioning bit
 (40 4)  (1184 212)  (1184 212)  LC_2 Logic Functioning bit
 (41 4)  (1185 212)  (1185 212)  LC_2 Logic Functioning bit
 (42 4)  (1186 212)  (1186 212)  LC_2 Logic Functioning bit
 (27 5)  (1171 213)  (1171 213)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 213)  (1172 213)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 213)  (1173 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 213)  (1174 213)  routing T_22_13.lc_trk_g0_3 <X> T_22_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (1176 213)  (1176 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1177 213)  (1177 213)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.input_2_2
 (35 5)  (1179 213)  (1179 213)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.input_2_2
 (39 5)  (1183 213)  (1183 213)  LC_2 Logic Functioning bit
 (40 5)  (1184 213)  (1184 213)  LC_2 Logic Functioning bit
 (41 5)  (1185 213)  (1185 213)  LC_2 Logic Functioning bit
 (15 6)  (1159 214)  (1159 214)  routing T_22_13.sp4_h_r_5 <X> T_22_13.lc_trk_g1_5
 (16 6)  (1160 214)  (1160 214)  routing T_22_13.sp4_h_r_5 <X> T_22_13.lc_trk_g1_5
 (17 6)  (1161 214)  (1161 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (1170 214)  (1170 214)  routing T_22_13.lc_trk_g0_5 <X> T_22_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (1171 214)  (1171 214)  routing T_22_13.lc_trk_g1_5 <X> T_22_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 214)  (1173 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 214)  (1174 214)  routing T_22_13.lc_trk_g1_5 <X> T_22_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 214)  (1176 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 214)  (1177 214)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 214)  (1178 214)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 214)  (1180 214)  LC_3 Logic Functioning bit
 (38 6)  (1182 214)  (1182 214)  LC_3 Logic Functioning bit
 (40 6)  (1184 214)  (1184 214)  LC_3 Logic Functioning bit
 (41 6)  (1185 214)  (1185 214)  LC_3 Logic Functioning bit
 (50 6)  (1194 214)  (1194 214)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (1162 215)  (1162 215)  routing T_22_13.sp4_h_r_5 <X> T_22_13.lc_trk_g1_5
 (29 7)  (1173 215)  (1173 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (1180 215)  (1180 215)  LC_3 Logic Functioning bit
 (39 7)  (1183 215)  (1183 215)  LC_3 Logic Functioning bit
 (40 7)  (1184 215)  (1184 215)  LC_3 Logic Functioning bit
 (41 7)  (1185 215)  (1185 215)  LC_3 Logic Functioning bit
 (17 8)  (1161 216)  (1161 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 11)  (1166 219)  (1166 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (16 12)  (1160 220)  (1160 220)  routing T_22_13.sp4_v_t_12 <X> T_22_13.lc_trk_g3_1
 (17 12)  (1161 220)  (1161 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1162 220)  (1162 220)  routing T_22_13.sp4_v_t_12 <X> T_22_13.lc_trk_g3_1
 (22 12)  (1166 220)  (1166 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1167 220)  (1167 220)  routing T_22_13.sp4_v_t_30 <X> T_22_13.lc_trk_g3_3
 (24 12)  (1168 220)  (1168 220)  routing T_22_13.sp4_v_t_30 <X> T_22_13.lc_trk_g3_3
 (27 12)  (1171 220)  (1171 220)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 220)  (1172 220)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 220)  (1173 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 220)  (1174 220)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 220)  (1175 220)  routing T_22_13.lc_trk_g3_6 <X> T_22_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 220)  (1176 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 220)  (1177 220)  routing T_22_13.lc_trk_g3_6 <X> T_22_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 220)  (1178 220)  routing T_22_13.lc_trk_g3_6 <X> T_22_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 220)  (1179 220)  routing T_22_13.lc_trk_g0_6 <X> T_22_13.input_2_6
 (40 12)  (1184 220)  (1184 220)  LC_6 Logic Functioning bit
 (51 12)  (1195 220)  (1195 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (1170 221)  (1170 221)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 221)  (1171 221)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 221)  (1172 221)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 221)  (1173 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 221)  (1175 221)  routing T_22_13.lc_trk_g3_6 <X> T_22_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 221)  (1176 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1179 221)  (1179 221)  routing T_22_13.lc_trk_g0_6 <X> T_22_13.input_2_6
 (14 14)  (1158 222)  (1158 222)  routing T_22_13.sp4_v_b_36 <X> T_22_13.lc_trk_g3_4
 (14 15)  (1158 223)  (1158 223)  routing T_22_13.sp4_v_b_36 <X> T_22_13.lc_trk_g3_4
 (16 15)  (1160 223)  (1160 223)  routing T_22_13.sp4_v_b_36 <X> T_22_13.lc_trk_g3_4
 (17 15)  (1161 223)  (1161 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (1166 223)  (1166 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1167 223)  (1167 223)  routing T_22_13.sp4_v_b_46 <X> T_22_13.lc_trk_g3_6
 (24 15)  (1168 223)  (1168 223)  routing T_22_13.sp4_v_b_46 <X> T_22_13.lc_trk_g3_6


RAM_Tile_25_13

 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 2)  (1309 210)  (1309 210)  routing T_25_13.sp12_v_t_23 <X> T_25_13.sp12_h_l_23
 (19 6)  (1325 214)  (1325 214)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6
 (16 8)  (1322 216)  (1322 216)  routing T_25_13.sp4_v_t_20 <X> T_25_13.lc_trk_g2_1
 (17 8)  (1323 216)  (1323 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 216)  (1324 216)  routing T_25_13.sp4_v_t_20 <X> T_25_13.lc_trk_g2_1
 (28 8)  (1334 216)  (1334 216)  routing T_25_13.lc_trk_g2_1 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (36 8)  (1342 216)  (1342 216)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_11 sp4_h_r_40
 (18 9)  (1324 217)  (1324 217)  routing T_25_13.sp4_v_t_20 <X> T_25_13.lc_trk_g2_1
 (12 10)  (1318 218)  (1318 218)  routing T_25_13.sp4_v_t_39 <X> T_25_13.sp4_h_l_45
 (11 11)  (1317 219)  (1317 219)  routing T_25_13.sp4_v_t_39 <X> T_25_13.sp4_h_l_45
 (13 11)  (1319 219)  (1319 219)  routing T_25_13.sp4_v_t_39 <X> T_25_13.sp4_h_l_45
 (4 12)  (1310 220)  (1310 220)  routing T_25_13.sp4_v_t_36 <X> T_25_13.sp4_v_b_9
 (6 12)  (1312 220)  (1312 220)  routing T_25_13.sp4_v_t_36 <X> T_25_13.sp4_v_b_9
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (8 14)  (1314 222)  (1314 222)  routing T_25_13.sp4_v_t_47 <X> T_25_13.sp4_h_l_47
 (9 14)  (1315 222)  (1315 222)  routing T_25_13.sp4_v_t_47 <X> T_25_13.sp4_h_l_47
 (17 14)  (1323 222)  (1323 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 223)  (1306 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (18 15)  (1324 223)  (1324 223)  routing T_25_13.sp4_r_v_b_45 <X> T_25_13.lc_trk_g3_5


LogicTile_32_13

 (4 10)  (1676 218)  (1676 218)  routing T_32_13.sp4_v_b_10 <X> T_32_13.sp4_v_t_43
 (6 10)  (1678 218)  (1678 218)  routing T_32_13.sp4_v_b_10 <X> T_32_13.sp4_v_t_43


LogicTile_4_12

 (22 6)  (202 198)  (202 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (203 198)  (203 198)  routing T_4_12.sp4_h_r_7 <X> T_4_12.lc_trk_g1_7
 (24 6)  (204 198)  (204 198)  routing T_4_12.sp4_h_r_7 <X> T_4_12.lc_trk_g1_7
 (21 7)  (201 199)  (201 199)  routing T_4_12.sp4_h_r_7 <X> T_4_12.lc_trk_g1_7
 (17 14)  (197 206)  (197 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (207 206)  (207 206)  routing T_4_12.lc_trk_g3_5 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 206)  (208 206)  routing T_4_12.lc_trk_g3_5 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 206)  (209 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 206)  (210 206)  routing T_4_12.lc_trk_g3_5 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 206)  (211 206)  routing T_4_12.lc_trk_g1_7 <X> T_4_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 206)  (212 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 206)  (214 206)  routing T_4_12.lc_trk_g1_7 <X> T_4_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 206)  (216 206)  LC_7 Logic Functioning bit
 (37 14)  (217 206)  (217 206)  LC_7 Logic Functioning bit
 (38 14)  (218 206)  (218 206)  LC_7 Logic Functioning bit
 (39 14)  (219 206)  (219 206)  LC_7 Logic Functioning bit
 (40 14)  (220 206)  (220 206)  LC_7 Logic Functioning bit
 (42 14)  (222 206)  (222 206)  LC_7 Logic Functioning bit
 (51 14)  (231 206)  (231 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (198 207)  (198 207)  routing T_4_12.sp4_r_v_b_45 <X> T_4_12.lc_trk_g3_5
 (31 15)  (211 207)  (211 207)  routing T_4_12.lc_trk_g1_7 <X> T_4_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 207)  (216 207)  LC_7 Logic Functioning bit
 (37 15)  (217 207)  (217 207)  LC_7 Logic Functioning bit
 (38 15)  (218 207)  (218 207)  LC_7 Logic Functioning bit
 (39 15)  (219 207)  (219 207)  LC_7 Logic Functioning bit
 (40 15)  (220 207)  (220 207)  LC_7 Logic Functioning bit
 (42 15)  (222 207)  (222 207)  LC_7 Logic Functioning bit


RAM_Tile_8_12

 (6 4)  (402 196)  (402 196)  routing T_8_12.sp4_v_t_37 <X> T_8_12.sp4_v_b_3
 (11 4)  (407 196)  (407 196)  routing T_8_12.sp4_v_t_44 <X> T_8_12.sp4_v_b_5
 (13 4)  (409 196)  (409 196)  routing T_8_12.sp4_v_t_44 <X> T_8_12.sp4_v_b_5
 (5 5)  (401 197)  (401 197)  routing T_8_12.sp4_v_t_37 <X> T_8_12.sp4_v_b_3
 (8 10)  (404 202)  (404 202)  routing T_8_12.sp4_v_t_36 <X> T_8_12.sp4_h_l_42
 (9 10)  (405 202)  (405 202)  routing T_8_12.sp4_v_t_36 <X> T_8_12.sp4_h_l_42
 (10 10)  (406 202)  (406 202)  routing T_8_12.sp4_v_t_36 <X> T_8_12.sp4_h_l_42


LogicTile_9_12

 (9 13)  (447 205)  (447 205)  routing T_9_12.sp4_v_t_47 <X> T_9_12.sp4_v_b_10


LogicTile_21_12

 (13 6)  (1103 198)  (1103 198)  routing T_21_12.sp4_h_r_5 <X> T_21_12.sp4_v_t_40
 (12 7)  (1102 199)  (1102 199)  routing T_21_12.sp4_h_r_5 <X> T_21_12.sp4_v_t_40


LogicTile_22_12

 (11 4)  (1155 196)  (1155 196)  routing T_22_12.sp4_v_t_44 <X> T_22_12.sp4_v_b_5
 (13 4)  (1157 196)  (1157 196)  routing T_22_12.sp4_v_t_44 <X> T_22_12.sp4_v_b_5


LogicTile_24_12

 (9 1)  (1261 193)  (1261 193)  routing T_24_12.sp4_v_t_36 <X> T_24_12.sp4_v_b_1


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (11 0)  (1317 192)  (1317 192)  routing T_25_12.sp4_v_t_46 <X> T_25_12.sp4_v_b_2
 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (12 1)  (1318 193)  (1318 193)  routing T_25_12.sp4_v_t_46 <X> T_25_12.sp4_v_b_2
 (13 1)  (1319 193)  (1319 193)  routing T_25_12.sp4_v_t_44 <X> T_25_12.sp4_h_r_2
 (22 1)  (1328 193)  (1328 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1329 193)  (1329 193)  routing T_25_12.sp4_h_r_2 <X> T_25_12.lc_trk_g0_2
 (24 1)  (1330 193)  (1330 193)  routing T_25_12.sp4_h_r_2 <X> T_25_12.lc_trk_g0_2
 (25 1)  (1331 193)  (1331 193)  routing T_25_12.sp4_h_r_2 <X> T_25_12.lc_trk_g0_2
 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 196)  (1307 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (1 5)  (1307 197)  (1307 197)  routing T_25_12.lc_trk_g0_2 <X> T_25_12.wire_bram/ram/WCLKE
 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (12 6)  (1318 198)  (1318 198)  routing T_25_12.sp4_v_b_5 <X> T_25_12.sp4_h_l_40
 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (15 8)  (1321 200)  (1321 200)  routing T_25_12.sp4_v_b_41 <X> T_25_12.lc_trk_g2_1
 (16 8)  (1322 200)  (1322 200)  routing T_25_12.sp4_v_b_41 <X> T_25_12.lc_trk_g2_1
 (17 8)  (1323 200)  (1323 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (28 8)  (1334 200)  (1334 200)  routing T_25_12.lc_trk_g2_1 <X> T_25_12.wire_bram/ram/WDATA_3
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (39 9)  (1345 201)  (1345 201)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (6 12)  (1312 204)  (1312 204)  routing T_25_12.sp4_v_t_43 <X> T_25_12.sp4_v_b_9
 (5 13)  (1311 205)  (1311 205)  routing T_25_12.sp4_v_t_43 <X> T_25_12.sp4_v_b_9
 (0 14)  (1306 206)  (1306 206)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.wire_bram/ram/WE
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 206)  (1321 206)  routing T_25_12.sp4_h_r_45 <X> T_25_12.lc_trk_g3_5
 (16 14)  (1322 206)  (1322 206)  routing T_25_12.sp4_h_r_45 <X> T_25_12.lc_trk_g3_5
 (17 14)  (1323 206)  (1323 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 206)  (1324 206)  routing T_25_12.sp4_h_r_45 <X> T_25_12.lc_trk_g3_5
 (0 15)  (1306 207)  (1306 207)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.wire_bram/ram/WE
 (18 15)  (1324 207)  (1324 207)  routing T_25_12.sp4_h_r_45 <X> T_25_12.lc_trk_g3_5


LogicTile_26_12

 (9 5)  (1357 197)  (1357 197)  routing T_26_12.sp4_v_t_45 <X> T_26_12.sp4_v_b_4
 (10 5)  (1358 197)  (1358 197)  routing T_26_12.sp4_v_t_45 <X> T_26_12.sp4_v_b_4
 (13 8)  (1361 200)  (1361 200)  routing T_26_12.sp4_v_t_45 <X> T_26_12.sp4_v_b_8
 (12 10)  (1360 202)  (1360 202)  routing T_26_12.sp4_v_t_45 <X> T_26_12.sp4_h_l_45
 (11 11)  (1359 203)  (1359 203)  routing T_26_12.sp4_v_t_45 <X> T_26_12.sp4_h_l_45


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (6 4)  (11 180)  (11 180)  routing T_0_11.span4_horz_5 <X> T_0_11.lc_trk_g0_5
 (7 4)  (10 180)  (10 180)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_5 lc_trk_g0_5
 (8 4)  (9 180)  (9 180)  routing T_0_11.span4_horz_5 <X> T_0_11.lc_trk_g0_5
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g0_5 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_4_11

 (12 6)  (192 182)  (192 182)  routing T_4_11.sp4_v_t_46 <X> T_4_11.sp4_h_l_40
 (11 7)  (191 183)  (191 183)  routing T_4_11.sp4_v_t_46 <X> T_4_11.sp4_h_l_40
 (13 7)  (193 183)  (193 183)  routing T_4_11.sp4_v_t_46 <X> T_4_11.sp4_h_l_40


LogicTile_10_11

 (19 10)  (511 186)  (511 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_16_11

 (3 6)  (819 182)  (819 182)  routing T_16_11.sp12_h_r_0 <X> T_16_11.sp12_v_t_23
 (3 7)  (819 183)  (819 183)  routing T_16_11.sp12_h_r_0 <X> T_16_11.sp12_v_t_23


LogicTile_20_11

 (26 6)  (1062 182)  (1062 182)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_3/in_0
 (28 6)  (1064 182)  (1064 182)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 182)  (1065 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 182)  (1066 182)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 182)  (1067 182)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 182)  (1068 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 182)  (1069 182)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 182)  (1070 182)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 182)  (1072 182)  LC_3 Logic Functioning bit
 (38 6)  (1074 182)  (1074 182)  LC_3 Logic Functioning bit
 (41 6)  (1077 182)  (1077 182)  LC_3 Logic Functioning bit
 (52 6)  (1088 182)  (1088 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (1064 183)  (1064 183)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 183)  (1065 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 183)  (1067 183)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 183)  (1068 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1069 183)  (1069 183)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.input_2_3
 (34 7)  (1070 183)  (1070 183)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.input_2_3
 (35 7)  (1071 183)  (1071 183)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.input_2_3
 (37 7)  (1073 183)  (1073 183)  LC_3 Logic Functioning bit
 (15 10)  (1051 186)  (1051 186)  routing T_20_11.sp4_v_t_32 <X> T_20_11.lc_trk_g2_5
 (16 10)  (1052 186)  (1052 186)  routing T_20_11.sp4_v_t_32 <X> T_20_11.lc_trk_g2_5
 (17 10)  (1053 186)  (1053 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (14 11)  (1050 187)  (1050 187)  routing T_20_11.sp4_h_l_17 <X> T_20_11.lc_trk_g2_4
 (15 11)  (1051 187)  (1051 187)  routing T_20_11.sp4_h_l_17 <X> T_20_11.lc_trk_g2_4
 (16 11)  (1052 187)  (1052 187)  routing T_20_11.sp4_h_l_17 <X> T_20_11.lc_trk_g2_4
 (17 11)  (1053 187)  (1053 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 13)  (1058 189)  (1058 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 189)  (1061 189)  routing T_20_11.sp4_r_v_b_42 <X> T_20_11.lc_trk_g3_2
 (21 14)  (1057 190)  (1057 190)  routing T_20_11.rgt_op_7 <X> T_20_11.lc_trk_g3_7
 (22 14)  (1058 190)  (1058 190)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1060 190)  (1060 190)  routing T_20_11.rgt_op_7 <X> T_20_11.lc_trk_g3_7


LogicTile_21_11

 (22 4)  (1112 180)  (1112 180)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1114 180)  (1114 180)  routing T_21_11.bot_op_3 <X> T_21_11.lc_trk_g1_3
 (14 5)  (1104 181)  (1104 181)  routing T_21_11.sp12_h_r_16 <X> T_21_11.lc_trk_g1_0
 (16 5)  (1106 181)  (1106 181)  routing T_21_11.sp12_h_r_16 <X> T_21_11.lc_trk_g1_0
 (17 5)  (1107 181)  (1107 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 8)  (1111 184)  (1111 184)  routing T_21_11.sp4_h_r_43 <X> T_21_11.lc_trk_g2_3
 (22 8)  (1112 184)  (1112 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1113 184)  (1113 184)  routing T_21_11.sp4_h_r_43 <X> T_21_11.lc_trk_g2_3
 (24 8)  (1114 184)  (1114 184)  routing T_21_11.sp4_h_r_43 <X> T_21_11.lc_trk_g2_3
 (21 9)  (1111 185)  (1111 185)  routing T_21_11.sp4_h_r_43 <X> T_21_11.lc_trk_g2_3
 (19 10)  (1109 186)  (1109 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (15 11)  (1105 187)  (1105 187)  routing T_21_11.sp4_v_t_33 <X> T_21_11.lc_trk_g2_4
 (16 11)  (1106 187)  (1106 187)  routing T_21_11.sp4_v_t_33 <X> T_21_11.lc_trk_g2_4
 (17 11)  (1107 187)  (1107 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (28 14)  (1118 190)  (1118 190)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 190)  (1119 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 190)  (1120 190)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 190)  (1122 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 190)  (1124 190)  routing T_21_11.lc_trk_g1_3 <X> T_21_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 190)  (1126 190)  LC_7 Logic Functioning bit
 (38 14)  (1128 190)  (1128 190)  LC_7 Logic Functioning bit
 (40 14)  (1130 190)  (1130 190)  LC_7 Logic Functioning bit
 (42 14)  (1132 190)  (1132 190)  LC_7 Logic Functioning bit
 (43 14)  (1133 190)  (1133 190)  LC_7 Logic Functioning bit
 (26 15)  (1116 191)  (1116 191)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 191)  (1118 191)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 191)  (1119 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 191)  (1121 191)  routing T_21_11.lc_trk_g1_3 <X> T_21_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 191)  (1122 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1124 191)  (1124 191)  routing T_21_11.lc_trk_g1_0 <X> T_21_11.input_2_7
 (40 15)  (1130 191)  (1130 191)  LC_7 Logic Functioning bit
 (42 15)  (1132 191)  (1132 191)  LC_7 Logic Functioning bit
 (43 15)  (1133 191)  (1133 191)  LC_7 Logic Functioning bit


LogicTile_22_11

 (9 0)  (1153 176)  (1153 176)  routing T_22_11.sp4_v_t_36 <X> T_22_11.sp4_h_r_1
 (8 6)  (1152 182)  (1152 182)  routing T_22_11.sp4_v_t_47 <X> T_22_11.sp4_h_l_41
 (9 6)  (1153 182)  (1153 182)  routing T_22_11.sp4_v_t_47 <X> T_22_11.sp4_h_l_41
 (10 6)  (1154 182)  (1154 182)  routing T_22_11.sp4_v_t_47 <X> T_22_11.sp4_h_l_41
 (5 10)  (1149 186)  (1149 186)  routing T_22_11.sp4_h_r_3 <X> T_22_11.sp4_h_l_43
 (4 11)  (1148 187)  (1148 187)  routing T_22_11.sp4_h_r_3 <X> T_22_11.sp4_h_l_43


LogicTile_23_11

 (4 2)  (1202 178)  (1202 178)  routing T_23_11.sp4_h_r_0 <X> T_23_11.sp4_v_t_37
 (5 3)  (1203 179)  (1203 179)  routing T_23_11.sp4_h_r_0 <X> T_23_11.sp4_v_t_37


LogicTile_24_11

 (14 1)  (1266 177)  (1266 177)  routing T_24_11.sp4_r_v_b_35 <X> T_24_11.lc_trk_g0_0
 (17 1)  (1269 177)  (1269 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (14 2)  (1266 178)  (1266 178)  routing T_24_11.bnr_op_4 <X> T_24_11.lc_trk_g0_4
 (27 2)  (1279 178)  (1279 178)  routing T_24_11.lc_trk_g3_1 <X> T_24_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 178)  (1280 178)  routing T_24_11.lc_trk_g3_1 <X> T_24_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 178)  (1281 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 178)  (1283 178)  routing T_24_11.lc_trk_g1_5 <X> T_24_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 178)  (1284 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 178)  (1286 178)  routing T_24_11.lc_trk_g1_5 <X> T_24_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (1289 178)  (1289 178)  LC_1 Logic Functioning bit
 (38 2)  (1290 178)  (1290 178)  LC_1 Logic Functioning bit
 (40 2)  (1292 178)  (1292 178)  LC_1 Logic Functioning bit
 (41 2)  (1293 178)  (1293 178)  LC_1 Logic Functioning bit
 (42 2)  (1294 178)  (1294 178)  LC_1 Logic Functioning bit
 (14 3)  (1266 179)  (1266 179)  routing T_24_11.bnr_op_4 <X> T_24_11.lc_trk_g0_4
 (17 3)  (1269 179)  (1269 179)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (28 3)  (1280 179)  (1280 179)  routing T_24_11.lc_trk_g2_1 <X> T_24_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 179)  (1281 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (1284 179)  (1284 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1285 179)  (1285 179)  routing T_24_11.lc_trk_g3_0 <X> T_24_11.input_2_1
 (34 3)  (1286 179)  (1286 179)  routing T_24_11.lc_trk_g3_0 <X> T_24_11.input_2_1
 (39 3)  (1291 179)  (1291 179)  LC_1 Logic Functioning bit
 (40 3)  (1292 179)  (1292 179)  LC_1 Logic Functioning bit
 (41 3)  (1293 179)  (1293 179)  LC_1 Logic Functioning bit
 (26 4)  (1278 180)  (1278 180)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (1279 180)  (1279 180)  routing T_24_11.lc_trk_g3_4 <X> T_24_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 180)  (1280 180)  routing T_24_11.lc_trk_g3_4 <X> T_24_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 180)  (1281 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 180)  (1282 180)  routing T_24_11.lc_trk_g3_4 <X> T_24_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 180)  (1284 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 180)  (1285 180)  routing T_24_11.lc_trk_g2_1 <X> T_24_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 180)  (1288 180)  LC_2 Logic Functioning bit
 (38 4)  (1290 180)  (1290 180)  LC_2 Logic Functioning bit
 (40 4)  (1292 180)  (1292 180)  LC_2 Logic Functioning bit
 (41 4)  (1293 180)  (1293 180)  LC_2 Logic Functioning bit
 (50 4)  (1302 180)  (1302 180)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (1279 181)  (1279 181)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 181)  (1280 181)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 181)  (1281 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (1289 181)  (1289 181)  LC_2 Logic Functioning bit
 (38 5)  (1290 181)  (1290 181)  LC_2 Logic Functioning bit
 (40 5)  (1292 181)  (1292 181)  LC_2 Logic Functioning bit
 (41 5)  (1293 181)  (1293 181)  LC_2 Logic Functioning bit
 (3 6)  (1255 182)  (1255 182)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23
 (17 6)  (1269 182)  (1269 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (3 7)  (1255 183)  (1255 183)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23
 (18 7)  (1270 183)  (1270 183)  routing T_24_11.sp4_r_v_b_29 <X> T_24_11.lc_trk_g1_5
 (15 8)  (1267 184)  (1267 184)  routing T_24_11.sp4_h_r_25 <X> T_24_11.lc_trk_g2_1
 (16 8)  (1268 184)  (1268 184)  routing T_24_11.sp4_h_r_25 <X> T_24_11.lc_trk_g2_1
 (17 8)  (1269 184)  (1269 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (1279 184)  (1279 184)  routing T_24_11.lc_trk_g3_0 <X> T_24_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 184)  (1280 184)  routing T_24_11.lc_trk_g3_0 <X> T_24_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 184)  (1281 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 184)  (1284 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 184)  (1285 184)  routing T_24_11.lc_trk_g2_1 <X> T_24_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 184)  (1287 184)  routing T_24_11.lc_trk_g2_4 <X> T_24_11.input_2_4
 (37 8)  (1289 184)  (1289 184)  LC_4 Logic Functioning bit
 (39 8)  (1291 184)  (1291 184)  LC_4 Logic Functioning bit
 (40 8)  (1292 184)  (1292 184)  LC_4 Logic Functioning bit
 (41 8)  (1293 184)  (1293 184)  LC_4 Logic Functioning bit
 (42 8)  (1294 184)  (1294 184)  LC_4 Logic Functioning bit
 (18 9)  (1270 185)  (1270 185)  routing T_24_11.sp4_h_r_25 <X> T_24_11.lc_trk_g2_1
 (29 9)  (1281 185)  (1281 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (1284 185)  (1284 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1285 185)  (1285 185)  routing T_24_11.lc_trk_g2_4 <X> T_24_11.input_2_4
 (37 9)  (1289 185)  (1289 185)  LC_4 Logic Functioning bit
 (39 9)  (1291 185)  (1291 185)  LC_4 Logic Functioning bit
 (41 9)  (1293 185)  (1293 185)  LC_4 Logic Functioning bit
 (27 10)  (1279 186)  (1279 186)  routing T_24_11.lc_trk_g3_3 <X> T_24_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 186)  (1280 186)  routing T_24_11.lc_trk_g3_3 <X> T_24_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 186)  (1281 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 186)  (1283 186)  routing T_24_11.lc_trk_g0_4 <X> T_24_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 186)  (1284 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 186)  (1288 186)  LC_5 Logic Functioning bit
 (38 10)  (1290 186)  (1290 186)  LC_5 Logic Functioning bit
 (39 10)  (1291 186)  (1291 186)  LC_5 Logic Functioning bit
 (40 10)  (1292 186)  (1292 186)  LC_5 Logic Functioning bit
 (41 10)  (1293 186)  (1293 186)  LC_5 Logic Functioning bit
 (50 10)  (1302 186)  (1302 186)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (1266 187)  (1266 187)  routing T_24_11.sp4_r_v_b_36 <X> T_24_11.lc_trk_g2_4
 (17 11)  (1269 187)  (1269 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 11)  (1280 187)  (1280 187)  routing T_24_11.lc_trk_g2_1 <X> T_24_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 187)  (1281 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 187)  (1282 187)  routing T_24_11.lc_trk_g3_3 <X> T_24_11.wire_logic_cluster/lc_5/in_1
 (37 11)  (1289 187)  (1289 187)  LC_5 Logic Functioning bit
 (38 11)  (1290 187)  (1290 187)  LC_5 Logic Functioning bit
 (41 11)  (1293 187)  (1293 187)  LC_5 Logic Functioning bit
 (17 12)  (1269 188)  (1269 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1274 188)  (1274 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (14 13)  (1266 189)  (1266 189)  routing T_24_11.sp4_r_v_b_40 <X> T_24_11.lc_trk_g3_0
 (17 13)  (1269 189)  (1269 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (1270 189)  (1270 189)  routing T_24_11.sp4_r_v_b_41 <X> T_24_11.lc_trk_g3_1
 (17 14)  (1269 190)  (1269 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (17 15)  (1269 191)  (1269 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1270 191)  (1270 191)  routing T_24_11.sp4_r_v_b_45 <X> T_24_11.lc_trk_g3_5


RAM_Tile_25_11

 (6 0)  (1312 176)  (1312 176)  routing T_25_11.sp4_v_t_44 <X> T_25_11.sp4_v_b_0
 (10 0)  (1316 176)  (1316 176)  routing T_25_11.sp4_v_t_45 <X> T_25_11.sp4_h_r_1
 (5 1)  (1311 177)  (1311 177)  routing T_25_11.sp4_v_t_44 <X> T_25_11.sp4_v_b_0
 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 2)  (1309 178)  (1309 178)  routing T_25_11.sp12_v_t_23 <X> T_25_11.sp12_h_l_23
 (9 5)  (1315 181)  (1315 181)  routing T_25_11.sp4_v_t_41 <X> T_25_11.sp4_v_b_4
 (13 6)  (1319 182)  (1319 182)  routing T_25_11.sp4_v_b_5 <X> T_25_11.sp4_v_t_40
 (19 6)  (1325 182)  (1325 182)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6
 (6 8)  (1312 184)  (1312 184)  routing T_25_11.sp4_h_r_1 <X> T_25_11.sp4_v_b_6
 (16 8)  (1322 184)  (1322 184)  routing T_25_11.sp4_v_t_20 <X> T_25_11.lc_trk_g2_1
 (17 8)  (1323 184)  (1323 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 184)  (1324 184)  routing T_25_11.sp4_v_t_20 <X> T_25_11.lc_trk_g2_1
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g2_1 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (18 9)  (1324 185)  (1324 185)  routing T_25_11.sp4_v_t_20 <X> T_25_11.lc_trk_g2_1
 (37 9)  (1343 185)  (1343 185)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 190)  (1323 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 191)  (1306 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE


LogicTile_26_11

 (5 6)  (1353 182)  (1353 182)  routing T_26_11.sp4_v_t_44 <X> T_26_11.sp4_h_l_38
 (4 7)  (1352 183)  (1352 183)  routing T_26_11.sp4_v_t_44 <X> T_26_11.sp4_h_l_38
 (6 7)  (1354 183)  (1354 183)  routing T_26_11.sp4_v_t_44 <X> T_26_11.sp4_h_l_38


LogicTile_28_11

 (3 2)  (1459 178)  (1459 178)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_h_l_23
 (3 3)  (1459 179)  (1459 179)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_h_l_23
 (3 6)  (1459 182)  (1459 182)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_v_t_23
 (3 7)  (1459 183)  (1459 183)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_v_t_23


IO_Tile_33_11

 (17 2)  (1743 178)  (1743 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (17 5)  (1743 181)  (1743 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (14 7)  (1740 183)  (1740 183)  routing T_33_11.span4_vert_t_14 <X> T_33_11.span4_vert_b_2
 (3 9)  (1729 185)  (1729 185)  IO control bit: IORIGHT_IE_0



LogicTile_6_10

 (13 2)  (301 162)  (301 162)  routing T_6_10.sp4_h_r_2 <X> T_6_10.sp4_v_t_39
 (12 3)  (300 163)  (300 163)  routing T_6_10.sp4_h_r_2 <X> T_6_10.sp4_v_t_39
 (3 6)  (291 166)  (291 166)  routing T_6_10.sp12_h_r_0 <X> T_6_10.sp12_v_t_23
 (3 7)  (291 167)  (291 167)  routing T_6_10.sp12_h_r_0 <X> T_6_10.sp12_v_t_23
 (4 10)  (292 170)  (292 170)  routing T_6_10.sp4_h_r_0 <X> T_6_10.sp4_v_t_43
 (6 10)  (294 170)  (294 170)  routing T_6_10.sp4_h_r_0 <X> T_6_10.sp4_v_t_43
 (5 11)  (293 171)  (293 171)  routing T_6_10.sp4_h_r_0 <X> T_6_10.sp4_v_t_43


LogicTile_7_10

 (14 4)  (356 164)  (356 164)  routing T_7_10.sp4_h_r_8 <X> T_7_10.lc_trk_g1_0
 (15 5)  (357 165)  (357 165)  routing T_7_10.sp4_h_r_8 <X> T_7_10.lc_trk_g1_0
 (16 5)  (358 165)  (358 165)  routing T_7_10.sp4_h_r_8 <X> T_7_10.lc_trk_g1_0
 (17 5)  (359 165)  (359 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 7)  (364 167)  (364 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (365 167)  (365 167)  routing T_7_10.sp4_h_r_6 <X> T_7_10.lc_trk_g1_6
 (24 7)  (366 167)  (366 167)  routing T_7_10.sp4_h_r_6 <X> T_7_10.lc_trk_g1_6
 (25 7)  (367 167)  (367 167)  routing T_7_10.sp4_h_r_6 <X> T_7_10.lc_trk_g1_6
 (4 9)  (346 169)  (346 169)  routing T_7_10.sp4_v_t_36 <X> T_7_10.sp4_h_r_6
 (27 12)  (369 172)  (369 172)  routing T_7_10.lc_trk_g1_0 <X> T_7_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 172)  (371 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 172)  (373 172)  routing T_7_10.lc_trk_g1_6 <X> T_7_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 172)  (374 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 172)  (376 172)  routing T_7_10.lc_trk_g1_6 <X> T_7_10.wire_logic_cluster/lc_6/in_3
 (41 12)  (383 172)  (383 172)  LC_6 Logic Functioning bit
 (43 12)  (385 172)  (385 172)  LC_6 Logic Functioning bit
 (31 13)  (373 173)  (373 173)  routing T_7_10.lc_trk_g1_6 <X> T_7_10.wire_logic_cluster/lc_6/in_3
 (41 13)  (383 173)  (383 173)  LC_6 Logic Functioning bit
 (43 13)  (385 173)  (385 173)  LC_6 Logic Functioning bit
 (52 13)  (394 173)  (394 173)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


RAM_Tile_8_10

 (15 0)  (411 160)  (411 160)  routing T_8_10.sp12_h_r_1 <X> T_8_10.lc_trk_g0_1
 (17 0)  (413 160)  (413 160)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (414 160)  (414 160)  routing T_8_10.sp12_h_r_1 <X> T_8_10.lc_trk_g0_1
 (21 0)  (417 160)  (417 160)  routing T_8_10.sp4_h_r_11 <X> T_8_10.lc_trk_g0_3
 (22 0)  (418 160)  (418 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (419 160)  (419 160)  routing T_8_10.sp4_h_r_11 <X> T_8_10.lc_trk_g0_3
 (24 0)  (420 160)  (420 160)  routing T_8_10.sp4_h_r_11 <X> T_8_10.lc_trk_g0_3
 (18 1)  (414 161)  (414 161)  routing T_8_10.sp12_h_r_1 <X> T_8_10.lc_trk_g0_1
 (26 1)  (422 161)  (422 161)  routing T_8_10.lc_trk_g1_3 <X> T_8_10.input0_0
 (27 1)  (423 161)  (423 161)  routing T_8_10.lc_trk_g1_3 <X> T_8_10.input0_0
 (29 1)  (425 161)  (425 161)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (0 2)  (396 162)  (396 162)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_bram/ram/WCLK
 (1 2)  (397 162)  (397 162)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_bram/ram/WCLK
 (2 2)  (398 162)  (398 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (21 2)  (417 162)  (417 162)  routing T_8_10.sp4_h_l_2 <X> T_8_10.lc_trk_g0_7
 (22 2)  (418 162)  (418 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (419 162)  (419 162)  routing T_8_10.sp4_h_l_2 <X> T_8_10.lc_trk_g0_7
 (24 2)  (420 162)  (420 162)  routing T_8_10.sp4_h_l_2 <X> T_8_10.lc_trk_g0_7
 (26 2)  (422 162)  (422 162)  routing T_8_10.lc_trk_g1_6 <X> T_8_10.input0_1
 (15 3)  (411 163)  (411 163)  routing T_8_10.sp4_v_b_20 <X> T_8_10.lc_trk_g0_4
 (16 3)  (412 163)  (412 163)  routing T_8_10.sp4_v_b_20 <X> T_8_10.lc_trk_g0_4
 (17 3)  (413 163)  (413 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (26 3)  (422 163)  (422 163)  routing T_8_10.lc_trk_g1_6 <X> T_8_10.input0_1
 (27 3)  (423 163)  (423 163)  routing T_8_10.lc_trk_g1_6 <X> T_8_10.input0_1
 (29 3)  (425 163)  (425 163)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (0 4)  (396 164)  (396 164)  routing T_8_10.lc_trk_g3_3 <X> T_8_10.wire_bram/ram/WCLKE
 (1 4)  (397 164)  (397 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (16 4)  (412 164)  (412 164)  routing T_8_10.sp12_h_l_6 <X> T_8_10.lc_trk_g1_1
 (17 4)  (413 164)  (413 164)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_6 lc_trk_g1_1
 (22 4)  (418 164)  (418 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (419 164)  (419 164)  routing T_8_10.sp4_h_r_3 <X> T_8_10.lc_trk_g1_3
 (24 4)  (420 164)  (420 164)  routing T_8_10.sp4_h_r_3 <X> T_8_10.lc_trk_g1_3
 (26 4)  (422 164)  (422 164)  routing T_8_10.lc_trk_g1_5 <X> T_8_10.input0_2
 (0 5)  (396 165)  (396 165)  routing T_8_10.lc_trk_g3_3 <X> T_8_10.wire_bram/ram/WCLKE
 (1 5)  (397 165)  (397 165)  routing T_8_10.lc_trk_g3_3 <X> T_8_10.wire_bram/ram/WCLKE
 (21 5)  (417 165)  (417 165)  routing T_8_10.sp4_h_r_3 <X> T_8_10.lc_trk_g1_3
 (27 5)  (423 165)  (423 165)  routing T_8_10.lc_trk_g1_5 <X> T_8_10.input0_2
 (29 5)  (425 165)  (425 165)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (15 6)  (411 166)  (411 166)  routing T_8_10.sp12_h_r_5 <X> T_8_10.lc_trk_g1_5
 (17 6)  (413 166)  (413 166)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (414 166)  (414 166)  routing T_8_10.sp12_h_r_5 <X> T_8_10.lc_trk_g1_5
 (25 6)  (421 166)  (421 166)  routing T_8_10.sp4_h_r_22 <X> T_8_10.lc_trk_g1_6
 (26 6)  (422 166)  (422 166)  routing T_8_10.lc_trk_g0_7 <X> T_8_10.input0_3
 (18 7)  (414 167)  (414 167)  routing T_8_10.sp12_h_r_5 <X> T_8_10.lc_trk_g1_5
 (22 7)  (418 167)  (418 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_22 lc_trk_g1_6
 (23 7)  (419 167)  (419 167)  routing T_8_10.sp4_h_r_22 <X> T_8_10.lc_trk_g1_6
 (24 7)  (420 167)  (420 167)  routing T_8_10.sp4_h_r_22 <X> T_8_10.lc_trk_g1_6
 (25 7)  (421 167)  (421 167)  routing T_8_10.sp4_h_r_22 <X> T_8_10.lc_trk_g1_6
 (26 7)  (422 167)  (422 167)  routing T_8_10.lc_trk_g0_7 <X> T_8_10.input0_3
 (29 7)  (425 167)  (425 167)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_7 input0_3
 (26 8)  (422 168)  (422 168)  routing T_8_10.lc_trk_g3_7 <X> T_8_10.input0_4
 (29 8)  (425 168)  (425 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (26 9)  (422 169)  (422 169)  routing T_8_10.lc_trk_g3_7 <X> T_8_10.input0_4
 (27 9)  (423 169)  (423 169)  routing T_8_10.lc_trk_g3_7 <X> T_8_10.input0_4
 (28 9)  (424 169)  (424 169)  routing T_8_10.lc_trk_g3_7 <X> T_8_10.input0_4
 (29 9)  (425 169)  (425 169)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (37 9)  (433 169)  (433 169)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (14 10)  (410 170)  (410 170)  routing T_8_10.sp4_v_b_28 <X> T_8_10.lc_trk_g2_4
 (26 10)  (422 170)  (422 170)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.input0_5
 (27 10)  (423 170)  (423 170)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_bram/ram/WDATA_2
 (28 10)  (424 170)  (424 170)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_bram/ram/WDATA_2
 (29 10)  (425 170)  (425 170)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_5 wire_bram/ram/WDATA_2
 (30 10)  (426 170)  (426 170)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_bram/ram/WDATA_2
 (16 11)  (412 171)  (412 171)  routing T_8_10.sp4_v_b_28 <X> T_8_10.lc_trk_g2_4
 (17 11)  (413 171)  (413 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (26 11)  (422 171)  (422 171)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.input0_5
 (27 11)  (423 171)  (423 171)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.input0_5
 (28 11)  (424 171)  (424 171)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.input0_5
 (29 11)  (425 171)  (425 171)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_6 input0_5
 (37 11)  (433 171)  (433 171)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_2 sp4_h_l_15
 (22 12)  (418 172)  (418 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (422 172)  (422 172)  routing T_8_10.lc_trk_g0_4 <X> T_8_10.input0_6
 (27 12)  (423 172)  (423 172)  routing T_8_10.lc_trk_g3_0 <X> T_8_10.wire_bram/ram/WDATA_1
 (28 12)  (424 172)  (424 172)  routing T_8_10.lc_trk_g3_0 <X> T_8_10.wire_bram/ram/WDATA_1
 (29 12)  (425 172)  (425 172)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_1
 (37 12)  (433 172)  (433 172)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (15 13)  (411 173)  (411 173)  routing T_8_10.sp4_v_b_40 <X> T_8_10.lc_trk_g3_0
 (16 13)  (412 173)  (412 173)  routing T_8_10.sp4_v_b_40 <X> T_8_10.lc_trk_g3_0
 (17 13)  (413 173)  (413 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (29 13)  (425 173)  (425 173)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_4 input0_6
 (0 14)  (396 174)  (396 174)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_bram/ram/WE
 (1 14)  (397 174)  (397 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (16 14)  (412 174)  (412 174)  routing T_8_10.sp4_v_b_37 <X> T_8_10.lc_trk_g3_5
 (17 14)  (413 174)  (413 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (414 174)  (414 174)  routing T_8_10.sp4_v_b_37 <X> T_8_10.lc_trk_g3_5
 (19 14)  (415 174)  (415 174)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (22 14)  (418 174)  (418 174)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (419 174)  (419 174)  routing T_8_10.sp12_v_t_12 <X> T_8_10.lc_trk_g3_7
 (27 14)  (423 174)  (423 174)  routing T_8_10.lc_trk_g1_1 <X> T_8_10.wire_bram/ram/WDATA_0
 (29 14)  (425 174)  (425 174)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_1 wire_bram/ram/WDATA_0
 (1 15)  (397 175)  (397 175)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_bram/ram/WE
 (18 15)  (414 175)  (414 175)  routing T_8_10.sp4_v_b_37 <X> T_8_10.lc_trk_g3_5
 (22 15)  (418 175)  (418 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (421 175)  (421 175)  routing T_8_10.sp4_r_v_b_46 <X> T_8_10.lc_trk_g3_6
 (26 15)  (422 175)  (422 175)  routing T_8_10.lc_trk_g0_3 <X> T_8_10.input0_7
 (29 15)  (425 175)  (425 175)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (40 15)  (436 175)  (436 175)  Enable bit of Mux _out_links/OutMux3_7 => wire_bram/ram/RDATA_0 sp12_v_b_14


LogicTile_9_10

 (17 0)  (455 160)  (455 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (29 0)  (467 160)  (467 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (18 1)  (456 161)  (456 161)  routing T_9_10.sp4_r_v_b_34 <X> T_9_10.lc_trk_g0_1
 (28 1)  (466 161)  (466 161)  routing T_9_10.lc_trk_g2_0 <X> T_9_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 161)  (467 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (475 161)  (475 161)  LC_0 Logic Functioning bit
 (39 1)  (477 161)  (477 161)  LC_0 Logic Functioning bit
 (40 1)  (478 161)  (478 161)  LC_0 Logic Functioning bit
 (42 1)  (480 161)  (480 161)  LC_0 Logic Functioning bit
 (51 1)  (489 161)  (489 161)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (19 6)  (457 166)  (457 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (14 8)  (452 168)  (452 168)  routing T_9_10.sp4_h_l_21 <X> T_9_10.lc_trk_g2_0
 (15 9)  (453 169)  (453 169)  routing T_9_10.sp4_h_l_21 <X> T_9_10.lc_trk_g2_0
 (16 9)  (454 169)  (454 169)  routing T_9_10.sp4_h_l_21 <X> T_9_10.lc_trk_g2_0
 (17 9)  (455 169)  (455 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (14 11)  (452 171)  (452 171)  routing T_9_10.sp4_r_v_b_36 <X> T_9_10.lc_trk_g2_4
 (17 11)  (455 171)  (455 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 14)  (466 174)  (466 174)  routing T_9_10.lc_trk_g2_0 <X> T_9_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 174)  (467 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 174)  (469 174)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 174)  (470 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 174)  (471 174)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_7/in_3
 (41 14)  (479 174)  (479 174)  LC_7 Logic Functioning bit
 (43 14)  (481 174)  (481 174)  LC_7 Logic Functioning bit
 (41 15)  (479 175)  (479 175)  LC_7 Logic Functioning bit
 (43 15)  (481 175)  (481 175)  LC_7 Logic Functioning bit


LogicTile_11_10

 (12 10)  (558 170)  (558 170)  routing T_11_10.sp4_v_t_45 <X> T_11_10.sp4_h_l_45
 (11 11)  (557 171)  (557 171)  routing T_11_10.sp4_v_t_45 <X> T_11_10.sp4_h_l_45
 (12 14)  (558 174)  (558 174)  routing T_11_10.sp4_v_t_40 <X> T_11_10.sp4_h_l_46
 (11 15)  (557 175)  (557 175)  routing T_11_10.sp4_v_t_40 <X> T_11_10.sp4_h_l_46
 (13 15)  (559 175)  (559 175)  routing T_11_10.sp4_v_t_40 <X> T_11_10.sp4_h_l_46


LogicTile_12_10

 (5 6)  (605 166)  (605 166)  routing T_12_10.sp4_v_t_38 <X> T_12_10.sp4_h_l_38
 (6 7)  (606 167)  (606 167)  routing T_12_10.sp4_v_t_38 <X> T_12_10.sp4_h_l_38
 (12 14)  (612 174)  (612 174)  routing T_12_10.sp4_v_t_40 <X> T_12_10.sp4_h_l_46
 (11 15)  (611 175)  (611 175)  routing T_12_10.sp4_v_t_40 <X> T_12_10.sp4_h_l_46
 (13 15)  (613 175)  (613 175)  routing T_12_10.sp4_v_t_40 <X> T_12_10.sp4_h_l_46


LogicTile_16_10

 (3 10)  (819 170)  (819 170)  routing T_16_10.sp12_h_r_1 <X> T_16_10.sp12_h_l_22
 (3 11)  (819 171)  (819 171)  routing T_16_10.sp12_h_r_1 <X> T_16_10.sp12_h_l_22


LogicTile_17_10

 (3 10)  (877 170)  (877 170)  routing T_17_10.sp12_v_t_22 <X> T_17_10.sp12_h_l_22


LogicTile_18_10

 (3 10)  (931 170)  (931 170)  routing T_18_10.sp12_v_t_22 <X> T_18_10.sp12_h_l_22


LogicTile_20_10

 (12 8)  (1048 168)  (1048 168)  routing T_20_10.sp4_v_t_45 <X> T_20_10.sp4_h_r_8
 (3 10)  (1039 170)  (1039 170)  routing T_20_10.sp12_v_t_22 <X> T_20_10.sp12_h_l_22


LogicTile_21_10

 (13 1)  (1103 161)  (1103 161)  routing T_21_10.sp4_v_t_44 <X> T_21_10.sp4_h_r_2
 (3 4)  (1093 164)  (1093 164)  routing T_21_10.sp12_v_t_23 <X> T_21_10.sp12_h_r_0
 (15 6)  (1105 166)  (1105 166)  routing T_21_10.sp4_h_r_5 <X> T_21_10.lc_trk_g1_5
 (16 6)  (1106 166)  (1106 166)  routing T_21_10.sp4_h_r_5 <X> T_21_10.lc_trk_g1_5
 (17 6)  (1107 166)  (1107 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (1116 166)  (1116 166)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 166)  (1117 166)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 166)  (1118 166)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 166)  (1119 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 166)  (1120 166)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 166)  (1121 166)  routing T_21_10.lc_trk_g1_5 <X> T_21_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 166)  (1122 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 166)  (1124 166)  routing T_21_10.lc_trk_g1_5 <X> T_21_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 166)  (1127 166)  LC_3 Logic Functioning bit
 (38 6)  (1128 166)  (1128 166)  LC_3 Logic Functioning bit
 (40 6)  (1130 166)  (1130 166)  LC_3 Logic Functioning bit
 (41 6)  (1131 166)  (1131 166)  LC_3 Logic Functioning bit
 (42 6)  (1132 166)  (1132 166)  LC_3 Logic Functioning bit
 (18 7)  (1108 167)  (1108 167)  routing T_21_10.sp4_h_r_5 <X> T_21_10.lc_trk_g1_5
 (26 7)  (1116 167)  (1116 167)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 167)  (1117 167)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 167)  (1118 167)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 167)  (1119 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 167)  (1120 167)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 167)  (1122 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1123 167)  (1123 167)  routing T_21_10.lc_trk_g3_2 <X> T_21_10.input_2_3
 (34 7)  (1124 167)  (1124 167)  routing T_21_10.lc_trk_g3_2 <X> T_21_10.input_2_3
 (35 7)  (1125 167)  (1125 167)  routing T_21_10.lc_trk_g3_2 <X> T_21_10.input_2_3
 (39 7)  (1129 167)  (1129 167)  LC_3 Logic Functioning bit
 (40 7)  (1130 167)  (1130 167)  LC_3 Logic Functioning bit
 (41 7)  (1131 167)  (1131 167)  LC_3 Logic Functioning bit
 (9 8)  (1099 168)  (1099 168)  routing T_21_10.sp4_v_t_42 <X> T_21_10.sp4_h_r_7
 (25 12)  (1115 172)  (1115 172)  routing T_21_10.sp4_v_t_23 <X> T_21_10.lc_trk_g3_2
 (22 13)  (1112 173)  (1112 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1113 173)  (1113 173)  routing T_21_10.sp4_v_t_23 <X> T_21_10.lc_trk_g3_2
 (25 13)  (1115 173)  (1115 173)  routing T_21_10.sp4_v_t_23 <X> T_21_10.lc_trk_g3_2
 (22 14)  (1112 174)  (1112 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1113 174)  (1113 174)  routing T_21_10.sp4_v_b_47 <X> T_21_10.lc_trk_g3_7
 (24 14)  (1114 174)  (1114 174)  routing T_21_10.sp4_v_b_47 <X> T_21_10.lc_trk_g3_7
 (22 15)  (1112 175)  (1112 175)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1113 175)  (1113 175)  routing T_21_10.sp12_v_t_21 <X> T_21_10.lc_trk_g3_6
 (25 15)  (1115 175)  (1115 175)  routing T_21_10.sp12_v_t_21 <X> T_21_10.lc_trk_g3_6


LogicTile_23_10

 (26 6)  (1224 166)  (1224 166)  routing T_23_10.lc_trk_g2_5 <X> T_23_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 166)  (1225 166)  routing T_23_10.lc_trk_g3_5 <X> T_23_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 166)  (1226 166)  routing T_23_10.lc_trk_g3_5 <X> T_23_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 166)  (1227 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 166)  (1228 166)  routing T_23_10.lc_trk_g3_5 <X> T_23_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 166)  (1230 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 166)  (1231 166)  routing T_23_10.lc_trk_g2_2 <X> T_23_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 166)  (1233 166)  routing T_23_10.lc_trk_g2_7 <X> T_23_10.input_2_3
 (36 6)  (1234 166)  (1234 166)  LC_3 Logic Functioning bit
 (38 6)  (1236 166)  (1236 166)  LC_3 Logic Functioning bit
 (41 6)  (1239 166)  (1239 166)  LC_3 Logic Functioning bit
 (47 6)  (1245 166)  (1245 166)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (28 7)  (1226 167)  (1226 167)  routing T_23_10.lc_trk_g2_5 <X> T_23_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 167)  (1227 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 167)  (1229 167)  routing T_23_10.lc_trk_g2_2 <X> T_23_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 167)  (1230 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1231 167)  (1231 167)  routing T_23_10.lc_trk_g2_7 <X> T_23_10.input_2_3
 (35 7)  (1233 167)  (1233 167)  routing T_23_10.lc_trk_g2_7 <X> T_23_10.input_2_3
 (37 7)  (1235 167)  (1235 167)  LC_3 Logic Functioning bit
 (22 9)  (1220 169)  (1220 169)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1222 169)  (1222 169)  routing T_23_10.tnr_op_2 <X> T_23_10.lc_trk_g2_2
 (15 10)  (1213 170)  (1213 170)  routing T_23_10.sp4_h_r_45 <X> T_23_10.lc_trk_g2_5
 (16 10)  (1214 170)  (1214 170)  routing T_23_10.sp4_h_r_45 <X> T_23_10.lc_trk_g2_5
 (17 10)  (1215 170)  (1215 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1216 170)  (1216 170)  routing T_23_10.sp4_h_r_45 <X> T_23_10.lc_trk_g2_5
 (22 10)  (1220 170)  (1220 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1221 170)  (1221 170)  routing T_23_10.sp4_h_r_31 <X> T_23_10.lc_trk_g2_7
 (24 10)  (1222 170)  (1222 170)  routing T_23_10.sp4_h_r_31 <X> T_23_10.lc_trk_g2_7
 (18 11)  (1216 171)  (1216 171)  routing T_23_10.sp4_h_r_45 <X> T_23_10.lc_trk_g2_5
 (21 11)  (1219 171)  (1219 171)  routing T_23_10.sp4_h_r_31 <X> T_23_10.lc_trk_g2_7
 (15 14)  (1213 174)  (1213 174)  routing T_23_10.tnr_op_5 <X> T_23_10.lc_trk_g3_5
 (17 14)  (1215 174)  (1215 174)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5


LogicTile_24_10

 (11 0)  (1263 160)  (1263 160)  routing T_24_10.sp4_h_l_45 <X> T_24_10.sp4_v_b_2
 (13 0)  (1265 160)  (1265 160)  routing T_24_10.sp4_h_l_45 <X> T_24_10.sp4_v_b_2
 (26 0)  (1278 160)  (1278 160)  routing T_24_10.lc_trk_g3_7 <X> T_24_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 160)  (1279 160)  routing T_24_10.lc_trk_g1_2 <X> T_24_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 160)  (1281 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 160)  (1284 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 160)  (1286 160)  routing T_24_10.lc_trk_g1_0 <X> T_24_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 160)  (1287 160)  routing T_24_10.lc_trk_g1_7 <X> T_24_10.input_2_0
 (37 0)  (1289 160)  (1289 160)  LC_0 Logic Functioning bit
 (38 0)  (1290 160)  (1290 160)  LC_0 Logic Functioning bit
 (40 0)  (1292 160)  (1292 160)  LC_0 Logic Functioning bit
 (41 0)  (1293 160)  (1293 160)  LC_0 Logic Functioning bit
 (42 0)  (1294 160)  (1294 160)  LC_0 Logic Functioning bit
 (12 1)  (1264 161)  (1264 161)  routing T_24_10.sp4_h_l_45 <X> T_24_10.sp4_v_b_2
 (26 1)  (1278 161)  (1278 161)  routing T_24_10.lc_trk_g3_7 <X> T_24_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 161)  (1279 161)  routing T_24_10.lc_trk_g3_7 <X> T_24_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 161)  (1280 161)  routing T_24_10.lc_trk_g3_7 <X> T_24_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 161)  (1281 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 161)  (1282 161)  routing T_24_10.lc_trk_g1_2 <X> T_24_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 161)  (1284 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1286 161)  (1286 161)  routing T_24_10.lc_trk_g1_7 <X> T_24_10.input_2_0
 (35 1)  (1287 161)  (1287 161)  routing T_24_10.lc_trk_g1_7 <X> T_24_10.input_2_0
 (39 1)  (1291 161)  (1291 161)  LC_0 Logic Functioning bit
 (40 1)  (1292 161)  (1292 161)  LC_0 Logic Functioning bit
 (41 1)  (1293 161)  (1293 161)  LC_0 Logic Functioning bit
 (26 2)  (1278 162)  (1278 162)  routing T_24_10.lc_trk_g2_5 <X> T_24_10.wire_logic_cluster/lc_1/in_0
 (28 2)  (1280 162)  (1280 162)  routing T_24_10.lc_trk_g2_0 <X> T_24_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 162)  (1281 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 162)  (1283 162)  routing T_24_10.lc_trk_g3_7 <X> T_24_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 162)  (1284 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 162)  (1285 162)  routing T_24_10.lc_trk_g3_7 <X> T_24_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 162)  (1286 162)  routing T_24_10.lc_trk_g3_7 <X> T_24_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 162)  (1288 162)  LC_1 Logic Functioning bit
 (38 2)  (1290 162)  (1290 162)  LC_1 Logic Functioning bit
 (40 2)  (1292 162)  (1292 162)  LC_1 Logic Functioning bit
 (41 2)  (1293 162)  (1293 162)  LC_1 Logic Functioning bit
 (50 2)  (1302 162)  (1302 162)  Cascade bit: LH_LC01_inmux02_5

 (28 3)  (1280 163)  (1280 163)  routing T_24_10.lc_trk_g2_5 <X> T_24_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 163)  (1281 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 163)  (1283 163)  routing T_24_10.lc_trk_g3_7 <X> T_24_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (1288 163)  (1288 163)  LC_1 Logic Functioning bit
 (39 3)  (1291 163)  (1291 163)  LC_1 Logic Functioning bit
 (40 3)  (1292 163)  (1292 163)  LC_1 Logic Functioning bit
 (41 3)  (1293 163)  (1293 163)  LC_1 Logic Functioning bit
 (3 4)  (1255 164)  (1255 164)  routing T_24_10.sp12_v_t_23 <X> T_24_10.sp12_h_r_0
 (17 5)  (1269 165)  (1269 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (1274 165)  (1274 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1277 165)  (1277 165)  routing T_24_10.sp4_r_v_b_26 <X> T_24_10.lc_trk_g1_2
 (21 6)  (1273 166)  (1273 166)  routing T_24_10.sp12_h_l_4 <X> T_24_10.lc_trk_g1_7
 (22 6)  (1274 166)  (1274 166)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1276 166)  (1276 166)  routing T_24_10.sp12_h_l_4 <X> T_24_10.lc_trk_g1_7
 (21 7)  (1273 167)  (1273 167)  routing T_24_10.sp12_h_l_4 <X> T_24_10.lc_trk_g1_7
 (14 9)  (1266 169)  (1266 169)  routing T_24_10.sp4_r_v_b_32 <X> T_24_10.lc_trk_g2_0
 (17 9)  (1269 169)  (1269 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (15 10)  (1267 170)  (1267 170)  routing T_24_10.sp4_h_l_24 <X> T_24_10.lc_trk_g2_5
 (16 10)  (1268 170)  (1268 170)  routing T_24_10.sp4_h_l_24 <X> T_24_10.lc_trk_g2_5
 (17 10)  (1269 170)  (1269 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1270 170)  (1270 170)  routing T_24_10.sp4_h_l_24 <X> T_24_10.lc_trk_g2_5
 (9 12)  (1261 172)  (1261 172)  routing T_24_10.sp4_v_t_47 <X> T_24_10.sp4_h_r_10
 (9 13)  (1261 173)  (1261 173)  routing T_24_10.sp4_v_t_47 <X> T_24_10.sp4_v_b_10
 (21 14)  (1273 174)  (1273 174)  routing T_24_10.sp4_h_r_39 <X> T_24_10.lc_trk_g3_7
 (22 14)  (1274 174)  (1274 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1275 174)  (1275 174)  routing T_24_10.sp4_h_r_39 <X> T_24_10.lc_trk_g3_7
 (24 14)  (1276 174)  (1276 174)  routing T_24_10.sp4_h_r_39 <X> T_24_10.lc_trk_g3_7


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (5 2)  (1311 162)  (1311 162)  routing T_25_10.sp4_v_t_43 <X> T_25_10.sp4_h_l_37
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (1327 162)  (1327 162)  routing T_25_10.sp4_h_l_10 <X> T_25_10.lc_trk_g0_7
 (22 2)  (1328 162)  (1328 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1329 162)  (1329 162)  routing T_25_10.sp4_h_l_10 <X> T_25_10.lc_trk_g0_7
 (24 2)  (1330 162)  (1330 162)  routing T_25_10.sp4_h_l_10 <X> T_25_10.lc_trk_g0_7
 (4 3)  (1310 163)  (1310 163)  routing T_25_10.sp4_v_t_43 <X> T_25_10.sp4_h_l_37
 (6 3)  (1312 163)  (1312 163)  routing T_25_10.sp4_v_t_43 <X> T_25_10.sp4_h_l_37
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 163)  (1320 163)  routing T_25_10.sp4_r_v_b_28 <X> T_25_10.lc_trk_g0_4
 (17 3)  (1323 163)  (1323 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (1327 163)  (1327 163)  routing T_25_10.sp4_h_l_10 <X> T_25_10.lc_trk_g0_7
 (1 4)  (1307 164)  (1307 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (21 4)  (1327 164)  (1327 164)  routing T_25_10.sp12_h_l_0 <X> T_25_10.lc_trk_g1_3
 (22 4)  (1328 164)  (1328 164)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_0 lc_trk_g1_3
 (24 4)  (1330 164)  (1330 164)  routing T_25_10.sp12_h_l_0 <X> T_25_10.lc_trk_g1_3
 (0 5)  (1306 165)  (1306 165)  routing T_25_10.lc_trk_g1_3 <X> T_25_10.wire_bram/ram/WCLKE
 (1 5)  (1307 165)  (1307 165)  routing T_25_10.lc_trk_g1_3 <X> T_25_10.wire_bram/ram/WCLKE
 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (21 5)  (1327 165)  (1327 165)  routing T_25_10.sp12_h_l_0 <X> T_25_10.lc_trk_g1_3
 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (12 6)  (1318 166)  (1318 166)  routing T_25_10.sp4_v_b_5 <X> T_25_10.sp4_h_l_40
 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 168)  (1336 168)  routing T_25_10.lc_trk_g0_7 <X> T_25_10.wire_bram/ram/WDATA_3
 (30 9)  (1336 169)  (1336 169)  routing T_25_10.lc_trk_g0_7 <X> T_25_10.wire_bram/ram/WDATA_3
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g0_4 <X> T_25_10.wire_bram/ram/WE


LogicTile_30_10

 (3 6)  (1567 166)  (1567 166)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_v_t_23
 (3 7)  (1567 167)  (1567 167)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_v_t_23


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 169)  (1742 169)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9

 (19 5)  (145 149)  (145 149)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_4_9



LogicTile_5_9

 (19 12)  (253 156)  (253 156)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9

 (26 0)  (422 144)  (422 144)  routing T_8_9.lc_trk_g3_7 <X> T_8_9.input0_0
 (7 1)  (403 145)  (403 145)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (422 145)  (422 145)  routing T_8_9.lc_trk_g3_7 <X> T_8_9.input0_0
 (27 1)  (423 145)  (423 145)  routing T_8_9.lc_trk_g3_7 <X> T_8_9.input0_0
 (28 1)  (424 145)  (424 145)  routing T_8_9.lc_trk_g3_7 <X> T_8_9.input0_0
 (29 1)  (425 145)  (425 145)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_7 input0_0
 (0 2)  (396 146)  (396 146)  routing T_8_9.glb_netwk_6 <X> T_8_9.wire_bram/ram/RCLK
 (1 2)  (397 146)  (397 146)  routing T_8_9.glb_netwk_6 <X> T_8_9.wire_bram/ram/RCLK
 (2 2)  (398 146)  (398 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 3)  (401 147)  (401 147)  routing T_8_9.sp4_h_l_37 <X> T_8_9.sp4_v_t_37
 (26 3)  (422 147)  (422 147)  routing T_8_9.lc_trk_g2_3 <X> T_8_9.input0_1
 (28 3)  (424 147)  (424 147)  routing T_8_9.lc_trk_g2_3 <X> T_8_9.input0_1
 (29 3)  (425 147)  (425 147)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (26 4)  (422 148)  (422 148)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.input0_2
 (27 5)  (423 149)  (423 149)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.input0_2
 (28 5)  (424 149)  (424 149)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.input0_2
 (29 5)  (425 149)  (425 149)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (26 6)  (422 150)  (422 150)  routing T_8_9.lc_trk_g2_7 <X> T_8_9.input0_3
 (26 7)  (422 151)  (422 151)  routing T_8_9.lc_trk_g2_7 <X> T_8_9.input0_3
 (28 7)  (424 151)  (424 151)  routing T_8_9.lc_trk_g2_7 <X> T_8_9.input0_3
 (29 7)  (425 151)  (425 151)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (21 8)  (417 152)  (417 152)  routing T_8_9.sp4_h_l_22 <X> T_8_9.lc_trk_g2_3
 (22 8)  (418 152)  (418 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_22 lc_trk_g2_3
 (23 8)  (419 152)  (419 152)  routing T_8_9.sp4_h_l_22 <X> T_8_9.lc_trk_g2_3
 (24 8)  (420 152)  (420 152)  routing T_8_9.sp4_h_l_22 <X> T_8_9.lc_trk_g2_3
 (15 9)  (411 153)  (411 153)  routing T_8_9.sp4_v_b_40 <X> T_8_9.lc_trk_g2_0
 (16 9)  (412 153)  (412 153)  routing T_8_9.sp4_v_b_40 <X> T_8_9.lc_trk_g2_0
 (17 9)  (413 153)  (413 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_40 lc_trk_g2_0
 (27 9)  (423 153)  (423 153)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.input0_4
 (28 9)  (424 153)  (424 153)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.input0_4
 (29 9)  (425 153)  (425 153)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (14 10)  (410 154)  (410 154)  routing T_8_9.sp4_v_t_25 <X> T_8_9.lc_trk_g2_4
 (22 10)  (418 154)  (418 154)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (420 154)  (420 154)  routing T_8_9.tnr_op_7 <X> T_8_9.lc_trk_g2_7
 (14 11)  (410 155)  (410 155)  routing T_8_9.sp4_v_t_25 <X> T_8_9.lc_trk_g2_4
 (16 11)  (412 155)  (412 155)  routing T_8_9.sp4_v_t_25 <X> T_8_9.lc_trk_g2_4
 (17 11)  (413 155)  (413 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (27 11)  (423 155)  (423 155)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.input0_5
 (28 11)  (424 155)  (424 155)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.input0_5
 (29 11)  (425 155)  (425 155)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (14 12)  (410 156)  (410 156)  routing T_8_9.sp4_v_t_13 <X> T_8_9.lc_trk_g3_0
 (15 12)  (411 156)  (411 156)  routing T_8_9.sp4_h_r_33 <X> T_8_9.lc_trk_g3_1
 (16 12)  (412 156)  (412 156)  routing T_8_9.sp4_h_r_33 <X> T_8_9.lc_trk_g3_1
 (17 12)  (413 156)  (413 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (414 156)  (414 156)  routing T_8_9.sp4_h_r_33 <X> T_8_9.lc_trk_g3_1
 (16 13)  (412 157)  (412 157)  routing T_8_9.sp4_v_t_13 <X> T_8_9.lc_trk_g3_0
 (17 13)  (413 157)  (413 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (28 13)  (424 157)  (424 157)  routing T_8_9.lc_trk_g2_0 <X> T_8_9.input0_6
 (29 13)  (425 157)  (425 157)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (0 14)  (396 158)  (396 158)  routing T_8_9.lc_trk_g2_4 <X> T_8_9.wire_bram/ram/RE
 (1 14)  (397 158)  (397 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (17 14)  (413 158)  (413 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (418 158)  (418 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (421 158)  (421 158)  routing T_8_9.sp4_v_t_27 <X> T_8_9.lc_trk_g3_6
 (26 14)  (422 158)  (422 158)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.input0_7
 (1 15)  (397 159)  (397 159)  routing T_8_9.lc_trk_g2_4 <X> T_8_9.wire_bram/ram/RE
 (7 15)  (403 159)  (403 159)  Column buffer control bit: MEMB_colbuf_cntl_6

 (18 15)  (414 159)  (414 159)  routing T_8_9.sp4_r_v_b_45 <X> T_8_9.lc_trk_g3_5
 (21 15)  (417 159)  (417 159)  routing T_8_9.sp4_r_v_b_47 <X> T_8_9.lc_trk_g3_7
 (22 15)  (418 159)  (418 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_27 lc_trk_g3_6
 (23 15)  (419 159)  (419 159)  routing T_8_9.sp4_v_t_27 <X> T_8_9.lc_trk_g3_6
 (25 15)  (421 159)  (421 159)  routing T_8_9.sp4_v_t_27 <X> T_8_9.lc_trk_g3_6
 (26 15)  (422 159)  (422 159)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.input0_7
 (27 15)  (423 159)  (423 159)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.input0_7
 (28 15)  (424 159)  (424 159)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.input0_7
 (29 15)  (425 159)  (425 159)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7


LogicTile_9_9

 (11 14)  (449 158)  (449 158)  routing T_9_9.sp4_h_r_5 <X> T_9_9.sp4_v_t_46
 (13 14)  (451 158)  (451 158)  routing T_9_9.sp4_h_r_5 <X> T_9_9.sp4_v_t_46
 (12 15)  (450 159)  (450 159)  routing T_9_9.sp4_h_r_5 <X> T_9_9.sp4_v_t_46


LogicTile_10_9

 (2 0)  (494 144)  (494 144)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 14)  (497 158)  (497 158)  routing T_10_9.sp4_v_t_38 <X> T_10_9.sp4_h_l_44
 (12 14)  (504 158)  (504 158)  routing T_10_9.sp4_v_t_46 <X> T_10_9.sp4_h_l_46
 (4 15)  (496 159)  (496 159)  routing T_10_9.sp4_v_t_38 <X> T_10_9.sp4_h_l_44
 (6 15)  (498 159)  (498 159)  routing T_10_9.sp4_v_t_38 <X> T_10_9.sp4_h_l_44
 (11 15)  (503 159)  (503 159)  routing T_10_9.sp4_v_t_46 <X> T_10_9.sp4_h_l_46


LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9

 (3 10)  (819 154)  (819 154)  routing T_16_9.sp12_h_r_1 <X> T_16_9.sp12_h_l_22
 (3 11)  (819 155)  (819 155)  routing T_16_9.sp12_h_r_1 <X> T_16_9.sp12_h_l_22


LogicTile_17_9

 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_v_t_23


LogicTile_18_9

 (3 2)  (931 146)  (931 146)  routing T_18_9.sp12_v_t_23 <X> T_18_9.sp12_h_l_23


LogicTile_19_9



LogicTile_20_9



LogicTile_21_9

 (10 12)  (1100 156)  (1100 156)  routing T_21_9.sp4_v_t_40 <X> T_21_9.sp4_h_r_10


LogicTile_22_9



LogicTile_23_9

 (26 6)  (1224 150)  (1224 150)  routing T_23_9.lc_trk_g2_7 <X> T_23_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 150)  (1225 150)  routing T_23_9.lc_trk_g3_1 <X> T_23_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 150)  (1226 150)  routing T_23_9.lc_trk_g3_1 <X> T_23_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 150)  (1227 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 150)  (1229 150)  routing T_23_9.lc_trk_g2_4 <X> T_23_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 150)  (1230 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 150)  (1231 150)  routing T_23_9.lc_trk_g2_4 <X> T_23_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 150)  (1234 150)  LC_3 Logic Functioning bit
 (38 6)  (1236 150)  (1236 150)  LC_3 Logic Functioning bit
 (41 6)  (1239 150)  (1239 150)  LC_3 Logic Functioning bit
 (47 6)  (1245 150)  (1245 150)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (1224 151)  (1224 151)  routing T_23_9.lc_trk_g2_7 <X> T_23_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 151)  (1226 151)  routing T_23_9.lc_trk_g2_7 <X> T_23_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 151)  (1227 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (1230 151)  (1230 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1231 151)  (1231 151)  routing T_23_9.lc_trk_g3_2 <X> T_23_9.input_2_3
 (34 7)  (1232 151)  (1232 151)  routing T_23_9.lc_trk_g3_2 <X> T_23_9.input_2_3
 (35 7)  (1233 151)  (1233 151)  routing T_23_9.lc_trk_g3_2 <X> T_23_9.input_2_3
 (37 7)  (1235 151)  (1235 151)  LC_3 Logic Functioning bit
 (22 10)  (1220 154)  (1220 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (14 11)  (1212 155)  (1212 155)  routing T_23_9.sp4_r_v_b_36 <X> T_23_9.lc_trk_g2_4
 (17 11)  (1215 155)  (1215 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (15 12)  (1213 156)  (1213 156)  routing T_23_9.tnr_op_1 <X> T_23_9.lc_trk_g3_1
 (17 12)  (1215 156)  (1215 156)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (25 12)  (1223 156)  (1223 156)  routing T_23_9.sp4_h_r_34 <X> T_23_9.lc_trk_g3_2
 (22 13)  (1220 157)  (1220 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1221 157)  (1221 157)  routing T_23_9.sp4_h_r_34 <X> T_23_9.lc_trk_g3_2
 (24 13)  (1222 157)  (1222 157)  routing T_23_9.sp4_h_r_34 <X> T_23_9.lc_trk_g3_2
 (6 14)  (1204 158)  (1204 158)  routing T_23_9.sp4_v_b_6 <X> T_23_9.sp4_v_t_44
 (5 15)  (1203 159)  (1203 159)  routing T_23_9.sp4_v_b_6 <X> T_23_9.sp4_v_t_44


LogicTile_24_9



RAM_Tile_25_9

 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (13 6)  (1319 150)  (1319 150)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_40
 (27 8)  (1333 152)  (1333 152)  routing T_25_9.lc_trk_g3_0 <X> T_25_9.wire_bram/ram/WDATA_11
 (28 8)  (1334 152)  (1334 152)  routing T_25_9.lc_trk_g3_0 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (39 8)  (1345 152)  (1345 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (4 12)  (1310 156)  (1310 156)  routing T_25_9.sp4_v_t_44 <X> T_25_9.sp4_v_b_9
 (14 12)  (1320 156)  (1320 156)  routing T_25_9.sp4_v_t_13 <X> T_25_9.lc_trk_g3_0
 (16 13)  (1322 157)  (1322 157)  routing T_25_9.sp4_v_t_13 <X> T_25_9.lc_trk_g3_0
 (17 13)  (1323 157)  (1323 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (11 14)  (1317 158)  (1317 158)  routing T_25_9.sp4_v_b_8 <X> T_25_9.sp4_v_t_46
 (17 14)  (1323 158)  (1323 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 159)  (1306 159)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6

 (12 15)  (1318 159)  (1318 159)  routing T_25_9.sp4_v_b_8 <X> T_25_9.sp4_v_t_46
 (18 15)  (1324 159)  (1324 159)  routing T_25_9.sp4_r_v_b_45 <X> T_25_9.lc_trk_g3_5


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9

 (19 11)  (1583 155)  (1583 155)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_31_9



LogicTile_32_9

 (9 15)  (1681 159)  (1681 159)  routing T_32_9.sp4_v_b_10 <X> T_32_9.sp4_v_t_47


IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8

 (9 2)  (405 130)  (405 130)  routing T_8_8.sp4_h_r_10 <X> T_8_8.sp4_h_l_36
 (10 2)  (406 130)  (406 130)  routing T_8_8.sp4_h_r_10 <X> T_8_8.sp4_h_l_36
 (8 3)  (404 131)  (404 131)  routing T_8_8.sp4_h_l_36 <X> T_8_8.sp4_v_t_36
 (8 7)  (404 135)  (404 135)  routing T_8_8.sp4_h_r_10 <X> T_8_8.sp4_v_t_41
 (9 7)  (405 135)  (405 135)  routing T_8_8.sp4_h_r_10 <X> T_8_8.sp4_v_t_41
 (10 7)  (406 135)  (406 135)  routing T_8_8.sp4_h_r_10 <X> T_8_8.sp4_v_t_41


LogicTile_9_8

 (2 14)  (440 142)  (440 142)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_10_8

 (3 10)  (495 138)  (495 138)  routing T_10_8.sp12_v_t_22 <X> T_10_8.sp12_h_l_22


LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8

 (9 1)  (1153 129)  (1153 129)  routing T_22_8.sp4_v_t_40 <X> T_22_8.sp4_v_b_1
 (10 1)  (1154 129)  (1154 129)  routing T_22_8.sp4_v_t_40 <X> T_22_8.sp4_v_b_1


LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 132)  (1306 132)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.wire_bram/ram/WCLKE
 (1 4)  (1307 132)  (1307 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 132)  (1313 132)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (0 5)  (1306 133)  (1306 133)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.wire_bram/ram/WCLKE
 (1 5)  (1307 133)  (1307 133)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.wire_bram/ram/WCLKE
 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (7 6)  (1313 134)  (1313 134)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (15 8)  (1321 136)  (1321 136)  routing T_25_8.sp4_v_b_41 <X> T_25_8.lc_trk_g2_1
 (16 8)  (1322 136)  (1322 136)  routing T_25_8.sp4_v_b_41 <X> T_25_8.lc_trk_g2_1
 (17 8)  (1323 136)  (1323 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (28 8)  (1334 136)  (1334 136)  routing T_25_8.lc_trk_g2_1 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (39 8)  (1345 136)  (1345 136)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (22 12)  (1328 140)  (1328 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1329 140)  (1329 140)  routing T_25_8.sp4_v_t_30 <X> T_25_8.lc_trk_g3_3
 (24 12)  (1330 140)  (1330 140)  routing T_25_8.sp4_v_t_30 <X> T_25_8.lc_trk_g3_3
 (0 14)  (1306 142)  (1306 142)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WE
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 142)  (1321 142)  routing T_25_8.sp4_h_r_45 <X> T_25_8.lc_trk_g3_5
 (16 14)  (1322 142)  (1322 142)  routing T_25_8.sp4_h_r_45 <X> T_25_8.lc_trk_g3_5
 (17 14)  (1323 142)  (1323 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 142)  (1324 142)  routing T_25_8.sp4_h_r_45 <X> T_25_8.lc_trk_g3_5
 (0 15)  (1306 143)  (1306 143)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6

 (18 15)  (1324 143)  (1324 143)  routing T_25_8.sp4_h_r_45 <X> T_25_8.lc_trk_g3_5


LogicTile_26_8

 (9 5)  (1357 133)  (1357 133)  routing T_26_8.sp4_v_t_41 <X> T_26_8.sp4_v_b_4
 (13 8)  (1361 136)  (1361 136)  routing T_26_8.sp4_v_t_45 <X> T_26_8.sp4_v_b_8
 (12 10)  (1360 138)  (1360 138)  routing T_26_8.sp4_v_t_45 <X> T_26_8.sp4_h_l_45
 (11 11)  (1359 139)  (1359 139)  routing T_26_8.sp4_v_t_45 <X> T_26_8.sp4_h_l_45


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (19 11)  (1583 139)  (1583 139)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



RAM_Tile_8_7

 (4 14)  (400 126)  (400 126)  routing T_8_7.sp4_h_r_3 <X> T_8_7.sp4_v_t_44
 (6 14)  (402 126)  (402 126)  routing T_8_7.sp4_h_r_3 <X> T_8_7.sp4_v_t_44
 (5 15)  (401 127)  (401 127)  routing T_8_7.sp4_h_r_3 <X> T_8_7.sp4_v_t_44


LogicTile_9_7

 (19 15)  (457 127)  (457 127)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_7

 (3 2)  (985 114)  (985 114)  routing T_19_7.sp12_v_t_23 <X> T_19_7.sp12_h_l_23


RAM_Tile_25_7

 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (6 4)  (1312 116)  (1312 116)  routing T_25_7.sp4_v_t_37 <X> T_25_7.sp4_v_b_3
 (5 5)  (1311 117)  (1311 117)  routing T_25_7.sp4_v_t_37 <X> T_25_7.sp4_v_b_3
 (4 8)  (1310 120)  (1310 120)  routing T_25_7.sp4_v_t_43 <X> T_25_7.sp4_v_b_6
 (16 8)  (1322 120)  (1322 120)  routing T_25_7.sp4_v_t_20 <X> T_25_7.lc_trk_g2_1
 (17 8)  (1323 120)  (1323 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 120)  (1324 120)  routing T_25_7.sp4_v_t_20 <X> T_25_7.lc_trk_g2_1
 (28 8)  (1334 120)  (1334 120)  routing T_25_7.lc_trk_g2_1 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (39 8)  (1345 120)  (1345 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (8 9)  (1314 121)  (1314 121)  routing T_25_7.sp4_v_t_41 <X> T_25_7.sp4_v_b_7
 (10 9)  (1316 121)  (1316 121)  routing T_25_7.sp4_v_t_41 <X> T_25_7.sp4_v_b_7
 (18 9)  (1324 121)  (1324 121)  routing T_25_7.sp4_v_t_20 <X> T_25_7.lc_trk_g2_1
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 126)  (1323 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 127)  (1306 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE


IO_Tile_33_7

 (14 7)  (1740 119)  (1740 119)  routing T_33_7.span4_vert_t_14 <X> T_33_7.span4_vert_b_2


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (12 5)  (5 101)  (5 101)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (5 7)  (12 103)  (12 103)  routing T_0_6.span4_horz_22 <X> T_0_6.lc_trk_g0_6
 (6 7)  (11 103)  (11 103)  routing T_0_6.span4_horz_22 <X> T_0_6.lc_trk_g0_6
 (7 7)  (10 103)  (10 103)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_22 lc_trk_g0_6


LogicTile_3_6

 (12 14)  (138 110)  (138 110)  routing T_3_6.sp4_v_t_40 <X> T_3_6.sp4_h_l_46
 (11 15)  (137 111)  (137 111)  routing T_3_6.sp4_v_t_40 <X> T_3_6.sp4_h_l_46
 (13 15)  (139 111)  (139 111)  routing T_3_6.sp4_v_t_40 <X> T_3_6.sp4_h_l_46


LogicTile_24_6

 (4 8)  (1256 104)  (1256 104)  routing T_24_6.sp4_v_t_47 <X> T_24_6.sp4_v_b_6
 (6 8)  (1258 104)  (1258 104)  routing T_24_6.sp4_v_t_47 <X> T_24_6.sp4_v_b_6
 (9 12)  (1261 108)  (1261 108)  routing T_24_6.sp4_v_t_47 <X> T_24_6.sp4_h_r_10


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (1 2)  (1307 98)  (1307 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (4 2)  (1310 98)  (1310 98)  routing T_25_6.sp4_v_b_0 <X> T_25_6.sp4_v_t_37
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (1327 98)  (1327 98)  routing T_25_6.sp4_h_l_10 <X> T_25_6.lc_trk_g0_7
 (22 2)  (1328 98)  (1328 98)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1329 98)  (1329 98)  routing T_25_6.sp4_h_l_10 <X> T_25_6.lc_trk_g0_7
 (24 2)  (1330 98)  (1330 98)  routing T_25_6.sp4_h_l_10 <X> T_25_6.lc_trk_g0_7
 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 99)  (1320 99)  routing T_25_6.sp4_r_v_b_28 <X> T_25_6.lc_trk_g0_4
 (17 3)  (1323 99)  (1323 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (1327 99)  (1327 99)  routing T_25_6.sp4_h_l_10 <X> T_25_6.lc_trk_g0_7
 (1 4)  (1307 100)  (1307 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 100)  (1313 100)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (22 4)  (1328 100)  (1328 100)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1329 100)  (1329 100)  routing T_25_6.sp4_v_b_19 <X> T_25_6.lc_trk_g1_3
 (24 4)  (1330 100)  (1330 100)  routing T_25_6.sp4_v_b_19 <X> T_25_6.lc_trk_g1_3
 (0 5)  (1306 101)  (1306 101)  routing T_25_6.lc_trk_g1_3 <X> T_25_6.wire_bram/ram/WCLKE
 (1 5)  (1307 101)  (1307 101)  routing T_25_6.lc_trk_g1_3 <X> T_25_6.wire_bram/ram/WCLKE
 (7 5)  (1313 101)  (1313 101)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (7 6)  (1313 102)  (1313 102)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 103)  (1313 103)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 104)  (1336 104)  routing T_25_6.lc_trk_g0_7 <X> T_25_6.wire_bram/ram/WDATA_3
 (39 8)  (1345 104)  (1345 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 105)  (1336 105)  routing T_25_6.lc_trk_g0_7 <X> T_25_6.wire_bram/ram/WDATA_3
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g0_4 <X> T_25_6.wire_bram/ram/WE


LogicTile_30_6

 (12 12)  (1576 108)  (1576 108)  routing T_30_6.sp4_v_t_46 <X> T_30_6.sp4_h_r_11


IO_Tile_33_6

 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 98)  (1731 98)  routing T_33_6.span4_horz_35 <X> T_33_6.lc_trk_g0_3
 (6 2)  (1732 98)  (1732 98)  routing T_33_6.span4_horz_35 <X> T_33_6.lc_trk_g0_3
 (7 2)  (1733 98)  (1733 98)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_35 lc_trk_g0_3
 (8 2)  (1734 98)  (1734 98)  routing T_33_6.span4_horz_35 <X> T_33_6.lc_trk_g0_3
 (4 7)  (1730 103)  (1730 103)  routing T_33_6.span4_vert_b_6 <X> T_33_6.lc_trk_g0_6
 (5 7)  (1731 103)  (1731 103)  routing T_33_6.span4_vert_b_6 <X> T_33_6.lc_trk_g0_6
 (7 7)  (1733 103)  (1733 103)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (10 10)  (1736 106)  (1736 106)  routing T_33_6.lc_trk_g0_6 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (10 11)  (1736 107)  (1736 107)  routing T_33_6.lc_trk_g0_6 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g0_3 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


LogicTile_23_5

 (4 10)  (1202 90)  (1202 90)  routing T_23_5.sp4_h_r_0 <X> T_23_5.sp4_v_t_43
 (6 10)  (1204 90)  (1204 90)  routing T_23_5.sp4_h_r_0 <X> T_23_5.sp4_v_t_43
 (5 11)  (1203 91)  (1203 91)  routing T_23_5.sp4_h_r_0 <X> T_23_5.sp4_v_t_43


RAM_Tile_25_5

 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 82)  (1306 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (1 2)  (1307 82)  (1307 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 6)  (1309 86)  (1309 86)  routing T_25_5.sp12_v_b_0 <X> T_25_5.sp12_v_t_23
 (21 8)  (1327 88)  (1327 88)  routing T_25_5.sp4_v_b_27 <X> T_25_5.lc_trk_g2_3
 (22 8)  (1328 88)  (1328 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (1329 88)  (1329 88)  routing T_25_5.sp4_v_b_27 <X> T_25_5.lc_trk_g2_3
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (30 9)  (1336 89)  (1336 89)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (37 9)  (1343 89)  (1343 89)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (11 10)  (1317 90)  (1317 90)  routing T_25_5.sp4_v_b_5 <X> T_25_5.sp4_v_t_45
 (12 11)  (1318 91)  (1318 91)  routing T_25_5.sp4_v_b_5 <X> T_25_5.sp4_v_t_45
 (4 12)  (1310 92)  (1310 92)  routing T_25_5.sp4_v_t_44 <X> T_25_5.sp4_v_b_9
 (0 14)  (1306 94)  (1306 94)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 94)  (1323 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 95)  (1306 95)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE
 (18 15)  (1324 95)  (1324 95)  routing T_25_5.sp4_r_v_b_45 <X> T_25_5.lc_trk_g3_5


LogicTile_30_5

 (10 4)  (1574 84)  (1574 84)  routing T_30_5.sp4_v_t_46 <X> T_30_5.sp4_h_r_4


LogicTile_32_5

 (8 15)  (1680 95)  (1680 95)  routing T_32_5.sp4_h_r_4 <X> T_32_5.sp4_v_t_47
 (9 15)  (1681 95)  (1681 95)  routing T_32_5.sp4_h_r_4 <X> T_32_5.sp4_v_t_47
 (10 15)  (1682 95)  (1682 95)  routing T_32_5.sp4_h_r_4 <X> T_32_5.sp4_v_t_47


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 82)  (1730 82)  routing T_33_5.span4_vert_b_10 <X> T_33_5.lc_trk_g0_2
 (5 3)  (1731 83)  (1731 83)  routing T_33_5.span4_vert_b_10 <X> T_33_5.lc_trk_g0_2
 (7 3)  (1733 83)  (1733 83)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 89)  (1726 89)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (10 11)  (1736 91)  (1736 91)  routing T_33_5.lc_trk_g0_2 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 93)  (1730 93)  routing T_33_5.span4_horz_28 <X> T_33_5.lc_trk_g1_4
 (5 13)  (1731 93)  (1731 93)  routing T_33_5.span4_horz_28 <X> T_33_5.lc_trk_g1_4
 (6 13)  (1732 93)  (1732 93)  routing T_33_5.span4_horz_28 <X> T_33_5.lc_trk_g1_4
 (7 13)  (1733 93)  (1733 93)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_28 lc_trk_g1_4
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (12 10)  (5 74)  (5 74)  routing T_0_4.lc_trk_g1_4 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g1_4 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 76)  (13 76)  routing T_0_4.span4_vert_b_12 <X> T_0_4.lc_trk_g1_4
 (5 13)  (12 77)  (12 77)  routing T_0_4.span4_vert_b_12 <X> T_0_4.lc_trk_g1_4
 (7 13)  (10 77)  (10 77)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


LogicTile_22_4

 (4 9)  (1148 73)  (1148 73)  routing T_22_4.sp4_v_t_36 <X> T_22_4.sp4_h_r_6


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (1 2)  (1307 66)  (1307 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 68)  (1306 68)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.wire_bram/ram/WCLKE
 (1 4)  (1307 68)  (1307 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 68)  (1313 68)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (0 5)  (1306 69)  (1306 69)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.wire_bram/ram/WCLKE
 (1 5)  (1307 69)  (1307 69)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.wire_bram/ram/WCLKE
 (7 5)  (1313 69)  (1313 69)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (7 6)  (1313 70)  (1313 70)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 71)  (1313 71)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (27 8)  (1333 72)  (1333 72)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.wire_bram/ram/WDATA_3
 (28 8)  (1334 72)  (1334 72)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.wire_bram/ram/WDATA_3
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (38 8)  (1344 72)  (1344 72)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (30 9)  (1336 73)  (1336 73)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.wire_bram/ram/WDATA_3
 (21 12)  (1327 76)  (1327 76)  routing T_25_4.sp4_h_l_30 <X> T_25_4.lc_trk_g3_3
 (22 12)  (1328 76)  (1328 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_30 lc_trk_g3_3
 (23 12)  (1329 76)  (1329 76)  routing T_25_4.sp4_h_l_30 <X> T_25_4.lc_trk_g3_3
 (24 12)  (1330 76)  (1330 76)  routing T_25_4.sp4_h_l_30 <X> T_25_4.lc_trk_g3_3
 (21 13)  (1327 77)  (1327 77)  routing T_25_4.sp4_h_l_30 <X> T_25_4.lc_trk_g3_3
 (22 13)  (1328 77)  (1328 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 77)  (1329 77)  routing T_25_4.sp4_v_t_31 <X> T_25_4.lc_trk_g3_2
 (24 13)  (1330 77)  (1330 77)  routing T_25_4.sp4_v_t_31 <X> T_25_4.lc_trk_g3_2
 (0 14)  (1306 78)  (1306 78)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 78)  (1321 78)  routing T_25_4.sp4_h_r_45 <X> T_25_4.lc_trk_g3_5
 (16 14)  (1322 78)  (1322 78)  routing T_25_4.sp4_h_r_45 <X> T_25_4.lc_trk_g3_5
 (17 14)  (1323 78)  (1323 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 78)  (1324 78)  routing T_25_4.sp4_h_r_45 <X> T_25_4.lc_trk_g3_5
 (0 15)  (1306 79)  (1306 79)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE
 (18 15)  (1324 79)  (1324 79)  routing T_25_4.sp4_h_r_45 <X> T_25_4.lc_trk_g3_5


LogicTile_26_4

 (11 1)  (1359 65)  (1359 65)  routing T_26_4.sp4_h_l_43 <X> T_26_4.sp4_h_r_2
 (12 1)  (1360 65)  (1360 65)  routing T_26_4.sp4_h_r_2 <X> T_26_4.sp4_v_b_2
 (13 1)  (1361 65)  (1361 65)  routing T_26_4.sp4_h_l_43 <X> T_26_4.sp4_h_r_2
 (9 5)  (1357 69)  (1357 69)  routing T_26_4.sp4_v_t_45 <X> T_26_4.sp4_v_b_4
 (10 5)  (1358 69)  (1358 69)  routing T_26_4.sp4_v_t_45 <X> T_26_4.sp4_v_b_4
 (13 8)  (1361 72)  (1361 72)  routing T_26_4.sp4_v_t_45 <X> T_26_4.sp4_v_b_8
 (12 10)  (1360 74)  (1360 74)  routing T_26_4.sp4_v_t_45 <X> T_26_4.sp4_h_l_45
 (11 11)  (1359 75)  (1359 75)  routing T_26_4.sp4_v_t_45 <X> T_26_4.sp4_h_l_45


IO_Tile_0_3

 (11 0)  (6 48)  (6 48)  routing T_0_3.span4_horz_1 <X> T_0_3.span4_vert_t_12
 (12 0)  (5 48)  (5 48)  routing T_0_3.span4_horz_1 <X> T_0_3.span4_vert_t_12


LogicTile_1_3

 (19 13)  (37 61)  (37 61)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_13_3

 (3 2)  (657 50)  (657 50)  routing T_13_3.sp12_v_t_23 <X> T_13_3.sp12_h_l_23


RAM_Tile_25_3

 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 50)  (1306 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (1 2)  (1307 50)  (1307 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 4)  (1310 52)  (1310 52)  routing T_25_3.sp4_v_t_38 <X> T_25_3.sp4_v_b_3
 (3 6)  (1309 54)  (1309 54)  routing T_25_3.sp12_h_r_0 <X> T_25_3.sp12_v_t_23
 (3 7)  (1309 55)  (1309 55)  routing T_25_3.sp12_h_r_0 <X> T_25_3.sp12_v_t_23
 (16 8)  (1322 56)  (1322 56)  routing T_25_3.sp4_v_t_20 <X> T_25_3.lc_trk_g2_1
 (17 8)  (1323 56)  (1323 56)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 56)  (1324 56)  routing T_25_3.sp4_v_t_20 <X> T_25_3.lc_trk_g2_1
 (28 8)  (1334 56)  (1334 56)  routing T_25_3.lc_trk_g2_1 <X> T_25_3.wire_bram/ram/WDATA_11
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (37 8)  (1343 56)  (1343 56)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (18 9)  (1324 57)  (1324 57)  routing T_25_3.sp4_v_t_20 <X> T_25_3.lc_trk_g2_1
 (0 14)  (1306 62)  (1306 62)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 62)  (1323 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 63)  (1306 63)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE


LogicTile_24_2

 (13 13)  (1265 45)  (1265 45)  routing T_24_2.sp4_v_t_43 <X> T_24_2.sp4_h_r_11


RAM_Tile_25_2

 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 33)  (1328 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (1 2)  (1307 34)  (1307 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 35)  (1320 35)  routing T_25_2.sp4_r_v_b_28 <X> T_25_2.lc_trk_g0_4
 (17 3)  (1323 35)  (1323 35)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (1307 36)  (1307 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (1 5)  (1307 37)  (1307 37)  routing T_25_2.lc_trk_g0_2 <X> T_25_2.wire_bram/ram/WCLKE
 (7 5)  (1313 37)  (1313 37)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (25 6)  (1331 38)  (1331 38)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g1_6
 (7 7)  (1313 39)  (1313 39)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (22 7)  (1328 39)  (1328 39)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_22 lc_trk_g1_6
 (23 7)  (1329 39)  (1329 39)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g1_6
 (24 7)  (1330 39)  (1330 39)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g1_6
 (25 7)  (1331 39)  (1331 39)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g1_6
 (27 8)  (1333 40)  (1333 40)  routing T_25_2.lc_trk_g1_6 <X> T_25_2.wire_bram/ram/WDATA_3
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 40)  (1336 40)  routing T_25_2.lc_trk_g1_6 <X> T_25_2.wire_bram/ram/WDATA_3
 (39 8)  (1345 40)  (1345 40)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 41)  (1336 41)  routing T_25_2.lc_trk_g1_6 <X> T_25_2.wire_bram/ram/WDATA_3
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g0_4 <X> T_25_2.wire_bram/ram/WE


RAM_Tile_25_1

 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 18)  (1306 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (1 2)  (1307 18)  (1307 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (21 8)  (1327 24)  (1327 24)  routing T_25_1.sp4_v_b_27 <X> T_25_1.lc_trk_g2_3
 (22 8)  (1328 24)  (1328 24)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (1329 24)  (1329 24)  routing T_25_1.sp4_v_b_27 <X> T_25_1.lc_trk_g2_3
 (28 8)  (1334 24)  (1334 24)  routing T_25_1.lc_trk_g2_3 <X> T_25_1.wire_bram/ram/WDATA_11
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (30 9)  (1336 25)  (1336 25)  routing T_25_1.lc_trk_g2_3 <X> T_25_1.wire_bram/ram/WDATA_11
 (40 9)  (1346 25)  (1346 25)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (0 14)  (1306 30)  (1306 30)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 30)  (1323 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 31)  (1306 31)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (18 15)  (1324 31)  (1324 31)  routing T_25_1.sp4_r_v_b_45 <X> T_25_1.lc_trk_g3_5


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (16 0)  (766 15)  (766 15)  IOB_0 IO Functioning bit
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (16 4)  (766 11)  (766 11)  IOB_0 IO Functioning bit
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0



IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0


