Determining the location of the ModelSim executable...

Using: C:/intelFPGA/20.1/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DSDAssingnment4 -c DSDAssingnment4 --vector_source="C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment4/Waveform5.vwf" --testbench_file="C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment4/simulation/qsim/Waveform5.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Oct  6 10:20:49 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DSDAssingnment4 -c DSDAssingnment4 --vector_source=C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment4/Waveform5.vwf --testbench_file=C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment4/simulation/qsim/Waveform5.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (146050): Vector source file contains syntax error in  C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment4/Waveform5.vwf, line 363, comment/time bar value cannot be set beyond simulation end time 100000 ps File: C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment4/Waveform5.vwf Line: 363

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment4/simulation/qsim/" DSDAssingnment4 -c DSDAssingnment4

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Oct  6 10:20:50 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment4/simulation/qsim/ DSDAssingnment4 -c DSDAssingnment4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file DSDAssingnment4.vo in folder "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment4/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4644 megabytes
    Info: Processing ended: Mon Oct  6 10:20:51 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment4/simulation/qsim/DSDAssingnment4.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/20.1/modelsim_ase/win32aloem/vsim -c -do DSDAssingnment4.do

Reading pref.tcl

# 2020.1

# do DSDAssingnment4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:20:54 on Oct 06,2025
# vlog -work work DSDAssingnment4.vo 
# -- Compiling module lfsr
# -- Compiling module hard_block
# 
# Top level modules:
# 	lfsr
# End time: 10:20:55 on Oct 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:20:55 on Oct 06,2025
# vlog -work work Waveform5.vwf.vt 
# -- Compiling module lfsr_vlg_vec_tst
# 
# Top level modules:
# 	lfsr_vlg_vec_tst
# End time: 10:20:55 on Oct 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.lfsr_vlg_vec_tst 
# Start time: 10:20:55 on Oct 06,2025
# Loading work.lfsr_vlg_vec_tst
# Loading work.lfsr
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /lfsr_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: DSDAssingnment4.vo Line: 365
# ** Warning: (vsim-3722) DSDAssingnment4.vo(365): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC2~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /lfsr_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: DSDAssingnment4.vo Line: 388
# ** Warning: (vsim-3722) DSDAssingnment4.vo(388): [TFMPC] - Missing connection for port 'clk_dft'.

# after#26

# ** Note: $stop    : Waveform5.vwf.vt(49)
#    Time: 100 ns  Iteration: 0  Instance: /lfsr_vlg_vec_tst

# Break in Module lfsr_vlg_vec_tst at Waveform5.vwf.vt line 49

# Stopped at Waveform5.vwf.vt line 49

# End time: 10:20:56 on Oct 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment4/Waveform5.vwf...

Reading C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment4/simulation/qsim/DSDAssingnment4.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment4/simulation/qsim/DSDAssingnment4_20251006102056.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.