// Seed: 2901612586
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  assign module_1.id_0 = 0;
  wire id_5;
endmodule
module module_1 (
    output tri1  id_0,
    output logic id_1,
    input  logic id_2,
    input  logic id_3,
    input  logic id_4
);
  assign id_1 = id_3;
  assign id_1 = 1;
  logic id_6, id_7;
  wire  id_8;
  logic id_9 = id_2;
  always_comb begin : LABEL_0
    id_9 <= id_4;
  end
  assign id_7 = id_4;
  always id_1 <= id_9;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
