# EX-6-DE-Implementation-of-SR-flipflop-using-verilog