# compile verilog/system verilog design source files
sv xil_defaultlib  --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../floating_point_adder.srcs/sources_1/new/de_to_13bits.sv" \
"../../../../floating_point_adder.srcs/sources_1/new/fp_adder_logic.sv" \
"../../../../floating_point_adder.srcs/sources_1/new/tb_fp_adder.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
