# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do decoder3_8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/20185/Desktop/QT_TEST/new_begin/decoder3_8/rtl {C:/Users/20185/Desktop/QT_TEST/new_begin/decoder3_8/rtl/decoder3_8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:34 on Jan 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20185/Desktop/QT_TEST/new_begin/decoder3_8/rtl" C:/Users/20185/Desktop/QT_TEST/new_begin/decoder3_8/rtl/decoder3_8.v 
# -- Compiling module decoder3_8
# 
# Top level modules:
# 	decoder3_8
# End time: 13:32:34 on Jan 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/20185/Desktop/QT_TEST/new_begin/decoder3_8/par/../sim {C:/Users/20185/Desktop/QT_TEST/new_begin/decoder3_8/par/../sim/tb_decoder3_8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:34 on Jan 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20185/Desktop/QT_TEST/new_begin/decoder3_8/par/../sim" C:/Users/20185/Desktop/QT_TEST/new_begin/decoder3_8/par/../sim/tb_decoder3_8.v 
# -- Compiling module tb_decoder3_8
# 
# Top level modules:
# 	tb_decoder3_8
# End time: 13:32:34 on Jan 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_decoder3_8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_decoder3_8 
# Start time: 13:32:34 on Jan 25,2021
# Loading work.tb_decoder3_8
# Loading work.decoder3_8
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 us
# End time: 14:27:00 on Jan 25,2021, Elapsed time: 0:54:26
# Errors: 0, Warnings: 0
