

================================================================
== Vitis HLS Report for 'bgr2hsv_9_1080_1920_1_s'
================================================================
* Date:           Wed Apr 21 09:52:02 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cvtcolor_bgr2hsv
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.576 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        3|  2073609| 20.001 ns | 13.825 ms |    3|  2073609|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- VITIS_LOOP_124_1_VITIS_LOOP_128_2  |        0|  2073606|         8|          1|          1| 0 ~ 2073600 |    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     575|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      20|    -|
|Memory           |        5|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|     497|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        5|     6|     497|     758|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |    ~0   |  ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U70  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   4|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------------+---------------------------------------+---------------------+
    |                  Instance                 |                 Module                |      Expression     |
    +-------------------------------------------+---------------------------------------+---------------------+
    |ama_addmuladd_9s_13s_17ns_13ns_30_4_1_U72  |ama_addmuladd_9s_13s_17ns_13ns_30_4_1  | i0 + (i1 + i2) * i3 |
    |mac_muladd_8ns_20s_13ns_20_4_1_U71         |mac_muladd_8ns_20s_13ns_20_4_1         |     i0 + i1 * i2    |
    +-------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                   Memory                                  |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_U  |bgr2hsv_9_1080_1920_1_s_void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_bkb  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_U  |bgr2hsv_9_1080_1920_1_s_void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_cud  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |xf_cv_icvSaturate8u_cv_U                                                   |bgr2hsv_9_1080_1920_1_s_xf_cv_icvSaturate8u_cv                                    |        3|  0|   0|    0|   769|    8|     1|         6152|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                      |                                                                                  |        5|  0|   0|    0|  1281|   72|     3|        22536|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln124_fu_248_p2                |     +    |   0|  0|  71|          64|           1|
    |add_ln1350_1_fu_342_p2             |     +    |   0|  0|  19|           9|          10|
    |add_ln1350_fu_292_p2               |     +    |   0|  0|  19|           9|           9|
    |add_ln151_1_fu_481_p2              |     +    |   0|  0|  19|          12|          12|
    |add_ln151_2_fu_566_p2              |     +    |   0|  0|  20|          13|          13|
    |add_ln151_fu_455_p2                |     +    |   0|  0|  18|          11|          11|
    |add_ln155_fu_623_p2                |     +    |   0|  0|  15|           8|           8|
    |add_ln216_1_fu_406_p2              |     +    |   0|  0|  19|           8|           8|
    |add_ln216_2_fu_396_p2              |     +    |   0|  0|  19|           8|           8|
    |add_ln216_fu_391_p2                |     +    |   0|  0|  19|           8|           8|
    |v_1_fu_324_p2                      |     +    |   0|  0|  16|           9|           9|
    |v_2_fu_386_p2                      |     +    |   0|  0|  17|          10|          10|
    |sub_ln1351_1_fu_336_p2             |     -    |   0|  0|  19|          10|          10|
    |sub_ln1351_2_fu_303_p2             |     -    |   0|  0|  16|           9|           9|
    |sub_ln1351_3_fu_365_p2             |     -    |   0|  0|  16|           9|           9|
    |sub_ln1351_4_fu_431_p2             |     -    |   0|  0|  16|           9|           9|
    |sub_ln1351_5_fu_435_p2             |     -    |   0|  0|  16|           9|           9|
    |sub_ln1351_6_fu_461_p2             |     -    |   0|  0|  16|           9|           9|
    |sub_ln1351_fu_286_p2               |     -    |   0|  0|  19|          10|           9|
    |sub_ln216_fu_401_p2                |     -    |   0|  0|  19|           8|           8|
    |sub_ln696_fu_353_p2                |     -    |   0|  0|  15|           8|           8|
    |and_ln1352_fu_513_p2               |    and   |   0|  0|   9|           9|           9|
    |and_ln151_1_fu_557_p2              |    and   |   0|  0|  12|          12|          12|
    |and_ln151_2_fu_572_p2              |    and   |   0|  0|  13|          13|          13|
    |and_ln151_fu_535_p2                |    and   |   0|  0|  11|          11|          11|
    |ap_block_state10_pp0_stage0_iter7  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    and   |   0|  0|   2|           1|           1|
    |icmp_ln124_fu_243_p2               |   icmp   |   0|  0|  29|          64|          64|
    |vg_fu_420_p2                       |   icmp   |   0|  0|  13|          10|          10|
    |vr_fu_412_p2                       |   icmp   |   0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001          |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |   0|  0|   2|           1|           1|
    |select_ln122_1_fu_499_p3           |  select  |   0|  0|   2|           1|           2|
    |select_ln122_fu_492_p3             |  select  |   0|  0|   2|           1|           2|
    |select_ln1351_1_fu_549_p3          |  select  |   0|  0|   2|           1|           2|
    |select_ln1351_fu_527_p3            |  select  |   0|  0|   2|           1|           2|
    |select_ln153_fu_615_p3             |  select  |   0|  0|   8|           1|           8|
    |ap_enable_pp0                      |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |   0|  0|   2|           2|           1|
    |xor_ln1350_1_fu_371_p2             |    xor   |   0|  0|  10|           9|          10|
    |xor_ln1350_fu_309_p2               |    xor   |   0|  0|  10|           9|          10|
    |xor_ln151_1_fu_544_p2              |    xor   |   0|  0|   2|           1|           2|
    |xor_ln151_fu_522_p2                |    xor   |   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 575|         411|         363|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7  |   9|          2|    1|          2|
    |imgInput0_413_blk_n      |   9|          2|    1|          2|
    |imgOutput0_414_blk_n     |   9|          2|    1|          2|
    |indvar_flatten_reg_220   |   9|          2|   64|        128|
    |p_src_mat_1_blk_n        |   9|          2|    1|          2|
    |p_src_mat_2_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         21|   72|        147|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln151_1_reg_797                  |  12|   0|   12|          0|
    |add_ln151_reg_792                    |  11|   0|   11|          0|
    |add_ln216_1_reg_765                  |   8|   0|    8|          0|
    |add_ln216_2_reg_760                  |   8|   0|    8|          0|
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |icmp_ln124_reg_675                   |   1|   0|    1|          0|
    |indvar_flatten_reg_220               |  64|   0|   64|          0|
    |mul_ln73_reg_670                     |  64|   0|   64|          0|
    |p_Result_1_i_reg_690                 |   8|   0|    8|          0|
    |p_Result_1_i_reg_690_pp0_iter2_reg   |   8|   0|    8|          0|
    |p_Result_2_i_reg_695                 |   8|   0|    8|          0|
    |p_src_mat_1_read_reg_660             |  32|   0|   32|          0|
    |p_src_mat_2_read_reg_665             |  32|   0|   32|          0|
    |sub_ln1351_4_reg_787                 |   9|   0|    9|          0|
    |sub_ln696_reg_744                    |   8|   0|    8|          0|
    |v_reg_684                            |   8|   0|    8|          0|
    |v_reg_684_pp0_iter2_reg              |   8|   0|    8|          0|
    |vg_reg_776                           |   1|   0|    1|          0|
    |vr_reg_770                           |   1|   0|    1|          0|
    |xf_cv_icvSaturate8u_cv_load_reg_724  |   8|   0|    8|          0|
    |zext_ln119_1_reg_729                 |   9|   0|   10|          1|
    |zext_ln119_reg_701                   |   8|   0|    9|          1|
    |zext_ln119_reg_701_pp0_iter2_reg     |   8|   0|    9|          1|
    |zext_ln1351_reg_749                  |   8|   0|    9|          1|
    |zext_ln215_1_reg_734                 |   8|   0|   10|          2|
    |zext_ln215_reg_708                   |   8|   0|    9|          1|
    |zext_ln215_reg_708_pp0_iter2_reg     |   8|   0|    9|          1|
    |add_ln216_2_reg_760                  |  64|  32|    8|          0|
    |icmp_ln124_reg_675                   |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 497|  64|  386|          8|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | bgr2hsv<9, 1080, 1920, 1> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | bgr2hsv<9, 1080, 1920, 1> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | bgr2hsv<9, 1080, 1920, 1> | return value |
|ap_done                | out |    1| ap_ctrl_hs | bgr2hsv<9, 1080, 1920, 1> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | bgr2hsv<9, 1080, 1920, 1> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | bgr2hsv<9, 1080, 1920, 1> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | bgr2hsv<9, 1080, 1920, 1> | return value |
|imgInput0_413_dout     |  in |   24|   ap_fifo  |       imgInput0_413       |    pointer   |
|imgInput0_413_empty_n  |  in |    1|   ap_fifo  |       imgInput0_413       |    pointer   |
|imgInput0_413_read     | out |    1|   ap_fifo  |       imgInput0_413       |    pointer   |
|imgOutput0_414_din     | out |   24|   ap_fifo  |       imgOutput0_414      |    pointer   |
|imgOutput0_414_full_n  |  in |    1|   ap_fifo  |       imgOutput0_414      |    pointer   |
|imgOutput0_414_write   | out |    1|   ap_fifo  |       imgOutput0_414      |    pointer   |
|p_src_mat_1_dout       |  in |   32|   ap_fifo  |        p_src_mat_1        |    pointer   |
|p_src_mat_1_empty_n    |  in |    1|   ap_fifo  |        p_src_mat_1        |    pointer   |
|p_src_mat_1_read       | out |    1|   ap_fifo  |        p_src_mat_1        |    pointer   |
|p_src_mat_2_dout       |  in |   32|   ap_fifo  |        p_src_mat_2        |    pointer   |
|p_src_mat_2_empty_n    |  in |    1|   ap_fifo  |        p_src_mat_2        |    pointer   |
|p_src_mat_2_read       | out |    1|   ap_fifo  |        p_src_mat_2        |    pointer   |
+-----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%p_src_mat_1_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %p_src_mat_1"   --->   Operation 12 'read' 'p_src_mat_1_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%p_src_mat_2_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %p_src_mat_2"   --->   Operation 13 'read' 'p_src_mat_2_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput0_413, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput0_414, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_mat_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_mat_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput0_414, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput0_413, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i32 %p_src_mat_1_read" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:73]   --->   Operation 20 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i32 %p_src_mat_2_read" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:73]   --->   Operation 21 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.42ns)   --->   "%mul_ln73 = mul i64 %zext_ln73_1, i64 %zext_ln73" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:73]   --->   Operation 22 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.65ns)   --->   "%br_ln124 = br void %bb.i" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124]   --->   Operation 23 'br' 'br_ln124' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.13>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln124, void %._crit_edge.loopexit.i" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124]   --->   Operation 24 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.13ns)   --->   "%icmp_ln124 = icmp_eq  i64 %indvar_flatten, i64 %mul_ln73" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124]   --->   Operation 25 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.08ns)   --->   "%add_ln124 = add i64 %indvar_flatten, i64" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124]   --->   Operation 26 'add' 'add_ln124' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %._crit_edge.loopexit.i, void %.exit" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124]   --->   Operation 27 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.18>
ST_4 : Operation 28 [1/1] (1.83ns)   --->   "%tmp_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %imgInput0_413" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'tmp_V' <Predicate = (!icmp_ln124)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%v = trunc i24 %tmp_V"   --->   Operation 29 'trunc' 'v' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_1_i = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32, i32"   --->   Operation 30 'partselect' 'p_Result_1_i' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_2_i = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32, i32"   --->   Operation 31 'partselect' 'p_Result_2_i' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i8 %v" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:119]   --->   Operation 32 'zext' 'zext_ln119' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %p_Result_1_i"   --->   Operation 33 'zext' 'zext_ln215' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1351 = sub i9, i9 %zext_ln119"   --->   Operation 34 'sub' 'sub_ln1351' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 35 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln1350 = add i9 %zext_ln215, i9 %sub_ln1351"   --->   Operation 35 'add' 'add_ln1350' <Predicate = (!icmp_ln124)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i9 %add_ln1350"   --->   Operation 36 'zext' 'zext_ln538' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%xf_cv_icvSaturate8u_cv_addr = getelementptr i8 %xf_cv_icvSaturate8u_cv, i64, i64 %zext_ln538" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:141]   --->   Operation 37 'getelementptr' 'xf_cv_icvSaturate8u_cv_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (1.23ns)   --->   "%xf_cv_icvSaturate8u_cv_load = load i10 %xf_cv_icvSaturate8u_cv_addr" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:141]   --->   Operation 38 'load' 'xf_cv_icvSaturate8u_cv_load' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_4 : Operation 39 [1/1] (0.76ns)   --->   "%sub_ln1351_2 = sub i9 %zext_ln119, i9 %zext_ln215"   --->   Operation 39 'sub' 'sub_ln1351_2' <Predicate = (!icmp_ln124)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.34ns)   --->   "%xor_ln1350 = xor i9 %sub_ln1351_2, i9"   --->   Operation 40 'xor' 'xor_ln1350' <Predicate = (!icmp_ln124)> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i9 %xor_ln1350"   --->   Operation 41 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%xf_cv_icvSaturate8u_cv_addr_2 = getelementptr i8 %xf_cv_icvSaturate8u_cv, i64, i64 %zext_ln538_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:143]   --->   Operation 42 'getelementptr' 'xf_cv_icvSaturate8u_cv_addr_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (1.23ns)   --->   "%xf_cv_icvSaturate8u_cv_load_2 = load i10 %xf_cv_icvSaturate8u_cv_addr_2" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:143]   --->   Operation 43 'load' 'xf_cv_icvSaturate8u_cv_load_2' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>

State 5 <SV = 4> <Delay = 4.34>
ST_5 : Operation 44 [1/2] (1.23ns)   --->   "%xf_cv_icvSaturate8u_cv_load = load i10 %xf_cv_icvSaturate8u_cv_addr" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:141]   --->   Operation 44 'load' 'xf_cv_icvSaturate8u_cv_load' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i8 %xf_cv_icvSaturate8u_cv_load" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:141]   --->   Operation 45 'zext' 'zext_ln141' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.76ns)   --->   "%v_1 = add i9 %zext_ln119, i9 %zext_ln141" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:141]   --->   Operation 46 'add' 'v_1' <Predicate = (!icmp_ln124)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i9 %v_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:119]   --->   Operation 47 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i8 %p_Result_2_i"   --->   Operation 48 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1351_1 = sub i10 %zext_ln215_1, i10 %zext_ln119_1"   --->   Operation 49 'sub' 'sub_ln1351_1' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 50 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln1350_1 = add i10, i10 %sub_ln1351_1"   --->   Operation 50 'add' 'add_ln1350_1' <Predicate = (!icmp_ln124)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln538 = sext i10 %add_ln1350_1"   --->   Operation 51 'sext' 'sext_ln538' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%xf_cv_icvSaturate8u_cv_addr_1 = getelementptr i8 %xf_cv_icvSaturate8u_cv, i64, i64 %sext_ln538" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:142]   --->   Operation 52 'getelementptr' 'xf_cv_icvSaturate8u_cv_addr_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (1.23ns)   --->   "%xf_cv_icvSaturate8u_cv_load_1 = load i10 %xf_cv_icvSaturate8u_cv_addr_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:142]   --->   Operation 53 'load' 'xf_cv_icvSaturate8u_cv_load_1' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_5 : Operation 54 [1/2] (1.23ns)   --->   "%xf_cv_icvSaturate8u_cv_load_2 = load i10 %xf_cv_icvSaturate8u_cv_addr_2" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:143]   --->   Operation 54 'load' 'xf_cv_icvSaturate8u_cv_load_2' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_5 : Operation 55 [1/1] (0.76ns)   --->   "%sub_ln696 = sub i8 %v, i8 %xf_cv_icvSaturate8u_cv_load_2"   --->   Operation 55 'sub' 'sub_ln696' <Predicate = (!icmp_ln124)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i8 %sub_ln696"   --->   Operation 56 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1351 = zext i8 %p_Result_2_i"   --->   Operation 57 'zext' 'zext_ln1351' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.76ns)   --->   "%sub_ln1351_3 = sub i9 %zext_ln215_2, i9 %zext_ln1351"   --->   Operation 58 'sub' 'sub_ln1351_3' <Predicate = (!icmp_ln124)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.34ns)   --->   "%xor_ln1350_1 = xor i9 %sub_ln1351_3, i9"   --->   Operation 59 'xor' 'xor_ln1350_1' <Predicate = (!icmp_ln124)> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln538_2 = zext i9 %xor_ln1350_1"   --->   Operation 60 'zext' 'zext_ln538_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%xf_cv_icvSaturate8u_cv_addr_3 = getelementptr i8 %xf_cv_icvSaturate8u_cv, i64, i64 %zext_ln538_2" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:144]   --->   Operation 61 'getelementptr' 'xf_cv_icvSaturate8u_cv_addr_3' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (1.23ns)   --->   "%xf_cv_icvSaturate8u_cv_load_3 = load i10 %xf_cv_icvSaturate8u_cv_addr_3" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:144]   --->   Operation 62 'load' 'xf_cv_icvSaturate8u_cv_load_3' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>

State 6 <SV = 5> <Delay = 4.57>
ST_6 : Operation 63 [1/2] (1.23ns)   --->   "%xf_cv_icvSaturate8u_cv_load_1 = load i10 %xf_cv_icvSaturate8u_cv_addr_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:142]   --->   Operation 63 'load' 'xf_cv_icvSaturate8u_cv_load_1' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i8 %xf_cv_icvSaturate8u_cv_load_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:142]   --->   Operation 64 'zext' 'zext_ln142' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.77ns)   --->   "%v_2 = add i10 %zext_ln142, i10 %zext_ln119_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:142]   --->   Operation 65 'add' 'v_2' <Predicate = (!icmp_ln124)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/2] (1.23ns)   --->   "%xf_cv_icvSaturate8u_cv_load_3 = load i10 %xf_cv_icvSaturate8u_cv_addr_3" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:144]   --->   Operation 66 'load' 'xf_cv_icvSaturate8u_cv_load_3' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 769> <ROM>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln216 = add i8 %v, i8 %xf_cv_icvSaturate8u_cv_load_1"   --->   Operation 67 'add' 'add_ln216' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 68 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln216_2 = add i8 %xf_cv_icvSaturate8u_cv_load, i8 %add_ln216"   --->   Operation 68 'add' 'add_ln216_2' <Predicate = (!icmp_ln124)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216 = sub i8 %xf_cv_icvSaturate8u_cv_load_3, i8 %sub_ln696"   --->   Operation 69 'sub' 'sub_ln216' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 70 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln216_1 = add i8 %add_ln216_2, i8 %sub_ln216"   --->   Operation 70 'add' 'add_ln216_1' <Predicate = (!icmp_ln124)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 71 [1/1] (0.91ns)   --->   "%vr = icmp_eq  i10 %v_2, i10 %zext_ln215_1"   --->   Operation 71 'icmp' 'vr' <Predicate = (!icmp_ln124)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln874 = zext i8 %p_Result_1_i"   --->   Operation 72 'zext' 'zext_ln874' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.91ns)   --->   "%vg = icmp_eq  i10 %v_2, i10 %zext_ln874"   --->   Operation 73 'icmp' 'vg' <Predicate = (!icmp_ln124)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i10 %v_2" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:150]   --->   Operation 74 'zext' 'zext_ln150' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr = getelementptr i32 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv, i64, i64 %zext_ln150" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:150]   --->   Operation 75 'getelementptr' 'void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 76 [2/2] (1.23ns)   --->   "%void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load = load i8 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:150]   --->   Operation 76 'load' 'void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_6 : Operation 77 [1/1] (0.76ns)   --->   "%sub_ln1351_4 = sub i9 %zext_ln215, i9 %zext_ln119"   --->   Operation 77 'sub' 'sub_ln1351_4' <Predicate = (!icmp_ln124)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.76ns)   --->   "%sub_ln1351_5 = sub i9 %zext_ln119, i9 %zext_ln1351"   --->   Operation 78 'sub' 'sub_ln1351_5' <Predicate = (!icmp_ln124)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln151_1 = sext i9 %sub_ln1351_5" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 79 'sext' 'sext_ln151_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln216_1, i1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 80 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i9 %shl_ln" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 81 'zext' 'zext_ln151' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.77ns)   --->   "%add_ln151 = add i11 %sext_ln151_1, i11 %zext_ln151" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 82 'add' 'add_ln151' <Predicate = (!icmp_ln124)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.76ns)   --->   "%sub_ln1351_6 = sub i9 %zext_ln1351, i9 %zext_ln215"   --->   Operation 83 'sub' 'sub_ln1351_6' <Predicate = (!icmp_ln124)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln151_3 = sext i9 %sub_ln1351_6" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 84 'sext' 'sext_ln151_3' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln151_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln216_1, i2" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 85 'bitconcatenate' 'shl_ln151_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i10 %shl_ln151_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 86 'zext' 'zext_ln151_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.78ns)   --->   "%add_ln151_1 = add i12 %sext_ln151_3, i12 %zext_ln151_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 87 'add' 'add_ln151_1' <Predicate = (!icmp_ln124)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln538_3 = zext i8 %add_ln216_1"   --->   Operation 88 'zext' 'zext_ln538_3' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr = getelementptr i32 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv, i64, i64 %zext_ln538_3" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 89 'getelementptr' 'void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_6 : Operation 90 [2/2] (1.23ns)   --->   "%void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load = load i8 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 90 'load' 'void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 3.84>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln1352)   --->   "%select_ln122 = select i1 %vr, i9, i9" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:122]   --->   Operation 91 'select' 'select_ln122' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln151_2)   --->   "%select_ln122_1 = select i1 %vg, i11, i11" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:122]   --->   Operation 92 'select' 'select_ln122_1' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/2] (1.23ns)   --->   "%void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load = load i8 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:150]   --->   Operation 93 'load' 'void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1350 = zext i8 %add_ln216_1"   --->   Operation 94 'zext' 'zext_ln1350' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln1349 = trunc i32 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load"   --->   Operation 95 'trunc' 'trunc_ln1349' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 96 [3/3] (0.99ns) (grouped into DSP with root node add_ln1350_2)   --->   "%mul_ln1350 = mul i20 %zext_ln1350, i20 %trunc_ln1349"   --->   Operation 96 'mul' 'mul_ln1350' <Predicate = (!icmp_ln124)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 97 [1/1] (0.34ns) (out node of the LUT)   --->   "%and_ln1352 = and i9 %sub_ln1351_4, i9 %select_ln122"   --->   Operation 97 'and' 'and_ln1352' <Predicate = (!icmp_ln124)> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i9 %and_ln1352" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 98 'sext' 'sext_ln151' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln151_2)   --->   "%xor_ln151 = xor i1 %vr, i1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 99 'xor' 'xor_ln151' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln151_2)   --->   "%select_ln1351 = select i1 %xor_ln151, i13, i13"   --->   Operation 100 'select' 'select_ln1351' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln151_2)   --->   "%and_ln151 = and i11 %add_ln151, i11 %select_ln122_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 101 'and' 'and_ln151' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln151_2)   --->   "%sext_ln151_2 = sext i11 %and_ln151" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 102 'sext' 'sext_ln151_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln151_2)   --->   "%xor_ln151_1 = xor i1 %vg, i1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 103 'xor' 'xor_ln151_1' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln151_2)   --->   "%select_ln1351_1 = select i1 %xor_ln151_1, i12, i12"   --->   Operation 104 'select' 'select_ln1351_1' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln151_2)   --->   "%and_ln151_1 = and i12 %add_ln151_1, i12 %select_ln1351_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 105 'and' 'and_ln151_1' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln151_2)   --->   "%sext_ln151_4 = sext i12 %and_ln151_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 106 'sext' 'sext_ln151_4' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln151_2 = add i13 %sext_ln151_2, i13 %sext_ln151_4" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 107 'add' 'add_ln151_2' <Predicate = (!icmp_ln124)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln151_2 = and i13 %add_ln151_2, i13 %select_ln1351" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 108 'and' 'and_ln151_2' <Predicate = (!icmp_ln124)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln151_5 = sext i13 %and_ln151_2" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 109 'sext' 'sext_ln151_5' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.69ns) (grouped into DSP with root node add_ln152)   --->   "%h = add i14 %sext_ln151, i14 %sext_ln151_5" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151]   --->   Operation 110 'add' 'h' <Predicate = (!icmp_ln124)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into DSP with root node add_ln152)   --->   "%sext_ln152 = sext i14 %h" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 111 'sext' 'sext_ln152' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 112 [1/2] (1.23ns)   --->   "%void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load = load i8 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 112 'load' 'void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load' <Predicate = (!icmp_ln124)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln152 = trunc i32 %void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 113 'trunc' 'trunc_ln152' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i17 %trunc_ln152" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 114 'zext' 'zext_ln152' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 115 [3/3] (0.99ns) (grouped into DSP with root node add_ln152)   --->   "%mul_ln152 = mul i30 %sext_ln152, i30 %zext_ln152" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 115 'mul' 'mul_ln152' <Predicate = (!icmp_ln124)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.99>
ST_8 : Operation 116 [2/3] (0.99ns) (grouped into DSP with root node add_ln1350_2)   --->   "%mul_ln1350 = mul i20 %zext_ln1350, i20 %trunc_ln1349"   --->   Operation 116 'mul' 'mul_ln1350' <Predicate = (!icmp_ln124)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 117 [2/3] (0.99ns) (grouped into DSP with root node add_ln152)   --->   "%mul_ln152 = mul i30 %sext_ln152, i30 %zext_ln152" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 117 'mul' 'mul_ln152' <Predicate = (!icmp_ln124)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.64>
ST_9 : Operation 118 [1/3] (0.00ns) (grouped into DSP with root node add_ln1350_2)   --->   "%mul_ln1350 = mul i20 %zext_ln1350, i20 %trunc_ln1349"   --->   Operation 118 'mul' 'mul_ln1350' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 119 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1350_2 = add i20, i20 %mul_ln1350"   --->   Operation 119 'add' 'add_ln1350_2' <Predicate = (!icmp_ln124)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node add_ln152)   --->   "%mul_ln152 = mul i30 %sext_ln152, i30 %zext_ln152" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 120 'mul' 'mul_ln152' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 121 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln152 = add i30, i30 %mul_ln152" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 121 'add' 'add_ln152' <Predicate = (!icmp_ln124)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.24>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_124_1_VITIS_LOOP_128_2_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 123 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_10" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:128]   --->   Operation 124 'specpipeline' 'specpipeline_ln128' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:128]   --->   Operation 125 'specloopname' 'specloopname_ln128' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 126 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1350_2 = add i20, i20 %mul_ln1350"   --->   Operation 126 'add' 'add_ln1350_2' <Predicate = (!icmp_ln124)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%op_assign_1 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln1350_2, i32, i32" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:156]   --->   Operation 127 'partselect' 'op_assign_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 128 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln152 = add i30, i30 %mul_ln152" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:152]   --->   Operation 128 'add' 'add_ln152' <Predicate = (!icmp_ln124)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln155)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i30.i32.i32, i30 %add_ln152, i32, i32" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:153]   --->   Operation 129 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln155)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %add_ln152, i32" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:153]   --->   Operation 130 'bitselect' 'tmp' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln155)   --->   "%select_ln153 = select i1 %tmp, i8, i8" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:153]   --->   Operation 131 'select' 'select_ln153' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln155 = add i8 %select_ln153, i8 %trunc_ln1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:155]   --->   Operation 132 'add' 'add_ln155' <Predicate = (!icmp_ln124)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %add_ln216_2, i8 %op_assign_1, i8 %add_ln155"   --->   Operation 133 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %imgOutput0_414, i24 %p_Result_s" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 134 'write' 'write_ln167' <Predicate = (!icmp_ln124)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i"   --->   Operation 135 'br' 'br_ln0' <Predicate = (!icmp_ln124)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgInput0_413]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgOutput0_414]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_mat_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_mat_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xf_cv_icvSaturate8u_cv]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_src_mat_1_read                                                             (read             ) [ 001000000000]
p_src_mat_2_read                                                             (read             ) [ 001000000000]
specinterface_ln0                                                            (specinterface    ) [ 000000000000]
specinterface_ln0                                                            (specinterface    ) [ 000000000000]
specinterface_ln0                                                            (specinterface    ) [ 000000000000]
specinterface_ln0                                                            (specinterface    ) [ 000000000000]
specinterface_ln0                                                            (specinterface    ) [ 000000000000]
specinterface_ln0                                                            (specinterface    ) [ 000000000000]
zext_ln73                                                                    (zext             ) [ 000000000000]
zext_ln73_1                                                                  (zext             ) [ 000000000000]
mul_ln73                                                                     (mul              ) [ 000111111110]
br_ln124                                                                     (br               ) [ 001111111110]
indvar_flatten                                                               (phi              ) [ 000100000000]
icmp_ln124                                                                   (icmp             ) [ 000111111110]
add_ln124                                                                    (add              ) [ 001111111110]
br_ln124                                                                     (br               ) [ 000000000000]
tmp_V                                                                        (read             ) [ 000000000000]
v                                                                            (trunc            ) [ 000101100000]
p_Result_1_i                                                                 (partselect       ) [ 000101100000]
p_Result_2_i                                                                 (partselect       ) [ 000101000000]
zext_ln119                                                                   (zext             ) [ 000101100000]
zext_ln215                                                                   (zext             ) [ 000101100000]
sub_ln1351                                                                   (sub              ) [ 000000000000]
add_ln1350                                                                   (add              ) [ 000000000000]
zext_ln538                                                                   (zext             ) [ 000000000000]
xf_cv_icvSaturate8u_cv_addr                                                  (getelementptr    ) [ 000101000000]
sub_ln1351_2                                                                 (sub              ) [ 000000000000]
xor_ln1350                                                                   (xor              ) [ 000000000000]
zext_ln538_1                                                                 (zext             ) [ 000000000000]
xf_cv_icvSaturate8u_cv_addr_2                                                (getelementptr    ) [ 000101000000]
xf_cv_icvSaturate8u_cv_load                                                  (load             ) [ 000100100000]
zext_ln141                                                                   (zext             ) [ 000000000000]
v_1                                                                          (add              ) [ 000000000000]
zext_ln119_1                                                                 (zext             ) [ 000100100000]
zext_ln215_1                                                                 (zext             ) [ 000100100000]
sub_ln1351_1                                                                 (sub              ) [ 000000000000]
add_ln1350_1                                                                 (add              ) [ 000000000000]
sext_ln538                                                                   (sext             ) [ 000000000000]
xf_cv_icvSaturate8u_cv_addr_1                                                (getelementptr    ) [ 000100100000]
xf_cv_icvSaturate8u_cv_load_2                                                (load             ) [ 000000000000]
sub_ln696                                                                    (sub              ) [ 000100100000]
zext_ln215_2                                                                 (zext             ) [ 000000000000]
zext_ln1351                                                                  (zext             ) [ 000100100000]
sub_ln1351_3                                                                 (sub              ) [ 000000000000]
xor_ln1350_1                                                                 (xor              ) [ 000000000000]
zext_ln538_2                                                                 (zext             ) [ 000000000000]
xf_cv_icvSaturate8u_cv_addr_3                                                (getelementptr    ) [ 000100100000]
xf_cv_icvSaturate8u_cv_load_1                                                (load             ) [ 000000000000]
zext_ln142                                                                   (zext             ) [ 000000000000]
v_2                                                                          (add              ) [ 000000000000]
xf_cv_icvSaturate8u_cv_load_3                                                (load             ) [ 000000000000]
add_ln216                                                                    (add              ) [ 000000000000]
add_ln216_2                                                                  (add              ) [ 000100011110]
sub_ln216                                                                    (sub              ) [ 000000000000]
add_ln216_1                                                                  (add              ) [ 000100010000]
vr                                                                           (icmp             ) [ 000100010000]
zext_ln874                                                                   (zext             ) [ 000000000000]
vg                                                                           (icmp             ) [ 000100010000]
zext_ln150                                                                   (zext             ) [ 000000000000]
void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr (getelementptr    ) [ 000100010000]
sub_ln1351_4                                                                 (sub              ) [ 000100010000]
sub_ln1351_5                                                                 (sub              ) [ 000000000000]
sext_ln151_1                                                                 (sext             ) [ 000000000000]
shl_ln                                                                       (bitconcatenate   ) [ 000000000000]
zext_ln151                                                                   (zext             ) [ 000000000000]
add_ln151                                                                    (add              ) [ 000100010000]
sub_ln1351_6                                                                 (sub              ) [ 000000000000]
sext_ln151_3                                                                 (sext             ) [ 000000000000]
shl_ln151_1                                                                  (bitconcatenate   ) [ 000000000000]
zext_ln151_1                                                                 (zext             ) [ 000000000000]
add_ln151_1                                                                  (add              ) [ 000100010000]
zext_ln538_3                                                                 (zext             ) [ 000000000000]
void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr (getelementptr    ) [ 000100010000]
select_ln122                                                                 (select           ) [ 000000000000]
select_ln122_1                                                               (select           ) [ 000000000000]
void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load (load             ) [ 000000000000]
zext_ln1350                                                                  (zext             ) [ 000100001100]
trunc_ln1349                                                                 (trunc            ) [ 000100001100]
and_ln1352                                                                   (and              ) [ 000000000000]
sext_ln151                                                                   (sext             ) [ 000000000000]
xor_ln151                                                                    (xor              ) [ 000000000000]
select_ln1351                                                                (select           ) [ 000000000000]
and_ln151                                                                    (and              ) [ 000000000000]
sext_ln151_2                                                                 (sext             ) [ 000000000000]
xor_ln151_1                                                                  (xor              ) [ 000000000000]
select_ln1351_1                                                              (select           ) [ 000000000000]
and_ln151_1                                                                  (and              ) [ 000000000000]
sext_ln151_4                                                                 (sext             ) [ 000000000000]
add_ln151_2                                                                  (add              ) [ 000000000000]
and_ln151_2                                                                  (and              ) [ 000000000000]
sext_ln151_5                                                                 (sext             ) [ 000000000000]
h                                                                            (add              ) [ 000000000000]
sext_ln152                                                                   (sext             ) [ 000100001100]
void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load (load             ) [ 000000000000]
trunc_ln152                                                                  (trunc            ) [ 000000000000]
zext_ln152                                                                   (zext             ) [ 000100001100]
mul_ln1350                                                                   (mul              ) [ 000100000010]
mul_ln152                                                                    (mul              ) [ 000100000010]
specloopname_ln0                                                             (specloopname     ) [ 000000000000]
speclooptripcount_ln0                                                        (speclooptripcount) [ 000000000000]
specpipeline_ln128                                                           (specpipeline     ) [ 000000000000]
specloopname_ln128                                                           (specloopname     ) [ 000000000000]
add_ln1350_2                                                                 (add              ) [ 000000000000]
op_assign_1                                                                  (partselect       ) [ 000000000000]
add_ln152                                                                    (add              ) [ 000000000000]
trunc_ln1                                                                    (partselect       ) [ 000000000000]
tmp                                                                          (bitselect        ) [ 000000000000]
select_ln153                                                                 (select           ) [ 000000000000]
add_ln155                                                                    (add              ) [ 000000000000]
p_Result_s                                                                   (bitconcatenate   ) [ 000000000000]
write_ln167                                                                  (write            ) [ 000000000000]
br_ln0                                                                       (br               ) [ 001111111110]
ret_ln0                                                                      (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgInput0_413">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput0_413"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgOutput0_414">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput0_414"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_mat_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_mat_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xf_cv_icvSaturate8u_cv">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xf_cv_icvSaturate8u_cv"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_124_1_VITIS_LOOP_128_2_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i30.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="p_src_mat_1_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_mat_1_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_src_mat_2_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_mat_2_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_V_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="24" slack="0"/>
<pin id="134" dir="0" index="1" bw="24" slack="0"/>
<pin id="135" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln167_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="24" slack="0"/>
<pin id="141" dir="0" index="2" bw="24" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/10 "/>
</bind>
</comp>

<comp id="145" class="1004" name="xf_cv_icvSaturate8u_cv_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="9" slack="0"/>
<pin id="149" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xf_cv_icvSaturate8u_cv_addr/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="0"/>
<pin id="157" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="158" dir="0" index="5" bw="8" slack="0"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="8" bw="10" slack="0"/>
<pin id="162" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="163" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="166" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="167" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
<pin id="160" dir="1" index="7" bw="8" slack="0"/>
<pin id="164" dir="1" index="11" bw="8" slack="0"/>
<pin id="168" dir="1" index="15" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xf_cv_icvSaturate8u_cv_load/4 xf_cv_icvSaturate8u_cv_load_2/4 xf_cv_icvSaturate8u_cv_load_1/5 xf_cv_icvSaturate8u_cv_load_3/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="xf_cv_icvSaturate8u_cv_addr_2_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="9" slack="0"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xf_cv_icvSaturate8u_cv_addr_2/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="xf_cv_icvSaturate8u_cv_addr_1_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="10" slack="0"/>
<pin id="182" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xf_cv_icvSaturate8u_cv_addr_1/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="xf_cv_icvSaturate8u_cv_addr_3_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="9" slack="0"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xf_cv_icvSaturate8u_cv_addr_3/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="10" slack="0"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="8" slack="0"/>
<pin id="211" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load/6 "/>
</bind>
</comp>

<comp id="220" class="1005" name="indvar_flatten_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="indvar_flatten_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="64" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln73_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln73_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="mul_ln73_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln124_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="1"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln124_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="v_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Result_1_i_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="24" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="0" index="3" bw="5" slack="0"/>
<pin id="263" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_i/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_Result_2_i_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="24" slack="0"/>
<pin id="271" dir="0" index="2" bw="6" slack="0"/>
<pin id="272" dir="0" index="3" bw="6" slack="0"/>
<pin id="273" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_i/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln119_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln215_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sub_ln1351_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1351/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln1350_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="9" slack="0"/>
<pin id="295" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln538_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sub_ln1351_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1351_2/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="xor_ln1350_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="0"/>
<pin id="311" dir="0" index="1" bw="9" slack="0"/>
<pin id="312" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1350/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln538_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_1/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln141_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="v_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="1"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_1/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln119_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="0"/>
<pin id="331" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_1/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln215_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="1"/>
<pin id="335" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sub_ln1351_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="9" slack="0"/>
<pin id="339" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1351_1/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln1350_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="0" index="1" bw="10" slack="0"/>
<pin id="345" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350_1/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln538_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln538/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sub_ln696_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln696/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln215_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln1351_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1351/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sub_ln1351_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1351_3/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="xor_ln1350_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="0" index="1" bw="9" slack="0"/>
<pin id="374" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1350_1/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln538_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_2/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln142_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="v_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="9" slack="1"/>
<pin id="389" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_2/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln216_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="2"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln216_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="0" index="1" bw="8" slack="0"/>
<pin id="399" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_2/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sub_ln216_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="1"/>
<pin id="404" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln216_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_1/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="vr_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="10" slack="1"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="vr/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln874_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="2"/>
<pin id="419" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln874/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="vg_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="0"/>
<pin id="422" dir="0" index="1" bw="10" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="vg/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln150_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sub_ln1351_4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="2"/>
<pin id="433" dir="0" index="1" bw="8" slack="2"/>
<pin id="434" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1351_4/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sub_ln1351_5_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="2"/>
<pin id="437" dir="0" index="1" bw="8" slack="1"/>
<pin id="438" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1351_5/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sext_ln151_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151_1/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="shl_ln_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="9" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln151_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="9" slack="0"/>
<pin id="453" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln151_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="0"/>
<pin id="457" dir="0" index="1" bw="9" slack="0"/>
<pin id="458" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sub_ln1351_6_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="1"/>
<pin id="463" dir="0" index="1" bw="8" slack="2"/>
<pin id="464" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1351_6/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sext_ln151_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="0"/>
<pin id="467" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151_3/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="shl_ln151_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln151_1/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln151_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="0"/>
<pin id="479" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151_1/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln151_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="0"/>
<pin id="483" dir="0" index="1" bw="10" slack="0"/>
<pin id="484" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151_1/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln538_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_3/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln122_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="0" index="1" bw="9" slack="0"/>
<pin id="495" dir="0" index="2" bw="9" slack="0"/>
<pin id="496" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122/7 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln122_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="11" slack="0"/>
<pin id="502" dir="0" index="2" bw="11" slack="0"/>
<pin id="503" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_1/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln1350_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="1"/>
<pin id="508" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1350/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln1349_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="22" slack="0"/>
<pin id="511" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1349/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="and_ln1352_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="9" slack="1"/>
<pin id="515" dir="0" index="1" bw="9" slack="0"/>
<pin id="516" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1352/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="sext_ln151_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="0"/>
<pin id="520" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="xor_ln151_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln151/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln1351_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="13" slack="0"/>
<pin id="530" dir="0" index="2" bw="13" slack="0"/>
<pin id="531" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1351/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="and_ln151_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="11" slack="1"/>
<pin id="537" dir="0" index="1" bw="11" slack="0"/>
<pin id="538" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln151/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sext_ln151_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="11" slack="0"/>
<pin id="542" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151_2/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="xor_ln151_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="1"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln151_1/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln1351_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="12" slack="0"/>
<pin id="552" dir="0" index="2" bw="12" slack="0"/>
<pin id="553" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1351_1/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="and_ln151_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="12" slack="1"/>
<pin id="559" dir="0" index="1" bw="12" slack="0"/>
<pin id="560" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln151_1/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sext_ln151_4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="12" slack="0"/>
<pin id="564" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151_4/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln151_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="11" slack="0"/>
<pin id="568" dir="0" index="1" bw="12" slack="0"/>
<pin id="569" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151_2/7 "/>
</bind>
</comp>

<comp id="572" class="1004" name="and_ln151_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="13" slack="0"/>
<pin id="574" dir="0" index="1" bw="13" slack="0"/>
<pin id="575" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln151_2/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sext_ln151_5_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="13" slack="0"/>
<pin id="580" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151_5/7 "/>
</bind>
</comp>

<comp id="582" class="1004" name="trunc_ln152_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="19" slack="0"/>
<pin id="584" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln152/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln152_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="17" slack="0"/>
<pin id="588" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="op_assign_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="20" slack="0"/>
<pin id="593" dir="0" index="2" bw="5" slack="0"/>
<pin id="594" dir="0" index="3" bw="6" slack="0"/>
<pin id="595" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op_assign_1/10 "/>
</bind>
</comp>

<comp id="599" class="1004" name="trunc_ln1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="30" slack="0"/>
<pin id="602" dir="0" index="2" bw="5" slack="0"/>
<pin id="603" dir="0" index="3" bw="6" slack="0"/>
<pin id="604" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/10 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="30" slack="0"/>
<pin id="611" dir="0" index="2" bw="6" slack="0"/>
<pin id="612" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="615" class="1004" name="select_ln153_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="0" index="2" bw="8" slack="0"/>
<pin id="619" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln153/10 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln155_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="0" index="1" bw="8" slack="0"/>
<pin id="626" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/10 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_Result_s_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="24" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="4"/>
<pin id="632" dir="0" index="2" bw="8" slack="0"/>
<pin id="633" dir="0" index="3" bw="8" slack="0"/>
<pin id="634" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="639" class="1007" name="grp_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="0" index="1" bw="20" slack="0"/>
<pin id="642" dir="0" index="2" bw="20" slack="0"/>
<pin id="643" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1350/7 add_ln1350_2/9 "/>
</bind>
</comp>

<comp id="648" class="1007" name="grp_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="9" slack="0"/>
<pin id="650" dir="0" index="1" bw="13" slack="0"/>
<pin id="651" dir="0" index="2" bw="17" slack="0"/>
<pin id="652" dir="0" index="3" bw="30" slack="0"/>
<pin id="653" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="h/7 sext_ln152/7 mul_ln152/7 add_ln152/9 "/>
</bind>
</comp>

<comp id="660" class="1005" name="p_src_mat_1_read_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_mat_1_read "/>
</bind>
</comp>

<comp id="665" class="1005" name="p_src_mat_2_read_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_mat_2_read "/>
</bind>
</comp>

<comp id="670" class="1005" name="mul_ln73_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="1"/>
<pin id="672" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln73 "/>
</bind>
</comp>

<comp id="675" class="1005" name="icmp_ln124_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln124 "/>
</bind>
</comp>

<comp id="679" class="1005" name="add_ln124_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="64" slack="0"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln124 "/>
</bind>
</comp>

<comp id="684" class="1005" name="v_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="1"/>
<pin id="686" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="690" class="1005" name="p_Result_1_i_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="2"/>
<pin id="692" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_1_i "/>
</bind>
</comp>

<comp id="695" class="1005" name="p_Result_2_i_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="1"/>
<pin id="697" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2_i "/>
</bind>
</comp>

<comp id="701" class="1005" name="zext_ln119_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="9" slack="1"/>
<pin id="703" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln119 "/>
</bind>
</comp>

<comp id="708" class="1005" name="zext_ln215_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="2"/>
<pin id="710" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln215 "/>
</bind>
</comp>

<comp id="714" class="1005" name="xf_cv_icvSaturate8u_cv_addr_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="10" slack="1"/>
<pin id="716" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xf_cv_icvSaturate8u_cv_addr "/>
</bind>
</comp>

<comp id="719" class="1005" name="xf_cv_icvSaturate8u_cv_addr_2_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="10" slack="1"/>
<pin id="721" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xf_cv_icvSaturate8u_cv_addr_2 "/>
</bind>
</comp>

<comp id="724" class="1005" name="xf_cv_icvSaturate8u_cv_load_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="1"/>
<pin id="726" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xf_cv_icvSaturate8u_cv_load "/>
</bind>
</comp>

<comp id="729" class="1005" name="zext_ln119_1_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="10" slack="1"/>
<pin id="731" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln119_1 "/>
</bind>
</comp>

<comp id="734" class="1005" name="zext_ln215_1_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="1"/>
<pin id="736" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln215_1 "/>
</bind>
</comp>

<comp id="739" class="1005" name="xf_cv_icvSaturate8u_cv_addr_1_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="10" slack="1"/>
<pin id="741" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xf_cv_icvSaturate8u_cv_addr_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="sub_ln696_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="1"/>
<pin id="746" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln696 "/>
</bind>
</comp>

<comp id="749" class="1005" name="zext_ln1351_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="9" slack="1"/>
<pin id="751" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1351 "/>
</bind>
</comp>

<comp id="755" class="1005" name="xf_cv_icvSaturate8u_cv_addr_3_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="10" slack="1"/>
<pin id="757" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xf_cv_icvSaturate8u_cv_addr_3 "/>
</bind>
</comp>

<comp id="760" class="1005" name="add_ln216_2_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="4"/>
<pin id="762" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="add_ln216_2 "/>
</bind>
</comp>

<comp id="765" class="1005" name="add_ln216_1_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="1"/>
<pin id="767" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln216_1 "/>
</bind>
</comp>

<comp id="770" class="1005" name="vr_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="1"/>
<pin id="772" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="vr "/>
</bind>
</comp>

<comp id="776" class="1005" name="vg_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="vg "/>
</bind>
</comp>

<comp id="782" class="1005" name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="1"/>
<pin id="784" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr "/>
</bind>
</comp>

<comp id="787" class="1005" name="sub_ln1351_4_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="9" slack="1"/>
<pin id="789" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1351_4 "/>
</bind>
</comp>

<comp id="792" class="1005" name="add_ln151_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="11" slack="1"/>
<pin id="794" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln151 "/>
</bind>
</comp>

<comp id="797" class="1005" name="add_ln151_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="12" slack="1"/>
<pin id="799" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln151_1 "/>
</bind>
</comp>

<comp id="802" class="1005" name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="1"/>
<pin id="804" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr "/>
</bind>
</comp>

<comp id="807" class="1005" name="zext_ln1350_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="20" slack="1"/>
<pin id="809" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1350 "/>
</bind>
</comp>

<comp id="812" class="1005" name="trunc_ln1349_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="20" slack="1"/>
<pin id="814" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1349 "/>
</bind>
</comp>

<comp id="817" class="1005" name="zext_ln152_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="30" slack="1"/>
<pin id="819" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln152 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="118" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="169"><net_src comp="145" pin="3"/><net_sink comp="152" pin=8"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="152" pin=5"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="241"><net_src comp="234" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="231" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="224" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="224" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="132" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="132" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="132" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="30" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="281"><net_src comp="254" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="258" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="278" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="282" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="286" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="307"><net_src comp="278" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="282" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="323"><net_src comp="152" pin="15"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="324" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="329" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="336" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="357"><net_src comp="152" pin="11"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="358" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="48" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="385"><net_src comp="152" pin="7"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="152" pin="7"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="152" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="396" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="386" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="424"><net_src comp="386" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="386" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="442"><net_src comp="435" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="52" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="406" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="54" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="443" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="439" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="468"><net_src comp="461" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="56" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="406" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="58" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="465" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="477" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="406" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="497"><net_src comp="60" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="498"><net_src comp="62" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="64" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="505"><net_src comp="66" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="512"><net_src comp="201" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="492" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="513" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="68" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="70" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="72" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="539"><net_src comp="499" pin="3"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="535" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="68" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="74" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="76" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="561"><net_src comp="549" pin="3"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="557" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="540" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="562" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="527" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="214" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="582" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="596"><net_src comp="100" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="102" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="598"><net_src comp="104" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="605"><net_src comp="106" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="102" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="607"><net_src comp="104" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="613"><net_src comp="108" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="110" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="608" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="112" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="114" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="627"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="599" pin="4"/><net_sink comp="623" pin=1"/></net>

<net id="635"><net_src comp="116" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="590" pin="4"/><net_sink comp="629" pin=2"/></net>

<net id="637"><net_src comp="623" pin="2"/><net_sink comp="629" pin=3"/></net>

<net id="638"><net_src comp="629" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="644"><net_src comp="506" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="509" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="78" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="647"><net_src comp="639" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="654"><net_src comp="518" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="578" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="586" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="657"><net_src comp="80" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="658"><net_src comp="648" pin="4"/><net_sink comp="599" pin=1"/></net>

<net id="659"><net_src comp="648" pin="4"/><net_sink comp="608" pin=1"/></net>

<net id="663"><net_src comp="120" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="668"><net_src comp="126" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="673"><net_src comp="237" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="678"><net_src comp="243" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="248" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="687"><net_src comp="254" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="693"><net_src comp="258" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="698"><net_src comp="268" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="704"><net_src comp="278" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="711"><net_src comp="282" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="717"><net_src comp="145" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="152" pin=8"/></net>

<net id="722"><net_src comp="170" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="152" pin=5"/></net>

<net id="727"><net_src comp="152" pin="15"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="732"><net_src comp="329" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="737"><net_src comp="333" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="742"><net_src comp="178" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="747"><net_src comp="353" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="752"><net_src comp="362" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="758"><net_src comp="186" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="763"><net_src comp="396" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="768"><net_src comp="406" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="773"><net_src comp="412" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="779"><net_src comp="420" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="785"><net_src comp="194" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="790"><net_src comp="431" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="795"><net_src comp="455" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="800"><net_src comp="481" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="805"><net_src comp="207" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="810"><net_src comp="506" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="815"><net_src comp="509" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="820"><net_src comp="586" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="648" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgOutput0_414 | {10 }
	Port: xf_cv_icvSaturate8u_cv | {}
	Port: void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv | {}
	Port: void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv | {}
 - Input state : 
	Port: bgr2hsv<9, 1080, 1920, 1> : imgInput0_413 | {4 }
	Port: bgr2hsv<9, 1080, 1920, 1> : p_src_mat_1 | {1 }
	Port: bgr2hsv<9, 1080, 1920, 1> : p_src_mat_2 | {1 }
	Port: bgr2hsv<9, 1080, 1920, 1> : xf_cv_icvSaturate8u_cv | {4 5 6 }
	Port: bgr2hsv<9, 1080, 1920, 1> : void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv | {6 7 }
	Port: bgr2hsv<9, 1080, 1920, 1> : void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv | {6 7 }
  - Chain level:
	State 1
	State 2
		mul_ln73 : 1
	State 3
		icmp_ln124 : 1
		add_ln124 : 1
		br_ln124 : 2
	State 4
		zext_ln119 : 1
		zext_ln215 : 1
		sub_ln1351 : 2
		add_ln1350 : 3
		zext_ln538 : 4
		xf_cv_icvSaturate8u_cv_addr : 5
		xf_cv_icvSaturate8u_cv_load : 6
		sub_ln1351_2 : 2
		xor_ln1350 : 3
		zext_ln538_1 : 3
		xf_cv_icvSaturate8u_cv_addr_2 : 4
		xf_cv_icvSaturate8u_cv_load_2 : 5
	State 5
		zext_ln141 : 1
		v_1 : 2
		zext_ln119_1 : 3
		sub_ln1351_1 : 4
		add_ln1350_1 : 5
		sext_ln538 : 6
		xf_cv_icvSaturate8u_cv_addr_1 : 7
		xf_cv_icvSaturate8u_cv_load_1 : 8
		sub_ln696 : 1
		zext_ln215_2 : 2
		sub_ln1351_3 : 3
		xor_ln1350_1 : 4
		zext_ln538_2 : 4
		xf_cv_icvSaturate8u_cv_addr_3 : 5
		xf_cv_icvSaturate8u_cv_load_3 : 6
	State 6
		zext_ln142 : 1
		v_2 : 2
		add_ln216 : 1
		add_ln216_2 : 2
		sub_ln216 : 1
		add_ln216_1 : 3
		vr : 3
		vg : 3
		zext_ln150 : 3
		void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr : 4
		void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_load : 5
		sext_ln151_1 : 1
		shl_ln : 4
		zext_ln151 : 5
		add_ln151 : 6
		sext_ln151_3 : 1
		shl_ln151_1 : 4
		zext_ln151_1 : 5
		add_ln151_1 : 6
		zext_ln538_3 : 4
		void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr : 5
		void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_load : 6
	State 7
		trunc_ln1349 : 1
		mul_ln1350 : 2
		and_ln1352 : 1
		sext_ln151 : 1
		and_ln151 : 1
		sext_ln151_2 : 1
		and_ln151_1 : 1
		sext_ln151_4 : 1
		add_ln151_2 : 2
		and_ln151_2 : 3
		sext_ln151_5 : 3
		h : 4
		sext_ln152 : 5
		trunc_ln152 : 1
		zext_ln152 : 2
		mul_ln152 : 6
	State 8
	State 9
		add_ln1350_2 : 1
		add_ln152 : 1
	State 10
		op_assign_1 : 1
		trunc_ln1 : 1
		tmp : 1
		select_ln153 : 2
		add_ln155 : 3
		p_Result_s : 4
		write_ln167 : 5
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln124_fu_248       |    0    |    0    |    71   |
|          |       add_ln1350_fu_292      |    0    |    0    |    19   |
|          |          v_1_fu_324          |    0    |    0    |    15   |
|          |      add_ln1350_1_fu_342     |    0    |    0    |    19   |
|          |          v_2_fu_386          |    0    |    0    |    16   |
|    add   |       add_ln216_fu_391       |    0    |    0    |    19   |
|          |      add_ln216_2_fu_396      |    0    |    0    |    19   |
|          |      add_ln216_1_fu_406      |    0    |    0    |    19   |
|          |       add_ln151_fu_455       |    0    |    0    |    16   |
|          |      add_ln151_1_fu_481      |    0    |    0    |    17   |
|          |      add_ln151_2_fu_566      |    0    |    0    |    19   |
|          |       add_ln155_fu_623       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       sub_ln1351_fu_286      |    0    |    0    |    19   |
|          |      sub_ln1351_2_fu_303     |    0    |    0    |    15   |
|          |      sub_ln1351_1_fu_336     |    0    |    0    |    19   |
|          |       sub_ln696_fu_353       |    0    |    0    |    15   |
|    sub   |      sub_ln1351_3_fu_365     |    0    |    0    |    15   |
|          |       sub_ln216_fu_401       |    0    |    0    |    19   |
|          |      sub_ln1351_4_fu_431     |    0    |    0    |    15   |
|          |      sub_ln1351_5_fu_435     |    0    |    0    |    15   |
|          |      sub_ln1351_6_fu_461     |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln124_fu_243      |    0    |    0    |    29   |
|   icmp   |           vr_fu_412          |    0    |    0    |    13   |
|          |           vg_fu_420          |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln122_fu_492     |    0    |    0    |    9    |
|          |     select_ln122_1_fu_499    |    0    |    0    |    11   |
|  select  |     select_ln1351_fu_527     |    0    |    0    |    13   |
|          |    select_ln1351_1_fu_549    |    0    |    0    |    11   |
|          |      select_ln153_fu_615     |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |       and_ln1352_fu_513      |    0    |    0    |    9    |
|    and   |       and_ln151_fu_535       |    0    |    0    |    11   |
|          |      and_ln151_1_fu_557      |    0    |    0    |    12   |
|          |      and_ln151_2_fu_572      |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    mul   |        mul_ln73_fu_237       |    4    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln1350_fu_309      |    0    |    0    |    9    |
|    xor   |      xor_ln1350_1_fu_371     |    0    |    0    |    9    |
|          |       xor_ln151_fu_522       |    0    |    0    |    2    |
|          |      xor_ln151_1_fu_544      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_639          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_648          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | p_src_mat_1_read_read_fu_120 |    0    |    0    |    0    |
|   read   | p_src_mat_2_read_read_fu_126 |    0    |    0    |    0    |
|          |       tmp_V_read_fu_132      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   write_ln167_write_fu_138   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln73_fu_231       |    0    |    0    |    0    |
|          |      zext_ln73_1_fu_234      |    0    |    0    |    0    |
|          |       zext_ln119_fu_278      |    0    |    0    |    0    |
|          |       zext_ln215_fu_282      |    0    |    0    |    0    |
|          |       zext_ln538_fu_298      |    0    |    0    |    0    |
|          |      zext_ln538_1_fu_315     |    0    |    0    |    0    |
|          |       zext_ln141_fu_320      |    0    |    0    |    0    |
|          |      zext_ln119_1_fu_329     |    0    |    0    |    0    |
|          |      zext_ln215_1_fu_333     |    0    |    0    |    0    |
|   zext   |      zext_ln215_2_fu_358     |    0    |    0    |    0    |
|          |      zext_ln1351_fu_362      |    0    |    0    |    0    |
|          |      zext_ln538_2_fu_377     |    0    |    0    |    0    |
|          |       zext_ln142_fu_382      |    0    |    0    |    0    |
|          |       zext_ln874_fu_417      |    0    |    0    |    0    |
|          |       zext_ln150_fu_426      |    0    |    0    |    0    |
|          |       zext_ln151_fu_451      |    0    |    0    |    0    |
|          |      zext_ln151_1_fu_477     |    0    |    0    |    0    |
|          |      zext_ln538_3_fu_487     |    0    |    0    |    0    |
|          |      zext_ln1350_fu_506      |    0    |    0    |    0    |
|          |       zext_ln152_fu_586      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |           v_fu_254           |    0    |    0    |    0    |
|   trunc  |      trunc_ln1349_fu_509     |    0    |    0    |    0    |
|          |      trunc_ln152_fu_582      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_Result_1_i_fu_258     |    0    |    0    |    0    |
|partselect|      p_Result_2_i_fu_268     |    0    |    0    |    0    |
|          |      op_assign_1_fu_590      |    0    |    0    |    0    |
|          |       trunc_ln1_fu_599       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln538_fu_348      |    0    |    0    |    0    |
|          |      sext_ln151_1_fu_439     |    0    |    0    |    0    |
|          |      sext_ln151_3_fu_465     |    0    |    0    |    0    |
|   sext   |       sext_ln151_fu_518      |    0    |    0    |    0    |
|          |      sext_ln151_2_fu_540     |    0    |    0    |    0    |
|          |      sext_ln151_4_fu_562     |    0    |    0    |    0    |
|          |      sext_ln151_5_fu_578     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         shl_ln_fu_443        |    0    |    0    |    0    |
|bitconcatenate|      shl_ln151_1_fu_469      |    0    |    0    |    0    |
|          |       p_Result_s_fu_629      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          tmp_fu_608          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    6    |    0    |   605   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------------------+--------+
|                                                                                    |   FF   |
+------------------------------------------------------------------------------------+--------+
|                                  add_ln124_reg_679                                 |   64   |
|                                 add_ln151_1_reg_797                                |   12   |
|                                  add_ln151_reg_792                                 |   11   |
|                                 add_ln216_1_reg_765                                |    8   |
|                                 add_ln216_2_reg_760                                |    8   |
|                                 icmp_ln124_reg_675                                 |    1   |
|                               indvar_flatten_reg_220                               |   64   |
|                                  mul_ln73_reg_670                                  |   64   |
|                                p_Result_1_i_reg_690                                |    8   |
|                                p_Result_2_i_reg_695                                |    8   |
|                              p_src_mat_1_read_reg_660                              |   32   |
|                              p_src_mat_2_read_reg_665                              |   32   |
|                                sub_ln1351_4_reg_787                                |    9   |
|                                  sub_ln696_reg_744                                 |    8   |
|                                trunc_ln1349_reg_812                                |   20   |
|                                      v_reg_684                                     |    8   |
|                                     vg_reg_776                                     |    1   |
|void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_addr_reg_802|    8   |
|void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_addr_reg_782|    8   |
|                                     vr_reg_770                                     |    1   |
|                        xf_cv_icvSaturate8u_cv_addr_1_reg_739                       |   10   |
|                        xf_cv_icvSaturate8u_cv_addr_2_reg_719                       |   10   |
|                        xf_cv_icvSaturate8u_cv_addr_3_reg_755                       |   10   |
|                         xf_cv_icvSaturate8u_cv_addr_reg_714                        |   10   |
|                         xf_cv_icvSaturate8u_cv_load_reg_724                        |    8   |
|                                zext_ln119_1_reg_729                                |   10   |
|                                 zext_ln119_reg_701                                 |    9   |
|                                 zext_ln1350_reg_807                                |   20   |
|                                 zext_ln1351_reg_749                                |    9   |
|                                 zext_ln152_reg_817                                 |   30   |
|                                zext_ln215_1_reg_734                                |   10   |
|                                 zext_ln215_reg_708                                 |    9   |
+------------------------------------------------------------------------------------+--------+
|                                        Total                                       |   520  |
+------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_152 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_152 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_152 |  p5  |   2  |   8  |   16   ||    9    |
| grp_access_fu_152 |  p8  |   2  |  10  |   20   ||    9    |
| grp_access_fu_201 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_214 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_639    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_639    |  p1  |   2  |  20  |   40   ||    9    |
|     grp_fu_648    |  p1  |   2  |  13  |   26   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   170  ||  5.904  ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   605  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   81   |
|  Register |    -   |    -   |   520  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    5   |   520  |   686  |
+-----------+--------+--------+--------+--------+
