<<<<<<< HEAD
<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508098112785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508098112785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 13:08:32 2017 " "Processing started: Sun Oct 15 13:08:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508098112785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508098112785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NoES -c NoES " "Command: quartus_map --read_settings_files=on --write_settings_files=off NoES -c NoES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508098112785 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508098113165 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "UART.sv(191) " "Verilog HDL warning at UART.sv(191): extended using \"x\" or \"z\"" {  } { { "UART.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/UART.sv" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508098113225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 3 3 " "Found 3 design units, including 3 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UartTransmit " "Found entity 1: UartTransmit" {  } { { "UART.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/UART.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508098113225 ""} { "Info" "ISGN_ENTITY_NAME" "2 UartReceive " "Found entity 2: UartReceive" {  } { { "UART.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/UART.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508098113225 ""} { "Info" "ISGN_ENTITY_NAME" "3 Char2Hex " "Found entity 3: Char2Hex" {  } { { "UART.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/UART.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508098113225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508098113225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_module-template.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_module-template.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NesCpu " "Found entity 1: NesCpu" {  } { { "CPU_Module-Template.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module-Template.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508098113225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508098113225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noes.sv 1 1 " "Found 1 design units, including 1 entities, in source file noes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoES " "Found entity 1: NoES" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508098113225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508098113225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu_module-template.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppu_module-template.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NesPpu " "Found entity 1: NesPpu" {  } { { "PPU_Module-Template.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module-Template.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508098113225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508098113225 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SN74LS373N.sv(20) " "Verilog HDL warning at SN74LS373N.sv(20): extended using \"x\" or \"z\"" {  } { { "SN74LS373N.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508098113225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn74ls373n.sv 1 1 " "Found 1 design units, including 1 entities, in source file sn74ls373n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SN74LS373N " "Found entity 1: SN74LS373N" {  } { { "SN74LS373N.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508098113225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508098113225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/SRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508098113235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508098113235 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMultiplexer.sv(32) " "Verilog HDL warning at DataMultiplexer.sv(32): extended using \"x\" or \"z\"" {  } { { "DataMultiplexer.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/DataMultiplexer.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508098113235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamultiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamultiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMultiplexer " "Found entity 1: DataMultiplexer" {  } { { "DataMultiplexer.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/DataMultiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508098113235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508098113235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NoES " "Elaborating entity \"NoES\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508098113265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 NoES.sv(34) " "Verilog HDL assignment warning at NoES.sv(34): truncated value with size 15 to match size of target (14)" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508098113265 "|NoES"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 NoES.sv(46) " "Verilog HDL assignment warning at NoES.sv(46): truncated value with size 32 to match size of target (15)" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508098113265 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CPU_A NoES.sv(19) " "Output port \"CPU_A\" at NoES.sv(19) has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508098113265 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CPU_RW NoES.sv(12) " "Output port \"CPU_RW\" at NoES.sv(12) has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508098113265 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SYSTEM_CLK NoES.sv(14) " "Output port \"SYSTEM_CLK\" at NoES.sv(14) has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508098113265 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M2 NoES.sv(15) " "Output port \"M2\" at NoES.sv(15) has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508098113265 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PPU_A13 NoES.sv(18) " "Output port \"PPU_A13\" at NoES.sv(18) has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508098113265 "|NoES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartTransmit UartTransmit:uart " "Elaborating entity \"UartTransmit\" for hierarchy \"UartTransmit:uart\"" {  } { { "NoES.sv" "uart" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508098113285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 UART.sv(49) " "Verilog HDL assignment warning at UART.sv(49): truncated value with size 32 to match size of target (27)" {  } { { "UART.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/UART.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508098113285 "|NoES|UartTransmit:uart"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[0\] " "Bidir \"PPU_D\[0\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508098113655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[1\] " "Bidir \"PPU_D\[1\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508098113655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[2\] " "Bidir \"PPU_D\[2\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508098113655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[3\] " "Bidir \"PPU_D\[3\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508098113655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[4\] " "Bidir \"PPU_D\[4\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508098113655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[5\] " "Bidir \"PPU_D\[5\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508098113655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[6\] " "Bidir \"PPU_D\[6\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508098113655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[7\] " "Bidir \"PPU_D\[7\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508098113655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[0\] " "Bidir \"CPU_D\[0\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508098113655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[1\] " "Bidir \"CPU_D\[1\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508098113655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[2\] " "Bidir \"CPU_D\[2\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508098113655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[3\] " "Bidir \"CPU_D\[3\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508098113655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[4\] " "Bidir \"CPU_D\[4\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508098113655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[5\] " "Bidir \"CPU_D\[5\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508098113655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[6\] " "Bidir \"CPU_D\[6\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508098113655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[7\] " "Bidir \"CPU_D\[7\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508098113655 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1508098113655 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_RW GND " "Pin \"CPU_RW\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|CPU_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_RD GND " "Pin \"PPU_RD\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|PPU_RD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYSTEM_CLK GND " "Pin \"SYSTEM_CLK\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|SYSTEM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "M2 GND " "Pin \"M2\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|M2"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMSEL GND " "Pin \"ROMSEL\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|ROMSEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_WR VCC " "Pin \"PPU_WR\" is stuck at VCC" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|PPU_WR"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A13 GND " "Pin \"PPU_A13\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|PPU_A13"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[0\] GND " "Pin \"CPU_A\[0\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|CPU_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[1\] GND " "Pin \"CPU_A\[1\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|CPU_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[2\] GND " "Pin \"CPU_A\[2\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|CPU_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[3\] GND " "Pin \"CPU_A\[3\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|CPU_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[4\] GND " "Pin \"CPU_A\[4\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|CPU_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[5\] GND " "Pin \"CPU_A\[5\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|CPU_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[6\] GND " "Pin \"CPU_A\[6\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|CPU_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[7\] GND " "Pin \"CPU_A\[7\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|CPU_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[8\] GND " "Pin \"CPU_A\[8\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|CPU_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[9\] GND " "Pin \"CPU_A\[9\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|CPU_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[10\] GND " "Pin \"CPU_A\[10\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|CPU_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[11\] GND " "Pin \"CPU_A\[11\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|CPU_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[12\] GND " "Pin \"CPU_A\[12\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|CPU_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[13\] GND " "Pin \"CPU_A\[13\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|CPU_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[14\] GND " "Pin \"CPU_A\[14\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508098113695 "|NoES|CPU_A[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1508098113695 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[0\] PPU_D\[0\] " "Output pin \"LEDG\[0\]\" driven by bidirectional pin \"PPU_D\[0\]\" cannot be tri-stated" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 23 -1 0 } } { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1508098113695 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[1\] PPU_D\[1\] " "Output pin \"LEDG\[1\]\" driven by bidirectional pin \"PPU_D\[1\]\" cannot be tri-stated" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 23 -1 0 } } { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1508098113695 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[2\] PPU_D\[2\] " "Output pin \"LEDG\[2\]\" driven by bidirectional pin \"PPU_D\[2\]\" cannot be tri-stated" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 23 -1 0 } } { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1508098113695 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[3\] PPU_D\[3\] " "Output pin \"LEDG\[3\]\" driven by bidirectional pin \"PPU_D\[3\]\" cannot be tri-stated" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 23 -1 0 } } { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1508098113695 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[4\] PPU_D\[4\] " "Output pin \"LEDG\[4\]\" driven by bidirectional pin \"PPU_D\[4\]\" cannot be tri-stated" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 23 -1 0 } } { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1508098113695 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[5\] PPU_D\[5\] " "Output pin \"LEDG\[5\]\" driven by bidirectional pin \"PPU_D\[5\]\" cannot be tri-stated" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 23 -1 0 } } { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1508098113695 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[6\] PPU_D\[6\] " "Output pin \"LEDG\[6\]\" driven by bidirectional pin \"PPU_D\[6\]\" cannot be tri-stated" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 23 -1 0 } } { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1508098113695 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[7\] PPU_D\[7\] " "Output pin \"LEDG\[7\]\" driven by bidirectional pin \"PPU_D\[7\]\" cannot be tri-stated" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 23 -1 0 } } { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1508098113695 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.map.smsg " "Generated suppressed messages file C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1508098113815 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508098113935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508098113935 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIRAM_A10 " "No output dependent on input pin \"CIRAM_A10\"" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508098113975 "|NoES|CIRAM_A10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIRAM_CE " "No output dependent on input pin \"CIRAM_CE\"" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508098113975 "|NoES|CIRAM_CE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRQ " "No output dependent on input pin \"IRQ\"" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508098113975 "|NoES|IRQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508098113975 "|NoES|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508098113975 "|NoES|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508098113975 "|NoES|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508098113975 "|NoES|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508098113975 "|NoES|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508098113975 "|NoES|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508098113975 "|NoES|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508098113975 "|NoES|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "NoES.sv" "" { Text "C:/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508098113975 "|NoES|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508098113975 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508098113975 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508098113975 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1508098113975 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508098113975 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508098113975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508098113995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 13:08:33 2017 " "Processing ended: Sun Oct 15 13:08:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508098113995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508098113995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508098113995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508098113995 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508208357363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508208357363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 19:45:57 2017 " "Processing started: Mon Oct 16 19:45:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508208357363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508208357363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NoES -c NoES " "Command: quartus_map --read_settings_files=on --write_settings_files=off NoES -c NoES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508208357364 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508208357805 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "UART.sv(191) " "Verilog HDL warning at UART.sv(191): extended using \"x\" or \"z\"" {  } { { "UART.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/UART.sv" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508208357862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 3 3 " "Found 3 design units, including 3 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UartTransmit " "Found entity 1: UartTransmit" {  } { { "UART.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/UART.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508208357865 ""} { "Info" "ISGN_ENTITY_NAME" "2 UartReceive " "Found entity 2: UartReceive" {  } { { "UART.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/UART.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508208357865 ""} { "Info" "ISGN_ENTITY_NAME" "3 Char2Hex " "Found entity 3: Char2Hex" {  } { { "UART.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/UART.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508208357865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508208357865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_module-template.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_module-template.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NesCpu " "Found entity 1: NesCpu" {  } { { "CPU_Module-Template.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module-Template.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508208357871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508208357871 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "NoES.sv(50) " "Verilog HDL Module Instantiation warning at NoES.sv(50): ignored dangling comma in List of Port Connections" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1508208357875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noes.sv 1 1 " "Found 1 design units, including 1 entities, in source file noes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoES " "Found entity 1: NoES" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508208357876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508208357876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu_module-template.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppu_module-template.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NesPpu " "Found entity 1: NesPpu" {  } { { "PPU_Module-Template.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module-Template.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508208357880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508208357880 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SN74LS373N.sv(20) " "Verilog HDL warning at SN74LS373N.sv(20): extended using \"x\" or \"z\"" {  } { { "SN74LS373N.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508208357884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn74ls373n.sv 1 1 " "Found 1 design units, including 1 entities, in source file sn74ls373n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SN74LS373N " "Found entity 1: SN74LS373N" {  } { { "SN74LS373N.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508208357885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508208357885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508208357889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508208357889 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMultiplexer.sv(32) " "Verilog HDL warning at DataMultiplexer.sv(32): extended using \"x\" or \"z\"" {  } { { "DataMultiplexer.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/DataMultiplexer.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508208357893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamultiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamultiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMultiplexer " "Found entity 1: DataMultiplexer" {  } { { "DataMultiplexer.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/DataMultiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508208357894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508208357894 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "NoES.sv(50) " "Verilog HDL Instantiation warning at NoES.sv(50): instance has no name" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508208357896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NoES " "Elaborating entity \"NoES\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508208357948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 NoES.sv(54) " "Verilog HDL assignment warning at NoES.sv(54): truncated value with size 32 to match size of target (27)" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508208357951 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CPU_A NoES.sv(19) " "Output port \"CPU_A\" at NoES.sv(19) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508208357951 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PPU_A NoES.sv(20) " "Output port \"PPU_A\" at NoES.sv(20) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508208357951 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CPU_RW NoES.sv(12) " "Output port \"CPU_RW\" at NoES.sv(12) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508208357951 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PPU_RD NoES.sv(13) " "Output port \"PPU_RD\" at NoES.sv(13) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508208357951 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SYSTEM_CLK NoES.sv(14) " "Output port \"SYSTEM_CLK\" at NoES.sv(14) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508208357951 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M2 NoES.sv(15) " "Output port \"M2\" at NoES.sv(15) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508208357951 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ROMSEL NoES.sv(16) " "Output port \"ROMSEL\" at NoES.sv(16) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508208357951 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PPU_WR NoES.sv(17) " "Output port \"PPU_WR\" at NoES.sv(17) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508208357951 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PPU_A13 NoES.sv(18) " "Output port \"PPU_A13\" at NoES.sv(18) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508208357952 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CON1_D1 NoES.sv(27) " "Output port \"CON1_D1\" at NoES.sv(27) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508208357952 "|NoES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesCpu NesCpu:comb_21 " "Elaborating entity \"NesCpu\" for hierarchy \"NesCpu:comb_21\"" {  } { { "NoES.sv" "comb_21" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508208357955 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_Module-Template.sv(71) " "Verilog HDL assignment warning at CPU_Module-Template.sv(71): truncated value with size 32 to match size of target (16)" {  } { { "CPU_Module-Template.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module-Template.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508208357959 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_Module-Template.sv(76) " "Verilog HDL assignment warning at CPU_Module-Template.sv(76): truncated value with size 32 to match size of target (16)" {  } { { "CPU_Module-Template.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module-Template.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508208357959 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_Module-Template.sv(93) " "Verilog HDL assignment warning at CPU_Module-Template.sv(93): truncated value with size 32 to match size of target (16)" {  } { { "CPU_Module-Template.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module-Template.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508208357960 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataOut CPU_Module-Template.sv(16) " "Output port \"dataOut\" at CPU_Module-Template.sv(16) has no driver" {  } { { "CPU_Module-Template.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module-Template.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508208357960 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oe CPU_Module-Template.sv(18) " "Output port \"oe\" at CPU_Module-Template.sv(18) has no driver" {  } { { "CPU_Module-Template.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module-Template.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508208357960 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out CPU_Module-Template.sv(19) " "Output port \"out\" at CPU_Module-Template.sv(19) has no driver" {  } { { "CPU_Module-Template.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module-Template.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508208357960 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "aux1 CPU_Module-Template.sv(20) " "Output port \"aux1\" at CPU_Module-Template.sv(20) has no driver" {  } { { "CPU_Module-Template.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module-Template.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508208357960 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "aux2 CPU_Module-Template.sv(21) " "Output port \"aux2\" at CPU_Module-Template.sv(21) has no driver" {  } { { "CPU_Module-Template.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module-Template.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508208357960 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rw CPU_Module-Template.sv(17) " "Output port \"rw\" at CPU_Module-Template.sv(17) has no driver" {  } { { "CPU_Module-Template.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module-Template.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508208357960 "|NoES|NesCpu:comb_21"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1508208358437 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[0\] " "Bidir \"CPU_D\[0\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508208358446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[1\] " "Bidir \"CPU_D\[1\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508208358446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[2\] " "Bidir \"CPU_D\[2\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508208358446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[3\] " "Bidir \"CPU_D\[3\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508208358446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[4\] " "Bidir \"CPU_D\[4\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508208358446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[5\] " "Bidir \"CPU_D\[5\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508208358446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[6\] " "Bidir \"CPU_D\[6\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508208358446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[7\] " "Bidir \"CPU_D\[7\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508208358446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[0\] " "Bidir \"PPU_D\[0\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508208358446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[1\] " "Bidir \"PPU_D\[1\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508208358446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[2\] " "Bidir \"PPU_D\[2\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508208358446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[3\] " "Bidir \"PPU_D\[3\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508208358446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[4\] " "Bidir \"PPU_D\[4\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508208358446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[5\] " "Bidir \"PPU_D\[5\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508208358446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[6\] " "Bidir \"PPU_D\[6\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508208358446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[7\] " "Bidir \"PPU_D\[7\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508208358446 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1508208358446 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_RW GND " "Pin \"CPU_RW\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CPU_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_RD GND " "Pin \"PPU_RD\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_RD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYSTEM_CLK GND " "Pin \"SYSTEM_CLK\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|SYSTEM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "M2 GND " "Pin \"M2\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|M2"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMSEL GND " "Pin \"ROMSEL\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|ROMSEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_WR GND " "Pin \"PPU_WR\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_WR"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A13 GND " "Pin \"PPU_A13\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_A13"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[0\] GND " "Pin \"CPU_A\[0\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CPU_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[1\] GND " "Pin \"CPU_A\[1\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CPU_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[2\] GND " "Pin \"CPU_A\[2\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CPU_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[3\] GND " "Pin \"CPU_A\[3\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CPU_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[4\] GND " "Pin \"CPU_A\[4\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CPU_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[5\] GND " "Pin \"CPU_A\[5\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CPU_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[6\] GND " "Pin \"CPU_A\[6\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CPU_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[7\] GND " "Pin \"CPU_A\[7\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CPU_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[8\] GND " "Pin \"CPU_A\[8\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CPU_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[9\] GND " "Pin \"CPU_A\[9\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CPU_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[10\] GND " "Pin \"CPU_A\[10\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CPU_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[11\] GND " "Pin \"CPU_A\[11\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CPU_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[12\] GND " "Pin \"CPU_A\[12\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CPU_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[13\] GND " "Pin \"CPU_A\[13\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CPU_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[14\] GND " "Pin \"CPU_A\[14\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CPU_A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[0\] GND " "Pin \"PPU_A\[0\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[1\] GND " "Pin \"PPU_A\[1\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[2\] GND " "Pin \"PPU_A\[2\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[3\] GND " "Pin \"PPU_A\[3\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[4\] GND " "Pin \"PPU_A\[4\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[5\] GND " "Pin \"PPU_A\[5\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[6\] GND " "Pin \"PPU_A\[6\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[7\] GND " "Pin \"PPU_A\[7\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[8\] GND " "Pin \"PPU_A\[8\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[9\] GND " "Pin \"PPU_A\[9\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[10\] GND " "Pin \"PPU_A\[10\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[11\] GND " "Pin \"PPU_A\[11\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[12\] GND " "Pin \"PPU_A\[12\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[13\] GND " "Pin \"PPU_A\[13\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|PPU_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CON1_D1 GND " "Pin \"CON1_D1\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508208358481 "|NoES|CON1_D1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1508208358481 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1508208358535 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.map.smsg " "Generated suppressed messages file C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1508208358609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508208358818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508208358818 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIRAM_A10 " "No output dependent on input pin \"CIRAM_A10\"" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508208358962 "|NoES|CIRAM_A10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIRAM_CE " "No output dependent on input pin \"CIRAM_CE\"" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508208358962 "|NoES|CIRAM_CE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRQ " "No output dependent on input pin \"IRQ\"" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508208358962 "|NoES|IRQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508208358962 "|NoES|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508208358962 "|NoES|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508208358962 "|NoES|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508208358962 "|NoES|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508208358962 "|NoES|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508208358962 "|NoES|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508208358962 "|NoES|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508208358962 "|NoES|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508208358962 "|NoES|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508208358962 "|NoES|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508208358962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508208358963 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508208358963 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1508208358963 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508208358963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508208358963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508208359012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 19:45:59 2017 " "Processing ended: Mon Oct 16 19:45:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508208359012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508208359012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508208359012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508208359012 ""}
>>>>>>> refs/remotes/origin/Cody
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508979770768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508979770768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 18:02:50 2017 " "Processing started: Wed Oct 25 18:02:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508979770768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508979770768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NoES -c NoES " "Command: quartus_map --read_settings_files=on --write_settings_files=off NoES -c NoES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508979770768 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508979771346 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "UART.sv(191) " "Verilog HDL warning at UART.sv(191): extended using \"x\" or \"z\"" {  } { { "UART.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/UART.sv" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508979771424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 3 3 " "Found 3 design units, including 3 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UartTransmit " "Found entity 1: UartTransmit" {  } { { "UART.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/UART.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508979771424 ""} { "Info" "ISGN_ENTITY_NAME" "2 UartReceive " "Found entity 2: UartReceive" {  } { { "UART.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/UART.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508979771424 ""} { "Info" "ISGN_ENTITY_NAME" "3 Char2Hex " "Found entity 3: Char2Hex" {  } { { "UART.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/UART.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508979771424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508979771424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_module-template.sv 0 0 " "Found 0 design units, including 0 entities, in source file cpu_module-template.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508979771424 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "NoES.sv(50) " "Verilog HDL Module Instantiation warning at NoES.sv(50): ignored dangling comma in List of Port Connections" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1508979771424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noes.sv 1 1 " "Found 1 design units, including 1 entities, in source file noes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoES " "Found entity 1: NoES" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508979771440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508979771440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu_module-template.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppu_module-template.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NesPpu " "Found entity 1: NesPpu" {  } { { "PPU_Module-Template.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module-Template.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508979771440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508979771440 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SN74LS373N.sv(20) " "Verilog HDL warning at SN74LS373N.sv(20): extended using \"x\" or \"z\"" {  } { { "SN74LS373N.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508979771440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn74ls373n.sv 1 1 " "Found 1 design units, including 1 entities, in source file sn74ls373n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SN74LS373N " "Found entity 1: SN74LS373N" {  } { { "SN74LS373N.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508979771440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508979771440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508979771455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508979771455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMultiplexer.sv(32) " "Verilog HDL warning at DataMultiplexer.sv(32): extended using \"x\" or \"z\"" {  } { { "DataMultiplexer.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/DataMultiplexer.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508979771455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamultiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamultiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMultiplexer " "Found entity 1: DataMultiplexer" {  } { { "DataMultiplexer.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/DataMultiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508979771455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508979771455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NesCpu " "Found entity 1: NesCpu" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508979771471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508979771471 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "NoES.sv(50) " "Verilog HDL Instantiation warning at NoES.sv(50): instance has no name" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1508979771471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NoES " "Elaborating entity \"NoES\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508979771518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 NoES.sv(54) " "Verilog HDL assignment warning at NoES.sv(54): truncated value with size 32 to match size of target (27)" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CPU_A NoES.sv(19) " "Output port \"CPU_A\" at NoES.sv(19) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PPU_A NoES.sv(20) " "Output port \"PPU_A\" at NoES.sv(20) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CPU_RW NoES.sv(12) " "Output port \"CPU_RW\" at NoES.sv(12) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PPU_RD NoES.sv(13) " "Output port \"PPU_RD\" at NoES.sv(13) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SYSTEM_CLK NoES.sv(14) " "Output port \"SYSTEM_CLK\" at NoES.sv(14) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M2 NoES.sv(15) " "Output port \"M2\" at NoES.sv(15) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ROMSEL NoES.sv(16) " "Output port \"ROMSEL\" at NoES.sv(16) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PPU_WR NoES.sv(17) " "Output port \"PPU_WR\" at NoES.sv(17) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PPU_A13 NoES.sv(18) " "Output port \"PPU_A13\" at NoES.sv(18) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CON1_D1 NoES.sv(27) " "Output port \"CON1_D1\" at NoES.sv(27) has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesCpu NesCpu:comb_21 " "Elaborating entity \"NesCpu\" for hierarchy \"NesCpu:comb_21\"" {  } { { "NoES.sv" "comb_21" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508979771534 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negativeN CPU_Module.sv(38) " "Verilog HDL or VHDL warning at CPU_Module.sv(38): object \"negativeN\" assigned a value but never read" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU_Module.sv(50) " "Verilog HDL assignment warning at CPU_Module.sv(50): truncated value with size 32 to match size of target (1)" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_Module.sv(83) " "Verilog HDL assignment warning at CPU_Module.sv(83): truncated value with size 32 to match size of target (16)" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_Module.sv(84) " "Verilog HDL assignment warning at CPU_Module.sv(84): truncated value with size 32 to match size of target (16)" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_Module.sv(92) " "Verilog HDL assignment warning at CPU_Module.sv(92): truncated value with size 32 to match size of target (16)" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_Module.sv(93) " "Verilog HDL assignment warning at CPU_Module.sv(93): truncated value with size 32 to match size of target (16)" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_Module.sv(109) " "Verilog HDL assignment warning at CPU_Module.sv(109): truncated value with size 32 to match size of target (16)" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_Module.sv(110) " "Verilog HDL assignment warning at CPU_Module.sv(110): truncated value with size 32 to match size of target (16)" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_Module.sv(125) " "Verilog HDL assignment warning at CPU_Module.sv(125): truncated value with size 32 to match size of target (16)" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_Module.sv(126) " "Verilog HDL assignment warning at CPU_Module.sv(126): truncated value with size 32 to match size of target (16)" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_Module.sv(136) " "Verilog HDL assignment warning at CPU_Module.sv(136): truncated value with size 32 to match size of target (16)" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_Module.sv(137) " "Verilog HDL assignment warning at CPU_Module.sv(137): truncated value with size 32 to match size of target (16)" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_Module.sv(147) " "Verilog HDL assignment warning at CPU_Module.sv(147): truncated value with size 32 to match size of target (16)" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU_Module.sv(148) " "Verilog HDL assignment warning at CPU_Module.sv(148): truncated value with size 32 to match size of target (8)" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_Module.sv(154) " "Verilog HDL assignment warning at CPU_Module.sv(154): truncated value with size 32 to match size of target (16)" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_Module.sv(155) " "Verilog HDL assignment warning at CPU_Module.sv(155): truncated value with size 32 to match size of target (16)" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508979771534 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataOut CPU_Module.sv(16) " "Output port \"dataOut\" at CPU_Module.sv(16) has no driver" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508979771549 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oe CPU_Module.sv(18) " "Output port \"oe\" at CPU_Module.sv(18) has no driver" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508979771549 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out CPU_Module.sv(19) " "Output port \"out\" at CPU_Module.sv(19) has no driver" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508979771549 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "aux1 CPU_Module.sv(20) " "Output port \"aux1\" at CPU_Module.sv(20) has no driver" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508979771549 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "aux2 CPU_Module.sv(21) " "Output port \"aux2\" at CPU_Module.sv(21) has no driver" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508979771549 "|NoES|NesCpu:comb_21"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rw CPU_Module.sv(17) " "Output port \"rw\" at CPU_Module.sv(17) has no driver" {  } { { "CPU_Module.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1508979771549 "|NoES|NesCpu:comb_21"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1508979772924 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[0\] " "Bidir \"CPU_D\[0\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508979772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[1\] " "Bidir \"CPU_D\[1\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508979772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[2\] " "Bidir \"CPU_D\[2\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508979772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[3\] " "Bidir \"CPU_D\[3\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508979772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[4\] " "Bidir \"CPU_D\[4\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508979772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[5\] " "Bidir \"CPU_D\[5\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508979772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[6\] " "Bidir \"CPU_D\[6\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508979772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPU_D\[7\] " "Bidir \"CPU_D\[7\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508979772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[0\] " "Bidir \"PPU_D\[0\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508979772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[1\] " "Bidir \"PPU_D\[1\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508979772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[2\] " "Bidir \"PPU_D\[2\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508979772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[3\] " "Bidir \"PPU_D\[3\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508979772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[4\] " "Bidir \"PPU_D\[4\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508979772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[5\] " "Bidir \"PPU_D\[5\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508979772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[6\] " "Bidir \"PPU_D\[6\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508979772940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PPU_D\[7\] " "Bidir \"PPU_D\[7\]\" has no driver" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508979772940 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1508979772940 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_RW GND " "Pin \"CPU_RW\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CPU_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_RD GND " "Pin \"PPU_RD\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_RD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYSTEM_CLK GND " "Pin \"SYSTEM_CLK\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|SYSTEM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "M2 GND " "Pin \"M2\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|M2"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMSEL GND " "Pin \"ROMSEL\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|ROMSEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_WR GND " "Pin \"PPU_WR\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_WR"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A13 GND " "Pin \"PPU_A13\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_A13"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[0\] GND " "Pin \"CPU_A\[0\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CPU_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[1\] GND " "Pin \"CPU_A\[1\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CPU_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[2\] GND " "Pin \"CPU_A\[2\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CPU_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[3\] GND " "Pin \"CPU_A\[3\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CPU_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[4\] GND " "Pin \"CPU_A\[4\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CPU_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[5\] GND " "Pin \"CPU_A\[5\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CPU_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[6\] GND " "Pin \"CPU_A\[6\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CPU_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[7\] GND " "Pin \"CPU_A\[7\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CPU_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[8\] GND " "Pin \"CPU_A\[8\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CPU_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[9\] GND " "Pin \"CPU_A\[9\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CPU_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[10\] GND " "Pin \"CPU_A\[10\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CPU_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[11\] GND " "Pin \"CPU_A\[11\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CPU_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[12\] GND " "Pin \"CPU_A\[12\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CPU_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[13\] GND " "Pin \"CPU_A\[13\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CPU_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_A\[14\] GND " "Pin \"CPU_A\[14\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CPU_A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[0\] GND " "Pin \"PPU_A\[0\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[1\] GND " "Pin \"PPU_A\[1\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[2\] GND " "Pin \"PPU_A\[2\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[3\] GND " "Pin \"PPU_A\[3\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[4\] GND " "Pin \"PPU_A\[4\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[5\] GND " "Pin \"PPU_A\[5\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[6\] GND " "Pin \"PPU_A\[6\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[7\] GND " "Pin \"PPU_A\[7\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[8\] GND " "Pin \"PPU_A\[8\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[9\] GND " "Pin \"PPU_A\[9\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[10\] GND " "Pin \"PPU_A\[10\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[11\] GND " "Pin \"PPU_A\[11\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[12\] GND " "Pin \"PPU_A\[12\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PPU_A\[13\] GND " "Pin \"PPU_A\[13\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|PPU_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CON1_D1 GND " "Pin \"CON1_D1\" is stuck at GND" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508979772987 "|NoES|CON1_D1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1508979772987 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1508979773066 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.map.smsg " "Generated suppressed messages file C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1508979773136 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508979773355 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508979773355 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIRAM_A10 " "No output dependent on input pin \"CIRAM_A10\"" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508979773495 "|NoES|CIRAM_A10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIRAM_CE " "No output dependent on input pin \"CIRAM_CE\"" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508979773495 "|NoES|CIRAM_CE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRQ " "No output dependent on input pin \"IRQ\"" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508979773495 "|NoES|IRQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508979773495 "|NoES|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508979773495 "|NoES|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508979773495 "|NoES|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508979773495 "|NoES|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508979773495 "|NoES|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508979773495 "|NoES|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508979773495 "|NoES|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508979773495 "|NoES|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508979773495 "|NoES|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "NoES.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508979773495 "|NoES|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508979773495 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508979773495 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508979773495 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1508979773495 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508979773495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508979773495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508979773558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 18:02:53 2017 " "Processing ended: Wed Oct 25 18:02:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508979773558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508979773558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508979773558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508979773558 ""}
>>>>>>> refs/remotes/origin/Ryan
