FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2017 MediaTek Inc.
 * Author: Weiyi Lu <weiyi.lu@mediatek.com>
 */

#include <linux/clk-provider.h>
#include <linux/platform_device.h>
/* bench 17793.2.0 a1e74a358c41 */
/* bench 17793.2.1 6d7b99c79886 */
/* bench 17793.2.2 9f95f464fc72 */
/* bench 17793.2.3 715ece8a2b56 */
/* bench 17793.2.4 21a2218955d4 */
/* bench 17793.2.5 8de0789e6e87 */
/* bench 17793.2.6 7931a795552c */
/* bench 17793.2.7 9a6a5f552806 */
/* bench 17793.2.8 cffcc2ff8104 */
/* bench 17793.2.9 bf03c6a99de8 */
/* bench 17793.2.10 2a37243a25eb */
/* bench 17793.2.11 44ebf8481f47 */

#include <dt-bindings/clock/mt2712-clk.h>

static const struct mtk_gate_regs mfg_cg_regs = {
	.set_ofs = 0x4,
	.clr_ofs = 0x8,
	.sta_ofs = 0x0,
/* bench 19980.1.0 f67e4d749fae */
/* bench 19980.1.1 3fd45c563fac */
/* bench 19980.1.2 d1a6a3112c82 */
/* bench 19980.1.3 2e51ee41fcb6 */
/* bench 19980.1.4 9d2b04435731 */
/* bench 19980.1.5 acdab74c2c1b */
/* bench 19980.1.6 d9c638d6eada */
/* bench 19980.1.7 b43fa418c57f */
/* bench 19980.1.8 b0550cb6d00d */
/* bench 19980.1.9 2c7fbe61e1d6 */
/* bench 19980.1.10 c51a2e6ed4b7 */
/* bench 19980.1.11 cf57c1b4433a */
/* bench 19980.1.12 9525683fe9bf */
/* bench 19980.1.13 0fa9200758bd */

#define GATE_MFG(_id, _name, _parent, _shift) {	\
		.id = _id,				\
		.name = _name,				\
		.parent_name = _parent,			\
		.regs = &mfg_cg_regs,			\
		.shift = _shift,			\
		.ops = &mtk_clk_gate_ops_setclr,	\
	}

static const struct mtk_gate mfg_clks[] = {
	GATE_MFG(CLK_MFG_BG3D, "mfg_bg3d", "mfg_sel", 0),
};

static int clk_mt2712_mfg_probe(struct platform_device *pdev)
{
	struct clk_onecell_data *clk_data;
	int r;
	struct device_node *node = pdev->dev.of_node;

	clk_data = mtk_alloc_clk_data(CLK_MFG_NR_CLK);

	mtk_clk_register_gates(node, mfg_clks, ARRAY_SIZE(mfg_clks),
			clk_data);

	r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);

	if (r != 0)
		pr_err("%s(): could not register clock provider: %d\n",
			__func__, r);

	return r;
}

static const struct of_device_id of_match_clk_mt2712_mfg[] = {
	{ .compatible = "mediatek,mt2712-mfgcfg", },
	{}
};

static struct platform_driver clk_mt2712_mfg_drv = {
	.probe = clk_mt2712_mfg_probe,
	.driver = {
		.name = "clk-mt2712-mfg",
		.of_match_table = of_match_clk_mt2712_mfg,
	},
};

builtin_platform_driver(clk_mt2712_mfg_drv);
/* bench 2187.3.0 879d0bd6976d */
/* bench 2187.3.1 f2b12668e53a */
/* bench 2187.3.2 a856e4cee023 */
/* bench 2187.3.3 fcbdc85af4d0 */
/* bench 2187.3.4 aad7efd34e7d */
/* bench 2187.3.5 80cf5696323b */
/* bench 2187.3.6 1e39141e70fa */
/* bench 2187.3.7 eacab4586051 */
/* bench 2187.3.8 ec89938b88e7 */
