Version 1.0;
# Baselvl 15-3-22 lgershma
#  vccin to 1v

SpecificationSet Power_Up_TC_POWER_UP_TC (force_0V)
{
}

SpecificationSet power_dwn_POWER_DOWN (pwrd_debug,xxx_pwrd_zerzer)
{
}

SpecificationSet VCCONT_CONTINUITY (cat0)
{
}

SpecificationSet VCCONT_VCCIN_CONTINUITY (cat0)
{
}

SpecificationSet VCCONT_CORES_VLC_CONTINUITY (cat0)
{
}

SpecificationSet SBF_BFUNC (bscan_nom_lvl,max_lvl,min_lvl,nom_lvl,TS_lvl)
{
	Voltage p_vccin_spec = 1V,1.02,0.98,1V,1V;
	Voltage p_vccin_aux_spec = 1.8V,1.89V,1.62V,1.8V,1.8V;
	Voltage p_vccgt_spec = 1V,1.02,0.98,1V,1V;
	Voltage p_vccdd2_spec = 1.2V,1.26,1.14V,1.2V,1.2V;
	Voltage p_vcc1p8a_spec = 1.8V,1.87V,1.72V,1.8V,1.8V;
	Voltage p_vcc1p05_spec = 1.05V,1.10V,1V,1.05V,1.05V;
	Voltage p_vccfpgm0_spec = 1.05V,1.10V,1V,1.05V,1.05V;
	Voltage p_vccfpgm1_spec = 1.05V,1.10V,1V,1.05V,1.05V;
	Voltage p_xdp_vref_spec = 1.05V,1.10V,1V,1.05V,1.05V;
	Voltage p_vccana_spec = 1V;
	Voltage p_vccsa_spec = 0.95V;
	Voltage p_vccddq_spec = 1.2V,1.26V,1.14V,1.2V,1.2V;
	Double p_bclk_p_vil_ratio = 0.5;
	Voltage p_bclk_p_vil_offset = 0V;
	Double p_bclk_p_vih_ratio = 0.5;
	Voltage p_bclk_p_vih_offset = 0V;
	Double p_bclk_n_vil_ratio = 0V;
	Voltage p_bclk_n_vil_offset = 0V;
	Double p_bclk_n_vih_ratio = 1V;
	Voltage p_bclk_n_vih_offset = 0V;
	Voltage p_ddr_data_term_ovrd_spec = 0.6V;
	Voltage p_ddr_strb_term_ovrd_spec = 0.6V;
	Voltage p_ddr_cmd_term_ovrd_spec = 0.6V;
	Double p_ddr_clk_vil_ratio = 0;
	Voltage p_ddr_clk_vil_offset = 0V;
	Double p_ddr_clk_vih_ratio = 1;
	Voltage p_ddr_clk_vih_offset = 0V;
	Double p_ddr_clk_vox_ratio = 0.5;
	Voltage p_ddr_clk_vox_offset = 0V;
	Double p_ddr_data_vil_ratio = 0;
	Voltage p_ddr_data_vil_offset = 0V;
	Double p_ddr_data_vih_ratio = 1;
	Voltage p_ddr_data_vih_offset = 0V;
	Double p_ddr_data_vox_ratio = 0.5;
	Voltage p_ddr_data_vox_offset = 0V;
	Double p_ddr_dqs_vil_ratio = 0;
	Double p_ddr_dqs_vih_ratio = 1;
	Voltage p_ddr_dqs_offset = 0V;
	Double p_ddr_dqs_vox_ratio = 0.5;
	Voltage p_ddr_dqs_vox_offset = 0V;
	Double p_ddr_cmd_vil_ratio = 0;
	Voltage p_ddr_cmd_vil_offset = 0V;
	Double p_ddr_cmd_vih_ratio = 1;
	Voltage p_ddr_cmd_vih_offset = 0V;
	Double p_ddr_cmd_vox_ratio = 0.5;
	Voltage p_ddr_cmd_vox_offset = 0V;
	Double p_ddr_misc_vil_ratio = 0;
	Voltage p_ddr_misc_vil_offset = 0V;
	Double p_ddr_misc_vih_ratio = 1;
	Voltage p_ddr_misc_vih_offset = 0V;
	Double p_ddr_misc_vox_ratio = 0.5;
	Voltage p_ddr_misc_vox_offset = 0V;
	Double p_ddr_vref_vil_ratio = 0;
	Voltage p_ddr_vref_vil_offset = 0V;
	Double p_ddr_vref_vih_ratio = 1;
	Voltage p_ddr_vref_vih_offset = 0V;
	Double p_ddr_vref_vox_ratio = 0.5;
	Voltage p_ddr_vref_vox_offset = 0V;
	Double p_pwrgd_vil_ratio = 0;
	Voltage p_pwrgd_vil_offset = 0V;
	Double p_pwrgd_vih_ratio = 1;
	Voltage p_pwrgd_vih_offset = 0V;
	Double p_pwrgd_vox_ratio = 0.5;
	Voltage p_pwrgd_vox_offset = 0V;
	Double p_trstb_vil_ratio = 0;
	Voltage p_trstb_vil_offset = 0V;
	Double p_trstb_vih_ratio = 1;
	Voltage p_trstb_vih_offset = 0V;
	Double p_trstb_vox_ratio = 0.5;
	Voltage p_trstb_vox_offset = 0V;
	Double p_vccstpwrgd_vil_ratio = 0;
	Voltage p_vccstpwrgd_vil_offset = 0V;
	Double p_vccstpwrgd_vih_ratio = 1;
	Voltage p_vccstpwrgd_vih_offset = 0V;
	Double p_vccstpwrgd_vox_ratio = 0.5;
	Voltage p_vccstpwrgd_vox_offset = 0V;
	Double p_vccstpwrgdsx_vil_ratio = 0;
	Voltage p_vccstpwrgdsx_vil_offset = 0V;
	Double p_vccstpwrgdsx_vih_ratio = 1;
	Voltage p_vccstpwrgdsx_vih_offset = 0V;
	Double p_vccstpwrgdsx_vox_ratio = 0.5;
	Voltage p_vccstpwrgdsx_vox_offset = 0V;
	Double p_pm_down_vil_ratio = 0;
	Voltage p_pm_down_vil_offset = 0V;
	Double p_pm_down_vih_ratio = 1;
	Voltage p_pm_down_vih_offset = 0V;
	Double p_pm_down_vox_ratio = 0.5;
	Voltage p_pm_down_vox_offset = 0V;
	Double p_pm_sync_vil_ratio = 0;
	Voltage p_pm_sync_vil_offset = 0V;
	Double p_pm_sync_vih_ratio = 1;
	Voltage p_pm_sync_vih_offset = 0V;
	Double p_pm_sync_vox_ratio = 0.5;
	Voltage p_pm_sync_vox_offset = 0V;
	Double p_tck_vil_ratio = 0;
	Voltage p_tck_vil_offset = 0V;
	Double p_tck_vih_ratio = 1;
	Voltage p_tck_vih_offset = 0V;
	Double p_tms_vih_ratio = 1;
	Voltage p_tms_vih_offset = 0V;
	Double p_tms_vil_ratio = 0;
	Voltage p_tms_vil_offset = 0V;
	Double p_tdi_vil_ratio = 0;
	Voltage p_tdi_vil_offset = 0V;
	Double p_tdi_vih_ratio = 1;
	Voltage p_tdi_vih_offset = 0V;
	Double p_noa_vil_ratio = 0.6;
	Voltage p_noa_vil_offset = 0V;
	Double p_noa_vih_ratio = 0.72;
	Voltage p_noa_vih_offset = 0V;
	Double p_noa_vox_ratio = 0.5;
	Voltage p_noa_vox_offset = 0V;
	Double p_xdp_vil_ratio = 0;
	Voltage p_xdp_vil_offset = 0V;
	Double p_xdp_vih_ratio = 1;
	Voltage p_xdp_vih_offset = 0V;
	Double p_xdp_vox_ratio = 0.5;
	Voltage p_xdp_vox_offset = 0V;
	Double p_noa_stb_vil_ratio = 0.6;
	Voltage p_noa_stb_vil_offset = 0V;
	Double p_noa_stb_vih_ratio = 0.72;
	Voltage p_noa_stb_vih_offset = 0V;
	Double p_noa_stb_vox_ratio = 0.5;
	Voltage p_noa_stb_vox_offset = 0V;
	Double p_vidsout_vil_ratio = 0.6;
	Voltage p_vidsout_vil_offset = 0V;
	Double p_vidsout_vih_ratio = 0.72;
	Voltage p_vidsout_vih_offset = 0V;
	Double p_vidsout_vox_ratio = 0.5;
	Voltage p_vidsout_vox_offset = 0V;
	Double p_vidalert_vil_ratio = 0;
	Voltage p_vidalert_vil_offset = 0V;
	Double p_vidalert_vih_ratio = 1;
	Voltage p_vidalert_vih_offset = 0V;
	Double p_vidalert_vox_ratio = 0.5;
	Voltage p_vidalert_vox_offset = 0V;
	Double p_vidsck_vil_ratio = 0;
	Voltage p_vidsck_vil_offset = 0V;
	Double p_vidsck_vih_ratio = 1;
	Voltage p_vidsck_vih_offset = 0V;
	Double p_vidsck_vox_ratio = 0.5;
	Voltage p_vidsck_vox_offset = 0V;
	Double p_mbp_vil_ratio = -0.95;
	Voltage p_mbp_vil_offset = 0V;
	Double p_mbp_vih_ratio = 0.95;
	Voltage p_mbp_vih_offset = 0V;
	Double p_mbp_vox_ratio = 0.5;
	Voltage p_mbp_vox_offset = 0V;
	Double p_prdy_vil_ratio = 0;
	Voltage p_prdy_vil_offset = 0V;
	Double p_prdy_vih_ratio = 1;
	Voltage p_prdy_vih_offset = 0V;
	Double p_prdy_vox_ratio = 0.5;
	Voltage p_prdy_vox_offset = 0V;
	Double p_preq_vil_ratio = 0.6;
	Voltage p_preq_vil_offset = 0V;
	Double p_preq_vih_ratio = 0.72;
	Voltage p_preq_vih_offset = 0V;
	Double p_preq_vox_ratio = 0.5;
	Voltage p_preq_vox_offset = 0V;
	Double p_prochot_vil_ratio = 0.6;
	Voltage p_prochot_vil_offset = 0V;
	Double p_prochot_vih_ratio = 0.72;
	Voltage p_prochot_vih_offset = 0V;
	Double p_prochot_vox_ratio = 0.5;
	Voltage p_prochot_vox_offset = 0V;
	Double p_ear_vil_ratio = 0;
	Voltage p_ear_vil_offset = 0V;
	Double p_ear_vih_ratio = 1;
	Voltage p_ear_vih_offset = 0V;
	Double p_ear_vox_ratio = 0.5;
	Voltage p_ear_vox_offset = 0V;
	Double p_caterr_vil_ratio = 0;
	Voltage p_caterr_vil_offset = 0V;
	Double p_caterr_vih_ratio = 1;
	Voltage p_caterr_vih_offset = 0V;
	Double p_caterr_vox_ratio = 0.5;
	Voltage p_caterr_vox_offset = 0V;
	Double p_pch2cpu_vil_ratio = 0;
	Voltage p_pch2cpu_vil_offset = 0V;
	Double p_pch2cpu_vih_ratio = 1;
	Voltage p_pch2cpu_vih_offset = 0V;
	Double p_pch2cpu_vox_ratio = 0.5;
	Voltage p_pch2cpu_vox_offset = 0V;
	Double p_cpu2pch_vil_ratio = 0;
	Voltage p_cpu2pch_vil_offset = 0V;
	Double p_cpu2pch_vih_ratio = 1;
	Voltage p_cpu2pch_vih_offset = 0V;
	Double p_cpu2pch_vox_ratio = 0.5;
	Voltage p_cpu2pch_vox_offset = 0V;
	Double p_tdo_vox_ratio = 0.5;
	Voltage p_tdo_vox_offset = 0V;
	Double p_thermtrip_vil_ratio = 0;
	Voltage p_thermtrip_vil_offset = 0V;
	Double p_thermtrip_vih_ratio = 1;
	Voltage p_thermtrip_vih_offset = 0V;
	Double p_thermtrip_vox_ratio = 0.5;
	Voltage p_thermtrip_vox_offset = 0V;
	Double p_dekelx4_rx_vil_ratio = 0;
	Double p_dekelx4_rx_vih_ratio = 1;
	Voltage p_dekelx4_rx_offset = 0V;
	Double p_dekelx4_rx_vox_ratio = 0.5;
	Voltage p_dekelx4_rx_vox_offset = 0V;
	Double p_dekelx4_tx_vil_ratio = 0;
	Voltage p_dekelx4_tx_vil_offset = 0V;
	Double p_dekelx4_tx_vih_ratio = 1;
	Voltage p_dekelx4_tx_vih_offset = 0V;
	Double p_dekelx4_tx_vox_ratio = 0.5;
	Voltage p_dekelx4_tx_vox_offset = 0V;
	Double p_pciex16_rx_vil_ratio = 0;
	Double p_pciex16_rx_vih_ratio = 1;
	Voltage p_pciex16_rx_offset = 0V;
	Double p_pciex16_rx_vox_ratio = 0.5;
	Voltage p_pciex16_rx_vox_offset = 0V;
	Double p_pciex16_tx_vil_ratio = 0;
	Voltage p_pciex16_tx_vil_offset = 0V;
	Double p_pciex16_tx_vih_ratio = 1;
	Voltage p_pciex16_tx_vih_offset = 0V;
	Double p_pciex16_tx_vox_ratio = 0.5;
	Voltage p_pciex16_tx_vox_offset = 0V;
	Double p_ddi_vil_ratio = 0;
	Voltage p_ddi_vil_offset = 0V;
	Double p_ddi_vih_ratio = 1;
	Voltage p_ddi_vih_offset = 0V;
	Double p_ddi_vox_ratio = 0.5;
	Voltage p_ddi_vox_offset = 0V;
	Double p_ddi_aux_vil_ratio = 0;
	Voltage p_ddi_aux_vil_offset = 0V;
	Double p_ddi_aux_vih_ratio = 1;
	Voltage p_ddi_aux_vih_offset = 0V;
	Double p_ddi_aux_vox_ratio = 0.5;
	Voltage p_ddi_aux_vox_offset = 0V;
	Double p_vcc1p05_vref_ratio = 1;
	Voltage p_vcc1p05_vref_offset = 0V;
	Double p_vccana_vref_ratio = 0.5;
	Voltage p_vccana_vref_offset = 0V;
	Double p_view_pins_vil_ratio = 0;
	Voltage p_view_pins_vil_offset = 0V;
	Double p_view_pins_vih_ratio = 1;
	Voltage p_view_pins_vih_offset = 0V;
	Double p_view_pins_vox_ratio = 0.5;
	Voltage p_view_pins_vox_offset = 0V;
	Double p_dmi_vil_ratio = 0;
	Double p_dmi_vih_ratio = 1;
	Voltage p_dmi_offset = 0V;
	Double p_dmi_vox_ratio = 0.5;
	Voltage p_dmi_vox_offset = 0V;
	Double p_aud_vil_ratio = 0;
	Voltage p_aud_vil_offset = 0V;
	Double p_aud_vih_ratio = 1;
	Voltage p_aud_vih_offset = 0V;
	Double p_aud_vox_ratio = 0.5;
	Voltage p_aud_vox_offset = 0V;
	Double p_clkxtal_n_vil_ratio = 0;
	Voltage p_clkxtal_n_vil_offset = 0V;
	Double p_clkxtal_n_vih_ratio = 1;
	Voltage p_clkxtal_n_vih_offset = 0V;
	Double p_clkxtal_p_vil_ratio = 0;
	Voltage p_clkxtal_p_vil_offset = 0V;
	Double p_clkxtal_p_vih_ratio = 1;
	Voltage p_clkxtal_p_vih_offset = 0V;
	Double p_rtcclk_vil_ratio = 0;
	Voltage p_rtcclk_vil_offset = 0V;
	Double p_rtcclk_vih_ratio = 1;
	Voltage p_rtcclk_vih_offset = 0V;
	Double p_peci_vox_ratio = 0.5;
	Voltage p_peci_vox_offset = 0V;
	Double p_peci_vil_ratio = 0;
	Voltage p_peci_vil_offset = 0V;
	Double p_peci_vih_ratio = 1;
	Voltage p_peci_vih_offset = 0V;
	Double p_pltrst_cpub_vox_ratio = 0.5;
	Voltage p_pltrst_cpub_vox_offset = 0V;
	Double p_pltrst_cpub_vil_ratio = 0;
	Voltage p_pltrst_cpub_vil_offset = 0V;
	Double p_pltrst_cpub_vih_ratio = 1;
	Voltage p_pltrst_cpub_vih_offset = 0V;
	Double p_dsi_de_vox_ratio = 0.5;
	Voltage p_dsi_de_vox_offset = 0V;
	Double p_dsi_de_vil_ratio = 0;
	Voltage p_dsi_de_vil_offset = 0V;
	Double p_dsi_de_vih_ratio = 1;
	Voltage p_dsi_de_vih_offset = 0V;
	Double p_peg_view_vox_ratio = 0.5;
	Voltage p_peg_view_vox_offset = 0V;
	Double p_peg_view_vil_ratio = 0;
	Voltage p_peg_view_vil_offset = 0V;
	Double p_peg_view_vih_ratio = 1;
	Voltage p_peg_view_vih_offset = 0V;
	Voltage c_aud_vih = p_vccana_spec*p_aud_vih_ratio+p_aud_vih_offset;
	Voltage c_aud_vil = p_vccana_spec*p_aud_vil_ratio-p_aud_vil_offset;
	Voltage c_aud_vox = p_vccana_spec*p_aud_vox_ratio+p_aud_vox_offset;
	Voltage c_bclk_n_vih = p_vcc1p05_spec*p_bclk_n_vih_ratio+p_bclk_n_vih_offset;
	Voltage c_bclk_n_vil = p_vcc1p05_spec*p_bclk_n_vil_ratio-p_bclk_n_vil_offset+p_vccsa_spec*0;
	Voltage c_bclk_p_vih = p_vcc1p05_spec*p_bclk_p_vih_ratio+p_bclk_p_vih_offset;
	Voltage c_bclk_p_vil = p_vcc1p05_spec*p_bclk_p_vil_ratio-p_bclk_p_vil_offset;
	Voltage c_caterr_vih = p_vcc1p05_spec*p_caterr_vih_ratio+p_caterr_vih_offset;
	Voltage c_caterr_vil = p_vcc1p05_spec*p_caterr_vil_ratio-p_caterr_vil_offset;
	Voltage c_caterr_vox = p_vcc1p05_spec*p_caterr_vox_ratio+p_caterr_vox_offset;
	Voltage c_clkxtal_n_vih = p_vcc1p05_spec*p_clkxtal_n_vih_ratio+p_clkxtal_n_vih_offset;
	Voltage c_clkxtal_n_vil = p_vcc1p05_spec*p_clkxtal_n_vil_ratio-p_clkxtal_n_vil_offset;
	Voltage c_clkxtal_p_vih = p_vcc1p05_spec*p_clkxtal_p_vih_ratio+p_clkxtal_p_vih_offset;
	Voltage c_clkxtal_p_vil = p_vcc1p05_spec*p_clkxtal_p_vil_ratio-p_clkxtal_p_vil_offset;
	Voltage c_cpu2pch_vih = p_vccana_spec*p_cpu2pch_vih_ratio+p_cpu2pch_vih_offset;
	Voltage c_cpu2pch_vil = p_vccana_spec*p_cpu2pch_vil_ratio-p_cpu2pch_vil_offset;
	Voltage c_cpu2pch_vox = p_vccana_spec*p_cpu2pch_vox_ratio+p_cpu2pch_vox_offset;
	Voltage c_ddi_all_pins_vih = p_vccana_spec*p_ddi_vih_ratio+p_ddi_vih_offset;
	Voltage c_ddi_all_pins_vil = p_vccana_spec*p_ddi_vil_ratio-p_ddi_vil_offset;
	Voltage c_ddi_all_pins_vox = p_vccana_spec*p_ddi_vox_ratio+p_ddi_vox_offset;
	Voltage c_ddi_aux_vih = p_vccana_spec*p_ddi_aux_vih_ratio+p_ddi_aux_vih_offset;
	Voltage c_ddi_aux_vil = p_vccana_spec*p_ddi_aux_vil_ratio-p_ddi_aux_vil_offset;
	Voltage c_ddi_aux_vox = p_vccana_spec*p_ddi_aux_vox_ratio+p_ddi_aux_vox_offset;
	Voltage c_ddr_clk_vih = p_vccddq_spec*p_ddr_clk_vih_ratio+p_ddr_clk_vih_offset;
	Voltage c_ddr_clk_vil = p_vccddq_spec*p_ddr_clk_vil_ratio-p_ddr_clk_vil_offset;
	Voltage c_ddr_clk_vox = p_vccddq_spec*p_ddr_clk_vox_ratio-p_ddr_clk_vox_offset;
	Voltage c_ddr_cmd_term_vref = p_ddr_cmd_term_ovrd_spec;
	Voltage c_ddr_cmd_vih = p_vccddq_spec*p_ddr_cmd_vih_ratio+p_ddr_cmd_vih_offset;
	Voltage c_ddr_cmd_vil = p_vccddq_spec*p_ddr_cmd_vil_ratio-p_ddr_cmd_vil_offset;
	Voltage c_ddr_cmd_vox = p_vccddq_spec*p_ddr_cmd_vox_ratio-p_ddr_cmd_vox_offset;
	Voltage c_ddr_data_term_vref = p_ddr_data_term_ovrd_spec;
	Voltage c_ddr_data_vih = p_vccddq_spec*p_ddr_data_vih_ratio+p_ddr_data_vih_offset;
	Voltage c_ddr_data_vil = p_vccddq_spec*p_ddr_data_vil_ratio-p_ddr_data_vil_offset;
	Voltage c_ddr_data_vox = p_vccddq_spec*p_ddr_data_vox_ratio-p_ddr_data_vox_offset;
	Voltage c_ddr_dqs_vih = p_vccddq_spec*p_ddr_dqs_vih_ratio+p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vil = p_vccddq_spec*p_ddr_dqs_vil_ratio-p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vox = p_vccddq_spec*p_ddr_dqs_vox_ratio-p_ddr_dqs_vox_offset;
	Voltage c_ddr_misc_vih = p_vccddq_spec*p_ddr_misc_vih_ratio+p_ddr_misc_vih_offset;
	Voltage c_ddr_misc_vil = p_vccddq_spec*p_ddr_misc_vil_ratio-p_ddr_misc_vil_offset;
	Voltage c_ddr_misc_vox = p_vccddq_spec*p_ddr_misc_vox_ratio-p_ddr_misc_vox_offset;
	Voltage c_ddr_strb_term_vref = p_ddr_strb_term_ovrd_spec;
	Voltage c_ddr_vref_vih = p_vccddq_spec*p_ddr_vref_vih_ratio+p_ddr_vref_vih_offset;
	Voltage c_ddr_vref_vil = p_vccddq_spec*p_ddr_vref_vil_ratio+p_ddr_vref_vil_offset;
	Voltage c_ddr_vref_vox = p_vccddq_spec*p_ddr_vref_vox_ratio+p_ddr_vref_vox_offset;
	Voltage c_dekelx4_rx_vih = p_vccana_spec*p_dekelx4_rx_vih_ratio+p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vil = p_vccana_spec*p_dekelx4_rx_vil_ratio-p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vox = p_vccana_spec*p_dekelx4_rx_vox_ratio+p_dekelx4_rx_vox_offset;
	Voltage c_dekelx4_tx_vih = p_vccana_spec*p_dekelx4_tx_vih_ratio+p_dekelx4_tx_vih_offset;
	Voltage c_dekelx4_tx_vil = p_vccana_spec*p_dekelx4_tx_vil_ratio-p_dekelx4_tx_vil_offset;
	Voltage c_dekelx4_tx_vox = p_vccana_spec*p_dekelx4_tx_vox_ratio+p_dekelx4_tx_vox_offset;
	Voltage c_dmi_vih = p_vccana_spec*p_dmi_vih_ratio+p_dmi_offset;
	Voltage c_dmi_vil = p_vccana_spec*p_dmi_vil_ratio-p_dmi_offset;
	Voltage c_dmi_vox = p_vccana_spec*p_dmi_vox_ratio+p_dmi_vox_offset;
	Voltage c_dsi_de_vih = p_vccana_spec*p_dsi_de_vih_ratio+p_dsi_de_vih_offset;
	Voltage c_dsi_de_vil = p_vccana_spec*p_dsi_de_vil_ratio-p_dsi_de_vil_offset;
	Voltage c_dsi_de_vox = p_vccana_spec*p_dsi_de_vox_ratio+p_dsi_de_vox_offset;
	Voltage c_ear_vih = p_vcc1p05_spec*p_ear_vih_ratio+p_ear_vih_offset;
	Voltage c_ear_vil = p_vcc1p05_spec*p_ear_vil_ratio-p_ear_vil_offset;
	Voltage c_ear_vox = p_vcc1p05_spec*p_ear_vox_ratio+p_ear_vox_offset;
	Voltage c_mbp_vih = p_vccana_spec*p_mbp_vih_ratio+p_mbp_vih_offset;
	Voltage c_mbp_vil = p_vccana_spec*p_mbp_vil_ratio-p_mbp_vil_offset;
	Voltage c_mbp_vox = p_vccana_spec*p_mbp_vox_ratio-p_mbp_vox_offset;
	Voltage c_noa_stb_vih = p_vccana_spec*p_noa_stb_vih_ratio+p_noa_stb_vih_offset;
	Voltage c_noa_stb_vil = p_vccana_spec*p_noa_stb_vil_ratio-p_noa_stb_vil_offset;
	Voltage c_noa_stb_vox = p_vccana_spec*p_noa_stb_vox_ratio+p_noa_stb_vox_offset;
	Voltage c_noa_vih = p_vccana_spec*p_noa_vih_ratio+p_noa_vih_offset;
	Voltage c_noa_vil = p_vccana_spec*p_noa_vil_ratio-p_noa_vil_offset;
	Voltage c_noa_vox = p_vccana_spec*p_noa_vox_ratio+p_noa_vox_offset;
	Voltage c_pch2cpu_vih = p_vccana_spec*p_pch2cpu_vih_ratio+p_pch2cpu_vih_offset;
	Voltage c_pch2cpu_vil = p_vccana_spec*p_pch2cpu_vil_ratio-p_pch2cpu_vil_offset;
	Voltage c_pch2cpu_vox = p_vccana_spec*p_pch2cpu_vox_ratio+p_pch2cpu_vox_offset;
	Voltage c_pciex16_rx_vih = p_vccana_spec*p_pciex16_rx_vih_ratio+p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vil = p_vccana_spec*p_pciex16_rx_vil_ratio-p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vox = p_vccana_spec*p_pciex16_rx_vox_ratio+p_pciex16_rx_vox_offset;
	Voltage c_pciex16_tx_vih = p_vccana_spec*p_pciex16_tx_vih_ratio+p_pciex16_tx_vih_offset;
	Voltage c_pciex16_tx_vil = p_vccana_spec*p_pciex16_tx_vil_ratio-p_pciex16_tx_vil_offset;
	Voltage c_pciex16_tx_vox = p_vccana_spec*p_pciex16_tx_vox_ratio+p_pciex16_tx_vox_offset;
	Voltage c_peci_vih = p_vcc1p05_spec*p_peci_vih_ratio+p_peci_vih_offset;
	Voltage c_peci_vil = p_vcc1p05_spec*p_peci_vil_ratio-p_peci_vil_offset;
	Voltage c_peci_vox = p_vcc1p05_spec*p_peci_vox_ratio+p_peci_vox_offset;
	Voltage c_peg_view_vih = p_vccana_spec*p_peg_view_vih_ratio+p_peg_view_vih_offset;
	Voltage c_peg_view_vil = p_vccana_spec*p_peg_view_vil_ratio-p_peg_view_vil_offset;
	Voltage c_peg_view_vox = p_vccana_spec*p_peg_view_vox_ratio+p_peg_view_vox_offset;
	Voltage c_pltrst_cpub_vih = p_vcc1p05_spec*p_pltrst_cpub_vih_ratio+p_pltrst_cpub_vih_offset;
	Voltage c_pltrst_cpub_vil = p_vcc1p05_spec*p_pltrst_cpub_vil_ratio-p_pltrst_cpub_vil_offset;
	Voltage c_pltrst_cpub_vox = p_vcc1p05_spec*p_pltrst_cpub_vox_ratio+p_pltrst_cpub_vox_offset;
	Voltage c_pm_down_vih = p_vcc1p05_spec*p_pm_down_vih_ratio+p_pm_down_vih_offset;
	Voltage c_pm_down_vil = p_vcc1p05_spec*p_pm_down_vil_ratio-p_pm_down_vil_offset;
	Voltage c_pm_down_vox = p_vcc1p05_spec*p_pm_down_vox_ratio+p_pm_down_vox_offset;
	Voltage c_pm_sync_vih = p_vcc1p05_spec*p_pm_sync_vih_ratio+p_pm_sync_vih_offset;
	Voltage c_pm_sync_vil = p_vcc1p05_spec*p_pm_sync_vil_ratio-p_pm_sync_vil_offset;
	Voltage c_pm_sync_vox = p_vcc1p05_spec*p_pm_sync_vox_ratio+p_pm_sync_vox_offset;
	Voltage c_prdy_vih = p_vcc1p05_spec*p_prdy_vih_ratio+p_prdy_vih_offset;
	Voltage c_prdy_vil = p_vcc1p05_spec*p_prdy_vil_ratio-p_prdy_vil_offset;
	Voltage c_prdy_vox = p_vcc1p05_spec*p_prdy_vox_ratio+p_prdy_vox_offset;
	Voltage c_preq_vih = p_vcc1p05_spec*p_preq_vih_ratio+p_preq_vih_offset;
	Voltage c_preq_vil = p_vcc1p05_spec*p_preq_vil_ratio-p_preq_vil_offset;
	Voltage c_preq_vox = p_vcc1p05_spec*p_preq_vox_ratio+p_preq_vox_offset;
	Voltage c_prochot_vih = p_vcc1p05_spec*p_prochot_vih_ratio+p_prochot_vih_offset;
	Voltage c_prochot_vil = p_vcc1p05_spec*p_prochot_vil_ratio-p_prochot_vil_offset;
	Voltage c_prochot_vox = p_vcc1p05_spec*p_prochot_vox_ratio-p_prochot_vox_offset;
	Voltage c_pwrgd_vih = p_vcc1p05_spec*p_pwrgd_vih_ratio+p_pwrgd_vih_offset;
	Voltage c_pwrgd_vil = p_vcc1p05_spec*p_pwrgd_vil_ratio-p_pwrgd_vil_offset;
	Voltage c_pwrgd_vox = p_vcc1p05_spec*p_pwrgd_vox_ratio+p_pwrgd_vox_offset;
	Voltage c_rtcclk_vih = p_vcc1p05_spec*p_rtcclk_vih_ratio+p_rtcclk_vih_offset;
	Voltage c_rtcclk_vil = p_vcc1p05_spec*p_rtcclk_vil_ratio-p_rtcclk_vil_offset;
	Voltage c_tck_vih = p_vcc1p05_spec*p_tck_vih_ratio+p_tck_vih_offset;
	Voltage c_tck_vil = p_vcc1p05_spec*p_tck_vil_ratio-p_tck_vil_offset;
	Voltage c_tdi_vih = p_vcc1p05_spec*p_tdi_vih_ratio+p_tdi_vih_offset;
	Voltage c_tdi_vil = p_vcc1p05_spec*p_tdi_vil_ratio-p_tdi_vil_offset;
	Voltage c_tdo_vox = p_vcc1p05_spec*p_tdo_vox_ratio-p_tdo_vox_offset;
	Voltage c_thermtrip_vih = p_vcc1p05_spec*p_thermtrip_vih_ratio+p_thermtrip_vih_offset;
	Voltage c_thermtrip_vil = p_vcc1p05_spec*p_thermtrip_vil_ratio-p_thermtrip_vil_offset;
	Voltage c_thermtrip_vox = p_vcc1p05_spec*p_thermtrip_vox_ratio+p_thermtrip_vox_offset;
	Voltage c_tms_vih = p_vcc1p05_spec*p_tms_vih_ratio+p_tms_vih_offset;
	Voltage c_tms_vil = p_vcc1p05_spec*p_tms_vil_ratio-p_tms_vil_offset;
	Voltage c_trstb_vih = p_vcc1p05_spec*p_trstb_vih_ratio+p_trstb_vih_offset;
	Voltage c_trstb_vil = p_vcc1p05_spec*p_trstb_vil_ratio-p_trstb_vil_offset;
	Voltage c_trstb_vox = p_vcc1p05_spec*p_trstb_vox_ratio+p_trstb_vox_offset;
	Voltage c_vcc1p05_vref = p_vcc1p05_spec*p_vcc1p05_vref_ratio+p_vcc1p05_vref_offset;
	Voltage c_vccana_vref = p_vccana_spec*p_vccana_vref_ratio+p_vccana_vref_offset;
	Voltage c_vccstpwrgd_vih = p_vcc1p05_spec*p_vccstpwrgd_vih_ratio+p_vccstpwrgd_vih_offset;
	Voltage c_vccstpwrgd_vil = p_vcc1p05_spec*p_vccstpwrgd_vil_ratio-p_vccstpwrgd_vil_offset;
	Voltage c_vccstpwrgd_vox = p_vcc1p05_spec*p_vccstpwrgd_vox_ratio+p_vccstpwrgd_vox_offset;
	Voltage c_vccstpwrgdsx_vih = p_vcc1p05_spec*p_vccstpwrgdsx_vih_ratio+p_vccstpwrgdsx_vih_offset;
	Voltage c_vccstpwrgdsx_vil = p_vcc1p05_spec*p_vccstpwrgdsx_vil_ratio-p_vccstpwrgdsx_vil_offset;
	Voltage c_vccstpwrgdsx_vox = p_vcc1p05_spec*p_vccstpwrgdsx_vox_ratio+p_vccstpwrgdsx_vox_offset;
	Voltage c_vidalert_vih = p_vcc1p05_spec*p_vidalert_vih_ratio+p_vidalert_vih_offset;
	Voltage c_vidalert_vil = p_vcc1p05_spec*p_vidalert_vil_ratio-p_vidalert_vil_offset;
	Voltage c_vidalert_vox = p_vcc1p05_spec*p_vidalert_vox_ratio+p_vidalert_vox_offset;
	Voltage c_vidsck_vih = p_vcc1p05_spec*p_vidsck_vih_ratio+p_vidsck_vih_offset;
	Voltage c_vidsck_vil = p_vcc1p05_spec*p_vidsck_vil_ratio-p_vidsck_vil_offset;
	Voltage c_vidsck_vox = p_vcc1p05_spec*p_vidsck_vox_ratio+p_vidsck_vox_offset;
	Voltage c_vidsout_vih = p_vcc1p05_spec*p_vidsout_vih_ratio+p_vidsout_vih_offset;
	Voltage c_vidsout_vil = p_vcc1p05_spec*p_vidsout_vil_ratio-p_vidsout_vil_offset;
	Voltage c_vidsout_vox = p_vcc1p05_spec*p_vidsout_vox_ratio+p_vidsout_vox_offset;
	Voltage c_view_pins_vih = p_vccddq_spec*p_view_pins_vih_ratio+p_view_pins_vih_offset;
	Voltage c_view_pins_vil = p_vccddq_spec*p_view_pins_vil_ratio+p_view_pins_vil_offset;
	Voltage c_view_pins_vox = p_vccddq_spec*p_view_pins_vox_ratio+p_view_pins_vox_offset;
	Voltage c_xdp_vih = p_vccana_spec*p_xdp_vih_ratio+p_xdp_vih_offset;
	Voltage c_xdp_vil = p_vccana_spec*p_xdp_vil_ratio-p_xdp_vil_offset;
	Voltage c_xdp_vox = p_vccana_spec*p_xdp_vox_ratio+p_xdp_vox_offset;
}

SpecificationSet IDV_BFUNC (idv_1_1V_lvl,idv_1_2V_lvl,idv_650mV_lvl,idv_950mV_lvl,nom_lvl)
{
	Voltage p_vccin_spec = 1.1V,1.2V,0.65V,0.95V,1V;
	Voltage p_vccgt_spec = 1.1V,1.2V,0.65V,0.95V,1V;
	Voltage p_vcc1p8a_spec = 1.1V,1.2V,0.65V,0.95V,1.8V;
	Voltage p_vcc1p05_spec = 1.1V,1.2V,0.65V,0.95V,1.05V;
}

SpecificationSet SBF_DDR_LTM_BFUNC (bscan_nom_lvl,max_lvl,min_lvl,nom_lvl,TS_lvl)
{
	Voltage p_vccin_spec = 1V,1.02,0.98,1V,1V;
	Voltage p_vccin_aux_spec = 1.8V,1.89V,1.62V,1.8V,1.8V;
	Voltage p_vccgt_spec = 1V,1.02,0.98,1V,1V;
	Voltage p_vccdd2_spec = 1.2V,1.26,1.14V,1.2V,1.2V;
	Voltage p_vcc1p8a_spec = 1.8V,1.87V,1.72V,1.8V,1.8V;
	Voltage p_vcc1p05_spec = 1.05V,1.10V,1V,1.05V,1.05V;
	Voltage p_vccfpgm0_spec = 1.05V;
	Voltage p_vccfpgm1_spec = 1.05V;
	Voltage p_xdp_vref_spec = 1.05V,1.10V,1V,1.05V,1.05V;
	Voltage p_vccana_spec = 1V;
	Voltage p_vccsa_spec = 0.95V;
	Voltage p_vccddq_spec = 1.2V,1.26V,1.14V,1.2V,1.2V;
	Double p_bclk_p_vil_ratio = 0.5;
	Voltage p_bclk_p_vil_offset = 0V;
	Double p_bclk_p_vih_ratio = 0.5;
	Voltage p_bclk_p_vih_offset = 0V;
	Double p_bclk_n_vil_ratio = 0V;
	Voltage p_bclk_n_vil_offset = 0V;
	Double p_bclk_n_vih_ratio = 1V;
	Voltage p_bclk_n_vih_offset = 0V;
	Voltage p_ddr_data_term_ovrd_spec = 0.6V;
	Voltage p_ddr_strb_term_ovrd_spec = 0.6V;
	Voltage p_ddr_cmd_term_ovrd_spec = 0.6V;
	Double p_ddr_clk_vil_ratio = 0;
	Voltage p_ddr_clk_vil_offset = 0V;
	Double p_ddr_clk_vih_ratio = 1;
	Voltage p_ddr_clk_vih_offset = 0V;
	Double p_ddr_clk_vox_ratio = 0.5;
	Voltage p_ddr_clk_vox_offset = 0V;
	Double p_ddr_data_vil_ratio = 0;
	Voltage p_ddr_data_vil_offset = 0V;
	Double p_ddr_data_vih_ratio = 1;
	Voltage p_ddr_data_vih_offset = 0V;
	Double p_ddr_data_vox_ratio = 0.5;
	Voltage p_ddr_data_vox_offset = 0V;
	Double p_ddr_dqs_vil_ratio = 0;
	Double p_ddr_dqs_vih_ratio = 1;
	Voltage p_ddr_dqs_offset = 0V;
	Double p_ddr_dqs_vox_ratio = 0.5;
	Voltage p_ddr_dqs_vox_offset = 0V;
	Double p_ddr_cmd_vil_ratio = 0;
	Voltage p_ddr_cmd_vil_offset = 0V;
	Double p_ddr_cmd_vih_ratio = 1;
	Voltage p_ddr_cmd_vih_offset = 0V;
	Double p_ddr_cmd_vox_ratio = 0.5;
	Voltage p_ddr_cmd_vox_offset = 0V;
	Double p_ddr_misc_vil_ratio = 0;
	Voltage p_ddr_misc_vil_offset = 0V;
	Double p_ddr_misc_vih_ratio = 1;
	Voltage p_ddr_misc_vih_offset = 0V;
	Double p_ddr_misc_vox_ratio = 0.5;
	Voltage p_ddr_misc_vox_offset = 0V;
	Double p_ddr_vref_vil_ratio = 0;
	Voltage p_ddr_vref_vil_offset = 0V;
	Double p_ddr_vref_vih_ratio = 1;
	Voltage p_ddr_vref_vih_offset = 0V;
	Double p_ddr_vref_vox_ratio = 0.5;
	Voltage p_ddr_vref_vox_offset = 0V;
	Double p_pwrgd_vil_ratio = 0;
	Voltage p_pwrgd_vil_offset = 0V;
	Double p_pwrgd_vih_ratio = 1;
	Voltage p_pwrgd_vih_offset = 0V;
	Double p_pwrgd_vox_ratio = 0.5;
	Voltage p_pwrgd_vox_offset = 0V;
	Double p_trstb_vil_ratio = 0;
	Voltage p_trstb_vil_offset = 0V;
	Double p_trstb_vih_ratio = 1;
	Voltage p_trstb_vih_offset = 0V;
	Double p_trstb_vox_ratio = 0.5;
	Voltage p_trstb_vox_offset = 0V;
	Double p_vccstpwrgd_vil_ratio = 0;
	Voltage p_vccstpwrgd_vil_offset = 0V;
	Double p_vccstpwrgd_vih_ratio = 1;
	Voltage p_vccstpwrgd_vih_offset = 0V;
	Double p_vccstpwrgd_vox_ratio = 0.5;
	Voltage p_vccstpwrgd_vox_offset = 0V;
	Double p_vccstpwrgdsx_vil_ratio = 0;
	Voltage p_vccstpwrgdsx_vil_offset = 0V;
	Double p_vccstpwrgdsx_vih_ratio = 1;
	Voltage p_vccstpwrgdsx_vih_offset = 0V;
	Double p_vccstpwrgdsx_vox_ratio = 0.5;
	Voltage p_vccstpwrgdsx_vox_offset = 0V;
	Double p_pm_down_vil_ratio = 0;
	Voltage p_pm_down_vil_offset = 0V;
	Double p_pm_down_vih_ratio = 1;
	Voltage p_pm_down_vih_offset = 0V;
	Double p_pm_down_vox_ratio = 0.5;
	Voltage p_pm_down_vox_offset = 0V;
	Double p_pm_sync_vil_ratio = 0;
	Voltage p_pm_sync_vil_offset = 0V;
	Double p_pm_sync_vih_ratio = 1;
	Voltage p_pm_sync_vih_offset = 0V;
	Double p_pm_sync_vox_ratio = 0.5;
	Voltage p_pm_sync_vox_offset = 0V;
	Double p_tck_vil_ratio = 0;
	Voltage p_tck_vil_offset = 0V;
	Double p_tck_vih_ratio = 1;
	Voltage p_tck_vih_offset = 0V;
	Double p_tms_vih_ratio = 1;
	Voltage p_tms_vih_offset = 0V;
	Double p_tms_vil_ratio = 0;
	Voltage p_tms_vil_offset = 0V;
	Double p_tdi_vil_ratio = 0;
	Voltage p_tdi_vil_offset = 0V;
	Double p_tdi_vih_ratio = 1;
	Voltage p_tdi_vih_offset = 0V;
	Double p_noa_vil_ratio = 0.6;
	Voltage p_noa_vil_offset = 0V;
	Double p_noa_vih_ratio = 0.72;
	Voltage p_noa_vih_offset = 0V;
	Double p_noa_vox_ratio = 0.5;
	Voltage p_noa_vox_offset = 0V;
	Double p_xdp_vil_ratio = 0;
	Voltage p_xdp_vil_offset = 0V;
	Double p_xdp_vih_ratio = 1;
	Voltage p_xdp_vih_offset = 0V;
	Double p_xdp_vox_ratio = 0.5;
	Voltage p_xdp_vox_offset = 0V;
	Double p_noa_stb_vil_ratio = 0.6;
	Voltage p_noa_stb_vil_offset = 0V;
	Double p_noa_stb_vih_ratio = 0.72;
	Voltage p_noa_stb_vih_offset = 0V;
	Double p_noa_stb_vox_ratio = 0.5;
	Voltage p_noa_stb_vox_offset = 0V;
	Double p_vidsout_vil_ratio = 0.6;
	Voltage p_vidsout_vil_offset = 0V;
	Double p_vidsout_vih_ratio = 0.72;
	Voltage p_vidsout_vih_offset = 0V;
	Double p_vidsout_vox_ratio = 0.5;
	Voltage p_vidsout_vox_offset = 0V;
	Double p_vidalert_vil_ratio = 0;
	Voltage p_vidalert_vil_offset = 0V;
	Double p_vidalert_vih_ratio = 1;
	Voltage p_vidalert_vih_offset = 0V;
	Double p_vidalert_vox_ratio = 0.5;
	Voltage p_vidalert_vox_offset = 0V;
	Double p_vidsck_vil_ratio = 0;
	Voltage p_vidsck_vil_offset = 0V;
	Double p_vidsck_vih_ratio = 1;
	Voltage p_vidsck_vih_offset = 0V;
	Double p_vidsck_vox_ratio = 0.5;
	Voltage p_vidsck_vox_offset = 0V;
	Double p_mbp_vil_ratio = -0.95;
	Voltage p_mbp_vil_offset = 0V;
	Double p_mbp_vih_ratio = 0.95;
	Voltage p_mbp_vih_offset = 0V;
	Double p_mbp_vox_ratio = 0.5;
	Voltage p_mbp_vox_offset = 0V;
	Double p_prdy_vil_ratio = 0;
	Voltage p_prdy_vil_offset = 0V;
	Double p_prdy_vih_ratio = 1;
	Voltage p_prdy_vih_offset = 0V;
	Double p_prdy_vox_ratio = 0.5;
	Voltage p_prdy_vox_offset = 0V;
	Double p_preq_vil_ratio = 0.6;
	Voltage p_preq_vil_offset = 0V;
	Double p_preq_vih_ratio = 0.72;
	Voltage p_preq_vih_offset = 0V;
	Double p_preq_vox_ratio = 0.5;
	Voltage p_preq_vox_offset = 0V;
	Double p_prochot_vil_ratio = 0.6;
	Voltage p_prochot_vil_offset = 0V;
	Double p_prochot_vih_ratio = 0.72;
	Voltage p_prochot_vih_offset = 0V;
	Double p_prochot_vox_ratio = 0.5;
	Voltage p_prochot_vox_offset = 0V;
	Double p_ear_vil_ratio = 0;
	Voltage p_ear_vil_offset = 0V;
	Double p_ear_vih_ratio = 1;
	Voltage p_ear_vih_offset = 0V;
	Double p_ear_vox_ratio = 0.5;
	Voltage p_ear_vox_offset = 0V;
	Double p_caterr_vil_ratio = 0;
	Voltage p_caterr_vil_offset = 0V;
	Double p_caterr_vih_ratio = 1;
	Voltage p_caterr_vih_offset = 0V;
	Double p_caterr_vox_ratio = 0.5;
	Voltage p_caterr_vox_offset = 0V;
	Double p_pch2cpu_vil_ratio = 0;
	Voltage p_pch2cpu_vil_offset = 0V;
	Double p_pch2cpu_vih_ratio = 1;
	Voltage p_pch2cpu_vih_offset = 0V;
	Double p_pch2cpu_vox_ratio = 0.5;
	Voltage p_pch2cpu_vox_offset = 0V;
	Double p_cpu2pch_vil_ratio = 0;
	Voltage p_cpu2pch_vil_offset = 0V;
	Double p_cpu2pch_vih_ratio = 1;
	Voltage p_cpu2pch_vih_offset = 0V;
	Double p_cpu2pch_vox_ratio = 0.5;
	Voltage p_cpu2pch_vox_offset = 0V;
	Double p_tdo_vox_ratio = 0.5;
	Voltage p_tdo_vox_offset = 0V;
	Double p_thermtrip_vil_ratio = 0;
	Voltage p_thermtrip_vil_offset = 0V;
	Double p_thermtrip_vih_ratio = 1;
	Voltage p_thermtrip_vih_offset = 0V;
	Double p_thermtrip_vox_ratio = 0.5;
	Voltage p_thermtrip_vox_offset = 0V;
	Double p_dekelx4_rx_vil_ratio = 0;
	Double p_dekelx4_rx_vih_ratio = 1;
	Voltage p_dekelx4_rx_offset = 0V;
	Double p_dekelx4_rx_vox_ratio = 0.5;
	Voltage p_dekelx4_rx_vox_offset = 0V;
	Double p_dekelx4_tx_vil_ratio = 0;
	Voltage p_dekelx4_tx_vil_offset = 0V;
	Double p_dekelx4_tx_vih_ratio = 1;
	Voltage p_dekelx4_tx_vih_offset = 0V;
	Double p_dekelx4_tx_vox_ratio = 0.5;
	Voltage p_dekelx4_tx_vox_offset = 0V;
	Double p_pciex16_rx_vil_ratio = 0;
	Double p_pciex16_rx_vih_ratio = 1;
	Voltage p_pciex16_rx_offset = 0V;
	Double p_pciex16_rx_vox_ratio = 0.5;
	Voltage p_pciex16_rx_vox_offset = 0V;
	Double p_pciex16_tx_vil_ratio = 0;
	Voltage p_pciex16_tx_vil_offset = 0V;
	Double p_pciex16_tx_vih_ratio = 1;
	Voltage p_pciex16_tx_vih_offset = 0V;
	Double p_pciex16_tx_vox_ratio = 0.5;
	Voltage p_pciex16_tx_vox_offset = 0V;
	Double p_ddi_vil_ratio = 0;
	Voltage p_ddi_vil_offset = 0V;
	Double p_ddi_vih_ratio = 1;
	Voltage p_ddi_vih_offset = 0V;
	Double p_ddi_vox_ratio = 0.5;
	Voltage p_ddi_vox_offset = 0V;
	Double p_ddi_aux_vil_ratio = 0;
	Voltage p_ddi_aux_vil_offset = 0V;
	Double p_ddi_aux_vih_ratio = 1;
	Voltage p_ddi_aux_vih_offset = 0V;
	Double p_ddi_aux_vox_ratio = 0.5;
	Voltage p_ddi_aux_vox_offset = 0V;
	Double p_vcc1p05_vref_ratio = 1;
	Voltage p_vcc1p05_vref_offset = 0V;
	Double p_vccana_vref_ratio = 0.5;
	Voltage p_vccana_vref_offset = 0V;
	Double p_view_pins_vil_ratio = 0;
	Voltage p_view_pins_vil_offset = 0V;
	Double p_view_pins_vih_ratio = 1;
	Voltage p_view_pins_vih_offset = 0V;
	Double p_view_pins_vox_ratio = 0.5;
	Voltage p_view_pins_vox_offset = 0V;
	Double p_dmi_vil_ratio = 0;
	Double p_dmi_vih_ratio = 1;
	Voltage p_dmi_offset = 0V;
	Double p_dmi_vox_ratio = 0.5;
	Voltage p_dmi_vox_offset = 0V;
	Double p_aud_vil_ratio = 0;
	Voltage p_aud_vil_offset = 0V;
	Double p_aud_vih_ratio = 1;
	Voltage p_aud_vih_offset = 0V;
	Double p_aud_vox_ratio = 0.5;
	Voltage p_aud_vox_offset = 0V;
	Double p_clkxtal_n_vil_ratio = 0;
	Voltage p_clkxtal_n_vil_offset = 0V;
	Double p_clkxtal_n_vih_ratio = 1;
	Voltage p_clkxtal_n_vih_offset = 0V;
	Double p_clkxtal_p_vil_ratio = 0;
	Voltage p_clkxtal_p_vil_offset = 0V;
	Double p_clkxtal_p_vih_ratio = 1;
	Voltage p_clkxtal_p_vih_offset = 0V;
	Double p_rtcclk_vil_ratio = 0;
	Voltage p_rtcclk_vil_offset = 0V;
	Double p_rtcclk_vih_ratio = 1;
	Voltage p_rtcclk_vih_offset = 0V;
	Double p_peci_vox_ratio = 0.5;
	Voltage p_peci_vox_offset = 0V;
	Double p_peci_vil_ratio = 0;
	Voltage p_peci_vil_offset = 0V;
	Double p_peci_vih_ratio = 1;
	Voltage p_peci_vih_offset = 0V;
	Double p_pltrst_cpub_vox_ratio = 0.5;
	Voltage p_pltrst_cpub_vox_offset = 0V;
	Double p_pltrst_cpub_vil_ratio = 0;
	Voltage p_pltrst_cpub_vil_offset = 0V;
	Double p_pltrst_cpub_vih_ratio = 1;
	Voltage p_pltrst_cpub_vih_offset = 0V;
	Double p_dsi_de_vox_ratio = 0.5;
	Voltage p_dsi_de_vox_offset = 0V;
	Double p_dsi_de_vil_ratio = 0;
	Voltage p_dsi_de_vil_offset = 0V;
	Double p_dsi_de_vih_ratio = 1;
	Voltage p_dsi_de_vih_offset = 0V;
	Double p_peg_view_vox_ratio = 0.5;
	Voltage p_peg_view_vox_offset = 0V;
	Double p_peg_view_vil_ratio = 0;
	Voltage p_peg_view_vil_offset = 0V;
	Double p_peg_view_vih_ratio = 1;
	Voltage p_peg_view_vih_offset = 0V;
	Voltage c_aud_vih = p_vccana_spec*p_aud_vih_ratio+p_aud_vih_offset;
	Voltage c_aud_vil = p_vccana_spec*p_aud_vil_ratio-p_aud_vil_offset;
	Voltage c_aud_vox = p_vccana_spec*p_aud_vox_ratio+p_aud_vox_offset;
	Voltage c_bclk_n_vih = p_vcc1p05_spec*p_bclk_n_vih_ratio+p_bclk_n_vih_offset;
	Voltage c_bclk_n_vil = p_vcc1p05_spec*p_bclk_n_vil_ratio-p_bclk_n_vil_offset+p_vccsa_spec*0;
	Voltage c_bclk_p_vih = p_vcc1p05_spec*p_bclk_p_vih_ratio+p_bclk_p_vih_offset;
	Voltage c_bclk_p_vil = p_vcc1p05_spec*p_bclk_p_vil_ratio-p_bclk_p_vil_offset;
	Voltage c_caterr_vih = p_vcc1p05_spec*p_caterr_vih_ratio+p_caterr_vih_offset;
	Voltage c_caterr_vil = p_vcc1p05_spec*p_caterr_vil_ratio-p_caterr_vil_offset;
	Voltage c_caterr_vox = p_vcc1p05_spec*p_caterr_vox_ratio+p_caterr_vox_offset;
	Voltage c_clkxtal_n_vih = p_vcc1p05_spec*p_clkxtal_n_vih_ratio+p_clkxtal_n_vih_offset;
	Voltage c_clkxtal_n_vil = p_vcc1p05_spec*p_clkxtal_n_vil_ratio-p_clkxtal_n_vil_offset;
	Voltage c_clkxtal_p_vih = p_vcc1p05_spec*p_clkxtal_p_vih_ratio+p_clkxtal_p_vih_offset;
	Voltage c_clkxtal_p_vil = p_vcc1p05_spec*p_clkxtal_p_vil_ratio-p_clkxtal_p_vil_offset;
	Voltage c_cpu2pch_vih = p_vccana_spec*p_cpu2pch_vih_ratio+p_cpu2pch_vih_offset;
	Voltage c_cpu2pch_vil = p_vccana_spec*p_cpu2pch_vil_ratio-p_cpu2pch_vil_offset;
	Voltage c_cpu2pch_vox = p_vccana_spec*p_cpu2pch_vox_ratio+p_cpu2pch_vox_offset;
	Voltage c_ddi_all_pins_vih = p_vccana_spec*p_ddi_vih_ratio+p_ddi_vih_offset;
	Voltage c_ddi_all_pins_vil = p_vccana_spec*p_ddi_vil_ratio-p_ddi_vil_offset;
	Voltage c_ddi_all_pins_vox = p_vccana_spec*p_ddi_vox_ratio+p_ddi_vox_offset;
	Voltage c_ddi_aux_vih = p_vccana_spec*p_ddi_aux_vih_ratio+p_ddi_aux_vih_offset;
	Voltage c_ddi_aux_vil = p_vccana_spec*p_ddi_aux_vil_ratio-p_ddi_aux_vil_offset;
	Voltage c_ddi_aux_vox = p_vccana_spec*p_ddi_aux_vox_ratio+p_ddi_aux_vox_offset;
	Voltage c_ddr_clk_vih = p_vccddq_spec*p_ddr_clk_vih_ratio+p_ddr_clk_vih_offset;
	Voltage c_ddr_clk_vil = p_vccddq_spec*p_ddr_clk_vil_ratio-p_ddr_clk_vil_offset;
	Voltage c_ddr_clk_vox = p_vccddq_spec*p_ddr_clk_vox_ratio-p_ddr_clk_vox_offset;
	Voltage c_ddr_cmd_term_vref = p_ddr_cmd_term_ovrd_spec;
	Voltage c_ddr_cmd_vih = p_vccddq_spec*p_ddr_cmd_vih_ratio+p_ddr_cmd_vih_offset;
	Voltage c_ddr_cmd_vil = p_vccddq_spec*p_ddr_cmd_vil_ratio-p_ddr_cmd_vil_offset;
	Voltage c_ddr_cmd_vox = p_vccddq_spec*p_ddr_cmd_vox_ratio-p_ddr_cmd_vox_offset;
	Voltage c_ddr_data_term_vref = p_ddr_data_term_ovrd_spec;
	Voltage c_ddr_data_vih = p_vccddq_spec*p_ddr_data_vih_ratio+p_ddr_data_vih_offset;
	Voltage c_ddr_data_vil = p_vccddq_spec*p_ddr_data_vil_ratio-p_ddr_data_vil_offset;
	Voltage c_ddr_data_vox = p_vccddq_spec*p_ddr_data_vox_ratio-p_ddr_data_vox_offset;
	Voltage c_ddr_dqs_vih = p_vccddq_spec*p_ddr_dqs_vih_ratio+p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vil = p_vccddq_spec*p_ddr_dqs_vil_ratio-p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vox = p_vccddq_spec*p_ddr_dqs_vox_ratio-p_ddr_dqs_vox_offset;
	Voltage c_ddr_misc_vih = p_vccddq_spec*p_ddr_misc_vih_ratio+p_ddr_misc_vih_offset;
	Voltage c_ddr_misc_vil = p_vccddq_spec*p_ddr_misc_vil_ratio-p_ddr_misc_vil_offset;
	Voltage c_ddr_misc_vox = p_vccddq_spec*p_ddr_misc_vox_ratio-p_ddr_misc_vox_offset;
	Voltage c_ddr_strb_term_vref = p_ddr_strb_term_ovrd_spec;
	Voltage c_ddr_vref_vih = p_vccddq_spec*p_ddr_vref_vih_ratio+p_ddr_vref_vih_offset;
	Voltage c_ddr_vref_vil = p_vccddq_spec*p_ddr_vref_vil_ratio+p_ddr_vref_vil_offset;
	Voltage c_ddr_vref_vox = p_vccddq_spec*p_ddr_vref_vox_ratio+p_ddr_vref_vox_offset;
	Voltage c_dekelx4_rx_vih = p_vccana_spec*p_dekelx4_rx_vih_ratio+p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vil = p_vccana_spec*p_dekelx4_rx_vil_ratio-p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vox = p_vccana_spec*p_dekelx4_rx_vox_ratio+p_dekelx4_rx_vox_offset;
	Voltage c_dekelx4_tx_vih = p_vccana_spec*p_dekelx4_tx_vih_ratio+p_dekelx4_tx_vih_offset;
	Voltage c_dekelx4_tx_vil = p_vccana_spec*p_dekelx4_tx_vil_ratio-p_dekelx4_tx_vil_offset;
	Voltage c_dekelx4_tx_vox = p_vccana_spec*p_dekelx4_tx_vox_ratio+p_dekelx4_tx_vox_offset;
	Voltage c_dmi_vih = p_vccana_spec*p_dmi_vih_ratio+p_dmi_offset;
	Voltage c_dmi_vil = p_vccana_spec*p_dmi_vil_ratio-p_dmi_offset;
	Voltage c_dmi_vox = p_vccana_spec*p_dmi_vox_ratio+p_dmi_vox_offset;
	Voltage c_dsi_de_vih = p_vccana_spec*p_dsi_de_vih_ratio+p_dsi_de_vih_offset;
	Voltage c_dsi_de_vil = p_vccana_spec*p_dsi_de_vil_ratio-p_dsi_de_vil_offset;
	Voltage c_dsi_de_vox = p_vccana_spec*p_dsi_de_vox_ratio+p_dsi_de_vox_offset;
	Voltage c_ear_vih = p_vcc1p05_spec*p_ear_vih_ratio+p_ear_vih_offset;
	Voltage c_ear_vil = p_vcc1p05_spec*p_ear_vil_ratio-p_ear_vil_offset;
	Voltage c_ear_vox = p_vcc1p05_spec*p_ear_vox_ratio+p_ear_vox_offset;
	Voltage c_mbp_vih = p_vccana_spec*p_mbp_vih_ratio+p_mbp_vih_offset;
	Voltage c_mbp_vil = p_vccana_spec*p_mbp_vil_ratio-p_mbp_vil_offset;
	Voltage c_mbp_vox = p_vccana_spec*p_mbp_vox_ratio-p_mbp_vox_offset;
	Voltage c_noa_stb_vih = p_vccana_spec*p_noa_stb_vih_ratio+p_noa_stb_vih_offset;
	Voltage c_noa_stb_vil = p_vccana_spec*p_noa_stb_vil_ratio-p_noa_stb_vil_offset;
	Voltage c_noa_stb_vox = p_vccana_spec*p_noa_stb_vox_ratio+p_noa_stb_vox_offset;
	Voltage c_noa_vih = p_vccana_spec*p_noa_vih_ratio+p_noa_vih_offset;
	Voltage c_noa_vil = p_vccana_spec*p_noa_vil_ratio-p_noa_vil_offset;
	Voltage c_noa_vox = p_vccana_spec*p_noa_vox_ratio+p_noa_vox_offset;
	Voltage c_pch2cpu_vih = p_vccana_spec*p_pch2cpu_vih_ratio+p_pch2cpu_vih_offset;
	Voltage c_pch2cpu_vil = p_vccana_spec*p_pch2cpu_vil_ratio-p_pch2cpu_vil_offset;
	Voltage c_pch2cpu_vox = p_vccana_spec*p_pch2cpu_vox_ratio+p_pch2cpu_vox_offset;
	Voltage c_pciex16_rx_vih = p_vccana_spec*p_pciex16_rx_vih_ratio+p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vil = p_vccana_spec*p_pciex16_rx_vil_ratio-p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vox = p_vccana_spec*p_pciex16_rx_vox_ratio+p_pciex16_rx_vox_offset;
	Voltage c_pciex16_tx_vih = p_vccana_spec*p_pciex16_tx_vih_ratio+p_pciex16_tx_vih_offset;
	Voltage c_pciex16_tx_vil = p_vccana_spec*p_pciex16_tx_vil_ratio-p_pciex16_tx_vil_offset;
	Voltage c_pciex16_tx_vox = p_vccana_spec*p_pciex16_tx_vox_ratio+p_pciex16_tx_vox_offset;
	Voltage c_peci_vih = p_vcc1p05_spec*p_peci_vih_ratio+p_peci_vih_offset;
	Voltage c_peci_vil = p_vcc1p05_spec*p_peci_vil_ratio-p_peci_vil_offset;
	Voltage c_peci_vox = p_vcc1p05_spec*p_peci_vox_ratio+p_peci_vox_offset;
	Voltage c_peg_view_vih = p_vccana_spec*p_peg_view_vih_ratio+p_peg_view_vih_offset;
	Voltage c_peg_view_vil = p_vccana_spec*p_peg_view_vil_ratio-p_peg_view_vil_offset;
	Voltage c_peg_view_vox = p_vccana_spec*p_peg_view_vox_ratio+p_peg_view_vox_offset;
	Voltage c_pltrst_cpub_vih = p_vcc1p05_spec*p_pltrst_cpub_vih_ratio+p_pltrst_cpub_vih_offset;
	Voltage c_pltrst_cpub_vil = p_vcc1p05_spec*p_pltrst_cpub_vil_ratio-p_pltrst_cpub_vil_offset;
	Voltage c_pltrst_cpub_vox = p_vcc1p05_spec*p_pltrst_cpub_vox_ratio+p_pltrst_cpub_vox_offset;
	Voltage c_pm_down_vih = p_vcc1p05_spec*p_pm_down_vih_ratio+p_pm_down_vih_offset;
	Voltage c_pm_down_vil = p_vcc1p05_spec*p_pm_down_vil_ratio-p_pm_down_vil_offset;
	Voltage c_pm_down_vox = p_vcc1p05_spec*p_pm_down_vox_ratio+p_pm_down_vox_offset;
	Voltage c_pm_sync_vih = p_vcc1p05_spec*p_pm_sync_vih_ratio+p_pm_sync_vih_offset;
	Voltage c_pm_sync_vil = p_vcc1p05_spec*p_pm_sync_vil_ratio-p_pm_sync_vil_offset;
	Voltage c_pm_sync_vox = p_vcc1p05_spec*p_pm_sync_vox_ratio+p_pm_sync_vox_offset;
	Voltage c_prdy_vih = p_vcc1p05_spec*p_prdy_vih_ratio+p_prdy_vih_offset;
	Voltage c_prdy_vil = p_vcc1p05_spec*p_prdy_vil_ratio-p_prdy_vil_offset;
	Voltage c_prdy_vox = p_vcc1p05_spec*p_prdy_vox_ratio+p_prdy_vox_offset;
	Voltage c_preq_vih = p_vcc1p05_spec*p_preq_vih_ratio+p_preq_vih_offset;
	Voltage c_preq_vil = p_vcc1p05_spec*p_preq_vil_ratio-p_preq_vil_offset;
	Voltage c_preq_vox = p_vcc1p05_spec*p_preq_vox_ratio+p_preq_vox_offset;
	Voltage c_prochot_vih = p_vcc1p05_spec*p_prochot_vih_ratio+p_prochot_vih_offset;
	Voltage c_prochot_vil = p_vcc1p05_spec*p_prochot_vil_ratio-p_prochot_vil_offset;
	Voltage c_prochot_vox = p_vcc1p05_spec*p_prochot_vox_ratio-p_prochot_vox_offset;
	Voltage c_pwrgd_vih = p_vcc1p05_spec*p_pwrgd_vih_ratio+p_pwrgd_vih_offset;
	Voltage c_pwrgd_vil = p_vcc1p05_spec*p_pwrgd_vil_ratio-p_pwrgd_vil_offset;
	Voltage c_pwrgd_vox = p_vcc1p05_spec*p_pwrgd_vox_ratio+p_pwrgd_vox_offset;
	Voltage c_rtcclk_vih = p_vcc1p05_spec*p_rtcclk_vih_ratio+p_rtcclk_vih_offset;
	Voltage c_rtcclk_vil = p_vcc1p05_spec*p_rtcclk_vil_ratio-p_rtcclk_vil_offset;
	Voltage c_tck_vih = p_vcc1p05_spec*p_tck_vih_ratio+p_tck_vih_offset;
	Voltage c_tck_vil = p_vcc1p05_spec*p_tck_vil_ratio-p_tck_vil_offset;
	Voltage c_tdi_vih = p_vcc1p05_spec*p_tdi_vih_ratio+p_tdi_vih_offset;
	Voltage c_tdi_vil = p_vcc1p05_spec*p_tdi_vil_ratio-p_tdi_vil_offset;
	Voltage c_tdo_vox = p_vcc1p05_spec*p_tdo_vox_ratio-p_tdo_vox_offset;
	Voltage c_thermtrip_vih = p_vcc1p05_spec*p_thermtrip_vih_ratio+p_thermtrip_vih_offset;
	Voltage c_thermtrip_vil = p_vcc1p05_spec*p_thermtrip_vil_ratio-p_thermtrip_vil_offset;
	Voltage c_thermtrip_vox = p_vcc1p05_spec*p_thermtrip_vox_ratio+p_thermtrip_vox_offset;
	Voltage c_tms_vih = p_vcc1p05_spec*p_tms_vih_ratio+p_tms_vih_offset;
	Voltage c_tms_vil = p_vcc1p05_spec*p_tms_vil_ratio-p_tms_vil_offset;
	Voltage c_trstb_vih = p_vcc1p05_spec*p_trstb_vih_ratio+p_trstb_vih_offset;
	Voltage c_trstb_vil = p_vcc1p05_spec*p_trstb_vil_ratio-p_trstb_vil_offset;
	Voltage c_trstb_vox = p_vcc1p05_spec*p_trstb_vox_ratio+p_trstb_vox_offset;
	Voltage c_vcc1p05_vref = p_vcc1p05_spec*p_vcc1p05_vref_ratio+p_vcc1p05_vref_offset;
	Voltage c_vccana_vref = p_vccana_spec*p_vccana_vref_ratio+p_vccana_vref_offset;
	Voltage c_vccstpwrgd_vih = p_vcc1p05_spec*p_vccstpwrgd_vih_ratio+p_vccstpwrgd_vih_offset;
	Voltage c_vccstpwrgd_vil = p_vcc1p05_spec*p_vccstpwrgd_vil_ratio-p_vccstpwrgd_vil_offset;
	Voltage c_vccstpwrgd_vox = p_vcc1p05_spec*p_vccstpwrgd_vox_ratio+p_vccstpwrgd_vox_offset;
	Voltage c_vccstpwrgdsx_vih = p_vcc1p05_spec*p_vccstpwrgdsx_vih_ratio+p_vccstpwrgdsx_vih_offset;
	Voltage c_vccstpwrgdsx_vil = p_vcc1p05_spec*p_vccstpwrgdsx_vil_ratio-p_vccstpwrgdsx_vil_offset;
	Voltage c_vccstpwrgdsx_vox = p_vcc1p05_spec*p_vccstpwrgdsx_vox_ratio+p_vccstpwrgdsx_vox_offset;
	Voltage c_vidalert_vih = p_vcc1p05_spec*p_vidalert_vih_ratio+p_vidalert_vih_offset;
	Voltage c_vidalert_vil = p_vcc1p05_spec*p_vidalert_vil_ratio-p_vidalert_vil_offset;
	Voltage c_vidalert_vox = p_vcc1p05_spec*p_vidalert_vox_ratio+p_vidalert_vox_offset;
	Voltage c_vidsck_vih = p_vcc1p05_spec*p_vidsck_vih_ratio+p_vidsck_vih_offset;
	Voltage c_vidsck_vil = p_vcc1p05_spec*p_vidsck_vil_ratio-p_vidsck_vil_offset;
	Voltage c_vidsck_vox = p_vcc1p05_spec*p_vidsck_vox_ratio+p_vidsck_vox_offset;
	Voltage c_vidsout_vih = p_vcc1p05_spec*p_vidsout_vih_ratio+p_vidsout_vih_offset;
	Voltage c_vidsout_vil = p_vcc1p05_spec*p_vidsout_vil_ratio-p_vidsout_vil_offset;
	Voltage c_vidsout_vox = p_vcc1p05_spec*p_vidsout_vox_ratio+p_vidsout_vox_offset;
	Voltage c_view_pins_vih = p_vccddq_spec*p_view_pins_vih_ratio+p_view_pins_vih_offset;
	Voltage c_view_pins_vil = p_vccddq_spec*p_view_pins_vil_ratio+p_view_pins_vil_offset;
	Voltage c_view_pins_vox = p_vccddq_spec*p_view_pins_vox_ratio+p_view_pins_vox_offset;
	Voltage c_xdp_vih = p_vccana_spec*p_xdp_vih_ratio+p_xdp_vih_offset;
	Voltage c_xdp_vil = p_vccana_spec*p_xdp_vil_ratio-p_xdp_vil_offset;
	Voltage c_xdp_vox = p_vccana_spec*p_xdp_vox_ratio+p_xdp_vox_offset;
}

SpecificationSet SBF_SIO_TERM_VREF_BFUNC (max_lvl,min_lvl,nom_lvl)
{
	Voltage p_vccin_spec = 1.02,0.98,1V;
	Voltage p_vccin_aux_spec = 1.89V,1.62V,1.8V;
	Voltage p_vccgt_spec = 1.02,0.98,1V;
	Voltage p_vccdd2_spec = 1.26,1.14V,1.2V;
	Voltage p_vcc1p8a_spec = 1.87V,1.72V,1.8V;
	Voltage p_vcc1p05_spec = 1.10V,1V,1.05V;
	Voltage p_vccfpgm0_spec = 1.05V;
	Voltage p_vccfpgm1_spec = 1.05V;
	Voltage p_xdp_vref_spec = 1.10V,1V,1.05V;
	Voltage p_vccana_spec = 1V;
	Voltage p_vccsa_spec = 0.95V;
	Voltage p_vccddq_spec = 1.26V,1.14V,1.2V;
	Double p_bclk_p_vil_ratio = 0.5;
	Voltage p_bclk_p_vil_offset = 0V;
	Double p_bclk_p_vih_ratio = 0.5;
	Voltage p_bclk_p_vih_offset = 0V;
	Double p_bclk_n_vil_ratio = 0V;
	Voltage p_bclk_n_vil_offset = 0V;
	Double p_bclk_n_vih_ratio = 1V;
	Voltage p_bclk_n_vih_offset = 0V;
	Voltage p_ddr_data_term_ovrd_spec = 0.6V;
	Voltage p_ddr_strb_term_ovrd_spec = 0.6V;
	Voltage p_ddr_cmd_term_ovrd_spec = 0.6V;
	Double p_ddr_clk_vil_ratio = 0;
	Voltage p_ddr_clk_vil_offset = 0V;
	Double p_ddr_clk_vih_ratio = 1;
	Voltage p_ddr_clk_vih_offset = 0V;
	Double p_ddr_clk_vox_ratio = 0.5;
	Voltage p_ddr_clk_vox_offset = 0V;
	Double p_ddr_data_vil_ratio = 0;
	Voltage p_ddr_data_vil_offset = 0V;
	Double p_ddr_data_vih_ratio = 1;
	Voltage p_ddr_data_vih_offset = 0V;
	Double p_ddr_data_vox_ratio = 0.5;
	Voltage p_ddr_data_vox_offset = 0V;
	Double p_ddr_dqs_vil_ratio = 0;
	Double p_ddr_dqs_vih_ratio = 1;
	Voltage p_ddr_dqs_offset = 0V;
	Double p_ddr_dqs_vox_ratio = 0.5;
	Voltage p_ddr_dqs_vox_offset = 0V;
	Double p_ddr_cmd_vil_ratio = 0;
	Voltage p_ddr_cmd_vil_offset = 0V;
	Double p_ddr_cmd_vih_ratio = 1;
	Voltage p_ddr_cmd_vih_offset = 0V;
	Double p_ddr_cmd_vox_ratio = 0.5;
	Voltage p_ddr_cmd_vox_offset = 0V;
	Double p_ddr_misc_vil_ratio = 0;
	Voltage p_ddr_misc_vil_offset = 0V;
	Double p_ddr_misc_vih_ratio = 1;
	Voltage p_ddr_misc_vih_offset = 0V;
	Double p_ddr_misc_vox_ratio = 0.5;
	Voltage p_ddr_misc_vox_offset = 0V;
	Double p_ddr_vref_vil_ratio = 0;
	Voltage p_ddr_vref_vil_offset = 0V;
	Double p_ddr_vref_vih_ratio = 1;
	Voltage p_ddr_vref_vih_offset = 0V;
	Double p_ddr_vref_vox_ratio = 0.5;
	Voltage p_ddr_vref_vox_offset = 0V;
	Double p_pwrgd_vil_ratio = 0;
	Voltage p_pwrgd_vil_offset = 0V;
	Double p_pwrgd_vih_ratio = 1;
	Voltage p_pwrgd_vih_offset = 0V;
	Double p_pwrgd_vox_ratio = 0.5;
	Voltage p_pwrgd_vox_offset = 0V;
	Double p_trstb_vil_ratio = 0;
	Voltage p_trstb_vil_offset = 0V;
	Double p_trstb_vih_ratio = 1;
	Voltage p_trstb_vih_offset = 0V;
	Double p_trstb_vox_ratio = 0.5;
	Voltage p_trstb_vox_offset = 0V;
	Double p_vccstpwrgd_vil_ratio = 0;
	Voltage p_vccstpwrgd_vil_offset = 0V;
	Double p_vccstpwrgd_vih_ratio = 1;
	Voltage p_vccstpwrgd_vih_offset = 0V;
	Double p_vccstpwrgd_vox_ratio = 0.5;
	Voltage p_vccstpwrgd_vox_offset = 0V;
	Double p_vccstpwrgdsx_vil_ratio = 0;
	Voltage p_vccstpwrgdsx_vil_offset = 0V;
	Double p_vccstpwrgdsx_vih_ratio = 1;
	Voltage p_vccstpwrgdsx_vih_offset = 0V;
	Double p_vccstpwrgdsx_vox_ratio = 0.5;
	Voltage p_vccstpwrgdsx_vox_offset = 0V;
	Double p_pm_down_vil_ratio = 0;
	Voltage p_pm_down_vil_offset = 0V;
	Double p_pm_down_vih_ratio = 1;
	Voltage p_pm_down_vih_offset = 0V;
	Double p_pm_down_vox_ratio = 0.5;
	Voltage p_pm_down_vox_offset = 0V;
	Double p_pm_sync_vil_ratio = 0;
	Voltage p_pm_sync_vil_offset = 0V;
	Double p_pm_sync_vih_ratio = 1;
	Voltage p_pm_sync_vih_offset = 0V;
	Double p_pm_sync_vox_ratio = 0.5;
	Voltage p_pm_sync_vox_offset = 0V;
	Double p_tck_vil_ratio = 0;
	Voltage p_tck_vil_offset = 0V;
	Double p_tck_vih_ratio = 1;
	Voltage p_tck_vih_offset = 0V;
	Double p_tms_vih_ratio = 1;
	Voltage p_tms_vih_offset = 0V;
	Double p_tms_vil_ratio = 0;
	Voltage p_tms_vil_offset = 0V;
	Double p_tdi_vil_ratio = 0;
	Voltage p_tdi_vil_offset = 0V;
	Double p_tdi_vih_ratio = 1;
	Voltage p_tdi_vih_offset = 0V;
	Double p_noa_vil_ratio = 0.6;
	Voltage p_noa_vil_offset = 0V;
	Double p_noa_vih_ratio = 0.72;
	Voltage p_noa_vih_offset = 0V;
	Double p_noa_vox_ratio = 0.5;
	Voltage p_noa_vox_offset = 0V;
	Double p_xdp_vil_ratio = 0;
	Voltage p_xdp_vil_offset = 0V;
	Double p_xdp_vih_ratio = 1;
	Voltage p_xdp_vih_offset = 0V;
	Double p_xdp_vox_ratio = 0.5;
	Voltage p_xdp_vox_offset = 0V;
	Double p_noa_stb_vil_ratio = 0.6;
	Voltage p_noa_stb_vil_offset = 0V;
	Double p_noa_stb_vih_ratio = 0.72;
	Voltage p_noa_stb_vih_offset = 0V;
	Double p_noa_stb_vox_ratio = 0.5;
	Voltage p_noa_stb_vox_offset = 0V;
	Double p_vidsout_vil_ratio = 0.6;
	Voltage p_vidsout_vil_offset = 0V;
	Double p_vidsout_vih_ratio = 0.72;
	Voltage p_vidsout_vih_offset = 0V;
	Double p_vidsout_vox_ratio = 0.5;
	Voltage p_vidsout_vox_offset = 0V;
	Double p_vidalert_vil_ratio = 0;
	Voltage p_vidalert_vil_offset = 0V;
	Double p_vidalert_vih_ratio = 1;
	Voltage p_vidalert_vih_offset = 0V;
	Double p_vidalert_vox_ratio = 0.5;
	Voltage p_vidalert_vox_offset = 0V;
	Double p_vidsck_vil_ratio = 0;
	Voltage p_vidsck_vil_offset = 0V;
	Double p_vidsck_vih_ratio = 1;
	Voltage p_vidsck_vih_offset = 0V;
	Double p_vidsck_vox_ratio = 0.5;
	Voltage p_vidsck_vox_offset = 0V;
	Double p_mbp_vil_ratio = -0.95;
	Voltage p_mbp_vil_offset = 0V;
	Double p_mbp_vih_ratio = 0.95;
	Voltage p_mbp_vih_offset = 0V;
	Double p_mbp_vox_ratio = 0.5;
	Voltage p_mbp_vox_offset = 0V;
	Double p_prdy_vil_ratio = 0;
	Voltage p_prdy_vil_offset = 0V;
	Double p_prdy_vih_ratio = 1;
	Voltage p_prdy_vih_offset = 0V;
	Double p_prdy_vox_ratio = 0.5;
	Voltage p_prdy_vox_offset = 0V;
	Double p_preq_vil_ratio = 0.6;
	Voltage p_preq_vil_offset = 0V;
	Double p_preq_vih_ratio = 0.72;
	Voltage p_preq_vih_offset = 0V;
	Double p_preq_vox_ratio = 0.5;
	Voltage p_preq_vox_offset = 0V;
	Double p_prochot_vil_ratio = 0.6;
	Voltage p_prochot_vil_offset = 0V;
	Double p_prochot_vih_ratio = 0.72;
	Voltage p_prochot_vih_offset = 0V;
	Double p_prochot_vox_ratio = 0.5;
	Voltage p_prochot_vox_offset = 0V;
	Double p_ear_vil_ratio = 0;
	Voltage p_ear_vil_offset = 0V;
	Double p_ear_vih_ratio = 1;
	Voltage p_ear_vih_offset = 0V;
	Double p_ear_vox_ratio = 0.5;
	Voltage p_ear_vox_offset = 0V;
	Double p_caterr_vil_ratio = 0;
	Voltage p_caterr_vil_offset = 0V;
	Double p_caterr_vih_ratio = 1;
	Voltage p_caterr_vih_offset = 0V;
	Double p_caterr_vox_ratio = 0.5;
	Voltage p_caterr_vox_offset = 0V;
	Double p_pch2cpu_vil_ratio = 0;
	Voltage p_pch2cpu_vil_offset = 0V;
	Double p_pch2cpu_vih_ratio = 1;
	Voltage p_pch2cpu_vih_offset = 0V;
	Double p_pch2cpu_vox_ratio = 0.5;
	Voltage p_pch2cpu_vox_offset = 0V;
	Double p_cpu2pch_vil_ratio = 0;
	Voltage p_cpu2pch_vil_offset = 0V;
	Double p_cpu2pch_vih_ratio = 1;
	Voltage p_cpu2pch_vih_offset = 0V;
	Double p_cpu2pch_vox_ratio = 0.5;
	Voltage p_cpu2pch_vox_offset = 0V;
	Double p_tdo_vox_ratio = 0.5;
	Voltage p_tdo_vox_offset = 0V;
	Double p_thermtrip_vil_ratio = 0;
	Voltage p_thermtrip_vil_offset = 0V;
	Double p_thermtrip_vih_ratio = 1;
	Voltage p_thermtrip_vih_offset = 0V;
	Double p_thermtrip_vox_ratio = 0.5;
	Voltage p_thermtrip_vox_offset = 0V;
	Double p_dekelx4_rx_vil_ratio = 0;
	Double p_dekelx4_rx_vih_ratio = 1;
	Voltage p_dekelx4_rx_offset = 0V;
	Double p_dekelx4_rx_vox_ratio = 0.5;
	Voltage p_dekelx4_rx_vox_offset = 0V;
	Double p_dekelx4_tx_vil_ratio = 0;
	Voltage p_dekelx4_tx_vil_offset = 0V;
	Double p_dekelx4_tx_vih_ratio = 1;
	Voltage p_dekelx4_tx_vih_offset = 0V;
	Double p_dekelx4_tx_vox_ratio = 0.5;
	Voltage p_dekelx4_tx_vox_offset = 0V;
	Double p_pciex16_rx_vil_ratio = 0;
	Double p_pciex16_rx_vih_ratio = 1;
	Voltage p_pciex16_rx_offset = 0V;
	Double p_pciex16_rx_vox_ratio = 0.5;
	Voltage p_pciex16_rx_vox_offset = 0V;
	Double p_pciex16_tx_vil_ratio = 0;
	Voltage p_pciex16_tx_vil_offset = 0V;
	Double p_pciex16_tx_vih_ratio = 1;
	Voltage p_pciex16_tx_vih_offset = 0V;
	Double p_pciex16_tx_vox_ratio = 0.5;
	Voltage p_pciex16_tx_vox_offset = 0V;
	Double p_ddi_vil_ratio = 0;
	Voltage p_ddi_vil_offset = 0V;
	Double p_ddi_vih_ratio = 1;
	Voltage p_ddi_vih_offset = 0V;
	Double p_ddi_vox_ratio = 0.5;
	Voltage p_ddi_vox_offset = 0V;
	Double p_ddi_aux_vil_ratio = 0;
	Voltage p_ddi_aux_vil_offset = 0V;
	Double p_ddi_aux_vih_ratio = 1;
	Voltage p_ddi_aux_vih_offset = 0V;
	Double p_ddi_aux_vox_ratio = 0.5;
	Voltage p_ddi_aux_vox_offset = 0V;
	Double p_vcc1p05_vref_ratio = 1;
	Voltage p_vcc1p05_vref_offset = 0V;
	Double p_vccana_vref_ratio = 0.5;
	Voltage p_vccana_vref_offset = 0V;
	Double p_view_pins_vil_ratio = 0;
	Voltage p_view_pins_vil_offset = 0V;
	Double p_view_pins_vih_ratio = 1;
	Voltage p_view_pins_vih_offset = 0V;
	Double p_view_pins_vox_ratio = 0.5;
	Voltage p_view_pins_vox_offset = 0V;
	Double p_dmi_vil_ratio = 0;
	Double p_dmi_vih_ratio = 1;
	Voltage p_dmi_offset = 0V;
	Double p_dmi_vox_ratio = 0.5;
	Voltage p_dmi_vox_offset = 0V;
	Double p_aud_vil_ratio = 0;
	Voltage p_aud_vil_offset = 0V;
	Double p_aud_vih_ratio = 1;
	Voltage p_aud_vih_offset = 0V;
	Double p_aud_vox_ratio = 0.5;
	Voltage p_aud_vox_offset = 0V;
	Double p_clkxtal_n_vil_ratio = 0;
	Voltage p_clkxtal_n_vil_offset = 0V;
	Double p_clkxtal_n_vih_ratio = 1;
	Voltage p_clkxtal_n_vih_offset = 0V;
	Double p_clkxtal_p_vil_ratio = 0;
	Voltage p_clkxtal_p_vil_offset = 0V;
	Double p_clkxtal_p_vih_ratio = 1;
	Voltage p_clkxtal_p_vih_offset = 0V;
	Double p_rtcclk_vil_ratio = 0;
	Voltage p_rtcclk_vil_offset = 0V;
	Double p_rtcclk_vih_ratio = 1;
	Voltage p_rtcclk_vih_offset = 0V;
	Double p_peci_vox_ratio = 0.5;
	Voltage p_peci_vox_offset = 0V;
	Double p_peci_vil_ratio = 0;
	Voltage p_peci_vil_offset = 0V;
	Double p_peci_vih_ratio = 1;
	Voltage p_peci_vih_offset = 0V;
	Double p_pltrst_cpub_vox_ratio = 0.5;
	Voltage p_pltrst_cpub_vox_offset = 0V;
	Double p_pltrst_cpub_vil_ratio = 0;
	Voltage p_pltrst_cpub_vil_offset = 0V;
	Double p_pltrst_cpub_vih_ratio = 1;
	Voltage p_pltrst_cpub_vih_offset = 0V;
	Double p_dsi_de_vox_ratio = 0.5;
	Voltage p_dsi_de_vox_offset = 0V;
	Double p_dsi_de_vil_ratio = 0;
	Voltage p_dsi_de_vil_offset = 0V;
	Double p_dsi_de_vih_ratio = 1;
	Voltage p_dsi_de_vih_offset = 0V;
	Double p_peg_view_vox_ratio = 0.5;
	Voltage p_peg_view_vox_offset = 0V;
	Double p_peg_view_vil_ratio = 0;
	Voltage p_peg_view_vil_offset = 0V;
	Double p_peg_view_vih_ratio = 1;
	Voltage p_peg_view_vih_offset = 0V;
	Voltage c_aud_vih = p_vccana_spec*p_aud_vih_ratio+p_aud_vih_offset;
	Voltage c_aud_vil = p_vccana_spec*p_aud_vil_ratio-p_aud_vil_offset;
	Voltage c_aud_vox = p_vccana_spec*p_aud_vox_ratio+p_aud_vox_offset;
	Voltage c_bclk_n_vih = p_vcc1p05_spec*p_bclk_n_vih_ratio+p_bclk_n_vih_offset;
	Voltage c_bclk_n_vil = p_vcc1p05_spec*p_bclk_n_vil_ratio-p_bclk_n_vil_offset+p_vccsa_spec*0;
	Voltage c_bclk_p_vih = p_vcc1p05_spec*p_bclk_p_vih_ratio+p_bclk_p_vih_offset;
	Voltage c_bclk_p_vil = p_vcc1p05_spec*p_bclk_p_vil_ratio-p_bclk_p_vil_offset;
	Voltage c_caterr_vih = p_vcc1p05_spec*p_caterr_vih_ratio+p_caterr_vih_offset;
	Voltage c_caterr_vil = p_vcc1p05_spec*p_caterr_vil_ratio-p_caterr_vil_offset;
	Voltage c_caterr_vox = p_vcc1p05_spec*p_caterr_vox_ratio+p_caterr_vox_offset;
	Voltage c_clkxtal_n_vih = p_vcc1p05_spec*p_clkxtal_n_vih_ratio+p_clkxtal_n_vih_offset;
	Voltage c_clkxtal_n_vil = p_vcc1p05_spec*p_clkxtal_n_vil_ratio-p_clkxtal_n_vil_offset;
	Voltage c_clkxtal_p_vih = p_vcc1p05_spec*p_clkxtal_p_vih_ratio+p_clkxtal_p_vih_offset;
	Voltage c_clkxtal_p_vil = p_vcc1p05_spec*p_clkxtal_p_vil_ratio-p_clkxtal_p_vil_offset;
	Voltage c_cpu2pch_vih = p_vccana_spec*p_cpu2pch_vih_ratio+p_cpu2pch_vih_offset;
	Voltage c_cpu2pch_vil = p_vccana_spec*p_cpu2pch_vil_ratio-p_cpu2pch_vil_offset;
	Voltage c_cpu2pch_vox = p_vccana_spec*p_cpu2pch_vox_ratio+p_cpu2pch_vox_offset;
	Voltage c_ddi_all_pins_vih = p_vccana_spec*p_ddi_vih_ratio+p_ddi_vih_offset;
	Voltage c_ddi_all_pins_vil = p_vccana_spec*p_ddi_vil_ratio-p_ddi_vil_offset;
	Voltage c_ddi_all_pins_vox = p_vccana_spec*p_ddi_vox_ratio+p_ddi_vox_offset;
	Voltage c_ddi_aux_vih = p_vccana_spec*p_ddi_aux_vih_ratio+p_ddi_aux_vih_offset;
	Voltage c_ddi_aux_vil = p_vccana_spec*p_ddi_aux_vil_ratio-p_ddi_aux_vil_offset;
	Voltage c_ddi_aux_vox = p_vccana_spec*p_ddi_aux_vox_ratio+p_ddi_aux_vox_offset;
	Voltage c_ddr_clk_vih = p_vccddq_spec*p_ddr_clk_vih_ratio+p_ddr_clk_vih_offset;
	Voltage c_ddr_clk_vil = p_vccddq_spec*p_ddr_clk_vil_ratio-p_ddr_clk_vil_offset;
	Voltage c_ddr_clk_vox = p_vccddq_spec*p_ddr_clk_vox_ratio-p_ddr_clk_vox_offset;
	Voltage c_ddr_cmd_term_vref = p_ddr_cmd_term_ovrd_spec;
	Voltage c_ddr_cmd_vih = p_vccddq_spec*p_ddr_cmd_vih_ratio+p_ddr_cmd_vih_offset;
	Voltage c_ddr_cmd_vil = p_vccddq_spec*p_ddr_cmd_vil_ratio-p_ddr_cmd_vil_offset;
	Voltage c_ddr_cmd_vox = p_vccddq_spec*p_ddr_cmd_vox_ratio-p_ddr_cmd_vox_offset;
	Voltage c_ddr_data_term_vref = p_ddr_data_term_ovrd_spec;
	Voltage c_ddr_data_vih = p_vccddq_spec*p_ddr_data_vih_ratio+p_ddr_data_vih_offset;
	Voltage c_ddr_data_vil = p_vccddq_spec*p_ddr_data_vil_ratio-p_ddr_data_vil_offset;
	Voltage c_ddr_data_vox = p_vccddq_spec*p_ddr_data_vox_ratio-p_ddr_data_vox_offset;
	Voltage c_ddr_dqs_vih = p_vccddq_spec*p_ddr_dqs_vih_ratio+p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vil = p_vccddq_spec*p_ddr_dqs_vil_ratio-p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vox = p_vccddq_spec*p_ddr_dqs_vox_ratio-p_ddr_dqs_vox_offset;
	Voltage c_ddr_misc_vih = p_vccddq_spec*p_ddr_misc_vih_ratio+p_ddr_misc_vih_offset;
	Voltage c_ddr_misc_vil = p_vccddq_spec*p_ddr_misc_vil_ratio-p_ddr_misc_vil_offset;
	Voltage c_ddr_misc_vox = p_vccddq_spec*p_ddr_misc_vox_ratio-p_ddr_misc_vox_offset;
	Voltage c_ddr_strb_term_vref = p_ddr_strb_term_ovrd_spec;
	Voltage c_ddr_vref_vih = p_vccddq_spec*p_ddr_vref_vih_ratio+p_ddr_vref_vih_offset;
	Voltage c_ddr_vref_vil = p_vccddq_spec*p_ddr_vref_vil_ratio+p_ddr_vref_vil_offset;
	Voltage c_ddr_vref_vox = p_vccddq_spec*p_ddr_vref_vox_ratio+p_ddr_vref_vox_offset;
	Voltage c_dekeldmi_term_vref = p_vccana_spec*0.5;
	Voltage c_dekelpciex16_term_vref = p_vccana_spec*0.5;
	Voltage c_dekelpciex4_term_vref = p_vccana_spec*0.5;
	Voltage c_dekelx4_rx_vih = p_vccana_spec*p_dekelx4_rx_vih_ratio+p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vil = p_vccana_spec*p_dekelx4_rx_vil_ratio-p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vox = p_vccana_spec*p_dekelx4_rx_vox_ratio+p_dekelx4_rx_vox_offset;
	Voltage c_dekelx4_tx_vih = p_vccana_spec*p_dekelx4_tx_vih_ratio+p_dekelx4_tx_vih_offset;
	Voltage c_dekelx4_tx_vil = p_vccana_spec*p_dekelx4_tx_vil_ratio-p_dekelx4_tx_vil_offset;
	Voltage c_dekelx4_tx_vox = p_vccana_spec*p_dekelx4_tx_vox_ratio+p_dekelx4_tx_vox_offset;
	Voltage c_dmi_vih = p_vccana_spec*p_dmi_vih_ratio+p_dmi_offset;
	Voltage c_dmi_vil = p_vccana_spec*p_dmi_vil_ratio-p_dmi_offset;
	Voltage c_dmi_vox = p_vccana_spec*p_dmi_vox_ratio+p_dmi_vox_offset;
	Voltage c_dsi_de_vih = p_vccana_spec*p_dsi_de_vih_ratio+p_dsi_de_vih_offset;
	Voltage c_dsi_de_vil = p_vccana_spec*p_dsi_de_vil_ratio-p_dsi_de_vil_offset;
	Voltage c_dsi_de_vox = p_vccana_spec*p_dsi_de_vox_ratio+p_dsi_de_vox_offset;
	Voltage c_ear_vih = p_vcc1p05_spec*p_ear_vih_ratio+p_ear_vih_offset;
	Voltage c_ear_vil = p_vcc1p05_spec*p_ear_vil_ratio-p_ear_vil_offset;
	Voltage c_ear_vox = p_vcc1p05_spec*p_ear_vox_ratio+p_ear_vox_offset;
	Voltage c_mbp_vih = p_vccana_spec*p_mbp_vih_ratio+p_mbp_vih_offset;
	Voltage c_mbp_vil = p_vccana_spec*p_mbp_vil_ratio-p_mbp_vil_offset;
	Voltage c_mbp_vox = p_vccana_spec*p_mbp_vox_ratio-p_mbp_vox_offset;
	Voltage c_noa_stb_vih = p_vccana_spec*p_noa_stb_vih_ratio+p_noa_stb_vih_offset;
	Voltage c_noa_stb_vil = p_vccana_spec*p_noa_stb_vil_ratio-p_noa_stb_vil_offset;
	Voltage c_noa_stb_vox = p_vccana_spec*p_noa_stb_vox_ratio+p_noa_stb_vox_offset;
	Voltage c_noa_vih = p_vccana_spec*p_noa_vih_ratio+p_noa_vih_offset;
	Voltage c_noa_vil = p_vccana_spec*p_noa_vil_ratio-p_noa_vil_offset;
	Voltage c_noa_vox = p_vccana_spec*p_noa_vox_ratio+p_noa_vox_offset;
	Voltage c_pch2cpu_vih = p_vccana_spec*p_pch2cpu_vih_ratio+p_pch2cpu_vih_offset;
	Voltage c_pch2cpu_vil = p_vccana_spec*p_pch2cpu_vil_ratio-p_pch2cpu_vil_offset;
	Voltage c_pch2cpu_vox = p_vccana_spec*p_pch2cpu_vox_ratio+p_pch2cpu_vox_offset;
	Voltage c_pciex16_rx_vih = p_vccana_spec*p_pciex16_rx_vih_ratio+p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vil = p_vccana_spec*p_pciex16_rx_vil_ratio-p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vox = p_vccana_spec*p_pciex16_rx_vox_ratio+p_pciex16_rx_vox_offset;
	Voltage c_pciex16_tx_vih = p_vccana_spec*p_pciex16_tx_vih_ratio+p_pciex16_tx_vih_offset;
	Voltage c_pciex16_tx_vil = p_vccana_spec*p_pciex16_tx_vil_ratio-p_pciex16_tx_vil_offset;
	Voltage c_pciex16_tx_vox = p_vccana_spec*p_pciex16_tx_vox_ratio+p_pciex16_tx_vox_offset;
	Voltage c_peci_vih = p_vcc1p05_spec*p_peci_vih_ratio+p_peci_vih_offset;
	Voltage c_peci_vil = p_vcc1p05_spec*p_peci_vil_ratio-p_peci_vil_offset;
	Voltage c_peci_vox = p_vcc1p05_spec*p_peci_vox_ratio+p_peci_vox_offset;
	Voltage c_peg_view_vih = p_vccana_spec*p_peg_view_vih_ratio+p_peg_view_vih_offset;
	Voltage c_peg_view_vil = p_vccana_spec*p_peg_view_vil_ratio-p_peg_view_vil_offset;
	Voltage c_peg_view_vox = p_vccana_spec*p_peg_view_vox_ratio+p_peg_view_vox_offset;
	Voltage c_pltrst_cpub_vih = p_vcc1p05_spec*p_pltrst_cpub_vih_ratio+p_pltrst_cpub_vih_offset;
	Voltage c_pltrst_cpub_vil = p_vcc1p05_spec*p_pltrst_cpub_vil_ratio-p_pltrst_cpub_vil_offset;
	Voltage c_pltrst_cpub_vox = p_vcc1p05_spec*p_pltrst_cpub_vox_ratio+p_pltrst_cpub_vox_offset;
	Voltage c_pm_down_vih = p_vcc1p05_spec*p_pm_down_vih_ratio+p_pm_down_vih_offset;
	Voltage c_pm_down_vil = p_vcc1p05_spec*p_pm_down_vil_ratio-p_pm_down_vil_offset;
	Voltage c_pm_down_vox = p_vcc1p05_spec*p_pm_down_vox_ratio+p_pm_down_vox_offset;
	Voltage c_pm_sync_vih = p_vcc1p05_spec*p_pm_sync_vih_ratio+p_pm_sync_vih_offset;
	Voltage c_pm_sync_vil = p_vcc1p05_spec*p_pm_sync_vil_ratio-p_pm_sync_vil_offset;
	Voltage c_pm_sync_vox = p_vcc1p05_spec*p_pm_sync_vox_ratio+p_pm_sync_vox_offset;
	Voltage c_prdy_vih = p_vcc1p05_spec*p_prdy_vih_ratio+p_prdy_vih_offset;
	Voltage c_prdy_vil = p_vcc1p05_spec*p_prdy_vil_ratio-p_prdy_vil_offset;
	Voltage c_prdy_vox = p_vcc1p05_spec*p_prdy_vox_ratio+p_prdy_vox_offset;
	Voltage c_preq_vih = p_vcc1p05_spec*p_preq_vih_ratio+p_preq_vih_offset;
	Voltage c_preq_vil = p_vcc1p05_spec*p_preq_vil_ratio-p_preq_vil_offset;
	Voltage c_preq_vox = p_vcc1p05_spec*p_preq_vox_ratio+p_preq_vox_offset;
	Voltage c_prochot_vih = p_vcc1p05_spec*p_prochot_vih_ratio+p_prochot_vih_offset;
	Voltage c_prochot_vil = p_vcc1p05_spec*p_prochot_vil_ratio-p_prochot_vil_offset;
	Voltage c_prochot_vox = p_vcc1p05_spec*p_prochot_vox_ratio-p_prochot_vox_offset;
	Voltage c_pwrgd_vih = p_vcc1p05_spec*p_pwrgd_vih_ratio+p_pwrgd_vih_offset;
	Voltage c_pwrgd_vil = p_vcc1p05_spec*p_pwrgd_vil_ratio-p_pwrgd_vil_offset;
	Voltage c_pwrgd_vox = p_vcc1p05_spec*p_pwrgd_vox_ratio+p_pwrgd_vox_offset;
	Voltage c_rtcclk_vih = p_vcc1p05_spec*p_rtcclk_vih_ratio+p_rtcclk_vih_offset;
	Voltage c_rtcclk_vil = p_vcc1p05_spec*p_rtcclk_vil_ratio-p_rtcclk_vil_offset;
	Voltage c_tck_vih = p_vcc1p05_spec*p_tck_vih_ratio+p_tck_vih_offset;
	Voltage c_tck_vil = p_vcc1p05_spec*p_tck_vil_ratio-p_tck_vil_offset;
	Voltage c_tdi_vih = p_vcc1p05_spec*p_tdi_vih_ratio+p_tdi_vih_offset;
	Voltage c_tdi_vil = p_vcc1p05_spec*p_tdi_vil_ratio-p_tdi_vil_offset;
	Voltage c_tdo_vox = p_vcc1p05_spec*p_tdo_vox_ratio-p_tdo_vox_offset;
	Voltage c_thermtrip_vih = p_vcc1p05_spec*p_thermtrip_vih_ratio+p_thermtrip_vih_offset;
	Voltage c_thermtrip_vil = p_vcc1p05_spec*p_thermtrip_vil_ratio-p_thermtrip_vil_offset;
	Voltage c_thermtrip_vox = p_vcc1p05_spec*p_thermtrip_vox_ratio+p_thermtrip_vox_offset;
	Voltage c_tms_vih = p_vcc1p05_spec*p_tms_vih_ratio+p_tms_vih_offset;
	Voltage c_tms_vil = p_vcc1p05_spec*p_tms_vil_ratio-p_tms_vil_offset;
	Voltage c_trstb_vih = p_vcc1p05_spec*p_trstb_vih_ratio+p_trstb_vih_offset;
	Voltage c_trstb_vil = p_vcc1p05_spec*p_trstb_vil_ratio-p_trstb_vil_offset;
	Voltage c_trstb_vox = p_vcc1p05_spec*p_trstb_vox_ratio+p_trstb_vox_offset;
	Voltage c_vcc1p05_vref = p_vcc1p05_spec*p_vcc1p05_vref_ratio+p_vcc1p05_vref_offset;
	Voltage c_vccana_vref = p_vccana_spec*p_vccana_vref_ratio+p_vccana_vref_offset;
	Voltage c_vccstpwrgd_vih = p_vcc1p05_spec*p_vccstpwrgd_vih_ratio+p_vccstpwrgd_vih_offset;
	Voltage c_vccstpwrgd_vil = p_vcc1p05_spec*p_vccstpwrgd_vil_ratio-p_vccstpwrgd_vil_offset;
	Voltage c_vccstpwrgd_vox = p_vcc1p05_spec*p_vccstpwrgd_vox_ratio+p_vccstpwrgd_vox_offset;
	Voltage c_vccstpwrgdsx_vih = p_vcc1p05_spec*p_vccstpwrgdsx_vih_ratio+p_vccstpwrgdsx_vih_offset;
	Voltage c_vccstpwrgdsx_vil = p_vcc1p05_spec*p_vccstpwrgdsx_vil_ratio-p_vccstpwrgdsx_vil_offset;
	Voltage c_vccstpwrgdsx_vox = p_vcc1p05_spec*p_vccstpwrgdsx_vox_ratio+p_vccstpwrgdsx_vox_offset;
	Voltage c_vidalert_vih = p_vcc1p05_spec*p_vidalert_vih_ratio+p_vidalert_vih_offset;
	Voltage c_vidalert_vil = p_vcc1p05_spec*p_vidalert_vil_ratio-p_vidalert_vil_offset;
	Voltage c_vidalert_vox = p_vcc1p05_spec*p_vidalert_vox_ratio+p_vidalert_vox_offset;
	Voltage c_vidsck_vih = p_vcc1p05_spec*p_vidsck_vih_ratio+p_vidsck_vih_offset;
	Voltage c_vidsck_vil = p_vcc1p05_spec*p_vidsck_vil_ratio-p_vidsck_vil_offset;
	Voltage c_vidsck_vox = p_vcc1p05_spec*p_vidsck_vox_ratio+p_vidsck_vox_offset;
	Voltage c_vidsout_vih = p_vcc1p05_spec*p_vidsout_vih_ratio+p_vidsout_vih_offset;
	Voltage c_vidsout_vil = p_vcc1p05_spec*p_vidsout_vil_ratio-p_vidsout_vil_offset;
	Voltage c_vidsout_vox = p_vcc1p05_spec*p_vidsout_vox_ratio+p_vidsout_vox_offset;
	Voltage c_view_pins_vih = p_vccddq_spec*p_view_pins_vih_ratio+p_view_pins_vih_offset;
	Voltage c_view_pins_vil = p_vccddq_spec*p_view_pins_vil_ratio+p_view_pins_vil_offset;
	Voltage c_view_pins_vox = p_vccddq_spec*p_view_pins_vox_ratio+p_view_pins_vox_offset;
	Voltage c_xdp_vih = p_vccana_spec*p_xdp_vih_ratio+p_xdp_vih_offset;
	Voltage c_xdp_vil = p_vccana_spec*p_xdp_vil_ratio-p_xdp_vil_offset;
	Voltage c_xdp_vox = p_vccana_spec*p_xdp_vox_ratio+p_xdp_vox_offset;
}

SpecificationSet SBF_SIO_TERMMODE_OFF_BFUNC (max_lvl,min_lvl,nom_lvl)
{
	Voltage p_vccin_spec = 1.02,0.98,1V;
	Voltage p_vccin_aux_spec = 1.89V,1.62V,1.8V;
	Voltage p_vccgt_spec = 1.02,0.98,1V;
	Voltage p_vccdd2_spec = 1.26,1.14V,1.2V;
	Voltage p_vcc1p8a_spec = 1.87V,1.72V,1.8V;
	Voltage p_vcc1p05_spec = 1.10V,1V,1.05V;
	Voltage p_vccfpgm0_spec = 1.05V;
	Voltage p_vccfpgm1_spec = 1.05V;
	Voltage p_xdp_vref_spec = 1.10V,1V,1.05V;
	Voltage p_vccana_spec = 1V;
	Voltage p_vccsa_spec = 0.95V;
	Voltage p_vccddq_spec = 1.26V,1.14V,1.2V;
	Double p_bclk_p_vil_ratio = 0.5;
	Voltage p_bclk_p_vil_offset = 0V;
	Double p_bclk_p_vih_ratio = 0.5;
	Voltage p_bclk_p_vih_offset = 0V;
	Double p_bclk_n_vil_ratio = 0V;
	Voltage p_bclk_n_vil_offset = 0V;
	Double p_bclk_n_vih_ratio = 1V;
	Voltage p_bclk_n_vih_offset = 0V;
	Voltage p_ddr_data_term_ovrd_spec = 0.6V;
	Voltage p_ddr_strb_term_ovrd_spec = 0.6V;
	Voltage p_ddr_cmd_term_ovrd_spec = 0.6V;
	Double p_ddr_clk_vil_ratio = 0;
	Voltage p_ddr_clk_vil_offset = 0V;
	Double p_ddr_clk_vih_ratio = 1;
	Voltage p_ddr_clk_vih_offset = 0V;
	Double p_ddr_clk_vox_ratio = 0.5;
	Voltage p_ddr_clk_vox_offset = 0V;
	Double p_ddr_data_vil_ratio = 0;
	Voltage p_ddr_data_vil_offset = 0V;
	Double p_ddr_data_vih_ratio = 1;
	Voltage p_ddr_data_vih_offset = 0V;
	Double p_ddr_data_vox_ratio = 0.5;
	Voltage p_ddr_data_vox_offset = 0V;
	Double p_ddr_dqs_vil_ratio = 0;
	Double p_ddr_dqs_vih_ratio = 1;
	Voltage p_ddr_dqs_offset = 0V;
	Double p_ddr_dqs_vox_ratio = 0.5;
	Voltage p_ddr_dqs_vox_offset = 0V;
	Double p_ddr_cmd_vil_ratio = 0;
	Voltage p_ddr_cmd_vil_offset = 0V;
	Double p_ddr_cmd_vih_ratio = 1;
	Voltage p_ddr_cmd_vih_offset = 0V;
	Double p_ddr_cmd_vox_ratio = 0.5;
	Voltage p_ddr_cmd_vox_offset = 0V;
	Double p_ddr_misc_vil_ratio = 0;
	Voltage p_ddr_misc_vil_offset = 0V;
	Double p_ddr_misc_vih_ratio = 1;
	Voltage p_ddr_misc_vih_offset = 0V;
	Double p_ddr_misc_vox_ratio = 0.5;
	Voltage p_ddr_misc_vox_offset = 0V;
	Double p_ddr_vref_vil_ratio = 0;
	Voltage p_ddr_vref_vil_offset = 0V;
	Double p_ddr_vref_vih_ratio = 1;
	Voltage p_ddr_vref_vih_offset = 0V;
	Double p_ddr_vref_vox_ratio = 0.5;
	Voltage p_ddr_vref_vox_offset = 0V;
	Double p_pwrgd_vil_ratio = 0;
	Voltage p_pwrgd_vil_offset = 0V;
	Double p_pwrgd_vih_ratio = 1;
	Voltage p_pwrgd_vih_offset = 0V;
	Double p_pwrgd_vox_ratio = 0.5;
	Voltage p_pwrgd_vox_offset = 0V;
	Double p_trstb_vil_ratio = 0;
	Voltage p_trstb_vil_offset = 0V;
	Double p_trstb_vih_ratio = 1;
	Voltage p_trstb_vih_offset = 0V;
	Double p_trstb_vox_ratio = 0.5;
	Voltage p_trstb_vox_offset = 0V;
	Double p_vccstpwrgd_vil_ratio = 0;
	Voltage p_vccstpwrgd_vil_offset = 0V;
	Double p_vccstpwrgd_vih_ratio = 1;
	Voltage p_vccstpwrgd_vih_offset = 0V;
	Double p_vccstpwrgd_vox_ratio = 0.5;
	Voltage p_vccstpwrgd_vox_offset = 0V;
	Double p_vccstpwrgdsx_vil_ratio = 0;
	Voltage p_vccstpwrgdsx_vil_offset = 0V;
	Double p_vccstpwrgdsx_vih_ratio = 1;
	Voltage p_vccstpwrgdsx_vih_offset = 0V;
	Double p_vccstpwrgdsx_vox_ratio = 0.5;
	Voltage p_vccstpwrgdsx_vox_offset = 0V;
	Double p_pm_down_vil_ratio = 0;
	Voltage p_pm_down_vil_offset = 0V;
	Double p_pm_down_vih_ratio = 1;
	Voltage p_pm_down_vih_offset = 0V;
	Double p_pm_down_vox_ratio = 0.5;
	Voltage p_pm_down_vox_offset = 0V;
	Double p_pm_sync_vil_ratio = 0;
	Voltage p_pm_sync_vil_offset = 0V;
	Double p_pm_sync_vih_ratio = 1;
	Voltage p_pm_sync_vih_offset = 0V;
	Double p_pm_sync_vox_ratio = 0.5;
	Voltage p_pm_sync_vox_offset = 0V;
	Double p_tck_vil_ratio = 0;
	Voltage p_tck_vil_offset = 0V;
	Double p_tck_vih_ratio = 1;
	Voltage p_tck_vih_offset = 0V;
	Double p_tms_vih_ratio = 1;
	Voltage p_tms_vih_offset = 0V;
	Double p_tms_vil_ratio = 0;
	Voltage p_tms_vil_offset = 0V;
	Double p_tdi_vil_ratio = 0;
	Voltage p_tdi_vil_offset = 0V;
	Double p_tdi_vih_ratio = 1;
	Voltage p_tdi_vih_offset = 0V;
	Double p_noa_vil_ratio = 0.6;
	Voltage p_noa_vil_offset = 0V;
	Double p_noa_vih_ratio = 0.72;
	Voltage p_noa_vih_offset = 0V;
	Double p_noa_vox_ratio = 0.5;
	Voltage p_noa_vox_offset = 0V;
	Double p_xdp_vil_ratio = 0;
	Voltage p_xdp_vil_offset = 0V;
	Double p_xdp_vih_ratio = 1;
	Voltage p_xdp_vih_offset = 0V;
	Double p_xdp_vox_ratio = 0.5;
	Voltage p_xdp_vox_offset = 0V;
	Double p_noa_stb_vil_ratio = 0.6;
	Voltage p_noa_stb_vil_offset = 0V;
	Double p_noa_stb_vih_ratio = 0.72;
	Voltage p_noa_stb_vih_offset = 0V;
	Double p_noa_stb_vox_ratio = 0.5;
	Voltage p_noa_stb_vox_offset = 0V;
	Double p_vidsout_vil_ratio = 0.6;
	Voltage p_vidsout_vil_offset = 0V;
	Double p_vidsout_vih_ratio = 0.72;
	Voltage p_vidsout_vih_offset = 0V;
	Double p_vidsout_vox_ratio = 0.5;
	Voltage p_vidsout_vox_offset = 0V;
	Double p_vidalert_vil_ratio = 0;
	Voltage p_vidalert_vil_offset = 0V;
	Double p_vidalert_vih_ratio = 1;
	Voltage p_vidalert_vih_offset = 0V;
	Double p_vidalert_vox_ratio = 0.5;
	Voltage p_vidalert_vox_offset = 0V;
	Double p_vidsck_vil_ratio = 0;
	Voltage p_vidsck_vil_offset = 0V;
	Double p_vidsck_vih_ratio = 1;
	Voltage p_vidsck_vih_offset = 0V;
	Double p_vidsck_vox_ratio = 0.5;
	Voltage p_vidsck_vox_offset = 0V;
	Double p_mbp_vil_ratio = -0.95;
	Voltage p_mbp_vil_offset = 0V;
	Double p_mbp_vih_ratio = 0.95;
	Voltage p_mbp_vih_offset = 0V;
	Double p_mbp_vox_ratio = 0.5;
	Voltage p_mbp_vox_offset = 0V;
	Double p_prdy_vil_ratio = 0;
	Voltage p_prdy_vil_offset = 0V;
	Double p_prdy_vih_ratio = 1;
	Voltage p_prdy_vih_offset = 0V;
	Double p_prdy_vox_ratio = 0.5;
	Voltage p_prdy_vox_offset = 0V;
	Double p_preq_vil_ratio = 0.6;
	Voltage p_preq_vil_offset = 0V;
	Double p_preq_vih_ratio = 0.72;
	Voltage p_preq_vih_offset = 0V;
	Double p_preq_vox_ratio = 0.5;
	Voltage p_preq_vox_offset = 0V;
	Double p_prochot_vil_ratio = 0.6;
	Voltage p_prochot_vil_offset = 0V;
	Double p_prochot_vih_ratio = 0.72;
	Voltage p_prochot_vih_offset = 0V;
	Double p_prochot_vox_ratio = 0.5;
	Voltage p_prochot_vox_offset = 0V;
	Double p_ear_vil_ratio = 0;
	Voltage p_ear_vil_offset = 0V;
	Double p_ear_vih_ratio = 1;
	Voltage p_ear_vih_offset = 0V;
	Double p_ear_vox_ratio = 0.5;
	Voltage p_ear_vox_offset = 0V;
	Double p_caterr_vil_ratio = 0;
	Voltage p_caterr_vil_offset = 0V;
	Double p_caterr_vih_ratio = 1;
	Voltage p_caterr_vih_offset = 0V;
	Double p_caterr_vox_ratio = 0.5;
	Voltage p_caterr_vox_offset = 0V;
	Double p_pch2cpu_vil_ratio = 0;
	Voltage p_pch2cpu_vil_offset = 0V;
	Double p_pch2cpu_vih_ratio = 1;
	Voltage p_pch2cpu_vih_offset = 0V;
	Double p_pch2cpu_vox_ratio = 0.5;
	Voltage p_pch2cpu_vox_offset = 0V;
	Double p_cpu2pch_vil_ratio = 0;
	Voltage p_cpu2pch_vil_offset = 0V;
	Double p_cpu2pch_vih_ratio = 1;
	Voltage p_cpu2pch_vih_offset = 0V;
	Double p_cpu2pch_vox_ratio = 0.5;
	Voltage p_cpu2pch_vox_offset = 0V;
	Double p_tdo_vox_ratio = 0.5;
	Voltage p_tdo_vox_offset = 0V;
	Double p_thermtrip_vil_ratio = 0;
	Voltage p_thermtrip_vil_offset = 0V;
	Double p_thermtrip_vih_ratio = 1;
	Voltage p_thermtrip_vih_offset = 0V;
	Double p_thermtrip_vox_ratio = 0.5;
	Voltage p_thermtrip_vox_offset = 0V;
	Double p_dekelx4_rx_vil_ratio = 0;
	Double p_dekelx4_rx_vih_ratio = 1;
	Voltage p_dekelx4_rx_offset = 0V;
	Double p_dekelx4_rx_vox_ratio = 0.5;
	Voltage p_dekelx4_rx_vox_offset = 0V;
	Double p_dekelx4_tx_vil_ratio = 0;
	Voltage p_dekelx4_tx_vil_offset = 0V;
	Double p_dekelx4_tx_vih_ratio = 1;
	Voltage p_dekelx4_tx_vih_offset = 0V;
	Double p_dekelx4_tx_vox_ratio = 0.5;
	Voltage p_dekelx4_tx_vox_offset = 0V;
	Double p_pciex16_rx_vil_ratio = 0;
	Double p_pciex16_rx_vih_ratio = 1;
	Voltage p_pciex16_rx_offset = 0V;
	Double p_pciex16_rx_vox_ratio = 0.5;
	Voltage p_pciex16_rx_vox_offset = 0V;
	Double p_pciex16_tx_vil_ratio = 0;
	Voltage p_pciex16_tx_vil_offset = 0V;
	Double p_pciex16_tx_vih_ratio = 1;
	Voltage p_pciex16_tx_vih_offset = 0V;
	Double p_pciex16_tx_vox_ratio = 0.5;
	Voltage p_pciex16_tx_vox_offset = 0V;
	Double p_ddi_vil_ratio = 0;
	Voltage p_ddi_vil_offset = 0V;
	Double p_ddi_vih_ratio = 1;
	Voltage p_ddi_vih_offset = 0V;
	Double p_ddi_vox_ratio = 0.5;
	Voltage p_ddi_vox_offset = 0V;
	Double p_ddi_aux_vil_ratio = 0;
	Voltage p_ddi_aux_vil_offset = 0V;
	Double p_ddi_aux_vih_ratio = 1;
	Voltage p_ddi_aux_vih_offset = 0V;
	Double p_ddi_aux_vox_ratio = 0.5;
	Voltage p_ddi_aux_vox_offset = 0V;
	Double p_vcc1p05_vref_ratio = 1;
	Voltage p_vcc1p05_vref_offset = 0V;
	Double p_vccana_vref_ratio = 0.5;
	Voltage p_vccana_vref_offset = 0V;
	Double p_view_pins_vil_ratio = 0;
	Voltage p_view_pins_vil_offset = 0V;
	Double p_view_pins_vih_ratio = 1;
	Voltage p_view_pins_vih_offset = 0V;
	Double p_view_pins_vox_ratio = 0.5;
	Voltage p_view_pins_vox_offset = 0V;
	Double p_dmi_vil_ratio = 0;
	Double p_dmi_vih_ratio = 1;
	Voltage p_dmi_offset = 0V;
	Double p_dmi_vox_ratio = 0.5;
	Voltage p_dmi_vox_offset = 0V;
	Double p_aud_vil_ratio = 0;
	Voltage p_aud_vil_offset = 0V;
	Double p_aud_vih_ratio = 1;
	Voltage p_aud_vih_offset = 0V;
	Double p_aud_vox_ratio = 0.5;
	Voltage p_aud_vox_offset = 0V;
	Double p_clkxtal_n_vil_ratio = 0;
	Voltage p_clkxtal_n_vil_offset = 0V;
	Double p_clkxtal_n_vih_ratio = 1;
	Voltage p_clkxtal_n_vih_offset = 0V;
	Double p_clkxtal_p_vil_ratio = 0;
	Voltage p_clkxtal_p_vil_offset = 0V;
	Double p_clkxtal_p_vih_ratio = 1;
	Voltage p_clkxtal_p_vih_offset = 0V;
	Double p_rtcclk_vil_ratio = 0;
	Voltage p_rtcclk_vil_offset = 0V;
	Double p_rtcclk_vih_ratio = 1;
	Voltage p_rtcclk_vih_offset = 0V;
	Double p_peci_vox_ratio = 0.5;
	Voltage p_peci_vox_offset = 0V;
	Double p_peci_vil_ratio = 0;
	Voltage p_peci_vil_offset = 0V;
	Double p_peci_vih_ratio = 1;
	Voltage p_peci_vih_offset = 0V;
	Double p_pltrst_cpub_vox_ratio = 0.5;
	Voltage p_pltrst_cpub_vox_offset = 0V;
	Double p_pltrst_cpub_vil_ratio = 0;
	Voltage p_pltrst_cpub_vil_offset = 0V;
	Double p_pltrst_cpub_vih_ratio = 1;
	Voltage p_pltrst_cpub_vih_offset = 0V;
	Double p_dsi_de_vox_ratio = 0.5;
	Voltage p_dsi_de_vox_offset = 0V;
	Double p_dsi_de_vil_ratio = 0;
	Voltage p_dsi_de_vil_offset = 0V;
	Double p_dsi_de_vih_ratio = 1;
	Voltage p_dsi_de_vih_offset = 0V;
	Double p_peg_view_vox_ratio = 0.5;
	Voltage p_peg_view_vox_offset = 0V;
	Double p_peg_view_vil_ratio = 0;
	Voltage p_peg_view_vil_offset = 0V;
	Double p_peg_view_vih_ratio = 1;
	Voltage p_peg_view_vih_offset = 0V;
	Voltage c_aud_vih = p_vccana_spec*p_aud_vih_ratio+p_aud_vih_offset;
	Voltage c_aud_vil = p_vccana_spec*p_aud_vil_ratio-p_aud_vil_offset;
	Voltage c_aud_vox = p_vccana_spec*p_aud_vox_ratio+p_aud_vox_offset;
	Voltage c_bclk_n_vih = p_vcc1p05_spec*p_bclk_n_vih_ratio+p_bclk_n_vih_offset;
	Voltage c_bclk_n_vil = p_vcc1p05_spec*p_bclk_n_vil_ratio-p_bclk_n_vil_offset+p_vccsa_spec*0;
	Voltage c_bclk_p_vih = p_vcc1p05_spec*p_bclk_p_vih_ratio+p_bclk_p_vih_offset;
	Voltage c_bclk_p_vil = p_vcc1p05_spec*p_bclk_p_vil_ratio-p_bclk_p_vil_offset;
	Voltage c_caterr_vih = p_vcc1p05_spec*p_caterr_vih_ratio+p_caterr_vih_offset;
	Voltage c_caterr_vil = p_vcc1p05_spec*p_caterr_vil_ratio-p_caterr_vil_offset;
	Voltage c_caterr_vox = p_vcc1p05_spec*p_caterr_vox_ratio+p_caterr_vox_offset;
	Voltage c_clkxtal_n_vih = p_vcc1p05_spec*p_clkxtal_n_vih_ratio+p_clkxtal_n_vih_offset;
	Voltage c_clkxtal_n_vil = p_vcc1p05_spec*p_clkxtal_n_vil_ratio-p_clkxtal_n_vil_offset;
	Voltage c_clkxtal_p_vih = p_vcc1p05_spec*p_clkxtal_p_vih_ratio+p_clkxtal_p_vih_offset;
	Voltage c_clkxtal_p_vil = p_vcc1p05_spec*p_clkxtal_p_vil_ratio-p_clkxtal_p_vil_offset;
	Voltage c_cpu2pch_vih = p_vccana_spec*p_cpu2pch_vih_ratio+p_cpu2pch_vih_offset;
	Voltage c_cpu2pch_vil = p_vccana_spec*p_cpu2pch_vil_ratio-p_cpu2pch_vil_offset;
	Voltage c_cpu2pch_vox = p_vccana_spec*p_cpu2pch_vox_ratio+p_cpu2pch_vox_offset;
	Voltage c_ddi_all_pins_vih = p_vccana_spec*p_ddi_vih_ratio+p_ddi_vih_offset;
	Voltage c_ddi_all_pins_vil = p_vccana_spec*p_ddi_vil_ratio-p_ddi_vil_offset;
	Voltage c_ddi_all_pins_vox = p_vccana_spec*p_ddi_vox_ratio+p_ddi_vox_offset;
	Voltage c_ddi_aux_vih = p_vccana_spec*p_ddi_aux_vih_ratio+p_ddi_aux_vih_offset;
	Voltage c_ddi_aux_vil = p_vccana_spec*p_ddi_aux_vil_ratio-p_ddi_aux_vil_offset;
	Voltage c_ddi_aux_vox = p_vccana_spec*p_ddi_aux_vox_ratio+p_ddi_aux_vox_offset;
	Voltage c_ddr_clk_vih = p_vccddq_spec*p_ddr_clk_vih_ratio+p_ddr_clk_vih_offset;
	Voltage c_ddr_clk_vil = p_vccddq_spec*p_ddr_clk_vil_ratio-p_ddr_clk_vil_offset;
	Voltage c_ddr_clk_vox = p_vccddq_spec*p_ddr_clk_vox_ratio-p_ddr_clk_vox_offset;
	Voltage c_ddr_cmd_term_vref = p_ddr_cmd_term_ovrd_spec;
	Voltage c_ddr_cmd_vih = p_vccddq_spec*p_ddr_cmd_vih_ratio+p_ddr_cmd_vih_offset;
	Voltage c_ddr_cmd_vil = p_vccddq_spec*p_ddr_cmd_vil_ratio-p_ddr_cmd_vil_offset;
	Voltage c_ddr_cmd_vox = p_vccddq_spec*p_ddr_cmd_vox_ratio-p_ddr_cmd_vox_offset;
	Voltage c_ddr_data_term_vref = p_ddr_data_term_ovrd_spec;
	Voltage c_ddr_data_vih = p_vccddq_spec*p_ddr_data_vih_ratio+p_ddr_data_vih_offset;
	Voltage c_ddr_data_vil = p_vccddq_spec*p_ddr_data_vil_ratio-p_ddr_data_vil_offset;
	Voltage c_ddr_data_vox = p_vccddq_spec*p_ddr_data_vox_ratio-p_ddr_data_vox_offset;
	Voltage c_ddr_dqs_vih = p_vccddq_spec*p_ddr_dqs_vih_ratio+p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vil = p_vccddq_spec*p_ddr_dqs_vil_ratio-p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vox = p_vccddq_spec*p_ddr_dqs_vox_ratio-p_ddr_dqs_vox_offset;
	Voltage c_ddr_misc_vih = p_vccddq_spec*p_ddr_misc_vih_ratio+p_ddr_misc_vih_offset;
	Voltage c_ddr_misc_vil = p_vccddq_spec*p_ddr_misc_vil_ratio-p_ddr_misc_vil_offset;
	Voltage c_ddr_misc_vox = p_vccddq_spec*p_ddr_misc_vox_ratio-p_ddr_misc_vox_offset;
	Voltage c_ddr_strb_term_vref = p_ddr_strb_term_ovrd_spec;
	Voltage c_ddr_vref_vih = p_vccddq_spec*p_ddr_vref_vih_ratio+p_ddr_vref_vih_offset;
	Voltage c_ddr_vref_vil = p_vccddq_spec*p_ddr_vref_vil_ratio+p_ddr_vref_vil_offset;
	Voltage c_ddr_vref_vox = p_vccddq_spec*p_ddr_vref_vox_ratio+p_ddr_vref_vox_offset;
	Voltage c_dekelx4_rx_vih = p_vccana_spec*p_dekelx4_rx_vih_ratio+p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vil = p_vccana_spec*p_dekelx4_rx_vil_ratio-p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vox = p_vccana_spec*p_dekelx4_rx_vox_ratio+p_dekelx4_rx_vox_offset;
	Voltage c_dekelx4_tx_vih = p_vccana_spec*p_dekelx4_tx_vih_ratio+p_dekelx4_tx_vih_offset;
	Voltage c_dekelx4_tx_vil = p_vccana_spec*p_dekelx4_tx_vil_ratio-p_dekelx4_tx_vil_offset;
	Voltage c_dekelx4_tx_vox = p_vccana_spec*p_dekelx4_tx_vox_ratio+p_dekelx4_tx_vox_offset;
	Voltage c_dmi_vih = p_vccana_spec*p_dmi_vih_ratio+p_dmi_offset;
	Voltage c_dmi_vil = p_vccana_spec*p_dmi_vil_ratio-p_dmi_offset;
	Voltage c_dmi_vox = p_vccana_spec*p_dmi_vox_ratio+p_dmi_vox_offset;
	Voltage c_dsi_de_vih = p_vccana_spec*p_dsi_de_vih_ratio+p_dsi_de_vih_offset;
	Voltage c_dsi_de_vil = p_vccana_spec*p_dsi_de_vil_ratio-p_dsi_de_vil_offset;
	Voltage c_dsi_de_vox = p_vccana_spec*p_dsi_de_vox_ratio+p_dsi_de_vox_offset;
	Voltage c_ear_vih = p_vcc1p05_spec*p_ear_vih_ratio+p_ear_vih_offset;
	Voltage c_ear_vil = p_vcc1p05_spec*p_ear_vil_ratio-p_ear_vil_offset;
	Voltage c_ear_vox = p_vcc1p05_spec*p_ear_vox_ratio+p_ear_vox_offset;
	Voltage c_mbp_vih = p_vccana_spec*p_mbp_vih_ratio+p_mbp_vih_offset;
	Voltage c_mbp_vil = p_vccana_spec*p_mbp_vil_ratio-p_mbp_vil_offset;
	Voltage c_mbp_vox = p_vccana_spec*p_mbp_vox_ratio-p_mbp_vox_offset;
	Voltage c_noa_stb_vih = p_vccana_spec*p_noa_stb_vih_ratio+p_noa_stb_vih_offset;
	Voltage c_noa_stb_vil = p_vccana_spec*p_noa_stb_vil_ratio-p_noa_stb_vil_offset;
	Voltage c_noa_stb_vox = p_vccana_spec*p_noa_stb_vox_ratio+p_noa_stb_vox_offset;
	Voltage c_noa_vih = p_vccana_spec*p_noa_vih_ratio+p_noa_vih_offset;
	Voltage c_noa_vil = p_vccana_spec*p_noa_vil_ratio-p_noa_vil_offset;
	Voltage c_noa_vox = p_vccana_spec*p_noa_vox_ratio+p_noa_vox_offset;
	Voltage c_pch2cpu_vih = p_vccana_spec*p_pch2cpu_vih_ratio+p_pch2cpu_vih_offset;
	Voltage c_pch2cpu_vil = p_vccana_spec*p_pch2cpu_vil_ratio-p_pch2cpu_vil_offset;
	Voltage c_pch2cpu_vox = p_vccana_spec*p_pch2cpu_vox_ratio+p_pch2cpu_vox_offset;
	Voltage c_pciex16_rx_vih = p_vccana_spec*p_pciex16_rx_vih_ratio+p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vil = p_vccana_spec*p_pciex16_rx_vil_ratio-p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vox = p_vccana_spec*p_pciex16_rx_vox_ratio+p_pciex16_rx_vox_offset;
	Voltage c_pciex16_tx_vih = p_vccana_spec*p_pciex16_tx_vih_ratio+p_pciex16_tx_vih_offset;
	Voltage c_pciex16_tx_vil = p_vccana_spec*p_pciex16_tx_vil_ratio-p_pciex16_tx_vil_offset;
	Voltage c_pciex16_tx_vox = p_vccana_spec*p_pciex16_tx_vox_ratio+p_pciex16_tx_vox_offset;
	Voltage c_peci_vih = p_vcc1p05_spec*p_peci_vih_ratio+p_peci_vih_offset;
	Voltage c_peci_vil = p_vcc1p05_spec*p_peci_vil_ratio-p_peci_vil_offset;
	Voltage c_peci_vox = p_vcc1p05_spec*p_peci_vox_ratio+p_peci_vox_offset;
	Voltage c_peg_view_vih = p_vccana_spec*p_peg_view_vih_ratio+p_peg_view_vih_offset;
	Voltage c_peg_view_vil = p_vccana_spec*p_peg_view_vil_ratio-p_peg_view_vil_offset;
	Voltage c_peg_view_vox = p_vccana_spec*p_peg_view_vox_ratio+p_peg_view_vox_offset;
	Voltage c_pltrst_cpub_vih = p_vcc1p05_spec*p_pltrst_cpub_vih_ratio+p_pltrst_cpub_vih_offset;
	Voltage c_pltrst_cpub_vil = p_vcc1p05_spec*p_pltrst_cpub_vil_ratio-p_pltrst_cpub_vil_offset;
	Voltage c_pltrst_cpub_vox = p_vcc1p05_spec*p_pltrst_cpub_vox_ratio+p_pltrst_cpub_vox_offset;
	Voltage c_pm_down_vih = p_vcc1p05_spec*p_pm_down_vih_ratio+p_pm_down_vih_offset;
	Voltage c_pm_down_vil = p_vcc1p05_spec*p_pm_down_vil_ratio-p_pm_down_vil_offset;
	Voltage c_pm_down_vox = p_vcc1p05_spec*p_pm_down_vox_ratio+p_pm_down_vox_offset;
	Voltage c_pm_sync_vih = p_vcc1p05_spec*p_pm_sync_vih_ratio+p_pm_sync_vih_offset;
	Voltage c_pm_sync_vil = p_vcc1p05_spec*p_pm_sync_vil_ratio-p_pm_sync_vil_offset;
	Voltage c_pm_sync_vox = p_vcc1p05_spec*p_pm_sync_vox_ratio+p_pm_sync_vox_offset;
	Voltage c_prdy_vih = p_vcc1p05_spec*p_prdy_vih_ratio+p_prdy_vih_offset;
	Voltage c_prdy_vil = p_vcc1p05_spec*p_prdy_vil_ratio-p_prdy_vil_offset;
	Voltage c_prdy_vox = p_vcc1p05_spec*p_prdy_vox_ratio+p_prdy_vox_offset;
	Voltage c_preq_vih = p_vcc1p05_spec*p_preq_vih_ratio+p_preq_vih_offset;
	Voltage c_preq_vil = p_vcc1p05_spec*p_preq_vil_ratio-p_preq_vil_offset;
	Voltage c_preq_vox = p_vcc1p05_spec*p_preq_vox_ratio+p_preq_vox_offset;
	Voltage c_prochot_vih = p_vcc1p05_spec*p_prochot_vih_ratio+p_prochot_vih_offset;
	Voltage c_prochot_vil = p_vcc1p05_spec*p_prochot_vil_ratio-p_prochot_vil_offset;
	Voltage c_prochot_vox = p_vcc1p05_spec*p_prochot_vox_ratio-p_prochot_vox_offset;
	Voltage c_pwrgd_vih = p_vcc1p05_spec*p_pwrgd_vih_ratio+p_pwrgd_vih_offset;
	Voltage c_pwrgd_vil = p_vcc1p05_spec*p_pwrgd_vil_ratio-p_pwrgd_vil_offset;
	Voltage c_pwrgd_vox = p_vcc1p05_spec*p_pwrgd_vox_ratio+p_pwrgd_vox_offset;
	Voltage c_rtcclk_vih = p_vcc1p05_spec*p_rtcclk_vih_ratio+p_rtcclk_vih_offset;
	Voltage c_rtcclk_vil = p_vcc1p05_spec*p_rtcclk_vil_ratio-p_rtcclk_vil_offset;
	Voltage c_tck_vih = p_vcc1p05_spec*p_tck_vih_ratio+p_tck_vih_offset;
	Voltage c_tck_vil = p_vcc1p05_spec*p_tck_vil_ratio-p_tck_vil_offset;
	Voltage c_tdi_vih = p_vcc1p05_spec*p_tdi_vih_ratio+p_tdi_vih_offset;
	Voltage c_tdi_vil = p_vcc1p05_spec*p_tdi_vil_ratio-p_tdi_vil_offset;
	Voltage c_tdo_vox = p_vcc1p05_spec*p_tdo_vox_ratio-p_tdo_vox_offset;
	Voltage c_thermtrip_vih = p_vcc1p05_spec*p_thermtrip_vih_ratio+p_thermtrip_vih_offset;
	Voltage c_thermtrip_vil = p_vcc1p05_spec*p_thermtrip_vil_ratio-p_thermtrip_vil_offset;
	Voltage c_thermtrip_vox = p_vcc1p05_spec*p_thermtrip_vox_ratio+p_thermtrip_vox_offset;
	Voltage c_tms_vih = p_vcc1p05_spec*p_tms_vih_ratio+p_tms_vih_offset;
	Voltage c_tms_vil = p_vcc1p05_spec*p_tms_vil_ratio-p_tms_vil_offset;
	Voltage c_trstb_vih = p_vcc1p05_spec*p_trstb_vih_ratio+p_trstb_vih_offset;
	Voltage c_trstb_vil = p_vcc1p05_spec*p_trstb_vil_ratio-p_trstb_vil_offset;
	Voltage c_trstb_vox = p_vcc1p05_spec*p_trstb_vox_ratio+p_trstb_vox_offset;
	Voltage c_vcc1p05_vref = p_vcc1p05_spec*p_vcc1p05_vref_ratio+p_vcc1p05_vref_offset;
	Voltage c_vccana_vref = p_vccana_spec*p_vccana_vref_ratio+p_vccana_vref_offset;
	Voltage c_vccstpwrgd_vih = p_vcc1p05_spec*p_vccstpwrgd_vih_ratio+p_vccstpwrgd_vih_offset;
	Voltage c_vccstpwrgd_vil = p_vcc1p05_spec*p_vccstpwrgd_vil_ratio-p_vccstpwrgd_vil_offset;
	Voltage c_vccstpwrgd_vox = p_vcc1p05_spec*p_vccstpwrgd_vox_ratio+p_vccstpwrgd_vox_offset;
	Voltage c_vccstpwrgdsx_vih = p_vcc1p05_spec*p_vccstpwrgdsx_vih_ratio+p_vccstpwrgdsx_vih_offset;
	Voltage c_vccstpwrgdsx_vil = p_vcc1p05_spec*p_vccstpwrgdsx_vil_ratio-p_vccstpwrgdsx_vil_offset;
	Voltage c_vccstpwrgdsx_vox = p_vcc1p05_spec*p_vccstpwrgdsx_vox_ratio+p_vccstpwrgdsx_vox_offset;
	Voltage c_vidalert_vih = p_vcc1p05_spec*p_vidalert_vih_ratio+p_vidalert_vih_offset;
	Voltage c_vidalert_vil = p_vcc1p05_spec*p_vidalert_vil_ratio-p_vidalert_vil_offset;
	Voltage c_vidalert_vox = p_vcc1p05_spec*p_vidalert_vox_ratio+p_vidalert_vox_offset;
	Voltage c_vidsck_vih = p_vcc1p05_spec*p_vidsck_vih_ratio+p_vidsck_vih_offset;
	Voltage c_vidsck_vil = p_vcc1p05_spec*p_vidsck_vil_ratio-p_vidsck_vil_offset;
	Voltage c_vidsck_vox = p_vcc1p05_spec*p_vidsck_vox_ratio+p_vidsck_vox_offset;
	Voltage c_vidsout_vih = p_vcc1p05_spec*p_vidsout_vih_ratio+p_vidsout_vih_offset;
	Voltage c_vidsout_vil = p_vcc1p05_spec*p_vidsout_vil_ratio-p_vidsout_vil_offset;
	Voltage c_vidsout_vox = p_vcc1p05_spec*p_vidsout_vox_ratio+p_vidsout_vox_offset;
	Voltage c_view_pins_vih = p_vccddq_spec*p_view_pins_vih_ratio+p_view_pins_vih_offset;
	Voltage c_view_pins_vil = p_vccddq_spec*p_view_pins_vil_ratio+p_view_pins_vil_offset;
	Voltage c_view_pins_vox = p_vccddq_spec*p_view_pins_vox_ratio+p_view_pins_vox_offset;
	Voltage c_xdp_vih = p_vccana_spec*p_xdp_vih_ratio+p_xdp_vih_offset;
	Voltage c_xdp_vil = p_vccana_spec*p_xdp_vil_ratio-p_xdp_vil_offset;
	Voltage c_xdp_vox = p_vccana_spec*p_xdp_vox_ratio+p_xdp_vox_offset;
}

SpecificationSet SBF_VCCIN_AUX_DEGANG_BFUNC (bscan_nom_lvl,max_lvl,min_lvl,nom_lvl,TS_lvl)
{
	Voltage p_vccin_spec = 1V,1.02,0.98,1V,1V;
	Voltage p_vccin_aux_spec = 1.8V,1.89V,1.62V,1.8V,1.8V;
	Voltage p_vccgt_spec = 1V,1.02,0.98,1V,1V;
	Voltage p_vccdd2_spec = 1.2V,1.26,1.14V,1.2V,1.2V;
	Voltage p_vcc1p8a_spec = 1.8V,1.87V,1.72V,1.8V,1.8V;
	Voltage p_vcc1p05_spec = 1.05V,1.10V,1V,1.05V,1.05V;
	Voltage p_vccfpgm0_spec = 1.05V;
	Voltage p_vccfpgm1_spec = 1.05V;
	Voltage p_xdp_vref_spec = 1.05V,1.10V,1V,1.05V,1.05V;
	Voltage p_vccana_spec = 1V;
	Voltage p_vccsa_spec = 0.95V;
	Voltage p_vccddq_spec = 1.2V,1.26V,1.14V,1.2V,1.2V;
	Double p_bclk_p_vil_ratio = 0.5;
	Voltage p_bclk_p_vil_offset = 0V;
	Double p_bclk_p_vih_ratio = 0.5;
	Voltage p_bclk_p_vih_offset = 0V;
	Double p_bclk_n_vil_ratio = 0V;
	Voltage p_bclk_n_vil_offset = 0V;
	Double p_bclk_n_vih_ratio = 1V;
	Voltage p_bclk_n_vih_offset = 0V;
	Voltage p_ddr_data_term_ovrd_spec = 0.6V;
	Voltage p_ddr_strb_term_ovrd_spec = 0.6V;
	Voltage p_ddr_cmd_term_ovrd_spec = 0.6V;
	Double p_ddr_clk_vil_ratio = 0;
	Voltage p_ddr_clk_vil_offset = 0V;
	Double p_ddr_clk_vih_ratio = 1;
	Voltage p_ddr_clk_vih_offset = 0V;
	Double p_ddr_clk_vox_ratio = 0.5;
	Voltage p_ddr_clk_vox_offset = 0V;
	Double p_ddr_data_vil_ratio = 0;
	Voltage p_ddr_data_vil_offset = 0V;
	Double p_ddr_data_vih_ratio = 1;
	Voltage p_ddr_data_vih_offset = 0V;
	Double p_ddr_data_vox_ratio = 0.5;
	Voltage p_ddr_data_vox_offset = 0V;
	Double p_ddr_dqs_vil_ratio = 0;
	Double p_ddr_dqs_vih_ratio = 1;
	Voltage p_ddr_dqs_offset = 0V;
	Double p_ddr_dqs_vox_ratio = 0.5;
	Voltage p_ddr_dqs_vox_offset = 0V;
	Double p_ddr_cmd_vil_ratio = 0;
	Voltage p_ddr_cmd_vil_offset = 0V;
	Double p_ddr_cmd_vih_ratio = 1;
	Voltage p_ddr_cmd_vih_offset = 0V;
	Double p_ddr_cmd_vox_ratio = 0.5;
	Voltage p_ddr_cmd_vox_offset = 0V;
	Double p_ddr_misc_vil_ratio = 0;
	Voltage p_ddr_misc_vil_offset = 0V;
	Double p_ddr_misc_vih_ratio = 1;
	Voltage p_ddr_misc_vih_offset = 0V;
	Double p_ddr_misc_vox_ratio = 0.5;
	Voltage p_ddr_misc_vox_offset = 0V;
	Double p_ddr_vref_vil_ratio = 0;
	Voltage p_ddr_vref_vil_offset = 0V;
	Double p_ddr_vref_vih_ratio = 1;
	Voltage p_ddr_vref_vih_offset = 0V;
	Double p_ddr_vref_vox_ratio = 0.5;
	Voltage p_ddr_vref_vox_offset = 0V;
	Double p_pwrgd_vil_ratio = 0;
	Voltage p_pwrgd_vil_offset = 0V;
	Double p_pwrgd_vih_ratio = 1;
	Voltage p_pwrgd_vih_offset = 0V;
	Double p_pwrgd_vox_ratio = 0.5;
	Voltage p_pwrgd_vox_offset = 0V;
	Double p_trstb_vil_ratio = 0;
	Voltage p_trstb_vil_offset = 0V;
	Double p_trstb_vih_ratio = 1;
	Voltage p_trstb_vih_offset = 0V;
	Double p_trstb_vox_ratio = 0.5;
	Voltage p_trstb_vox_offset = 0V;
	Double p_vccstpwrgd_vil_ratio = 0;
	Voltage p_vccstpwrgd_vil_offset = 0V;
	Double p_vccstpwrgd_vih_ratio = 1;
	Voltage p_vccstpwrgd_vih_offset = 0V;
	Double p_vccstpwrgd_vox_ratio = 0.5;
	Voltage p_vccstpwrgd_vox_offset = 0V;
	Double p_vccstpwrgdsx_vil_ratio = 0;
	Voltage p_vccstpwrgdsx_vil_offset = 0V;
	Double p_vccstpwrgdsx_vih_ratio = 1;
	Voltage p_vccstpwrgdsx_vih_offset = 0V;
	Double p_vccstpwrgdsx_vox_ratio = 0.5;
	Voltage p_vccstpwrgdsx_vox_offset = 0V;
	Double p_pm_down_vil_ratio = 0;
	Voltage p_pm_down_vil_offset = 0V;
	Double p_pm_down_vih_ratio = 1;
	Voltage p_pm_down_vih_offset = 0V;
	Double p_pm_down_vox_ratio = 0.5;
	Voltage p_pm_down_vox_offset = 0V;
	Double p_pm_sync_vil_ratio = 0;
	Voltage p_pm_sync_vil_offset = 0V;
	Double p_pm_sync_vih_ratio = 1;
	Voltage p_pm_sync_vih_offset = 0V;
	Double p_pm_sync_vox_ratio = 0.5;
	Voltage p_pm_sync_vox_offset = 0V;
	Double p_tck_vil_ratio = 0;
	Voltage p_tck_vil_offset = 0V;
	Double p_tck_vih_ratio = 1;
	Voltage p_tck_vih_offset = 0V;
	Double p_tms_vih_ratio = 1;
	Voltage p_tms_vih_offset = 0V;
	Double p_tms_vil_ratio = 0;
	Voltage p_tms_vil_offset = 0V;
	Double p_tdi_vil_ratio = 0;
	Voltage p_tdi_vil_offset = 0V;
	Double p_tdi_vih_ratio = 1;
	Voltage p_tdi_vih_offset = 0V;
	Double p_noa_vil_ratio = 0.6;
	Voltage p_noa_vil_offset = 0V;
	Double p_noa_vih_ratio = 0.72;
	Voltage p_noa_vih_offset = 0V;
	Double p_noa_vox_ratio = 0.5;
	Voltage p_noa_vox_offset = 0V;
	Double p_xdp_vil_ratio = 0;
	Voltage p_xdp_vil_offset = 0V;
	Double p_xdp_vih_ratio = 1;
	Voltage p_xdp_vih_offset = 0V;
	Double p_xdp_vox_ratio = 0.5;
	Voltage p_xdp_vox_offset = 0V;
	Double p_noa_stb_vil_ratio = 0.6;
	Voltage p_noa_stb_vil_offset = 0V;
	Double p_noa_stb_vih_ratio = 0.72;
	Voltage p_noa_stb_vih_offset = 0V;
	Double p_noa_stb_vox_ratio = 0.5;
	Voltage p_noa_stb_vox_offset = 0V;
	Double p_vidsout_vil_ratio = 0.6;
	Voltage p_vidsout_vil_offset = 0V;
	Double p_vidsout_vih_ratio = 0.72;
	Voltage p_vidsout_vih_offset = 0V;
	Double p_vidsout_vox_ratio = 0.5;
	Voltage p_vidsout_vox_offset = 0V;
	Double p_vidalert_vil_ratio = 0;
	Voltage p_vidalert_vil_offset = 0V;
	Double p_vidalert_vih_ratio = 1;
	Voltage p_vidalert_vih_offset = 0V;
	Double p_vidalert_vox_ratio = 0.5;
	Voltage p_vidalert_vox_offset = 0V;
	Double p_vidsck_vil_ratio = 0;
	Voltage p_vidsck_vil_offset = 0V;
	Double p_vidsck_vih_ratio = 1;
	Voltage p_vidsck_vih_offset = 0V;
	Double p_vidsck_vox_ratio = 0.5;
	Voltage p_vidsck_vox_offset = 0V;
	Double p_mbp_vil_ratio = -0.95;
	Voltage p_mbp_vil_offset = 0V;
	Double p_mbp_vih_ratio = 0.95;
	Voltage p_mbp_vih_offset = 0V;
	Double p_mbp_vox_ratio = 0.5;
	Voltage p_mbp_vox_offset = 0V;
	Double p_prdy_vil_ratio = 0;
	Voltage p_prdy_vil_offset = 0V;
	Double p_prdy_vih_ratio = 1;
	Voltage p_prdy_vih_offset = 0V;
	Double p_prdy_vox_ratio = 0.5;
	Voltage p_prdy_vox_offset = 0V;
	Double p_preq_vil_ratio = 0.6;
	Voltage p_preq_vil_offset = 0V;
	Double p_preq_vih_ratio = 0.72;
	Voltage p_preq_vih_offset = 0V;
	Double p_preq_vox_ratio = 0.5;
	Voltage p_preq_vox_offset = 0V;
	Double p_prochot_vil_ratio = 0.6;
	Voltage p_prochot_vil_offset = 0V;
	Double p_prochot_vih_ratio = 0.72;
	Voltage p_prochot_vih_offset = 0V;
	Double p_prochot_vox_ratio = 0.5;
	Voltage p_prochot_vox_offset = 0V;
	Double p_ear_vil_ratio = 0;
	Voltage p_ear_vil_offset = 0V;
	Double p_ear_vih_ratio = 1;
	Voltage p_ear_vih_offset = 0V;
	Double p_ear_vox_ratio = 0.5;
	Voltage p_ear_vox_offset = 0V;
	Double p_caterr_vil_ratio = 0;
	Voltage p_caterr_vil_offset = 0V;
	Double p_caterr_vih_ratio = 1;
	Voltage p_caterr_vih_offset = 0V;
	Double p_caterr_vox_ratio = 0.5;
	Voltage p_caterr_vox_offset = 0V;
	Double p_pch2cpu_vil_ratio = 0;
	Voltage p_pch2cpu_vil_offset = 0V;
	Double p_pch2cpu_vih_ratio = 1;
	Voltage p_pch2cpu_vih_offset = 0V;
	Double p_pch2cpu_vox_ratio = 0.5;
	Voltage p_pch2cpu_vox_offset = 0V;
	Double p_cpu2pch_vil_ratio = 0;
	Voltage p_cpu2pch_vil_offset = 0V;
	Double p_cpu2pch_vih_ratio = 1;
	Voltage p_cpu2pch_vih_offset = 0V;
	Double p_cpu2pch_vox_ratio = 0.5;
	Voltage p_cpu2pch_vox_offset = 0V;
	Double p_tdo_vox_ratio = 0.5;
	Voltage p_tdo_vox_offset = 0V;
	Double p_thermtrip_vil_ratio = 0;
	Voltage p_thermtrip_vil_offset = 0V;
	Double p_thermtrip_vih_ratio = 1;
	Voltage p_thermtrip_vih_offset = 0V;
	Double p_thermtrip_vox_ratio = 0.5;
	Voltage p_thermtrip_vox_offset = 0V;
	Double p_dekelx4_rx_vil_ratio = 0;
	Double p_dekelx4_rx_vih_ratio = 1;
	Voltage p_dekelx4_rx_offset = 0V;
	Double p_dekelx4_rx_vox_ratio = 0.5;
	Voltage p_dekelx4_rx_vox_offset = 0V;
	Double p_dekelx4_tx_vil_ratio = 0;
	Voltage p_dekelx4_tx_vil_offset = 0V;
	Double p_dekelx4_tx_vih_ratio = 1;
	Voltage p_dekelx4_tx_vih_offset = 0V;
	Double p_dekelx4_tx_vox_ratio = 0.5;
	Voltage p_dekelx4_tx_vox_offset = 0V;
	Double p_pciex16_rx_vil_ratio = 0;
	Double p_pciex16_rx_vih_ratio = 1;
	Voltage p_pciex16_rx_offset = 0V;
	Double p_pciex16_rx_vox_ratio = 0.5;
	Voltage p_pciex16_rx_vox_offset = 0V;
	Double p_pciex16_tx_vil_ratio = 0;
	Voltage p_pciex16_tx_vil_offset = 0V;
	Double p_pciex16_tx_vih_ratio = 1;
	Voltage p_pciex16_tx_vih_offset = 0V;
	Double p_pciex16_tx_vox_ratio = 0.5;
	Voltage p_pciex16_tx_vox_offset = 0V;
	Double p_ddi_vil_ratio = 0;
	Voltage p_ddi_vil_offset = 0V;
	Double p_ddi_vih_ratio = 1;
	Voltage p_ddi_vih_offset = 0V;
	Double p_ddi_vox_ratio = 0.5;
	Voltage p_ddi_vox_offset = 0V;
	Double p_ddi_aux_vil_ratio = 0;
	Voltage p_ddi_aux_vil_offset = 0V;
	Double p_ddi_aux_vih_ratio = 1;
	Voltage p_ddi_aux_vih_offset = 0V;
	Double p_ddi_aux_vox_ratio = 0.5;
	Voltage p_ddi_aux_vox_offset = 0V;
	Double p_vcc1p05_vref_ratio = 1;
	Voltage p_vcc1p05_vref_offset = 0V;
	Double p_vccana_vref_ratio = 0.5;
	Voltage p_vccana_vref_offset = 0V;
	Double p_view_pins_vil_ratio = 0;
	Voltage p_view_pins_vil_offset = 0V;
	Double p_view_pins_vih_ratio = 1;
	Voltage p_view_pins_vih_offset = 0V;
	Double p_view_pins_vox_ratio = 0.5;
	Voltage p_view_pins_vox_offset = 0V;
	Double p_dmi_vil_ratio = 0;
	Double p_dmi_vih_ratio = 1;
	Voltage p_dmi_offset = 0V;
	Double p_dmi_vox_ratio = 0.5;
	Voltage p_dmi_vox_offset = 0V;
	Double p_aud_vil_ratio = 0;
	Voltage p_aud_vil_offset = 0V;
	Double p_aud_vih_ratio = 1;
	Voltage p_aud_vih_offset = 0V;
	Double p_aud_vox_ratio = 0.5;
	Voltage p_aud_vox_offset = 0V;
	Double p_clkxtal_n_vil_ratio = 0;
	Voltage p_clkxtal_n_vil_offset = 0V;
	Double p_clkxtal_n_vih_ratio = 1;
	Voltage p_clkxtal_n_vih_offset = 0V;
	Double p_clkxtal_p_vil_ratio = 0;
	Voltage p_clkxtal_p_vil_offset = 0V;
	Double p_clkxtal_p_vih_ratio = 1;
	Voltage p_clkxtal_p_vih_offset = 0V;
	Double p_rtcclk_vil_ratio = 0;
	Voltage p_rtcclk_vil_offset = 0V;
	Double p_rtcclk_vih_ratio = 1;
	Voltage p_rtcclk_vih_offset = 0V;
	Double p_peci_vox_ratio = 0.5;
	Voltage p_peci_vox_offset = 0V;
	Double p_peci_vil_ratio = 0;
	Voltage p_peci_vil_offset = 0V;
	Double p_peci_vih_ratio = 1;
	Voltage p_peci_vih_offset = 0V;
	Double p_pltrst_cpub_vox_ratio = 0.5;
	Voltage p_pltrst_cpub_vox_offset = 0V;
	Double p_pltrst_cpub_vil_ratio = 0;
	Voltage p_pltrst_cpub_vil_offset = 0V;
	Double p_pltrst_cpub_vih_ratio = 1;
	Voltage p_pltrst_cpub_vih_offset = 0V;
	Double p_dsi_de_vox_ratio = 0.5;
	Voltage p_dsi_de_vox_offset = 0V;
	Double p_dsi_de_vil_ratio = 0;
	Voltage p_dsi_de_vil_offset = 0V;
	Double p_dsi_de_vih_ratio = 1;
	Voltage p_dsi_de_vih_offset = 0V;
	Double p_peg_view_vox_ratio = 0.5;
	Voltage p_peg_view_vox_offset = 0V;
	Double p_peg_view_vil_ratio = 0;
	Voltage p_peg_view_vil_offset = 0V;
	Double p_peg_view_vih_ratio = 1;
	Voltage p_peg_view_vih_offset = 0V;
	Voltage c_aud_vih = p_vccana_spec*p_aud_vih_ratio+p_aud_vih_offset;
	Voltage c_aud_vil = p_vccana_spec*p_aud_vil_ratio-p_aud_vil_offset;
	Voltage c_aud_vox = p_vccana_spec*p_aud_vox_ratio+p_aud_vox_offset;
	Voltage c_bclk_n_vih = p_vcc1p05_spec*p_bclk_n_vih_ratio+p_bclk_n_vih_offset;
	Voltage c_bclk_n_vil = p_vcc1p05_spec*p_bclk_n_vil_ratio-p_bclk_n_vil_offset+p_vccsa_spec*0;
	Voltage c_bclk_p_vih = p_vcc1p05_spec*p_bclk_p_vih_ratio+p_bclk_p_vih_offset;
	Voltage c_bclk_p_vil = p_vcc1p05_spec*p_bclk_p_vil_ratio-p_bclk_p_vil_offset;
	Voltage c_caterr_vih = p_vcc1p05_spec*p_caterr_vih_ratio+p_caterr_vih_offset;
	Voltage c_caterr_vil = p_vcc1p05_spec*p_caterr_vil_ratio-p_caterr_vil_offset;
	Voltage c_caterr_vox = p_vcc1p05_spec*p_caterr_vox_ratio+p_caterr_vox_offset;
	Voltage c_clkxtal_n_vih = p_vcc1p05_spec*p_clkxtal_n_vih_ratio+p_clkxtal_n_vih_offset;
	Voltage c_clkxtal_n_vil = p_vcc1p05_spec*p_clkxtal_n_vil_ratio-p_clkxtal_n_vil_offset;
	Voltage c_clkxtal_p_vih = p_vcc1p05_spec*p_clkxtal_p_vih_ratio+p_clkxtal_p_vih_offset;
	Voltage c_clkxtal_p_vil = p_vcc1p05_spec*p_clkxtal_p_vil_ratio-p_clkxtal_p_vil_offset;
	Voltage c_cpu2pch_vih = p_vccana_spec*p_cpu2pch_vih_ratio+p_cpu2pch_vih_offset;
	Voltage c_cpu2pch_vil = p_vccana_spec*p_cpu2pch_vil_ratio-p_cpu2pch_vil_offset;
	Voltage c_cpu2pch_vox = p_vccana_spec*p_cpu2pch_vox_ratio+p_cpu2pch_vox_offset;
	Voltage c_ddi_all_pins_vih = p_vccana_spec*p_ddi_vih_ratio+p_ddi_vih_offset;
	Voltage c_ddi_all_pins_vil = p_vccana_spec*p_ddi_vil_ratio-p_ddi_vil_offset;
	Voltage c_ddi_all_pins_vox = p_vccana_spec*p_ddi_vox_ratio+p_ddi_vox_offset;
	Voltage c_ddi_aux_vih = p_vccana_spec*p_ddi_aux_vih_ratio+p_ddi_aux_vih_offset;
	Voltage c_ddi_aux_vil = p_vccana_spec*p_ddi_aux_vil_ratio-p_ddi_aux_vil_offset;
	Voltage c_ddi_aux_vox = p_vccana_spec*p_ddi_aux_vox_ratio+p_ddi_aux_vox_offset;
	Voltage c_ddr_clk_vih = p_vccddq_spec*p_ddr_clk_vih_ratio+p_ddr_clk_vih_offset;
	Voltage c_ddr_clk_vil = p_vccddq_spec*p_ddr_clk_vil_ratio-p_ddr_clk_vil_offset;
	Voltage c_ddr_clk_vox = p_vccddq_spec*p_ddr_clk_vox_ratio-p_ddr_clk_vox_offset;
	Voltage c_ddr_cmd_term_vref = p_ddr_cmd_term_ovrd_spec;
	Voltage c_ddr_cmd_vih = p_vccddq_spec*p_ddr_cmd_vih_ratio+p_ddr_cmd_vih_offset;
	Voltage c_ddr_cmd_vil = p_vccddq_spec*p_ddr_cmd_vil_ratio-p_ddr_cmd_vil_offset;
	Voltage c_ddr_cmd_vox = p_vccddq_spec*p_ddr_cmd_vox_ratio-p_ddr_cmd_vox_offset;
	Voltage c_ddr_data_term_vref = p_ddr_data_term_ovrd_spec;
	Voltage c_ddr_data_vih = p_vccddq_spec*p_ddr_data_vih_ratio+p_ddr_data_vih_offset;
	Voltage c_ddr_data_vil = p_vccddq_spec*p_ddr_data_vil_ratio-p_ddr_data_vil_offset;
	Voltage c_ddr_data_vox = p_vccddq_spec*p_ddr_data_vox_ratio-p_ddr_data_vox_offset;
	Voltage c_ddr_dqs_vih = p_vccddq_spec*p_ddr_dqs_vih_ratio+p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vil = p_vccddq_spec*p_ddr_dqs_vil_ratio-p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vox = p_vccddq_spec*p_ddr_dqs_vox_ratio-p_ddr_dqs_vox_offset;
	Voltage c_ddr_misc_vih = p_vccddq_spec*p_ddr_misc_vih_ratio+p_ddr_misc_vih_offset;
	Voltage c_ddr_misc_vil = p_vccddq_spec*p_ddr_misc_vil_ratio-p_ddr_misc_vil_offset;
	Voltage c_ddr_misc_vox = p_vccddq_spec*p_ddr_misc_vox_ratio-p_ddr_misc_vox_offset;
	Voltage c_ddr_strb_term_vref = p_ddr_strb_term_ovrd_spec;
	Voltage c_ddr_vref_vih = p_vccddq_spec*p_ddr_vref_vih_ratio+p_ddr_vref_vih_offset;
	Voltage c_ddr_vref_vil = p_vccddq_spec*p_ddr_vref_vil_ratio+p_ddr_vref_vil_offset;
	Voltage c_ddr_vref_vox = p_vccddq_spec*p_ddr_vref_vox_ratio+p_ddr_vref_vox_offset;
	Voltage c_dekelx4_rx_vih = p_vccana_spec*p_dekelx4_rx_vih_ratio+p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vil = p_vccana_spec*p_dekelx4_rx_vil_ratio-p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vox = p_vccana_spec*p_dekelx4_rx_vox_ratio+p_dekelx4_rx_vox_offset;
	Voltage c_dekelx4_tx_vih = p_vccana_spec*p_dekelx4_tx_vih_ratio+p_dekelx4_tx_vih_offset;
	Voltage c_dekelx4_tx_vil = p_vccana_spec*p_dekelx4_tx_vil_ratio-p_dekelx4_tx_vil_offset;
	Voltage c_dekelx4_tx_vox = p_vccana_spec*p_dekelx4_tx_vox_ratio+p_dekelx4_tx_vox_offset;
	Voltage c_dmi_vih = p_vccana_spec*p_dmi_vih_ratio+p_dmi_offset;
	Voltage c_dmi_vil = p_vccana_spec*p_dmi_vil_ratio-p_dmi_offset;
	Voltage c_dmi_vox = p_vccana_spec*p_dmi_vox_ratio+p_dmi_vox_offset;
	Voltage c_dsi_de_vih = p_vccana_spec*p_dsi_de_vih_ratio+p_dsi_de_vih_offset;
	Voltage c_dsi_de_vil = p_vccana_spec*p_dsi_de_vil_ratio-p_dsi_de_vil_offset;
	Voltage c_dsi_de_vox = p_vccana_spec*p_dsi_de_vox_ratio+p_dsi_de_vox_offset;
	Voltage c_ear_vih = p_vcc1p05_spec*p_ear_vih_ratio+p_ear_vih_offset;
	Voltage c_ear_vil = p_vcc1p05_spec*p_ear_vil_ratio-p_ear_vil_offset;
	Voltage c_ear_vox = p_vcc1p05_spec*p_ear_vox_ratio+p_ear_vox_offset;
	Voltage c_mbp_vih = p_vccana_spec*p_mbp_vih_ratio+p_mbp_vih_offset;
	Voltage c_mbp_vil = p_vccana_spec*p_mbp_vil_ratio-p_mbp_vil_offset;
	Voltage c_mbp_vox = p_vccana_spec*p_mbp_vox_ratio-p_mbp_vox_offset;
	Voltage c_noa_stb_vih = p_vccana_spec*p_noa_stb_vih_ratio+p_noa_stb_vih_offset;
	Voltage c_noa_stb_vil = p_vccana_spec*p_noa_stb_vil_ratio-p_noa_stb_vil_offset;
	Voltage c_noa_stb_vox = p_vccana_spec*p_noa_stb_vox_ratio+p_noa_stb_vox_offset;
	Voltage c_noa_vih = p_vccana_spec*p_noa_vih_ratio+p_noa_vih_offset;
	Voltage c_noa_vil = p_vccana_spec*p_noa_vil_ratio-p_noa_vil_offset;
	Voltage c_noa_vox = p_vccana_spec*p_noa_vox_ratio+p_noa_vox_offset;
	Voltage c_pch2cpu_vih = p_vccana_spec*p_pch2cpu_vih_ratio+p_pch2cpu_vih_offset;
	Voltage c_pch2cpu_vil = p_vccana_spec*p_pch2cpu_vil_ratio-p_pch2cpu_vil_offset;
	Voltage c_pch2cpu_vox = p_vccana_spec*p_pch2cpu_vox_ratio+p_pch2cpu_vox_offset;
	Voltage c_pciex16_rx_vih = p_vccana_spec*p_pciex16_rx_vih_ratio+p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vil = p_vccana_spec*p_pciex16_rx_vil_ratio-p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vox = p_vccana_spec*p_pciex16_rx_vox_ratio+p_pciex16_rx_vox_offset;
	Voltage c_pciex16_tx_vih = p_vccana_spec*p_pciex16_tx_vih_ratio+p_pciex16_tx_vih_offset;
	Voltage c_pciex16_tx_vil = p_vccana_spec*p_pciex16_tx_vil_ratio-p_pciex16_tx_vil_offset;
	Voltage c_pciex16_tx_vox = p_vccana_spec*p_pciex16_tx_vox_ratio+p_pciex16_tx_vox_offset;
	Voltage c_peci_vih = p_vcc1p05_spec*p_peci_vih_ratio+p_peci_vih_offset;
	Voltage c_peci_vil = p_vcc1p05_spec*p_peci_vil_ratio-p_peci_vil_offset;
	Voltage c_peci_vox = p_vcc1p05_spec*p_peci_vox_ratio+p_peci_vox_offset;
	Voltage c_peg_view_vih = p_vccana_spec*p_peg_view_vih_ratio+p_peg_view_vih_offset;
	Voltage c_peg_view_vil = p_vccana_spec*p_peg_view_vil_ratio-p_peg_view_vil_offset;
	Voltage c_peg_view_vox = p_vccana_spec*p_peg_view_vox_ratio+p_peg_view_vox_offset;
	Voltage c_pltrst_cpub_vih = p_vcc1p05_spec*p_pltrst_cpub_vih_ratio+p_pltrst_cpub_vih_offset;
	Voltage c_pltrst_cpub_vil = p_vcc1p05_spec*p_pltrst_cpub_vil_ratio-p_pltrst_cpub_vil_offset;
	Voltage c_pltrst_cpub_vox = p_vcc1p05_spec*p_pltrst_cpub_vox_ratio+p_pltrst_cpub_vox_offset;
	Voltage c_pm_down_vih = p_vcc1p05_spec*p_pm_down_vih_ratio+p_pm_down_vih_offset;
	Voltage c_pm_down_vil = p_vcc1p05_spec*p_pm_down_vil_ratio-p_pm_down_vil_offset;
	Voltage c_pm_down_vox = p_vcc1p05_spec*p_pm_down_vox_ratio+p_pm_down_vox_offset;
	Voltage c_pm_sync_vih = p_vcc1p05_spec*p_pm_sync_vih_ratio+p_pm_sync_vih_offset;
	Voltage c_pm_sync_vil = p_vcc1p05_spec*p_pm_sync_vil_ratio-p_pm_sync_vil_offset;
	Voltage c_pm_sync_vox = p_vcc1p05_spec*p_pm_sync_vox_ratio+p_pm_sync_vox_offset;
	Voltage c_prdy_vih = p_vcc1p05_spec*p_prdy_vih_ratio+p_prdy_vih_offset;
	Voltage c_prdy_vil = p_vcc1p05_spec*p_prdy_vil_ratio-p_prdy_vil_offset;
	Voltage c_prdy_vox = p_vcc1p05_spec*p_prdy_vox_ratio+p_prdy_vox_offset;
	Voltage c_preq_vih = p_vcc1p05_spec*p_preq_vih_ratio+p_preq_vih_offset;
	Voltage c_preq_vil = p_vcc1p05_spec*p_preq_vil_ratio-p_preq_vil_offset;
	Voltage c_preq_vox = p_vcc1p05_spec*p_preq_vox_ratio+p_preq_vox_offset;
	Voltage c_prochot_vih = p_vcc1p05_spec*p_prochot_vih_ratio+p_prochot_vih_offset;
	Voltage c_prochot_vil = p_vcc1p05_spec*p_prochot_vil_ratio-p_prochot_vil_offset;
	Voltage c_prochot_vox = p_vcc1p05_spec*p_prochot_vox_ratio-p_prochot_vox_offset;
	Voltage c_pwrgd_vih = p_vcc1p05_spec*p_pwrgd_vih_ratio+p_pwrgd_vih_offset;
	Voltage c_pwrgd_vil = p_vcc1p05_spec*p_pwrgd_vil_ratio-p_pwrgd_vil_offset;
	Voltage c_pwrgd_vox = p_vcc1p05_spec*p_pwrgd_vox_ratio+p_pwrgd_vox_offset;
	Voltage c_rtcclk_vih = p_vcc1p05_spec*p_rtcclk_vih_ratio+p_rtcclk_vih_offset;
	Voltage c_rtcclk_vil = p_vcc1p05_spec*p_rtcclk_vil_ratio-p_rtcclk_vil_offset;
	Voltage c_tck_vih = p_vcc1p05_spec*p_tck_vih_ratio+p_tck_vih_offset;
	Voltage c_tck_vil = p_vcc1p05_spec*p_tck_vil_ratio-p_tck_vil_offset;
	Voltage c_tdi_vih = p_vcc1p05_spec*p_tdi_vih_ratio+p_tdi_vih_offset;
	Voltage c_tdi_vil = p_vcc1p05_spec*p_tdi_vil_ratio-p_tdi_vil_offset;
	Voltage c_tdo_vox = p_vcc1p05_spec*p_tdo_vox_ratio-p_tdo_vox_offset;
	Voltage c_thermtrip_vih = p_vcc1p05_spec*p_thermtrip_vih_ratio+p_thermtrip_vih_offset;
	Voltage c_thermtrip_vil = p_vcc1p05_spec*p_thermtrip_vil_ratio-p_thermtrip_vil_offset;
	Voltage c_thermtrip_vox = p_vcc1p05_spec*p_thermtrip_vox_ratio+p_thermtrip_vox_offset;
	Voltage c_tms_vih = p_vcc1p05_spec*p_tms_vih_ratio+p_tms_vih_offset;
	Voltage c_tms_vil = p_vcc1p05_spec*p_tms_vil_ratio-p_tms_vil_offset;
	Voltage c_trstb_vih = p_vcc1p05_spec*p_trstb_vih_ratio+p_trstb_vih_offset;
	Voltage c_trstb_vil = p_vcc1p05_spec*p_trstb_vil_ratio-p_trstb_vil_offset;
	Voltage c_trstb_vox = p_vcc1p05_spec*p_trstb_vox_ratio+p_trstb_vox_offset;
	Voltage c_vcc1p05_vref = p_vcc1p05_spec*p_vcc1p05_vref_ratio+p_vcc1p05_vref_offset;
	Voltage c_vccana_vref = p_vccana_spec*p_vccana_vref_ratio+p_vccana_vref_offset;
	Voltage c_vccstpwrgd_vih = p_vcc1p05_spec*p_vccstpwrgd_vih_ratio+p_vccstpwrgd_vih_offset;
	Voltage c_vccstpwrgd_vil = p_vcc1p05_spec*p_vccstpwrgd_vil_ratio-p_vccstpwrgd_vil_offset;
	Voltage c_vccstpwrgd_vox = p_vcc1p05_spec*p_vccstpwrgd_vox_ratio+p_vccstpwrgd_vox_offset;
	Voltage c_vccstpwrgdsx_vih = p_vcc1p05_spec*p_vccstpwrgdsx_vih_ratio+p_vccstpwrgdsx_vih_offset;
	Voltage c_vccstpwrgdsx_vil = p_vcc1p05_spec*p_vccstpwrgdsx_vil_ratio-p_vccstpwrgdsx_vil_offset;
	Voltage c_vccstpwrgdsx_vox = p_vcc1p05_spec*p_vccstpwrgdsx_vox_ratio+p_vccstpwrgdsx_vox_offset;
	Voltage c_vidalert_vih = p_vcc1p05_spec*p_vidalert_vih_ratio+p_vidalert_vih_offset;
	Voltage c_vidalert_vil = p_vcc1p05_spec*p_vidalert_vil_ratio-p_vidalert_vil_offset;
	Voltage c_vidalert_vox = p_vcc1p05_spec*p_vidalert_vox_ratio+p_vidalert_vox_offset;
	Voltage c_vidsck_vih = p_vcc1p05_spec*p_vidsck_vih_ratio+p_vidsck_vih_offset;
	Voltage c_vidsck_vil = p_vcc1p05_spec*p_vidsck_vil_ratio-p_vidsck_vil_offset;
	Voltage c_vidsck_vox = p_vcc1p05_spec*p_vidsck_vox_ratio+p_vidsck_vox_offset;
	Voltage c_vidsout_vih = p_vcc1p05_spec*p_vidsout_vih_ratio+p_vidsout_vih_offset;
	Voltage c_vidsout_vil = p_vcc1p05_spec*p_vidsout_vil_ratio-p_vidsout_vil_offset;
	Voltage c_vidsout_vox = p_vcc1p05_spec*p_vidsout_vox_ratio+p_vidsout_vox_offset;
	Voltage c_view_pins_vih = p_vccddq_spec*p_view_pins_vih_ratio+p_view_pins_vih_offset;
	Voltage c_view_pins_vil = p_vccddq_spec*p_view_pins_vil_ratio+p_view_pins_vil_offset;
	Voltage c_view_pins_vox = p_vccddq_spec*p_view_pins_vox_ratio+p_view_pins_vox_offset;
	Voltage c_xdp_vih = p_vccana_spec*p_xdp_vih_ratio+p_xdp_vih_offset;
	Voltage c_xdp_vil = p_vccana_spec*p_xdp_vil_ratio-p_xdp_vil_offset;
	Voltage c_xdp_vox = p_vccana_spec*p_xdp_vox_ratio+p_xdp_vox_offset;
}

SpecificationSet SBF_HC_DEGANG_BFUNC (bscan_nom_lvl,max_lvl,min_lvl,nom_lvl,TS_lvl)
{
	Voltage p_vccin_spec = 1V,1.02,0.98,1V,1V;
	Voltage p_vccin_aux_spec = 1.8V,1.89V,1.62V,1.8V,1.8V;
	Voltage p_vccgt_spec = 1V,1.02,0.98,1V,1V;
	Voltage p_vccdd2_spec = 1.2V,1.26,1.14V,1.2V,1.2V;
	Voltage p_vcc1p8a_spec = 1.8V,1.87V,1.72V,1.8V,1.8V;
	Voltage p_vcc1p05_spec = 1.05V,1.10V,1V,1.05V,1.05V;
	Voltage p_vccfpgm0_spec = 1.05V;
	Voltage p_vccfpgm1_spec = 1.05V;
	Voltage p_xdp_vref_spec = 1.05V,1.10V,1V,1.05V,1.05V;
	Voltage p_vccana_spec = 1V;
	Voltage p_vccsa_spec = 0.95V;
	Voltage p_vccddq_spec = 1.2V,1.26V,1.14V,1.2V,1.2V;
	Double p_bclk_p_vil_ratio = 0.5;
	Voltage p_bclk_p_vil_offset = 0V;
	Double p_bclk_p_vih_ratio = 0.5;
	Voltage p_bclk_p_vih_offset = 0V;
	Double p_bclk_n_vil_ratio = 0V;
	Voltage p_bclk_n_vil_offset = 0V;
	Double p_bclk_n_vih_ratio = 1V;
	Voltage p_bclk_n_vih_offset = 0V;
	Voltage p_ddr_data_term_ovrd_spec = 0.6V;
	Voltage p_ddr_strb_term_ovrd_spec = 0.6V;
	Voltage p_ddr_cmd_term_ovrd_spec = 0.6V;
	Double p_ddr_clk_vil_ratio = 0;
	Voltage p_ddr_clk_vil_offset = 0V;
	Double p_ddr_clk_vih_ratio = 1;
	Voltage p_ddr_clk_vih_offset = 0V;
	Double p_ddr_clk_vox_ratio = 0.5;
	Voltage p_ddr_clk_vox_offset = 0V;
	Double p_ddr_data_vil_ratio = 0;
	Voltage p_ddr_data_vil_offset = 0V;
	Double p_ddr_data_vih_ratio = 1;
	Voltage p_ddr_data_vih_offset = 0V;
	Double p_ddr_data_vox_ratio = 0.5;
	Voltage p_ddr_data_vox_offset = 0V;
	Double p_ddr_dqs_vil_ratio = 0;
	Double p_ddr_dqs_vih_ratio = 1;
	Voltage p_ddr_dqs_offset = 0V;
	Double p_ddr_dqs_vox_ratio = 0.5;
	Voltage p_ddr_dqs_vox_offset = 0V;
	Double p_ddr_cmd_vil_ratio = 0;
	Voltage p_ddr_cmd_vil_offset = 0V;
	Double p_ddr_cmd_vih_ratio = 1;
	Voltage p_ddr_cmd_vih_offset = 0V;
	Double p_ddr_cmd_vox_ratio = 0.5;
	Voltage p_ddr_cmd_vox_offset = 0V;
	Double p_ddr_misc_vil_ratio = 0;
	Voltage p_ddr_misc_vil_offset = 0V;
	Double p_ddr_misc_vih_ratio = 1;
	Voltage p_ddr_misc_vih_offset = 0V;
	Double p_ddr_misc_vox_ratio = 0.5;
	Voltage p_ddr_misc_vox_offset = 0V;
	Double p_ddr_vref_vil_ratio = 0;
	Voltage p_ddr_vref_vil_offset = 0V;
	Double p_ddr_vref_vih_ratio = 1;
	Voltage p_ddr_vref_vih_offset = 0V;
	Double p_ddr_vref_vox_ratio = 0.5;
	Voltage p_ddr_vref_vox_offset = 0V;
	Double p_pwrgd_vil_ratio = 0;
	Voltage p_pwrgd_vil_offset = 0V;
	Double p_pwrgd_vih_ratio = 1;
	Voltage p_pwrgd_vih_offset = 0V;
	Double p_pwrgd_vox_ratio = 0.5;
	Voltage p_pwrgd_vox_offset = 0V;
	Double p_trstb_vil_ratio = 0;
	Voltage p_trstb_vil_offset = 0V;
	Double p_trstb_vih_ratio = 1;
	Voltage p_trstb_vih_offset = 0V;
	Double p_trstb_vox_ratio = 0.5;
	Voltage p_trstb_vox_offset = 0V;
	Double p_vccstpwrgd_vil_ratio = 0;
	Voltage p_vccstpwrgd_vil_offset = 0V;
	Double p_vccstpwrgd_vih_ratio = 1;
	Voltage p_vccstpwrgd_vih_offset = 0V;
	Double p_vccstpwrgd_vox_ratio = 0.5;
	Voltage p_vccstpwrgd_vox_offset = 0V;
	Double p_vccstpwrgdsx_vil_ratio = 0;
	Voltage p_vccstpwrgdsx_vil_offset = 0V;
	Double p_vccstpwrgdsx_vih_ratio = 1;
	Voltage p_vccstpwrgdsx_vih_offset = 0V;
	Double p_vccstpwrgdsx_vox_ratio = 0.5;
	Voltage p_vccstpwrgdsx_vox_offset = 0V;
	Double p_pm_down_vil_ratio = 0;
	Voltage p_pm_down_vil_offset = 0V;
	Double p_pm_down_vih_ratio = 1;
	Voltage p_pm_down_vih_offset = 0V;
	Double p_pm_down_vox_ratio = 0.5;
	Voltage p_pm_down_vox_offset = 0V;
	Double p_pm_sync_vil_ratio = 0;
	Voltage p_pm_sync_vil_offset = 0V;
	Double p_pm_sync_vih_ratio = 1;
	Voltage p_pm_sync_vih_offset = 0V;
	Double p_pm_sync_vox_ratio = 0.5;
	Voltage p_pm_sync_vox_offset = 0V;
	Double p_tck_vil_ratio = 0;
	Voltage p_tck_vil_offset = 0V;
	Double p_tck_vih_ratio = 1;
	Voltage p_tck_vih_offset = 0V;
	Double p_tms_vih_ratio = 1;
	Voltage p_tms_vih_offset = 0V;
	Double p_tms_vil_ratio = 0;
	Voltage p_tms_vil_offset = 0V;
	Double p_tdi_vil_ratio = 0;
	Voltage p_tdi_vil_offset = 0V;
	Double p_tdi_vih_ratio = 1;
	Voltage p_tdi_vih_offset = 0V;
	Double p_noa_vil_ratio = 0.6;
	Voltage p_noa_vil_offset = 0V;
	Double p_noa_vih_ratio = 0.72;
	Voltage p_noa_vih_offset = 0V;
	Double p_noa_vox_ratio = 0.5;
	Voltage p_noa_vox_offset = 0V;
	Double p_xdp_vil_ratio = 0;
	Voltage p_xdp_vil_offset = 0V;
	Double p_xdp_vih_ratio = 1;
	Voltage p_xdp_vih_offset = 0V;
	Double p_xdp_vox_ratio = 0.5;
	Voltage p_xdp_vox_offset = 0V;
	Double p_noa_stb_vil_ratio = 0.6;
	Voltage p_noa_stb_vil_offset = 0V;
	Double p_noa_stb_vih_ratio = 0.72;
	Voltage p_noa_stb_vih_offset = 0V;
	Double p_noa_stb_vox_ratio = 0.5;
	Voltage p_noa_stb_vox_offset = 0V;
	Double p_vidsout_vil_ratio = 0.6;
	Voltage p_vidsout_vil_offset = 0V;
	Double p_vidsout_vih_ratio = 0.72;
	Voltage p_vidsout_vih_offset = 0V;
	Double p_vidsout_vox_ratio = 0.5;
	Voltage p_vidsout_vox_offset = 0V;
	Double p_vidalert_vil_ratio = 0;
	Voltage p_vidalert_vil_offset = 0V;
	Double p_vidalert_vih_ratio = 1;
	Voltage p_vidalert_vih_offset = 0V;
	Double p_vidalert_vox_ratio = 0.5;
	Voltage p_vidalert_vox_offset = 0V;
	Double p_vidsck_vil_ratio = 0;
	Voltage p_vidsck_vil_offset = 0V;
	Double p_vidsck_vih_ratio = 1;
	Voltage p_vidsck_vih_offset = 0V;
	Double p_vidsck_vox_ratio = 0.5;
	Voltage p_vidsck_vox_offset = 0V;
	Double p_mbp_vil_ratio = -0.95;
	Voltage p_mbp_vil_offset = 0V;
	Double p_mbp_vih_ratio = 0.95;
	Voltage p_mbp_vih_offset = 0V;
	Double p_mbp_vox_ratio = 0.5;
	Voltage p_mbp_vox_offset = 0V;
	Double p_prdy_vil_ratio = 0;
	Voltage p_prdy_vil_offset = 0V;
	Double p_prdy_vih_ratio = 1;
	Voltage p_prdy_vih_offset = 0V;
	Double p_prdy_vox_ratio = 0.5;
	Voltage p_prdy_vox_offset = 0V;
	Double p_preq_vil_ratio = 0.6;
	Voltage p_preq_vil_offset = 0V;
	Double p_preq_vih_ratio = 0.72;
	Voltage p_preq_vih_offset = 0V;
	Double p_preq_vox_ratio = 0.5;
	Voltage p_preq_vox_offset = 0V;
	Double p_prochot_vil_ratio = 0.6;
	Voltage p_prochot_vil_offset = 0V;
	Double p_prochot_vih_ratio = 0.72;
	Voltage p_prochot_vih_offset = 0V;
	Double p_prochot_vox_ratio = 0.5;
	Voltage p_prochot_vox_offset = 0V;
	Double p_ear_vil_ratio = 0;
	Voltage p_ear_vil_offset = 0V;
	Double p_ear_vih_ratio = 1;
	Voltage p_ear_vih_offset = 0V;
	Double p_ear_vox_ratio = 0.5;
	Voltage p_ear_vox_offset = 0V;
	Double p_caterr_vil_ratio = 0;
	Voltage p_caterr_vil_offset = 0V;
	Double p_caterr_vih_ratio = 1;
	Voltage p_caterr_vih_offset = 0V;
	Double p_caterr_vox_ratio = 0.5;
	Voltage p_caterr_vox_offset = 0V;
	Double p_pch2cpu_vil_ratio = 0;
	Voltage p_pch2cpu_vil_offset = 0V;
	Double p_pch2cpu_vih_ratio = 1;
	Voltage p_pch2cpu_vih_offset = 0V;
	Double p_pch2cpu_vox_ratio = 0.5;
	Voltage p_pch2cpu_vox_offset = 0V;
	Double p_cpu2pch_vil_ratio = 0;
	Voltage p_cpu2pch_vil_offset = 0V;
	Double p_cpu2pch_vih_ratio = 1;
	Voltage p_cpu2pch_vih_offset = 0V;
	Double p_cpu2pch_vox_ratio = 0.5;
	Voltage p_cpu2pch_vox_offset = 0V;
	Double p_tdo_vox_ratio = 0.5;
	Voltage p_tdo_vox_offset = 0V;
	Double p_thermtrip_vil_ratio = 0;
	Voltage p_thermtrip_vil_offset = 0V;
	Double p_thermtrip_vih_ratio = 1;
	Voltage p_thermtrip_vih_offset = 0V;
	Double p_thermtrip_vox_ratio = 0.5;
	Voltage p_thermtrip_vox_offset = 0V;
	Double p_dekelx4_rx_vil_ratio = 0;
	Double p_dekelx4_rx_vih_ratio = 1;
	Voltage p_dekelx4_rx_offset = 0V;
	Double p_dekelx4_rx_vox_ratio = 0.5;
	Voltage p_dekelx4_rx_vox_offset = 0V;
	Double p_dekelx4_tx_vil_ratio = 0;
	Voltage p_dekelx4_tx_vil_offset = 0V;
	Double p_dekelx4_tx_vih_ratio = 1;
	Voltage p_dekelx4_tx_vih_offset = 0V;
	Double p_dekelx4_tx_vox_ratio = 0.5;
	Voltage p_dekelx4_tx_vox_offset = 0V;
	Double p_pciex16_rx_vil_ratio = 0;
	Double p_pciex16_rx_vih_ratio = 1;
	Voltage p_pciex16_rx_offset = 0V;
	Double p_pciex16_rx_vox_ratio = 0.5;
	Voltage p_pciex16_rx_vox_offset = 0V;
	Double p_pciex16_tx_vil_ratio = 0;
	Voltage p_pciex16_tx_vil_offset = 0V;
	Double p_pciex16_tx_vih_ratio = 1;
	Voltage p_pciex16_tx_vih_offset = 0V;
	Double p_pciex16_tx_vox_ratio = 0.5;
	Voltage p_pciex16_tx_vox_offset = 0V;
	Double p_ddi_vil_ratio = 0;
	Voltage p_ddi_vil_offset = 0V;
	Double p_ddi_vih_ratio = 1;
	Voltage p_ddi_vih_offset = 0V;
	Double p_ddi_vox_ratio = 0.5;
	Voltage p_ddi_vox_offset = 0V;
	Double p_ddi_aux_vil_ratio = 0;
	Voltage p_ddi_aux_vil_offset = 0V;
	Double p_ddi_aux_vih_ratio = 1;
	Voltage p_ddi_aux_vih_offset = 0V;
	Double p_ddi_aux_vox_ratio = 0.5;
	Voltage p_ddi_aux_vox_offset = 0V;
	Double p_vcc1p05_vref_ratio = 1;
	Voltage p_vcc1p05_vref_offset = 0V;
	Double p_vccana_vref_ratio = 0.5;
	Voltage p_vccana_vref_offset = 0V;
	Double p_view_pins_vil_ratio = 0;
	Voltage p_view_pins_vil_offset = 0V;
	Double p_view_pins_vih_ratio = 1;
	Voltage p_view_pins_vih_offset = 0V;
	Double p_view_pins_vox_ratio = 0.5;
	Voltage p_view_pins_vox_offset = 0V;
	Double p_dmi_vil_ratio = 0;
	Double p_dmi_vih_ratio = 1;
	Voltage p_dmi_offset = 0V;
	Double p_dmi_vox_ratio = 0.5;
	Voltage p_dmi_vox_offset = 0V;
	Double p_aud_vil_ratio = 0;
	Voltage p_aud_vil_offset = 0V;
	Double p_aud_vih_ratio = 1;
	Voltage p_aud_vih_offset = 0V;
	Double p_aud_vox_ratio = 0.5;
	Voltage p_aud_vox_offset = 0V;
	Double p_clkxtal_n_vil_ratio = 0;
	Voltage p_clkxtal_n_vil_offset = 0V;
	Double p_clkxtal_n_vih_ratio = 1;
	Voltage p_clkxtal_n_vih_offset = 0V;
	Double p_clkxtal_p_vil_ratio = 0;
	Voltage p_clkxtal_p_vil_offset = 0V;
	Double p_clkxtal_p_vih_ratio = 1;
	Voltage p_clkxtal_p_vih_offset = 0V;
	Double p_rtcclk_vil_ratio = 0;
	Voltage p_rtcclk_vil_offset = 0V;
	Double p_rtcclk_vih_ratio = 1;
	Voltage p_rtcclk_vih_offset = 0V;
	Double p_peci_vox_ratio = 0.5;
	Voltage p_peci_vox_offset = 0V;
	Double p_peci_vil_ratio = 0;
	Voltage p_peci_vil_offset = 0V;
	Double p_peci_vih_ratio = 1;
	Voltage p_peci_vih_offset = 0V;
	Double p_pltrst_cpub_vox_ratio = 0.5;
	Voltage p_pltrst_cpub_vox_offset = 0V;
	Double p_pltrst_cpub_vil_ratio = 0;
	Voltage p_pltrst_cpub_vil_offset = 0V;
	Double p_pltrst_cpub_vih_ratio = 1;
	Voltage p_pltrst_cpub_vih_offset = 0V;
	Double p_dsi_de_vox_ratio = 0.5;
	Voltage p_dsi_de_vox_offset = 0V;
	Double p_dsi_de_vil_ratio = 0;
	Voltage p_dsi_de_vil_offset = 0V;
	Double p_dsi_de_vih_ratio = 1;
	Voltage p_dsi_de_vih_offset = 0V;
	Double p_peg_view_vox_ratio = 0.5;
	Voltage p_peg_view_vox_offset = 0V;
	Double p_peg_view_vil_ratio = 0;
	Voltage p_peg_view_vil_offset = 0V;
	Double p_peg_view_vih_ratio = 1;
	Voltage p_peg_view_vih_offset = 0V;
	Voltage c_aud_vih = p_vccana_spec*p_aud_vih_ratio+p_aud_vih_offset;
	Voltage c_aud_vil = p_vccana_spec*p_aud_vil_ratio-p_aud_vil_offset;
	Voltage c_aud_vox = p_vccana_spec*p_aud_vox_ratio+p_aud_vox_offset;
	Voltage c_bclk_n_vih = p_vcc1p05_spec*p_bclk_n_vih_ratio+p_bclk_n_vih_offset;
	Voltage c_bclk_n_vil = p_vcc1p05_spec*p_bclk_n_vil_ratio-p_bclk_n_vil_offset+p_vccsa_spec*0;
	Voltage c_bclk_p_vih = p_vcc1p05_spec*p_bclk_p_vih_ratio+p_bclk_p_vih_offset;
	Voltage c_bclk_p_vil = p_vcc1p05_spec*p_bclk_p_vil_ratio-p_bclk_p_vil_offset;
	Voltage c_caterr_vih = p_vcc1p05_spec*p_caterr_vih_ratio+p_caterr_vih_offset;
	Voltage c_caterr_vil = p_vcc1p05_spec*p_caterr_vil_ratio-p_caterr_vil_offset;
	Voltage c_caterr_vox = p_vcc1p05_spec*p_caterr_vox_ratio+p_caterr_vox_offset;
	Voltage c_clkxtal_n_vih = p_vcc1p05_spec*p_clkxtal_n_vih_ratio+p_clkxtal_n_vih_offset;
	Voltage c_clkxtal_n_vil = p_vcc1p05_spec*p_clkxtal_n_vil_ratio-p_clkxtal_n_vil_offset;
	Voltage c_clkxtal_p_vih = p_vcc1p05_spec*p_clkxtal_p_vih_ratio+p_clkxtal_p_vih_offset;
	Voltage c_clkxtal_p_vil = p_vcc1p05_spec*p_clkxtal_p_vil_ratio-p_clkxtal_p_vil_offset;
	Voltage c_cpu2pch_vih = p_vccana_spec*p_cpu2pch_vih_ratio+p_cpu2pch_vih_offset;
	Voltage c_cpu2pch_vil = p_vccana_spec*p_cpu2pch_vil_ratio-p_cpu2pch_vil_offset;
	Voltage c_cpu2pch_vox = p_vccana_spec*p_cpu2pch_vox_ratio+p_cpu2pch_vox_offset;
	Voltage c_ddi_all_pins_vih = p_vccana_spec*p_ddi_vih_ratio+p_ddi_vih_offset;
	Voltage c_ddi_all_pins_vil = p_vccana_spec*p_ddi_vil_ratio-p_ddi_vil_offset;
	Voltage c_ddi_all_pins_vox = p_vccana_spec*p_ddi_vox_ratio+p_ddi_vox_offset;
	Voltage c_ddi_aux_vih = p_vccana_spec*p_ddi_aux_vih_ratio+p_ddi_aux_vih_offset;
	Voltage c_ddi_aux_vil = p_vccana_spec*p_ddi_aux_vil_ratio-p_ddi_aux_vil_offset;
	Voltage c_ddi_aux_vox = p_vccana_spec*p_ddi_aux_vox_ratio+p_ddi_aux_vox_offset;
	Voltage c_ddr_clk_vih = p_vccddq_spec*p_ddr_clk_vih_ratio+p_ddr_clk_vih_offset;
	Voltage c_ddr_clk_vil = p_vccddq_spec*p_ddr_clk_vil_ratio-p_ddr_clk_vil_offset;
	Voltage c_ddr_clk_vox = p_vccddq_spec*p_ddr_clk_vox_ratio-p_ddr_clk_vox_offset;
	Voltage c_ddr_cmd_term_vref = p_ddr_cmd_term_ovrd_spec;
	Voltage c_ddr_cmd_vih = p_vccddq_spec*p_ddr_cmd_vih_ratio+p_ddr_cmd_vih_offset;
	Voltage c_ddr_cmd_vil = p_vccddq_spec*p_ddr_cmd_vil_ratio-p_ddr_cmd_vil_offset;
	Voltage c_ddr_cmd_vox = p_vccddq_spec*p_ddr_cmd_vox_ratio-p_ddr_cmd_vox_offset;
	Voltage c_ddr_data_term_vref = p_ddr_data_term_ovrd_spec;
	Voltage c_ddr_data_vih = p_vccddq_spec*p_ddr_data_vih_ratio+p_ddr_data_vih_offset;
	Voltage c_ddr_data_vil = p_vccddq_spec*p_ddr_data_vil_ratio-p_ddr_data_vil_offset;
	Voltage c_ddr_data_vox = p_vccddq_spec*p_ddr_data_vox_ratio-p_ddr_data_vox_offset;
	Voltage c_ddr_dqs_vih = p_vccddq_spec*p_ddr_dqs_vih_ratio+p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vil = p_vccddq_spec*p_ddr_dqs_vil_ratio-p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vox = p_vccddq_spec*p_ddr_dqs_vox_ratio-p_ddr_dqs_vox_offset;
	Voltage c_ddr_misc_vih = p_vccddq_spec*p_ddr_misc_vih_ratio+p_ddr_misc_vih_offset;
	Voltage c_ddr_misc_vil = p_vccddq_spec*p_ddr_misc_vil_ratio-p_ddr_misc_vil_offset;
	Voltage c_ddr_misc_vox = p_vccddq_spec*p_ddr_misc_vox_ratio-p_ddr_misc_vox_offset;
	Voltage c_ddr_strb_term_vref = p_ddr_strb_term_ovrd_spec;
	Voltage c_ddr_vref_vih = p_vccddq_spec*p_ddr_vref_vih_ratio+p_ddr_vref_vih_offset;
	Voltage c_ddr_vref_vil = p_vccddq_spec*p_ddr_vref_vil_ratio+p_ddr_vref_vil_offset;
	Voltage c_ddr_vref_vox = p_vccddq_spec*p_ddr_vref_vox_ratio+p_ddr_vref_vox_offset;
	Voltage c_dekelx4_rx_vih = p_vccana_spec*p_dekelx4_rx_vih_ratio+p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vil = p_vccana_spec*p_dekelx4_rx_vil_ratio-p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vox = p_vccana_spec*p_dekelx4_rx_vox_ratio+p_dekelx4_rx_vox_offset;
	Voltage c_dekelx4_tx_vih = p_vccana_spec*p_dekelx4_tx_vih_ratio+p_dekelx4_tx_vih_offset;
	Voltage c_dekelx4_tx_vil = p_vccana_spec*p_dekelx4_tx_vil_ratio-p_dekelx4_tx_vil_offset;
	Voltage c_dekelx4_tx_vox = p_vccana_spec*p_dekelx4_tx_vox_ratio+p_dekelx4_tx_vox_offset;
	Voltage c_dmi_vih = p_vccana_spec*p_dmi_vih_ratio+p_dmi_offset;
	Voltage c_dmi_vil = p_vccana_spec*p_dmi_vil_ratio-p_dmi_offset;
	Voltage c_dmi_vox = p_vccana_spec*p_dmi_vox_ratio+p_dmi_vox_offset;
	Voltage c_dsi_de_vih = p_vccana_spec*p_dsi_de_vih_ratio+p_dsi_de_vih_offset;
	Voltage c_dsi_de_vil = p_vccana_spec*p_dsi_de_vil_ratio-p_dsi_de_vil_offset;
	Voltage c_dsi_de_vox = p_vccana_spec*p_dsi_de_vox_ratio+p_dsi_de_vox_offset;
	Voltage c_ear_vih = p_vcc1p05_spec*p_ear_vih_ratio+p_ear_vih_offset;
	Voltage c_ear_vil = p_vcc1p05_spec*p_ear_vil_ratio-p_ear_vil_offset;
	Voltage c_ear_vox = p_vcc1p05_spec*p_ear_vox_ratio+p_ear_vox_offset;
	Voltage c_mbp_vih = p_vccana_spec*p_mbp_vih_ratio+p_mbp_vih_offset;
	Voltage c_mbp_vil = p_vccana_spec*p_mbp_vil_ratio-p_mbp_vil_offset;
	Voltage c_mbp_vox = p_vccana_spec*p_mbp_vox_ratio-p_mbp_vox_offset;
	Voltage c_noa_stb_vih = p_vccana_spec*p_noa_stb_vih_ratio+p_noa_stb_vih_offset;
	Voltage c_noa_stb_vil = p_vccana_spec*p_noa_stb_vil_ratio-p_noa_stb_vil_offset;
	Voltage c_noa_stb_vox = p_vccana_spec*p_noa_stb_vox_ratio+p_noa_stb_vox_offset;
	Voltage c_noa_vih = p_vccana_spec*p_noa_vih_ratio+p_noa_vih_offset;
	Voltage c_noa_vil = p_vccana_spec*p_noa_vil_ratio-p_noa_vil_offset;
	Voltage c_noa_vox = p_vccana_spec*p_noa_vox_ratio+p_noa_vox_offset;
	Voltage c_pch2cpu_vih = p_vccana_spec*p_pch2cpu_vih_ratio+p_pch2cpu_vih_offset;
	Voltage c_pch2cpu_vil = p_vccana_spec*p_pch2cpu_vil_ratio-p_pch2cpu_vil_offset;
	Voltage c_pch2cpu_vox = p_vccana_spec*p_pch2cpu_vox_ratio+p_pch2cpu_vox_offset;
	Voltage c_pciex16_rx_vih = p_vccana_spec*p_pciex16_rx_vih_ratio+p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vil = p_vccana_spec*p_pciex16_rx_vil_ratio-p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vox = p_vccana_spec*p_pciex16_rx_vox_ratio+p_pciex16_rx_vox_offset;
	Voltage c_pciex16_tx_vih = p_vccana_spec*p_pciex16_tx_vih_ratio+p_pciex16_tx_vih_offset;
	Voltage c_pciex16_tx_vil = p_vccana_spec*p_pciex16_tx_vil_ratio-p_pciex16_tx_vil_offset;
	Voltage c_pciex16_tx_vox = p_vccana_spec*p_pciex16_tx_vox_ratio+p_pciex16_tx_vox_offset;
	Voltage c_peci_vih = p_vcc1p05_spec*p_peci_vih_ratio+p_peci_vih_offset;
	Voltage c_peci_vil = p_vcc1p05_spec*p_peci_vil_ratio-p_peci_vil_offset;
	Voltage c_peci_vox = p_vcc1p05_spec*p_peci_vox_ratio+p_peci_vox_offset;
	Voltage c_peg_view_vih = p_vccana_spec*p_peg_view_vih_ratio+p_peg_view_vih_offset;
	Voltage c_peg_view_vil = p_vccana_spec*p_peg_view_vil_ratio-p_peg_view_vil_offset;
	Voltage c_peg_view_vox = p_vccana_spec*p_peg_view_vox_ratio+p_peg_view_vox_offset;
	Voltage c_pltrst_cpub_vih = p_vcc1p05_spec*p_pltrst_cpub_vih_ratio+p_pltrst_cpub_vih_offset;
	Voltage c_pltrst_cpub_vil = p_vcc1p05_spec*p_pltrst_cpub_vil_ratio-p_pltrst_cpub_vil_offset;
	Voltage c_pltrst_cpub_vox = p_vcc1p05_spec*p_pltrst_cpub_vox_ratio+p_pltrst_cpub_vox_offset;
	Voltage c_pm_down_vih = p_vcc1p05_spec*p_pm_down_vih_ratio+p_pm_down_vih_offset;
	Voltage c_pm_down_vil = p_vcc1p05_spec*p_pm_down_vil_ratio-p_pm_down_vil_offset;
	Voltage c_pm_down_vox = p_vcc1p05_spec*p_pm_down_vox_ratio+p_pm_down_vox_offset;
	Voltage c_pm_sync_vih = p_vcc1p05_spec*p_pm_sync_vih_ratio+p_pm_sync_vih_offset;
	Voltage c_pm_sync_vil = p_vcc1p05_spec*p_pm_sync_vil_ratio-p_pm_sync_vil_offset;
	Voltage c_pm_sync_vox = p_vcc1p05_spec*p_pm_sync_vox_ratio+p_pm_sync_vox_offset;
	Voltage c_prdy_vih = p_vcc1p05_spec*p_prdy_vih_ratio+p_prdy_vih_offset;
	Voltage c_prdy_vil = p_vcc1p05_spec*p_prdy_vil_ratio-p_prdy_vil_offset;
	Voltage c_prdy_vox = p_vcc1p05_spec*p_prdy_vox_ratio+p_prdy_vox_offset;
	Voltage c_preq_vih = p_vcc1p05_spec*p_preq_vih_ratio+p_preq_vih_offset;
	Voltage c_preq_vil = p_vcc1p05_spec*p_preq_vil_ratio-p_preq_vil_offset;
	Voltage c_preq_vox = p_vcc1p05_spec*p_preq_vox_ratio+p_preq_vox_offset;
	Voltage c_prochot_vih = p_vcc1p05_spec*p_prochot_vih_ratio+p_prochot_vih_offset;
	Voltage c_prochot_vil = p_vcc1p05_spec*p_prochot_vil_ratio-p_prochot_vil_offset;
	Voltage c_prochot_vox = p_vcc1p05_spec*p_prochot_vox_ratio-p_prochot_vox_offset;
	Voltage c_pwrgd_vih = p_vcc1p05_spec*p_pwrgd_vih_ratio+p_pwrgd_vih_offset;
	Voltage c_pwrgd_vil = p_vcc1p05_spec*p_pwrgd_vil_ratio-p_pwrgd_vil_offset;
	Voltage c_pwrgd_vox = p_vcc1p05_spec*p_pwrgd_vox_ratio+p_pwrgd_vox_offset;
	Voltage c_rtcclk_vih = p_vcc1p05_spec*p_rtcclk_vih_ratio+p_rtcclk_vih_offset;
	Voltage c_rtcclk_vil = p_vcc1p05_spec*p_rtcclk_vil_ratio-p_rtcclk_vil_offset;
	Voltage c_tck_vih = p_vcc1p05_spec*p_tck_vih_ratio+p_tck_vih_offset;
	Voltage c_tck_vil = p_vcc1p05_spec*p_tck_vil_ratio-p_tck_vil_offset;
	Voltage c_tdi_vih = p_vcc1p05_spec*p_tdi_vih_ratio+p_tdi_vih_offset;
	Voltage c_tdi_vil = p_vcc1p05_spec*p_tdi_vil_ratio-p_tdi_vil_offset;
	Voltage c_tdo_vox = p_vcc1p05_spec*p_tdo_vox_ratio-p_tdo_vox_offset;
	Voltage c_thermtrip_vih = p_vcc1p05_spec*p_thermtrip_vih_ratio+p_thermtrip_vih_offset;
	Voltage c_thermtrip_vil = p_vcc1p05_spec*p_thermtrip_vil_ratio-p_thermtrip_vil_offset;
	Voltage c_thermtrip_vox = p_vcc1p05_spec*p_thermtrip_vox_ratio+p_thermtrip_vox_offset;
	Voltage c_tms_vih = p_vcc1p05_spec*p_tms_vih_ratio+p_tms_vih_offset;
	Voltage c_tms_vil = p_vcc1p05_spec*p_tms_vil_ratio-p_tms_vil_offset;
	Voltage c_trstb_vih = p_vcc1p05_spec*p_trstb_vih_ratio+p_trstb_vih_offset;
	Voltage c_trstb_vil = p_vcc1p05_spec*p_trstb_vil_ratio-p_trstb_vil_offset;
	Voltage c_trstb_vox = p_vcc1p05_spec*p_trstb_vox_ratio+p_trstb_vox_offset;
	Voltage c_vcc1p05_vref = p_vcc1p05_spec*p_vcc1p05_vref_ratio+p_vcc1p05_vref_offset;
	Voltage c_vccana_vref = p_vccana_spec*p_vccana_vref_ratio+p_vccana_vref_offset;
	Voltage c_vccstpwrgd_vih = p_vcc1p05_spec*p_vccstpwrgd_vih_ratio+p_vccstpwrgd_vih_offset;
	Voltage c_vccstpwrgd_vil = p_vcc1p05_spec*p_vccstpwrgd_vil_ratio-p_vccstpwrgd_vil_offset;
	Voltage c_vccstpwrgd_vox = p_vcc1p05_spec*p_vccstpwrgd_vox_ratio+p_vccstpwrgd_vox_offset;
	Voltage c_vccstpwrgdsx_vih = p_vcc1p05_spec*p_vccstpwrgdsx_vih_ratio+p_vccstpwrgdsx_vih_offset;
	Voltage c_vccstpwrgdsx_vil = p_vcc1p05_spec*p_vccstpwrgdsx_vil_ratio-p_vccstpwrgdsx_vil_offset;
	Voltage c_vccstpwrgdsx_vox = p_vcc1p05_spec*p_vccstpwrgdsx_vox_ratio+p_vccstpwrgdsx_vox_offset;
	Voltage c_vidalert_vih = p_vcc1p05_spec*p_vidalert_vih_ratio+p_vidalert_vih_offset;
	Voltage c_vidalert_vil = p_vcc1p05_spec*p_vidalert_vil_ratio-p_vidalert_vil_offset;
	Voltage c_vidalert_vox = p_vcc1p05_spec*p_vidalert_vox_ratio+p_vidalert_vox_offset;
	Voltage c_vidsck_vih = p_vcc1p05_spec*p_vidsck_vih_ratio+p_vidsck_vih_offset;
	Voltage c_vidsck_vil = p_vcc1p05_spec*p_vidsck_vil_ratio-p_vidsck_vil_offset;
	Voltage c_vidsck_vox = p_vcc1p05_spec*p_vidsck_vox_ratio+p_vidsck_vox_offset;
	Voltage c_vidsout_vih = p_vcc1p05_spec*p_vidsout_vih_ratio+p_vidsout_vih_offset;
	Voltage c_vidsout_vil = p_vcc1p05_spec*p_vidsout_vil_ratio-p_vidsout_vil_offset;
	Voltage c_vidsout_vox = p_vcc1p05_spec*p_vidsout_vox_ratio+p_vidsout_vox_offset;
	Voltage c_view_pins_vih = p_vccddq_spec*p_view_pins_vih_ratio+p_view_pins_vih_offset;
	Voltage c_view_pins_vil = p_vccddq_spec*p_view_pins_vil_ratio+p_view_pins_vil_offset;
	Voltage c_view_pins_vox = p_vccddq_spec*p_view_pins_vox_ratio+p_view_pins_vox_offset;
	Voltage c_xdp_vih = p_vccana_spec*p_xdp_vih_ratio+p_xdp_vih_offset;
	Voltage c_xdp_vil = p_vccana_spec*p_xdp_vil_ratio-p_xdp_vil_offset;
	Voltage c_xdp_vox = p_vccana_spec*p_xdp_vox_ratio+p_xdp_vox_offset;
}

SpecificationSet SBF_FIVR_VLOAD_BFUNC (nom_lvl)
{
	Voltage p_vccin_spec = 1V;
	Voltage p_vccin_aux_spec = 1.8V;
	Voltage p_vccgt_spec = 1V;
	Voltage p_vccdd2_spec = 1.2V;
	Voltage p_vcc1p8a_spec = 1.8V;
	Voltage p_vcc1p05_spec = 1.05V;
	Voltage p_vccfpgm0_spec = 1.05V;
	Voltage p_vccfpgm1_spec = 1.05V;
	Voltage p_xdp_vref_spec = 1.05V;
	Voltage p_vccana_spec = 1V;
	Voltage p_vccsa_spec = 0.95V;
	Voltage p_vccddq_spec = 1.2V;
	Double p_bclk_p_vil_ratio = 0.5;
	Voltage p_bclk_p_vil_offset = 0V;
	Double p_bclk_p_vih_ratio = 0.5;
	Voltage p_bclk_p_vih_offset = 0V;
	Double p_bclk_n_vil_ratio = 0V;
	Voltage p_bclk_n_vil_offset = 0V;
	Double p_bclk_n_vih_ratio = 1V;
	Voltage p_bclk_n_vih_offset = 0V;
	Voltage p_ddr_data_term_ovrd_spec = 0.6V;
	Voltage p_ddr_strb_term_ovrd_spec = 0.6V;
	Voltage p_ddr_cmd_term_ovrd_spec = 0.6V;
	Double p_ddr_clk_vil_ratio = 0;
	Voltage p_ddr_clk_vil_offset = 0V;
	Double p_ddr_clk_vih_ratio = 1;
	Voltage p_ddr_clk_vih_offset = 0V;
	Double p_ddr_clk_vox_ratio = 0.5;
	Voltage p_ddr_clk_vox_offset = 0V;
	Double p_ddr_data_vil_ratio = 0;
	Voltage p_ddr_data_vil_offset = 0V;
	Double p_ddr_data_vih_ratio = 1;
	Voltage p_ddr_data_vih_offset = 0V;
	Double p_ddr_data_vox_ratio = 0.5;
	Voltage p_ddr_data_vox_offset = 0V;
	Double p_ddr_dqs_vil_ratio = 0;
	Double p_ddr_dqs_vih_ratio = 1;
	Voltage p_ddr_dqs_offset = 0V;
	Double p_ddr_dqs_vox_ratio = 0.5;
	Voltage p_ddr_dqs_vox_offset = 0V;
	Double p_ddr_cmd_vil_ratio = 0;
	Voltage p_ddr_cmd_vil_offset = 0V;
	Double p_ddr_cmd_vih_ratio = 1;
	Voltage p_ddr_cmd_vih_offset = 0V;
	Double p_ddr_cmd_vox_ratio = 0.5;
	Voltage p_ddr_cmd_vox_offset = 0V;
	Double p_ddr_misc_vil_ratio = 0;
	Voltage p_ddr_misc_vil_offset = 0V;
	Double p_ddr_misc_vih_ratio = 1;
	Voltage p_ddr_misc_vih_offset = 0V;
	Double p_ddr_misc_vox_ratio = 0.5;
	Voltage p_ddr_misc_vox_offset = 0V;
	Double p_ddr_vref_vil_ratio = 0;
	Voltage p_ddr_vref_vil_offset = 0V;
	Double p_ddr_vref_vih_ratio = 1;
	Voltage p_ddr_vref_vih_offset = 0V;
	Double p_ddr_vref_vox_ratio = 0.5;
	Voltage p_ddr_vref_vox_offset = 0V;
	Double p_pwrgd_vil_ratio = 0;
	Voltage p_pwrgd_vil_offset = 0V;
	Double p_pwrgd_vih_ratio = 1;
	Voltage p_pwrgd_vih_offset = 0V;
	Double p_pwrgd_vox_ratio = 0.5;
	Voltage p_pwrgd_vox_offset = 0V;
	Double p_trstb_vil_ratio = 0;
	Voltage p_trstb_vil_offset = 0V;
	Double p_trstb_vih_ratio = 1;
	Voltage p_trstb_vih_offset = 0V;
	Double p_trstb_vox_ratio = 0.5;
	Voltage p_trstb_vox_offset = 0V;
	Double p_vccstpwrgd_vil_ratio = 0;
	Voltage p_vccstpwrgd_vil_offset = 0V;
	Double p_vccstpwrgd_vih_ratio = 1;
	Voltage p_vccstpwrgd_vih_offset = 0V;
	Double p_vccstpwrgd_vox_ratio = 0.5;
	Voltage p_vccstpwrgd_vox_offset = 0V;
	Double p_vccstpwrgdsx_vil_ratio = 0;
	Voltage p_vccstpwrgdsx_vil_offset = 0V;
	Double p_vccstpwrgdsx_vih_ratio = 1;
	Voltage p_vccstpwrgdsx_vih_offset = 0V;
	Double p_vccstpwrgdsx_vox_ratio = 0.5;
	Voltage p_vccstpwrgdsx_vox_offset = 0V;
	Double p_pm_down_vil_ratio = 0;
	Voltage p_pm_down_vil_offset = 0V;
	Double p_pm_down_vih_ratio = 1;
	Voltage p_pm_down_vih_offset = 0V;
	Double p_pm_down_vox_ratio = 0.5;
	Voltage p_pm_down_vox_offset = 0V;
	Double p_pm_sync_vil_ratio = 0;
	Voltage p_pm_sync_vil_offset = 0V;
	Double p_pm_sync_vih_ratio = 1;
	Voltage p_pm_sync_vih_offset = 0V;
	Double p_pm_sync_vox_ratio = 0.5;
	Voltage p_pm_sync_vox_offset = 0V;
	Double p_tck_vil_ratio = 0;
	Voltage p_tck_vil_offset = 0V;
	Double p_tck_vih_ratio = 1;
	Voltage p_tck_vih_offset = 0V;
	Double p_tms_vih_ratio = 1;
	Voltage p_tms_vih_offset = 0V;
	Double p_tms_vil_ratio = 0;
	Voltage p_tms_vil_offset = 0V;
	Double p_tdi_vil_ratio = 0;
	Voltage p_tdi_vil_offset = 0V;
	Double p_tdi_vih_ratio = 1;
	Voltage p_tdi_vih_offset = 0V;
	Double p_noa_vil_ratio = 0.6;
	Voltage p_noa_vil_offset = 0V;
	Double p_noa_vih_ratio = 0.72;
	Voltage p_noa_vih_offset = 0V;
	Double p_noa_vox_ratio = 0.5;
	Voltage p_noa_vox_offset = 0V;
	Double p_xdp_vil_ratio = 0;
	Voltage p_xdp_vil_offset = 0V;
	Double p_xdp_vih_ratio = 1;
	Voltage p_xdp_vih_offset = 0V;
	Double p_xdp_vox_ratio = 0.5;
	Voltage p_xdp_vox_offset = 0V;
	Double p_noa_stb_vil_ratio = 0.6;
	Voltage p_noa_stb_vil_offset = 0V;
	Double p_noa_stb_vih_ratio = 0.72;
	Voltage p_noa_stb_vih_offset = 0V;
	Double p_noa_stb_vox_ratio = 0.5;
	Voltage p_noa_stb_vox_offset = 0V;
	Double p_vidsout_vil_ratio = 0.6;
	Voltage p_vidsout_vil_offset = 0V;
	Double p_vidsout_vih_ratio = 0.72;
	Voltage p_vidsout_vih_offset = 0V;
	Double p_vidsout_vox_ratio = 0.5;
	Voltage p_vidsout_vox_offset = 0V;
	Double p_vidalert_vil_ratio = 0;
	Voltage p_vidalert_vil_offset = 0V;
	Double p_vidalert_vih_ratio = 1;
	Voltage p_vidalert_vih_offset = 0V;
	Double p_vidalert_vox_ratio = 0.5;
	Voltage p_vidalert_vox_offset = 0V;
	Double p_vidsck_vil_ratio = 0;
	Voltage p_vidsck_vil_offset = 0V;
	Double p_vidsck_vih_ratio = 1;
	Voltage p_vidsck_vih_offset = 0V;
	Double p_vidsck_vox_ratio = 0.5;
	Voltage p_vidsck_vox_offset = 0V;
	Double p_mbp_vil_ratio = -0.95;
	Voltage p_mbp_vil_offset = 0V;
	Double p_mbp_vih_ratio = 0.95;
	Voltage p_mbp_vih_offset = 0V;
	Double p_mbp_vox_ratio = 0.5;
	Voltage p_mbp_vox_offset = 0V;
	Double p_prdy_vil_ratio = 0;
	Voltage p_prdy_vil_offset = 0V;
	Double p_prdy_vih_ratio = 1;
	Voltage p_prdy_vih_offset = 0V;
	Double p_prdy_vox_ratio = 0.5;
	Voltage p_prdy_vox_offset = 0V;
	Double p_preq_vil_ratio = 0.6;
	Voltage p_preq_vil_offset = 0V;
	Double p_preq_vih_ratio = 0.72;
	Voltage p_preq_vih_offset = 0V;
	Double p_preq_vox_ratio = 0.5;
	Voltage p_preq_vox_offset = 0V;
	Double p_prochot_vil_ratio = 0.6;
	Voltage p_prochot_vil_offset = 0V;
	Double p_prochot_vih_ratio = 0.72;
	Voltage p_prochot_vih_offset = 0V;
	Double p_prochot_vox_ratio = 0.5;
	Voltage p_prochot_vox_offset = 0V;
	Double p_ear_vil_ratio = 0;
	Voltage p_ear_vil_offset = 0V;
	Double p_ear_vih_ratio = 1;
	Voltage p_ear_vih_offset = 0V;
	Double p_ear_vox_ratio = 0.5;
	Voltage p_ear_vox_offset = 0V;
	Double p_caterr_vil_ratio = 0;
	Voltage p_caterr_vil_offset = 0V;
	Double p_caterr_vih_ratio = 1;
	Voltage p_caterr_vih_offset = 0V;
	Double p_caterr_vox_ratio = 0.5;
	Voltage p_caterr_vox_offset = 0V;
	Double p_pch2cpu_vil_ratio = 0;
	Voltage p_pch2cpu_vil_offset = 0V;
	Double p_pch2cpu_vih_ratio = 1;
	Voltage p_pch2cpu_vih_offset = 0V;
	Double p_pch2cpu_vox_ratio = 0.5;
	Voltage p_pch2cpu_vox_offset = 0V;
	Double p_cpu2pch_vil_ratio = 0;
	Voltage p_cpu2pch_vil_offset = 0V;
	Double p_cpu2pch_vih_ratio = 1;
	Voltage p_cpu2pch_vih_offset = 0V;
	Double p_cpu2pch_vox_ratio = 0.5;
	Voltage p_cpu2pch_vox_offset = 0V;
	Double p_tdo_vox_ratio = 0.5;
	Voltage p_tdo_vox_offset = 0V;
	Double p_thermtrip_vil_ratio = 0;
	Voltage p_thermtrip_vil_offset = 0V;
	Double p_thermtrip_vih_ratio = 1;
	Voltage p_thermtrip_vih_offset = 0V;
	Double p_thermtrip_vox_ratio = 0.5;
	Voltage p_thermtrip_vox_offset = 0V;
	Double p_dekelx4_rx_vil_ratio = 0;
	Double p_dekelx4_rx_vih_ratio = 1;
	Voltage p_dekelx4_rx_offset = 0V;
	Double p_dekelx4_rx_vox_ratio = 0.5;
	Voltage p_dekelx4_rx_vox_offset = 0V;
	Double p_dekelx4_tx_vil_ratio = 0;
	Voltage p_dekelx4_tx_vil_offset = 0V;
	Double p_dekelx4_tx_vih_ratio = 1;
	Voltage p_dekelx4_tx_vih_offset = 0V;
	Double p_dekelx4_tx_vox_ratio = 0.5;
	Voltage p_dekelx4_tx_vox_offset = 0V;
	Double p_pciex16_rx_vil_ratio = 0;
	Double p_pciex16_rx_vih_ratio = 1;
	Voltage p_pciex16_rx_offset = 0V;
	Double p_pciex16_rx_vox_ratio = 0.5;
	Voltage p_pciex16_rx_vox_offset = 0V;
	Double p_pciex16_tx_vil_ratio = 0;
	Voltage p_pciex16_tx_vil_offset = 0V;
	Double p_pciex16_tx_vih_ratio = 1;
	Voltage p_pciex16_tx_vih_offset = 0V;
	Double p_pciex16_tx_vox_ratio = 0.5;
	Voltage p_pciex16_tx_vox_offset = 0V;
	Double p_ddi_vil_ratio = 0;
	Voltage p_ddi_vil_offset = 0V;
	Double p_ddi_vih_ratio = 1;
	Voltage p_ddi_vih_offset = 0V;
	Double p_ddi_vox_ratio = 0.5;
	Voltage p_ddi_vox_offset = 0V;
	Double p_ddi_aux_vil_ratio = 0;
	Voltage p_ddi_aux_vil_offset = 0V;
	Double p_ddi_aux_vih_ratio = 1;
	Voltage p_ddi_aux_vih_offset = 0V;
	Double p_ddi_aux_vox_ratio = 0.5;
	Voltage p_ddi_aux_vox_offset = 0V;
	Double p_vcc1p05_vref_ratio = 1;
	Voltage p_vcc1p05_vref_offset = 0V;
	Double p_vccana_vref_ratio = 0.5;
	Voltage p_vccana_vref_offset = 0V;
	Double p_view_pins_vil_ratio = 0;
	Voltage p_view_pins_vil_offset = 0V;
	Double p_view_pins_vih_ratio = 1;
	Voltage p_view_pins_vih_offset = 0V;
	Double p_view_pins_vox_ratio = 0.5;
	Voltage p_view_pins_vox_offset = 0V;
	Double p_dmi_vil_ratio = 0;
	Double p_dmi_vih_ratio = 1;
	Voltage p_dmi_offset = 0V;
	Double p_dmi_vox_ratio = 0.5;
	Voltage p_dmi_vox_offset = 0V;
	Double p_aud_vil_ratio = 0;
	Voltage p_aud_vil_offset = 0V;
	Double p_aud_vih_ratio = 1;
	Voltage p_aud_vih_offset = 0V;
	Double p_aud_vox_ratio = 0.5;
	Voltage p_aud_vox_offset = 0V;
	Double p_clkxtal_n_vil_ratio = 0;
	Voltage p_clkxtal_n_vil_offset = 0V;
	Double p_clkxtal_n_vih_ratio = 1;
	Voltage p_clkxtal_n_vih_offset = 0V;
	Double p_clkxtal_p_vil_ratio = 0;
	Voltage p_clkxtal_p_vil_offset = 0V;
	Double p_clkxtal_p_vih_ratio = 1;
	Voltage p_clkxtal_p_vih_offset = 0V;
	Double p_rtcclk_vil_ratio = 0;
	Voltage p_rtcclk_vil_offset = 0V;
	Double p_rtcclk_vih_ratio = 1;
	Voltage p_rtcclk_vih_offset = 0V;
	Double p_peci_vox_ratio = 0.5;
	Voltage p_peci_vox_offset = 0V;
	Double p_peci_vil_ratio = 0;
	Voltage p_peci_vil_offset = 0V;
	Double p_peci_vih_ratio = 1;
	Voltage p_peci_vih_offset = 0V;
	Double p_pltrst_cpub_vox_ratio = 0.5;
	Voltage p_pltrst_cpub_vox_offset = 0V;
	Double p_pltrst_cpub_vil_ratio = 0;
	Voltage p_pltrst_cpub_vil_offset = 0V;
	Double p_pltrst_cpub_vih_ratio = 1;
	Voltage p_pltrst_cpub_vih_offset = 0V;
	Double p_dsi_de_vox_ratio = 0.5;
	Voltage p_dsi_de_vox_offset = 0V;
	Double p_dsi_de_vil_ratio = 0;
	Voltage p_dsi_de_vil_offset = 0V;
	Double p_dsi_de_vih_ratio = 1;
	Voltage p_dsi_de_vih_offset = 0V;
	Double p_peg_view_vox_ratio = 0.5;
	Voltage p_peg_view_vox_offset = 0V;
	Double p_peg_view_vil_ratio = 0;
	Voltage p_peg_view_vil_offset = 0V;
	Double p_peg_view_vih_ratio = 1;
	Voltage p_peg_view_vih_offset = 0V;
	Current p_fivr_vload_spec = 0mA;
	Voltage c_aud_vih = p_vccana_spec*p_aud_vih_ratio+p_aud_vih_offset;
	Voltage c_aud_vil = p_vccana_spec*p_aud_vil_ratio-p_aud_vil_offset;
	Voltage c_aud_vox = p_vccana_spec*p_aud_vox_ratio+p_aud_vox_offset;
	Voltage c_bclk_n_vih = p_vcc1p05_spec*p_bclk_n_vih_ratio+p_bclk_n_vih_offset;
	Voltage c_bclk_n_vil = p_vcc1p05_spec*p_bclk_n_vil_ratio-p_bclk_n_vil_offset+p_vccsa_spec*0;
	Voltage c_bclk_p_vih = p_vcc1p05_spec*p_bclk_p_vih_ratio+p_bclk_p_vih_offset;
	Voltage c_bclk_p_vil = p_vcc1p05_spec*p_bclk_p_vil_ratio-p_bclk_p_vil_offset;
	Voltage c_caterr_vih = p_vcc1p05_spec*p_caterr_vih_ratio+p_caterr_vih_offset;
	Voltage c_caterr_vil = p_vcc1p05_spec*p_caterr_vil_ratio-p_caterr_vil_offset;
	Voltage c_caterr_vox = p_vcc1p05_spec*p_caterr_vox_ratio+p_caterr_vox_offset;
	Voltage c_clkxtal_n_vih = p_vcc1p05_spec*p_clkxtal_n_vih_ratio+p_clkxtal_n_vih_offset;
	Voltage c_clkxtal_n_vil = p_vcc1p05_spec*p_clkxtal_n_vil_ratio-p_clkxtal_n_vil_offset;
	Voltage c_clkxtal_p_vih = p_vcc1p05_spec*p_clkxtal_p_vih_ratio+p_clkxtal_p_vih_offset;
	Voltage c_clkxtal_p_vil = p_vcc1p05_spec*p_clkxtal_p_vil_ratio-p_clkxtal_p_vil_offset;
	Voltage c_cpu2pch_vih = p_vccana_spec*p_cpu2pch_vih_ratio+p_cpu2pch_vih_offset;
	Voltage c_cpu2pch_vil = p_vccana_spec*p_cpu2pch_vil_ratio-p_cpu2pch_vil_offset;
	Voltage c_cpu2pch_vox = p_vccana_spec*p_cpu2pch_vox_ratio+p_cpu2pch_vox_offset;
	Voltage c_ddi_all_pins_vih = p_vccana_spec*p_ddi_vih_ratio+p_ddi_vih_offset;
	Voltage c_ddi_all_pins_vil = p_vccana_spec*p_ddi_vil_ratio-p_ddi_vil_offset;
	Voltage c_ddi_all_pins_vox = p_vccana_spec*p_ddi_vox_ratio+p_ddi_vox_offset;
	Voltage c_ddi_aux_vih = p_vccana_spec*p_ddi_aux_vih_ratio+p_ddi_aux_vih_offset;
	Voltage c_ddi_aux_vil = p_vccana_spec*p_ddi_aux_vil_ratio-p_ddi_aux_vil_offset;
	Voltage c_ddi_aux_vox = p_vccana_spec*p_ddi_aux_vox_ratio+p_ddi_aux_vox_offset;
	Voltage c_ddr_clk_vih = p_vccddq_spec*p_ddr_clk_vih_ratio+p_ddr_clk_vih_offset;
	Voltage c_ddr_clk_vil = p_vccddq_spec*p_ddr_clk_vil_ratio-p_ddr_clk_vil_offset;
	Voltage c_ddr_clk_vox = p_vccddq_spec*p_ddr_clk_vox_ratio-p_ddr_clk_vox_offset;
	Voltage c_ddr_cmd_term_vref = p_ddr_cmd_term_ovrd_spec;
	Voltage c_ddr_cmd_vih = p_vccddq_spec*p_ddr_cmd_vih_ratio+p_ddr_cmd_vih_offset;
	Voltage c_ddr_cmd_vil = p_vccddq_spec*p_ddr_cmd_vil_ratio-p_ddr_cmd_vil_offset;
	Voltage c_ddr_cmd_vox = p_vccddq_spec*p_ddr_cmd_vox_ratio-p_ddr_cmd_vox_offset;
	Voltage c_ddr_data_term_vref = p_ddr_data_term_ovrd_spec;
	Voltage c_ddr_data_vih = p_vccddq_spec*p_ddr_data_vih_ratio+p_ddr_data_vih_offset;
	Voltage c_ddr_data_vil = p_vccddq_spec*p_ddr_data_vil_ratio-p_ddr_data_vil_offset;
	Voltage c_ddr_data_vox = p_vccddq_spec*p_ddr_data_vox_ratio-p_ddr_data_vox_offset;
	Voltage c_ddr_dqs_vih = p_vccddq_spec*p_ddr_dqs_vih_ratio+p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vil = p_vccddq_spec*p_ddr_dqs_vil_ratio-p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vox = p_vccddq_spec*p_ddr_dqs_vox_ratio-p_ddr_dqs_vox_offset;
	Voltage c_ddr_misc_vih = p_vccddq_spec*p_ddr_misc_vih_ratio+p_ddr_misc_vih_offset;
	Voltage c_ddr_misc_vil = p_vccddq_spec*p_ddr_misc_vil_ratio-p_ddr_misc_vil_offset;
	Voltage c_ddr_misc_vox = p_vccddq_spec*p_ddr_misc_vox_ratio-p_ddr_misc_vox_offset;
	Voltage c_ddr_strb_term_vref = p_ddr_strb_term_ovrd_spec;
	Voltage c_ddr_vref_vih = p_vccddq_spec*p_ddr_vref_vih_ratio+p_ddr_vref_vih_offset;
	Voltage c_ddr_vref_vil = p_vccddq_spec*p_ddr_vref_vil_ratio+p_ddr_vref_vil_offset;
	Voltage c_ddr_vref_vox = p_vccddq_spec*p_ddr_vref_vox_ratio+p_ddr_vref_vox_offset;
	Voltage c_dekelx4_rx_vih = p_vccana_spec*p_dekelx4_rx_vih_ratio+p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vil = p_vccana_spec*p_dekelx4_rx_vil_ratio-p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vox = p_vccana_spec*p_dekelx4_rx_vox_ratio+p_dekelx4_rx_vox_offset;
	Voltage c_dekelx4_tx_vih = p_vccana_spec*p_dekelx4_tx_vih_ratio+p_dekelx4_tx_vih_offset;
	Voltage c_dekelx4_tx_vil = p_vccana_spec*p_dekelx4_tx_vil_ratio-p_dekelx4_tx_vil_offset;
	Voltage c_dekelx4_tx_vox = p_vccana_spec*p_dekelx4_tx_vox_ratio+p_dekelx4_tx_vox_offset;
	Voltage c_dmi_vih = p_vccana_spec*p_dmi_vih_ratio+p_dmi_offset;
	Voltage c_dmi_vil = p_vccana_spec*p_dmi_vil_ratio-p_dmi_offset;
	Voltage c_dmi_vox = p_vccana_spec*p_dmi_vox_ratio+p_dmi_vox_offset;
	Voltage c_dsi_de_vih = p_vccana_spec*p_dsi_de_vih_ratio+p_dsi_de_vih_offset;
	Voltage c_dsi_de_vil = p_vccana_spec*p_dsi_de_vil_ratio-p_dsi_de_vil_offset;
	Voltage c_dsi_de_vox = p_vccana_spec*p_dsi_de_vox_ratio+p_dsi_de_vox_offset;
	Voltage c_ear_vih = p_vcc1p05_spec*p_ear_vih_ratio+p_ear_vih_offset;
	Voltage c_ear_vil = p_vcc1p05_spec*p_ear_vil_ratio-p_ear_vil_offset;
	Voltage c_ear_vox = p_vcc1p05_spec*p_ear_vox_ratio+p_ear_vox_offset;
	Voltage c_mbp_vih = p_vccana_spec*p_mbp_vih_ratio+p_mbp_vih_offset;
	Voltage c_mbp_vil = p_vccana_spec*p_mbp_vil_ratio-p_mbp_vil_offset;
	Voltage c_mbp_vox = p_vccana_spec*p_mbp_vox_ratio-p_mbp_vox_offset;
	Voltage c_noa_stb_vih = p_vccana_spec*p_noa_stb_vih_ratio+p_noa_stb_vih_offset;
	Voltage c_noa_stb_vil = p_vccana_spec*p_noa_stb_vil_ratio-p_noa_stb_vil_offset;
	Voltage c_noa_stb_vox = p_vccana_spec*p_noa_stb_vox_ratio+p_noa_stb_vox_offset;
	Voltage c_noa_vih = p_vccana_spec*p_noa_vih_ratio+p_noa_vih_offset;
	Voltage c_noa_vil = p_vccana_spec*p_noa_vil_ratio-p_noa_vil_offset;
	Voltage c_noa_vox = p_vccana_spec*p_noa_vox_ratio+p_noa_vox_offset;
	Voltage c_pch2cpu_vih = p_vccana_spec*p_pch2cpu_vih_ratio+p_pch2cpu_vih_offset;
	Voltage c_pch2cpu_vil = p_vccana_spec*p_pch2cpu_vil_ratio-p_pch2cpu_vil_offset;
	Voltage c_pch2cpu_vox = p_vccana_spec*p_pch2cpu_vox_ratio+p_pch2cpu_vox_offset;
	Voltage c_pciex16_rx_vih = p_vccana_spec*p_pciex16_rx_vih_ratio+p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vil = p_vccana_spec*p_pciex16_rx_vil_ratio-p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vox = p_vccana_spec*p_pciex16_rx_vox_ratio+p_pciex16_rx_vox_offset;
	Voltage c_pciex16_tx_vih = p_vccana_spec*p_pciex16_tx_vih_ratio+p_pciex16_tx_vih_offset;
	Voltage c_pciex16_tx_vil = p_vccana_spec*p_pciex16_tx_vil_ratio-p_pciex16_tx_vil_offset;
	Voltage c_pciex16_tx_vox = p_vccana_spec*p_pciex16_tx_vox_ratio+p_pciex16_tx_vox_offset;
	Voltage c_peci_vih = p_vcc1p05_spec*p_peci_vih_ratio+p_peci_vih_offset;
	Voltage c_peci_vil = p_vcc1p05_spec*p_peci_vil_ratio-p_peci_vil_offset;
	Voltage c_peci_vox = p_vcc1p05_spec*p_peci_vox_ratio+p_peci_vox_offset;
	Voltage c_peg_view_vih = p_vccana_spec*p_peg_view_vih_ratio+p_peg_view_vih_offset;
	Voltage c_peg_view_vil = p_vccana_spec*p_peg_view_vil_ratio-p_peg_view_vil_offset;
	Voltage c_peg_view_vox = p_vccana_spec*p_peg_view_vox_ratio+p_peg_view_vox_offset;
	Voltage c_pltrst_cpub_vih = p_vcc1p05_spec*p_pltrst_cpub_vih_ratio+p_pltrst_cpub_vih_offset;
	Voltage c_pltrst_cpub_vil = p_vcc1p05_spec*p_pltrst_cpub_vil_ratio-p_pltrst_cpub_vil_offset;
	Voltage c_pltrst_cpub_vox = p_vcc1p05_spec*p_pltrst_cpub_vox_ratio+p_pltrst_cpub_vox_offset;
	Voltage c_pm_down_vih = p_vcc1p05_spec*p_pm_down_vih_ratio+p_pm_down_vih_offset;
	Voltage c_pm_down_vil = p_vcc1p05_spec*p_pm_down_vil_ratio-p_pm_down_vil_offset;
	Voltage c_pm_down_vox = p_vcc1p05_spec*p_pm_down_vox_ratio+p_pm_down_vox_offset;
	Voltage c_pm_sync_vih = p_vcc1p05_spec*p_pm_sync_vih_ratio+p_pm_sync_vih_offset;
	Voltage c_pm_sync_vil = p_vcc1p05_spec*p_pm_sync_vil_ratio-p_pm_sync_vil_offset;
	Voltage c_pm_sync_vox = p_vcc1p05_spec*p_pm_sync_vox_ratio+p_pm_sync_vox_offset;
	Voltage c_prdy_vih = p_vcc1p05_spec*p_prdy_vih_ratio+p_prdy_vih_offset;
	Voltage c_prdy_vil = p_vcc1p05_spec*p_prdy_vil_ratio-p_prdy_vil_offset;
	Voltage c_prdy_vox = p_vcc1p05_spec*p_prdy_vox_ratio+p_prdy_vox_offset;
	Voltage c_preq_vih = p_vcc1p05_spec*p_preq_vih_ratio+p_preq_vih_offset;
	Voltage c_preq_vil = p_vcc1p05_spec*p_preq_vil_ratio-p_preq_vil_offset;
	Voltage c_preq_vox = p_vcc1p05_spec*p_preq_vox_ratio+p_preq_vox_offset;
	Voltage c_prochot_vih = p_vcc1p05_spec*p_prochot_vih_ratio+p_prochot_vih_offset;
	Voltage c_prochot_vil = p_vcc1p05_spec*p_prochot_vil_ratio-p_prochot_vil_offset;
	Voltage c_prochot_vox = p_vcc1p05_spec*p_prochot_vox_ratio-p_prochot_vox_offset;
	Voltage c_pwrgd_vih = p_vcc1p05_spec*p_pwrgd_vih_ratio+p_pwrgd_vih_offset;
	Voltage c_pwrgd_vil = p_vcc1p05_spec*p_pwrgd_vil_ratio-p_pwrgd_vil_offset;
	Voltage c_pwrgd_vox = p_vcc1p05_spec*p_pwrgd_vox_ratio+p_pwrgd_vox_offset;
	Voltage c_rtcclk_vih = p_vcc1p05_spec*p_rtcclk_vih_ratio+p_rtcclk_vih_offset;
	Voltage c_rtcclk_vil = p_vcc1p05_spec*p_rtcclk_vil_ratio-p_rtcclk_vil_offset;
	Voltage c_tck_vih = p_vcc1p05_spec*p_tck_vih_ratio+p_tck_vih_offset;
	Voltage c_tck_vil = p_vcc1p05_spec*p_tck_vil_ratio-p_tck_vil_offset;
	Voltage c_tdi_vih = p_vcc1p05_spec*p_tdi_vih_ratio+p_tdi_vih_offset;
	Voltage c_tdi_vil = p_vcc1p05_spec*p_tdi_vil_ratio-p_tdi_vil_offset;
	Voltage c_tdo_vox = p_vcc1p05_spec*p_tdo_vox_ratio-p_tdo_vox_offset;
	Voltage c_thermtrip_vih = p_vcc1p05_spec*p_thermtrip_vih_ratio+p_thermtrip_vih_offset;
	Voltage c_thermtrip_vil = p_vcc1p05_spec*p_thermtrip_vil_ratio-p_thermtrip_vil_offset;
	Voltage c_thermtrip_vox = p_vcc1p05_spec*p_thermtrip_vox_ratio+p_thermtrip_vox_offset;
	Voltage c_tms_vih = p_vcc1p05_spec*p_tms_vih_ratio+p_tms_vih_offset;
	Voltage c_tms_vil = p_vcc1p05_spec*p_tms_vil_ratio-p_tms_vil_offset;
	Voltage c_trstb_vih = p_vcc1p05_spec*p_trstb_vih_ratio+p_trstb_vih_offset;
	Voltage c_trstb_vil = p_vcc1p05_spec*p_trstb_vil_ratio-p_trstb_vil_offset;
	Voltage c_trstb_vox = p_vcc1p05_spec*p_trstb_vox_ratio+p_trstb_vox_offset;
	Voltage c_vcc1p05_vref = p_vcc1p05_spec*p_vcc1p05_vref_ratio+p_vcc1p05_vref_offset;
	Voltage c_vccana_vref = p_vccana_spec*p_vccana_vref_ratio+p_vccana_vref_offset;
	Voltage c_vccstpwrgd_vih = p_vcc1p05_spec*p_vccstpwrgd_vih_ratio+p_vccstpwrgd_vih_offset;
	Voltage c_vccstpwrgd_vil = p_vcc1p05_spec*p_vccstpwrgd_vil_ratio-p_vccstpwrgd_vil_offset;
	Voltage c_vccstpwrgd_vox = p_vcc1p05_spec*p_vccstpwrgd_vox_ratio+p_vccstpwrgd_vox_offset;
	Voltage c_vccstpwrgdsx_vih = p_vcc1p05_spec*p_vccstpwrgdsx_vih_ratio+p_vccstpwrgdsx_vih_offset;
	Voltage c_vccstpwrgdsx_vil = p_vcc1p05_spec*p_vccstpwrgdsx_vil_ratio-p_vccstpwrgdsx_vil_offset;
	Voltage c_vccstpwrgdsx_vox = p_vcc1p05_spec*p_vccstpwrgdsx_vox_ratio+p_vccstpwrgdsx_vox_offset;
	Voltage c_vidalert_vih = p_vcc1p05_spec*p_vidalert_vih_ratio+p_vidalert_vih_offset;
	Voltage c_vidalert_vil = p_vcc1p05_spec*p_vidalert_vil_ratio-p_vidalert_vil_offset;
	Voltage c_vidalert_vox = p_vcc1p05_spec*p_vidalert_vox_ratio+p_vidalert_vox_offset;
	Voltage c_vidsck_vih = p_vcc1p05_spec*p_vidsck_vih_ratio+p_vidsck_vih_offset;
	Voltage c_vidsck_vil = p_vcc1p05_spec*p_vidsck_vil_ratio-p_vidsck_vil_offset;
	Voltage c_vidsck_vox = p_vcc1p05_spec*p_vidsck_vox_ratio+p_vidsck_vox_offset;
	Voltage c_vidsout_vih = p_vcc1p05_spec*p_vidsout_vih_ratio+p_vidsout_vih_offset;
	Voltage c_vidsout_vil = p_vcc1p05_spec*p_vidsout_vil_ratio-p_vidsout_vil_offset;
	Voltage c_vidsout_vox = p_vcc1p05_spec*p_vidsout_vox_ratio+p_vidsout_vox_offset;
	Voltage c_view_pins_vih = p_vccddq_spec*p_view_pins_vih_ratio+p_view_pins_vih_offset;
	Voltage c_view_pins_vil = p_vccddq_spec*p_view_pins_vil_ratio+p_view_pins_vil_offset;
	Voltage c_view_pins_vox = p_vccddq_spec*p_view_pins_vox_ratio+p_view_pins_vox_offset;
	Voltage c_xdp_vih = p_vccana_spec*p_xdp_vih_ratio+p_xdp_vih_offset;
	Voltage c_xdp_vil = p_vccana_spec*p_xdp_vil_ratio-p_xdp_vil_offset;
	Voltage c_xdp_vox = p_vccana_spec*p_xdp_vox_ratio+p_xdp_vox_offset;
}

SpecificationSet SBF_FIVR_VLOAD_OFF_BFUNC (bscan_nom_lvl,idv_1_1V_lvl,idv_1_2V_lvl,idv_650mV_lvl,idv_950mV_lvl,max_lvl,min_lvl,nom_lvl,TS_lvl)
{
	Voltage p_vccin_spec = 1V,1.1V,1.2V,0.65V,0.95V,1.02,0.98,1V,1V;
	Voltage p_vccin_aux_spec = 1.8V,1.8V,1.8V,1.8V,1.8V,1.89V,1.62V,1.8V,1.8V;
	Voltage p_vccgt_spec = 1V,1.1V,1.2V,0.65V,0.95V,1.02,0.98,1V,1V;
	Voltage p_vccdd2_spec = 1.2V,1.2V,1.2V,1.2V,1.2V,1.26,1.14V,1.2V,1.2V;
	Voltage p_vcc1p8a_spec = 1.8V,1.1V,1.2V,0.65V,0.95V,1.87V,1.72V,1.8V,1.8V;
	Voltage p_vcc1p05_spec = 1.05V,1.1V,1.2V,0.65V,0.95V,1.10V,1V,1.05V,1.05V;
	Voltage p_vccfpgm0_spec = 1.05V;
	Voltage p_vccfpgm1_spec = 1.05V;
	Voltage p_xdp_vref_spec = 1.05V,1.05V,1.05V,1.05V,1.05V,1.10V,1V,1.05V,1.05V;
	Voltage p_vccana_spec = 1V,1.1V,1.2V,0.65V,0.95V,1V,1V,1V,1V;
	Voltage p_vccsa_spec = 0.95V;
	Voltage p_vccddq_spec = 1.2V,1.2V,1.2V,1.2V,1.2V,1.26V,1.14V,1.2V,1.2V;
	Double p_bclk_p_vil_ratio = 0.5;
	Voltage p_bclk_p_vil_offset = 0V;
	Double p_bclk_p_vih_ratio = 0.5;
	Voltage p_bclk_p_vih_offset = 0V;
	Double p_bclk_n_vil_ratio = 0V;
	Voltage p_bclk_n_vil_offset = 0V;
	Double p_bclk_n_vih_ratio = 1V;
	Voltage p_bclk_n_vih_offset = 0V;
	Voltage p_ddr_data_term_ovrd_spec = 0.6V;
	Voltage p_ddr_strb_term_ovrd_spec = 0.6V;
	Voltage p_ddr_cmd_term_ovrd_spec = 0.6V;
	Double p_ddr_clk_vil_ratio = 0;
	Voltage p_ddr_clk_vil_offset = 0V;
	Double p_ddr_clk_vih_ratio = 1;
	Voltage p_ddr_clk_vih_offset = 0V;
	Double p_ddr_clk_vox_ratio = 0.5;
	Voltage p_ddr_clk_vox_offset = 0V;
	Double p_ddr_data_vil_ratio = 0;
	Voltage p_ddr_data_vil_offset = 0V;
	Double p_ddr_data_vih_ratio = 1;
	Voltage p_ddr_data_vih_offset = 0V;
	Double p_ddr_data_vox_ratio = 0.5;
	Voltage p_ddr_data_vox_offset = 0V;
	Double p_ddr_dqs_vil_ratio = 0;
	Double p_ddr_dqs_vih_ratio = 1;
	Voltage p_ddr_dqs_offset = 0V;
	Double p_ddr_dqs_vox_ratio = 0.5;
	Voltage p_ddr_dqs_vox_offset = 0V;
	Double p_ddr_cmd_vil_ratio = 0;
	Voltage p_ddr_cmd_vil_offset = 0V;
	Double p_ddr_cmd_vih_ratio = 1;
	Voltage p_ddr_cmd_vih_offset = 0V;
	Double p_ddr_cmd_vox_ratio = 0.5;
	Voltage p_ddr_cmd_vox_offset = 0V;
	Double p_ddr_misc_vil_ratio = 0;
	Voltage p_ddr_misc_vil_offset = 0V;
	Double p_ddr_misc_vih_ratio = 1;
	Voltage p_ddr_misc_vih_offset = 0V;
	Double p_ddr_misc_vox_ratio = 0.5;
	Voltage p_ddr_misc_vox_offset = 0V;
	Double p_ddr_vref_vil_ratio = 0;
	Voltage p_ddr_vref_vil_offset = 0V;
	Double p_ddr_vref_vih_ratio = 1;
	Voltage p_ddr_vref_vih_offset = 0V;
	Double p_ddr_vref_vox_ratio = 0.5;
	Voltage p_ddr_vref_vox_offset = 0V;
	Double p_pwrgd_vil_ratio = 0;
	Voltage p_pwrgd_vil_offset = 0V;
	Double p_pwrgd_vih_ratio = 1;
	Voltage p_pwrgd_vih_offset = 0V;
	Double p_pwrgd_vox_ratio = 0.5;
	Voltage p_pwrgd_vox_offset = 0V;
	Double p_trstb_vil_ratio = 0;
	Voltage p_trstb_vil_offset = 0V;
	Double p_trstb_vih_ratio = 1;
	Voltage p_trstb_vih_offset = 0V;
	Double p_trstb_vox_ratio = 0.5;
	Voltage p_trstb_vox_offset = 0V;
	Double p_vccstpwrgd_vil_ratio = 0;
	Voltage p_vccstpwrgd_vil_offset = 0V;
	Double p_vccstpwrgd_vih_ratio = 1;
	Voltage p_vccstpwrgd_vih_offset = 0V;
	Double p_vccstpwrgd_vox_ratio = 0.5;
	Voltage p_vccstpwrgd_vox_offset = 0V;
	Double p_vccstpwrgdsx_vil_ratio = 0;
	Voltage p_vccstpwrgdsx_vil_offset = 0V;
	Double p_vccstpwrgdsx_vih_ratio = 1;
	Voltage p_vccstpwrgdsx_vih_offset = 0V;
	Double p_vccstpwrgdsx_vox_ratio = 0.5;
	Voltage p_vccstpwrgdsx_vox_offset = 0V;
	Double p_pm_down_vil_ratio = 0;
	Voltage p_pm_down_vil_offset = 0V;
	Double p_pm_down_vih_ratio = 1;
	Voltage p_pm_down_vih_offset = 0V;
	Double p_pm_down_vox_ratio = 0.5;
	Voltage p_pm_down_vox_offset = 0V;
	Double p_pm_sync_vil_ratio = 0;
	Voltage p_pm_sync_vil_offset = 0V;
	Double p_pm_sync_vih_ratio = 1;
	Voltage p_pm_sync_vih_offset = 0V;
	Double p_pm_sync_vox_ratio = 0.5;
	Voltage p_pm_sync_vox_offset = 0V;
	Double p_tck_vil_ratio = 0;
	Voltage p_tck_vil_offset = 0V;
	Double p_tck_vih_ratio = 1;
	Voltage p_tck_vih_offset = 0V;
	Double p_tms_vih_ratio = 1;
	Voltage p_tms_vih_offset = 0V;
	Double p_tms_vil_ratio = 0;
	Voltage p_tms_vil_offset = 0V;
	Double p_tdi_vil_ratio = 0;
	Voltage p_tdi_vil_offset = 0V;
	Double p_tdi_vih_ratio = 1;
	Voltage p_tdi_vih_offset = 0V;
	Double p_noa_vil_ratio = 0.6;
	Voltage p_noa_vil_offset = 0V;
	Double p_noa_vih_ratio = 0.72;
	Voltage p_noa_vih_offset = 0V;
	Double p_noa_vox_ratio = 0.5;
	Voltage p_noa_vox_offset = 0V;
	Double p_xdp_vil_ratio = 0;
	Voltage p_xdp_vil_offset = 0V;
	Double p_xdp_vih_ratio = 1;
	Voltage p_xdp_vih_offset = 0V;
	Double p_xdp_vox_ratio = 0.5;
	Voltage p_xdp_vox_offset = 0V;
	Double p_noa_stb_vil_ratio = 0.6;
	Voltage p_noa_stb_vil_offset = 0V;
	Double p_noa_stb_vih_ratio = 0.72;
	Voltage p_noa_stb_vih_offset = 0V;
	Double p_noa_stb_vox_ratio = 0.5;
	Voltage p_noa_stb_vox_offset = 0V;
	Double p_vidsout_vil_ratio = 0.6;
	Voltage p_vidsout_vil_offset = 0V;
	Double p_vidsout_vih_ratio = 0.72;
	Voltage p_vidsout_vih_offset = 0V;
	Double p_vidsout_vox_ratio = 0.5;
	Voltage p_vidsout_vox_offset = 0V;
	Double p_vidalert_vil_ratio = 0;
	Voltage p_vidalert_vil_offset = 0V;
	Double p_vidalert_vih_ratio = 1;
	Voltage p_vidalert_vih_offset = 0V;
	Double p_vidalert_vox_ratio = 0.5;
	Voltage p_vidalert_vox_offset = 0V;
	Double p_vidsck_vil_ratio = 0;
	Voltage p_vidsck_vil_offset = 0V;
	Double p_vidsck_vih_ratio = 1;
	Voltage p_vidsck_vih_offset = 0V;
	Double p_vidsck_vox_ratio = 0.5;
	Voltage p_vidsck_vox_offset = 0V;
	Double p_mbp_vil_ratio = -0.95;
	Voltage p_mbp_vil_offset = 0V;
	Double p_mbp_vih_ratio = 0.95;
	Voltage p_mbp_vih_offset = 0V;
	Double p_mbp_vox_ratio = 0.5;
	Voltage p_mbp_vox_offset = 0V;
	Double p_prdy_vil_ratio = 0;
	Voltage p_prdy_vil_offset = 0V;
	Double p_prdy_vih_ratio = 1;
	Voltage p_prdy_vih_offset = 0V;
	Double p_prdy_vox_ratio = 0.5;
	Voltage p_prdy_vox_offset = 0V;
	Double p_preq_vil_ratio = 0.6;
	Voltage p_preq_vil_offset = 0V;
	Double p_preq_vih_ratio = 0.72;
	Voltage p_preq_vih_offset = 0V;
	Double p_preq_vox_ratio = 0.5;
	Voltage p_preq_vox_offset = 0V;
	Double p_prochot_vil_ratio = 0.6;
	Voltage p_prochot_vil_offset = 0V;
	Double p_prochot_vih_ratio = 0.72;
	Voltage p_prochot_vih_offset = 0V;
	Double p_prochot_vox_ratio = 0.5;
	Voltage p_prochot_vox_offset = 0V;
	Double p_ear_vil_ratio = 0;
	Voltage p_ear_vil_offset = 0V;
	Double p_ear_vih_ratio = 1;
	Voltage p_ear_vih_offset = 0V;
	Double p_ear_vox_ratio = 0.5;
	Voltage p_ear_vox_offset = 0V;
	Double p_caterr_vil_ratio = 0;
	Voltage p_caterr_vil_offset = 0V;
	Double p_caterr_vih_ratio = 1;
	Voltage p_caterr_vih_offset = 0V;
	Double p_caterr_vox_ratio = 0.5;
	Voltage p_caterr_vox_offset = 0V;
	Double p_pch2cpu_vil_ratio = 0;
	Voltage p_pch2cpu_vil_offset = 0V;
	Double p_pch2cpu_vih_ratio = 1;
	Voltage p_pch2cpu_vih_offset = 0V;
	Double p_pch2cpu_vox_ratio = 0.5;
	Voltage p_pch2cpu_vox_offset = 0V;
	Double p_cpu2pch_vil_ratio = 0;
	Voltage p_cpu2pch_vil_offset = 0V;
	Double p_cpu2pch_vih_ratio = 1;
	Voltage p_cpu2pch_vih_offset = 0V;
	Double p_cpu2pch_vox_ratio = 0.5;
	Voltage p_cpu2pch_vox_offset = 0V;
	Double p_tdo_vox_ratio = 0.5;
	Voltage p_tdo_vox_offset = 0V;
	Double p_thermtrip_vil_ratio = 0;
	Voltage p_thermtrip_vil_offset = 0V;
	Double p_thermtrip_vih_ratio = 1;
	Voltage p_thermtrip_vih_offset = 0V;
	Double p_thermtrip_vox_ratio = 0.5;
	Voltage p_thermtrip_vox_offset = 0V;
	Double p_dekelx4_rx_vil_ratio = 0;
	Double p_dekelx4_rx_vih_ratio = 1;
	Voltage p_dekelx4_rx_offset = 0V;
	Double p_dekelx4_rx_vox_ratio = 0.5;
	Voltage p_dekelx4_rx_vox_offset = 0V;
	Double p_dekelx4_tx_vil_ratio = 0;
	Voltage p_dekelx4_tx_vil_offset = 0V;
	Double p_dekelx4_tx_vih_ratio = 1;
	Voltage p_dekelx4_tx_vih_offset = 0V;
	Double p_dekelx4_tx_vox_ratio = 0.5;
	Voltage p_dekelx4_tx_vox_offset = 0V;
	Double p_pciex16_rx_vil_ratio = 0;
	Double p_pciex16_rx_vih_ratio = 1;
	Voltage p_pciex16_rx_offset = 0V;
	Double p_pciex16_rx_vox_ratio = 0.5;
	Voltage p_pciex16_rx_vox_offset = 0V;
	Double p_pciex16_tx_vil_ratio = 0;
	Voltage p_pciex16_tx_vil_offset = 0V;
	Double p_pciex16_tx_vih_ratio = 1;
	Voltage p_pciex16_tx_vih_offset = 0V;
	Double p_pciex16_tx_vox_ratio = 0.5;
	Voltage p_pciex16_tx_vox_offset = 0V;
	Double p_ddi_vil_ratio = 0;
	Voltage p_ddi_vil_offset = 0V;
	Double p_ddi_vih_ratio = 1;
	Voltage p_ddi_vih_offset = 0V;
	Double p_ddi_vox_ratio = 0.5;
	Voltage p_ddi_vox_offset = 0V;
	Double p_ddi_aux_vil_ratio = 0;
	Voltage p_ddi_aux_vil_offset = 0V;
	Double p_ddi_aux_vih_ratio = 1;
	Voltage p_ddi_aux_vih_offset = 0V;
	Double p_ddi_aux_vox_ratio = 0.5;
	Voltage p_ddi_aux_vox_offset = 0V;
	Double p_vcc1p05_vref_ratio = 1;
	Voltage p_vcc1p05_vref_offset = 0V;
	Double p_vccana_vref_ratio = 0.5;
	Voltage p_vccana_vref_offset = 0V;
	Double p_view_pins_vil_ratio = 0;
	Voltage p_view_pins_vil_offset = 0V;
	Double p_view_pins_vih_ratio = 1;
	Voltage p_view_pins_vih_offset = 0V;
	Double p_view_pins_vox_ratio = 0.5;
	Voltage p_view_pins_vox_offset = 0V;
	Double p_dmi_vil_ratio = 0;
	Double p_dmi_vih_ratio = 1;
	Voltage p_dmi_offset = 0V;
	Double p_dmi_vox_ratio = 0.5;
	Voltage p_dmi_vox_offset = 0V;
	Double p_aud_vil_ratio = 0;
	Voltage p_aud_vil_offset = 0V;
	Double p_aud_vih_ratio = 1;
	Voltage p_aud_vih_offset = 0V;
	Double p_aud_vox_ratio = 0.5;
	Voltage p_aud_vox_offset = 0V;
	Double p_clkxtal_n_vil_ratio = 0;
	Voltage p_clkxtal_n_vil_offset = 0V;
	Double p_clkxtal_n_vih_ratio = 1;
	Voltage p_clkxtal_n_vih_offset = 0V;
	Double p_clkxtal_p_vil_ratio = 0;
	Voltage p_clkxtal_p_vil_offset = 0V;
	Double p_clkxtal_p_vih_ratio = 1;
	Voltage p_clkxtal_p_vih_offset = 0V;
	Double p_rtcclk_vil_ratio = 0;
	Voltage p_rtcclk_vil_offset = 0V;
	Double p_rtcclk_vih_ratio = 1;
	Voltage p_rtcclk_vih_offset = 0V;
	Double p_peci_vox_ratio = 0.5;
	Voltage p_peci_vox_offset = 0V;
	Double p_peci_vil_ratio = 0;
	Voltage p_peci_vil_offset = 0V;
	Double p_peci_vih_ratio = 1;
	Voltage p_peci_vih_offset = 0V;
	Double p_pltrst_cpub_vox_ratio = 0.5;
	Voltage p_pltrst_cpub_vox_offset = 0V;
	Double p_pltrst_cpub_vil_ratio = 0;
	Voltage p_pltrst_cpub_vil_offset = 0V;
	Double p_pltrst_cpub_vih_ratio = 1;
	Voltage p_pltrst_cpub_vih_offset = 0V;
	Double p_dsi_de_vox_ratio = 0.5;
	Voltage p_dsi_de_vox_offset = 0V;
	Double p_dsi_de_vil_ratio = 0;
	Voltage p_dsi_de_vil_offset = 0V;
	Double p_dsi_de_vih_ratio = 1;
	Voltage p_dsi_de_vih_offset = 0V;
	Double p_peg_view_vox_ratio = 0.5;
	Voltage p_peg_view_vox_offset = 0V;
	Double p_peg_view_vil_ratio = 0;
	Voltage p_peg_view_vil_offset = 0V;
	Double p_peg_view_vih_ratio = 1;
	Voltage p_peg_view_vih_offset = 0V;
	Voltage c_aud_vih = p_vccana_spec*p_aud_vih_ratio+p_aud_vih_offset;
	Voltage c_aud_vil = p_vccana_spec*p_aud_vil_ratio-p_aud_vil_offset;
	Voltage c_aud_vox = p_vccana_spec*p_aud_vox_ratio+p_aud_vox_offset;
	Voltage c_bclk_n_vih = p_vcc1p05_spec*p_bclk_n_vih_ratio+p_bclk_n_vih_offset;
	Voltage c_bclk_n_vil = p_vcc1p05_spec*p_bclk_n_vil_ratio-p_bclk_n_vil_offset+p_vccsa_spec*0;
	Voltage c_bclk_p_vih = p_vcc1p05_spec*p_bclk_p_vih_ratio+p_bclk_p_vih_offset;
	Voltage c_bclk_p_vil = p_vcc1p05_spec*p_bclk_p_vil_ratio-p_bclk_p_vil_offset;
	Voltage c_caterr_vih = p_vcc1p05_spec*p_caterr_vih_ratio+p_caterr_vih_offset;
	Voltage c_caterr_vil = p_vcc1p05_spec*p_caterr_vil_ratio-p_caterr_vil_offset;
	Voltage c_caterr_vox = p_vcc1p05_spec*p_caterr_vox_ratio+p_caterr_vox_offset;
	Voltage c_clkxtal_n_vih = p_vcc1p05_spec*p_clkxtal_n_vih_ratio+p_clkxtal_n_vih_offset;
	Voltage c_clkxtal_n_vil = p_vcc1p05_spec*p_clkxtal_n_vil_ratio-p_clkxtal_n_vil_offset;
	Voltage c_clkxtal_p_vih = p_vcc1p05_spec*p_clkxtal_p_vih_ratio+p_clkxtal_p_vih_offset;
	Voltage c_clkxtal_p_vil = p_vcc1p05_spec*p_clkxtal_p_vil_ratio-p_clkxtal_p_vil_offset;
	Voltage c_cpu2pch_vih = p_vccana_spec*p_cpu2pch_vih_ratio+p_cpu2pch_vih_offset;
	Voltage c_cpu2pch_vil = p_vccana_spec*p_cpu2pch_vil_ratio-p_cpu2pch_vil_offset;
	Voltage c_cpu2pch_vox = p_vccana_spec*p_cpu2pch_vox_ratio+p_cpu2pch_vox_offset;
	Voltage c_ddi_all_pins_vih = p_vccana_spec*p_ddi_vih_ratio+p_ddi_vih_offset;
	Voltage c_ddi_all_pins_vil = p_vccana_spec*p_ddi_vil_ratio-p_ddi_vil_offset;
	Voltage c_ddi_all_pins_vox = p_vccana_spec*p_ddi_vox_ratio+p_ddi_vox_offset;
	Voltage c_ddi_aux_vih = p_vccana_spec*p_ddi_aux_vih_ratio+p_ddi_aux_vih_offset;
	Voltage c_ddi_aux_vil = p_vccana_spec*p_ddi_aux_vil_ratio-p_ddi_aux_vil_offset;
	Voltage c_ddi_aux_vox = p_vccana_spec*p_ddi_aux_vox_ratio+p_ddi_aux_vox_offset;
	Voltage c_ddr_clk_vih = p_vccddq_spec*p_ddr_clk_vih_ratio+p_ddr_clk_vih_offset;
	Voltage c_ddr_clk_vil = p_vccddq_spec*p_ddr_clk_vil_ratio-p_ddr_clk_vil_offset;
	Voltage c_ddr_clk_vox = p_vccddq_spec*p_ddr_clk_vox_ratio-p_ddr_clk_vox_offset;
	Voltage c_ddr_cmd_term_vref = p_ddr_cmd_term_ovrd_spec;
	Voltage c_ddr_cmd_vih = p_vccddq_spec*p_ddr_cmd_vih_ratio+p_ddr_cmd_vih_offset;
	Voltage c_ddr_cmd_vil = p_vccddq_spec*p_ddr_cmd_vil_ratio-p_ddr_cmd_vil_offset;
	Voltage c_ddr_cmd_vox = p_vccddq_spec*p_ddr_cmd_vox_ratio-p_ddr_cmd_vox_offset;
	Voltage c_ddr_data_term_vref = p_ddr_data_term_ovrd_spec;
	Voltage c_ddr_data_vih = p_vccddq_spec*p_ddr_data_vih_ratio+p_ddr_data_vih_offset;
	Voltage c_ddr_data_vil = p_vccddq_spec*p_ddr_data_vil_ratio-p_ddr_data_vil_offset;
	Voltage c_ddr_data_vox = p_vccddq_spec*p_ddr_data_vox_ratio-p_ddr_data_vox_offset;
	Voltage c_ddr_dqs_vih = p_vccddq_spec*p_ddr_dqs_vih_ratio+p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vil = p_vccddq_spec*p_ddr_dqs_vil_ratio-p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vox = p_vccddq_spec*p_ddr_dqs_vox_ratio-p_ddr_dqs_vox_offset;
	Voltage c_ddr_misc_vih = p_vccddq_spec*p_ddr_misc_vih_ratio+p_ddr_misc_vih_offset;
	Voltage c_ddr_misc_vil = p_vccddq_spec*p_ddr_misc_vil_ratio-p_ddr_misc_vil_offset;
	Voltage c_ddr_misc_vox = p_vccddq_spec*p_ddr_misc_vox_ratio-p_ddr_misc_vox_offset;
	Voltage c_ddr_strb_term_vref = p_ddr_strb_term_ovrd_spec;
	Voltage c_ddr_vref_vih = p_vccddq_spec*p_ddr_vref_vih_ratio+p_ddr_vref_vih_offset;
	Voltage c_ddr_vref_vil = p_vccddq_spec*p_ddr_vref_vil_ratio+p_ddr_vref_vil_offset;
	Voltage c_ddr_vref_vox = p_vccddq_spec*p_ddr_vref_vox_ratio+p_ddr_vref_vox_offset;
	Voltage c_dekelx4_rx_vih = p_vccana_spec*p_dekelx4_rx_vih_ratio+p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vil = p_vccana_spec*p_dekelx4_rx_vil_ratio-p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vox = p_vccana_spec*p_dekelx4_rx_vox_ratio+p_dekelx4_rx_vox_offset;
	Voltage c_dekelx4_tx_vih = p_vccana_spec*p_dekelx4_tx_vih_ratio+p_dekelx4_tx_vih_offset;
	Voltage c_dekelx4_tx_vil = p_vccana_spec*p_dekelx4_tx_vil_ratio-p_dekelx4_tx_vil_offset;
	Voltage c_dekelx4_tx_vox = p_vccana_spec*p_dekelx4_tx_vox_ratio+p_dekelx4_tx_vox_offset;
	Voltage c_dmi_vih = p_vccana_spec*p_dmi_vih_ratio+p_dmi_offset;
	Voltage c_dmi_vil = p_vccana_spec*p_dmi_vil_ratio-p_dmi_offset;
	Voltage c_dmi_vox = p_vccana_spec*p_dmi_vox_ratio+p_dmi_vox_offset;
	Voltage c_dsi_de_vih = p_vccana_spec*p_dsi_de_vih_ratio+p_dsi_de_vih_offset;
	Voltage c_dsi_de_vil = p_vccana_spec*p_dsi_de_vil_ratio-p_dsi_de_vil_offset;
	Voltage c_dsi_de_vox = p_vccana_spec*p_dsi_de_vox_ratio+p_dsi_de_vox_offset;
	Voltage c_ear_vih = p_vcc1p05_spec*p_ear_vih_ratio+p_ear_vih_offset;
	Voltage c_ear_vil = p_vcc1p05_spec*p_ear_vil_ratio-p_ear_vil_offset;
	Voltage c_ear_vox = p_vcc1p05_spec*p_ear_vox_ratio+p_ear_vox_offset;
	Voltage c_mbp_vih = p_vccana_spec*p_mbp_vih_ratio+p_mbp_vih_offset;
	Voltage c_mbp_vil = p_vccana_spec*p_mbp_vil_ratio-p_mbp_vil_offset;
	Voltage c_mbp_vox = p_vccana_spec*p_mbp_vox_ratio-p_mbp_vox_offset;
	Voltage c_noa_stb_vih = p_vccana_spec*p_noa_stb_vih_ratio+p_noa_stb_vih_offset;
	Voltage c_noa_stb_vil = p_vccana_spec*p_noa_stb_vil_ratio-p_noa_stb_vil_offset;
	Voltage c_noa_stb_vox = p_vccana_spec*p_noa_stb_vox_ratio+p_noa_stb_vox_offset;
	Voltage c_noa_vih = p_vccana_spec*p_noa_vih_ratio+p_noa_vih_offset;
	Voltage c_noa_vil = p_vccana_spec*p_noa_vil_ratio-p_noa_vil_offset;
	Voltage c_noa_vox = p_vccana_spec*p_noa_vox_ratio+p_noa_vox_offset;
	Voltage c_pch2cpu_vih = p_vccana_spec*p_pch2cpu_vih_ratio+p_pch2cpu_vih_offset;
	Voltage c_pch2cpu_vil = p_vccana_spec*p_pch2cpu_vil_ratio-p_pch2cpu_vil_offset;
	Voltage c_pch2cpu_vox = p_vccana_spec*p_pch2cpu_vox_ratio+p_pch2cpu_vox_offset;
	Voltage c_pciex16_rx_vih = p_vccana_spec*p_pciex16_rx_vih_ratio+p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vil = p_vccana_spec*p_pciex16_rx_vil_ratio-p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vox = p_vccana_spec*p_pciex16_rx_vox_ratio+p_pciex16_rx_vox_offset;
	Voltage c_pciex16_tx_vih = p_vccana_spec*p_pciex16_tx_vih_ratio+p_pciex16_tx_vih_offset;
	Voltage c_pciex16_tx_vil = p_vccana_spec*p_pciex16_tx_vil_ratio-p_pciex16_tx_vil_offset;
	Voltage c_pciex16_tx_vox = p_vccana_spec*p_pciex16_tx_vox_ratio+p_pciex16_tx_vox_offset;
	Voltage c_peci_vih = p_vcc1p05_spec*p_peci_vih_ratio+p_peci_vih_offset;
	Voltage c_peci_vil = p_vcc1p05_spec*p_peci_vil_ratio-p_peci_vil_offset;
	Voltage c_peci_vox = p_vcc1p05_spec*p_peci_vox_ratio+p_peci_vox_offset;
	Voltage c_peg_view_vih = p_vccana_spec*p_peg_view_vih_ratio+p_peg_view_vih_offset;
	Voltage c_peg_view_vil = p_vccana_spec*p_peg_view_vil_ratio-p_peg_view_vil_offset;
	Voltage c_peg_view_vox = p_vccana_spec*p_peg_view_vox_ratio+p_peg_view_vox_offset;
	Voltage c_pltrst_cpub_vih = p_vcc1p05_spec*p_pltrst_cpub_vih_ratio+p_pltrst_cpub_vih_offset;
	Voltage c_pltrst_cpub_vil = p_vcc1p05_spec*p_pltrst_cpub_vil_ratio-p_pltrst_cpub_vil_offset;
	Voltage c_pltrst_cpub_vox = p_vcc1p05_spec*p_pltrst_cpub_vox_ratio+p_pltrst_cpub_vox_offset;
	Voltage c_pm_down_vih = p_vcc1p05_spec*p_pm_down_vih_ratio+p_pm_down_vih_offset;
	Voltage c_pm_down_vil = p_vcc1p05_spec*p_pm_down_vil_ratio-p_pm_down_vil_offset;
	Voltage c_pm_down_vox = p_vcc1p05_spec*p_pm_down_vox_ratio+p_pm_down_vox_offset;
	Voltage c_pm_sync_vih = p_vcc1p05_spec*p_pm_sync_vih_ratio+p_pm_sync_vih_offset;
	Voltage c_pm_sync_vil = p_vcc1p05_spec*p_pm_sync_vil_ratio-p_pm_sync_vil_offset;
	Voltage c_pm_sync_vox = p_vcc1p05_spec*p_pm_sync_vox_ratio+p_pm_sync_vox_offset;
	Voltage c_prdy_vih = p_vcc1p05_spec*p_prdy_vih_ratio+p_prdy_vih_offset;
	Voltage c_prdy_vil = p_vcc1p05_spec*p_prdy_vil_ratio-p_prdy_vil_offset;
	Voltage c_prdy_vox = p_vcc1p05_spec*p_prdy_vox_ratio+p_prdy_vox_offset;
	Voltage c_preq_vih = p_vcc1p05_spec*p_preq_vih_ratio+p_preq_vih_offset;
	Voltage c_preq_vil = p_vcc1p05_spec*p_preq_vil_ratio-p_preq_vil_offset;
	Voltage c_preq_vox = p_vcc1p05_spec*p_preq_vox_ratio+p_preq_vox_offset;
	Voltage c_prochot_vih = p_vcc1p05_spec*p_prochot_vih_ratio+p_prochot_vih_offset;
	Voltage c_prochot_vil = p_vcc1p05_spec*p_prochot_vil_ratio-p_prochot_vil_offset;
	Voltage c_prochot_vox = p_vcc1p05_spec*p_prochot_vox_ratio-p_prochot_vox_offset;
	Voltage c_pwrgd_vih = p_vcc1p05_spec*p_pwrgd_vih_ratio+p_pwrgd_vih_offset;
	Voltage c_pwrgd_vil = p_vcc1p05_spec*p_pwrgd_vil_ratio-p_pwrgd_vil_offset;
	Voltage c_pwrgd_vox = p_vcc1p05_spec*p_pwrgd_vox_ratio+p_pwrgd_vox_offset;
	Voltage c_rtcclk_vih = p_vcc1p05_spec*p_rtcclk_vih_ratio+p_rtcclk_vih_offset;
	Voltage c_rtcclk_vil = p_vcc1p05_spec*p_rtcclk_vil_ratio-p_rtcclk_vil_offset;
	Voltage c_tck_vih = p_vcc1p05_spec*p_tck_vih_ratio+p_tck_vih_offset;
	Voltage c_tck_vil = p_vcc1p05_spec*p_tck_vil_ratio-p_tck_vil_offset;
	Voltage c_tdi_vih = p_vcc1p05_spec*p_tdi_vih_ratio+p_tdi_vih_offset;
	Voltage c_tdi_vil = p_vcc1p05_spec*p_tdi_vil_ratio-p_tdi_vil_offset;
	Voltage c_tdo_vox = p_vcc1p05_spec*p_tdo_vox_ratio-p_tdo_vox_offset;
	Voltage c_thermtrip_vih = p_vcc1p05_spec*p_thermtrip_vih_ratio+p_thermtrip_vih_offset;
	Voltage c_thermtrip_vil = p_vcc1p05_spec*p_thermtrip_vil_ratio-p_thermtrip_vil_offset;
	Voltage c_thermtrip_vox = p_vcc1p05_spec*p_thermtrip_vox_ratio+p_thermtrip_vox_offset;
	Voltage c_tms_vih = p_vcc1p05_spec*p_tms_vih_ratio+p_tms_vih_offset;
	Voltage c_tms_vil = p_vcc1p05_spec*p_tms_vil_ratio-p_tms_vil_offset;
	Voltage c_trstb_vih = p_vcc1p05_spec*p_trstb_vih_ratio+p_trstb_vih_offset;
	Voltage c_trstb_vil = p_vcc1p05_spec*p_trstb_vil_ratio-p_trstb_vil_offset;
	Voltage c_trstb_vox = p_vcc1p05_spec*p_trstb_vox_ratio+p_trstb_vox_offset;
	Voltage c_vcc1p05_vref = p_vcc1p05_spec*p_vcc1p05_vref_ratio+p_vcc1p05_vref_offset;
	Voltage c_vccana_vref = p_vccana_spec*p_vccana_vref_ratio+p_vccana_vref_offset;
	Voltage c_vccstpwrgd_vih = p_vcc1p05_spec*p_vccstpwrgd_vih_ratio+p_vccstpwrgd_vih_offset;
	Voltage c_vccstpwrgd_vil = p_vcc1p05_spec*p_vccstpwrgd_vil_ratio-p_vccstpwrgd_vil_offset;
	Voltage c_vccstpwrgd_vox = p_vcc1p05_spec*p_vccstpwrgd_vox_ratio+p_vccstpwrgd_vox_offset;
	Voltage c_vccstpwrgdsx_vih = p_vcc1p05_spec*p_vccstpwrgdsx_vih_ratio+p_vccstpwrgdsx_vih_offset;
	Voltage c_vccstpwrgdsx_vil = p_vcc1p05_spec*p_vccstpwrgdsx_vil_ratio-p_vccstpwrgdsx_vil_offset;
	Voltage c_vccstpwrgdsx_vox = p_vcc1p05_spec*p_vccstpwrgdsx_vox_ratio+p_vccstpwrgdsx_vox_offset;
	Voltage c_vidalert_vih = p_vcc1p05_spec*p_vidalert_vih_ratio+p_vidalert_vih_offset;
	Voltage c_vidalert_vil = p_vcc1p05_spec*p_vidalert_vil_ratio-p_vidalert_vil_offset;
	Voltage c_vidalert_vox = p_vcc1p05_spec*p_vidalert_vox_ratio+p_vidalert_vox_offset;
	Voltage c_vidsck_vih = p_vcc1p05_spec*p_vidsck_vih_ratio+p_vidsck_vih_offset;
	Voltage c_vidsck_vil = p_vcc1p05_spec*p_vidsck_vil_ratio-p_vidsck_vil_offset;
	Voltage c_vidsck_vox = p_vcc1p05_spec*p_vidsck_vox_ratio+p_vidsck_vox_offset;
	Voltage c_vidsout_vih = p_vcc1p05_spec*p_vidsout_vih_ratio+p_vidsout_vih_offset;
	Voltage c_vidsout_vil = p_vcc1p05_spec*p_vidsout_vil_ratio-p_vidsout_vil_offset;
	Voltage c_vidsout_vox = p_vcc1p05_spec*p_vidsout_vox_ratio+p_vidsout_vox_offset;
	Voltage c_view_pins_vih = p_vccddq_spec*p_view_pins_vih_ratio+p_view_pins_vih_offset;
	Voltage c_view_pins_vil = p_vccddq_spec*p_view_pins_vil_ratio+p_view_pins_vil_offset;
	Voltage c_view_pins_vox = p_vccddq_spec*p_view_pins_vox_ratio+p_view_pins_vox_offset;
	Voltage c_xdp_vih = p_vccana_spec*p_xdp_vih_ratio+p_xdp_vih_offset;
	Voltage c_xdp_vil = p_vccana_spec*p_xdp_vil_ratio-p_xdp_vil_offset;
	Voltage c_xdp_vox = p_vccana_spec*p_xdp_vox_ratio+p_xdp_vox_offset;
}

SpecificationSet SBF_FIVR_VLOAD_ON_BFUNC (bscan_nom_lvl,idv_1_1V_lvl,idv_1_2V_lvl,idv_650mV_lvl,idv_950mV_lvl,max_lvl,min_lvl,nom_lvl,TS_lvl)
{
	Voltage p_vccin_spec = 1V,1.1V,1.2V,0.65V,0.95V,1.02,0.98,1V,1V;
	Voltage p_vccin_aux_spec = 1.8V,1.8V,1.8V,1.8V,1.8V,1.89V,1.62V,1.8V,1.8V;
	Voltage p_vccgt_spec = 1V,1.1V,1.2V,0.65V,0.95V,1.02,0.98,1V,1V;
	Voltage p_vccdd2_spec = 1.2V,1.2V,1.2V,1.2V,1.2V,1.26,1.14V,1.2V,1.2V;
	Voltage p_vcc1p8a_spec = 1.8V,1.1V,1.2V,0.65V,0.95V,1.87V,1.72V,1.8V,1.8V;
	Voltage p_vcc1p05_spec = 1.05V,1.1V,1.2V,0.65V,0.95V,1.10V,1V,1.05V,1.05V;
	Voltage p_vccfpgm0_spec = 1.05V;
	Voltage p_vccfpgm1_spec = 1.05V;
	Voltage p_xdp_vref_spec = 1.05V,1.05V,1.05V,1.05V,1.05V,1.10V,1V,1.05V,1.05V;
	Voltage p_vccana_spec = 1V,1.1V,1.2V,0.65V,0.95V,1V,1V,1V,1V;
	Voltage p_vccsa_spec = 0.95V;
	Voltage p_vccddq_spec = 1.2V,1.2V,1.2V,1.2V,1.2V,1.26V,1.14V,1.2V,1.2V;
	Double p_bclk_p_vil_ratio = 0.5;
	Voltage p_bclk_p_vil_offset = 0V;
	Double p_bclk_p_vih_ratio = 0.5;
	Voltage p_bclk_p_vih_offset = 0V;
	Double p_bclk_n_vil_ratio = 0V;
	Voltage p_bclk_n_vil_offset = 0V;
	Double p_bclk_n_vih_ratio = 1V;
	Voltage p_bclk_n_vih_offset = 0V;
	Voltage p_ddr_data_term_ovrd_spec = 0.6V;
	Voltage p_ddr_strb_term_ovrd_spec = 0.6V;
	Voltage p_ddr_cmd_term_ovrd_spec = 0.6V;
	Double p_ddr_clk_vil_ratio = 0;
	Voltage p_ddr_clk_vil_offset = 0V;
	Double p_ddr_clk_vih_ratio = 1;
	Voltage p_ddr_clk_vih_offset = 0V;
	Double p_ddr_clk_vox_ratio = 0.5;
	Voltage p_ddr_clk_vox_offset = 0V;
	Double p_ddr_data_vil_ratio = 0;
	Voltage p_ddr_data_vil_offset = 0V;
	Double p_ddr_data_vih_ratio = 1;
	Voltage p_ddr_data_vih_offset = 0V;
	Double p_ddr_data_vox_ratio = 0.5;
	Voltage p_ddr_data_vox_offset = 0V;
	Double p_ddr_dqs_vil_ratio = 0;
	Double p_ddr_dqs_vih_ratio = 1;
	Voltage p_ddr_dqs_offset = 0V;
	Double p_ddr_dqs_vox_ratio = 0.5;
	Voltage p_ddr_dqs_vox_offset = 0V;
	Double p_ddr_cmd_vil_ratio = 0;
	Voltage p_ddr_cmd_vil_offset = 0V;
	Double p_ddr_cmd_vih_ratio = 1;
	Voltage p_ddr_cmd_vih_offset = 0V;
	Double p_ddr_cmd_vox_ratio = 0.5;
	Voltage p_ddr_cmd_vox_offset = 0V;
	Double p_ddr_misc_vil_ratio = 0;
	Voltage p_ddr_misc_vil_offset = 0V;
	Double p_ddr_misc_vih_ratio = 1;
	Voltage p_ddr_misc_vih_offset = 0V;
	Double p_ddr_misc_vox_ratio = 0.5;
	Voltage p_ddr_misc_vox_offset = 0V;
	Double p_ddr_vref_vil_ratio = 0;
	Voltage p_ddr_vref_vil_offset = 0V;
	Double p_ddr_vref_vih_ratio = 1;
	Voltage p_ddr_vref_vih_offset = 0V;
	Double p_ddr_vref_vox_ratio = 0.5;
	Voltage p_ddr_vref_vox_offset = 0V;
	Double p_pwrgd_vil_ratio = 0;
	Voltage p_pwrgd_vil_offset = 0V;
	Double p_pwrgd_vih_ratio = 1;
	Voltage p_pwrgd_vih_offset = 0V;
	Double p_pwrgd_vox_ratio = 0.5;
	Voltage p_pwrgd_vox_offset = 0V;
	Double p_trstb_vil_ratio = 0;
	Voltage p_trstb_vil_offset = 0V;
	Double p_trstb_vih_ratio = 1;
	Voltage p_trstb_vih_offset = 0V;
	Double p_trstb_vox_ratio = 0.5;
	Voltage p_trstb_vox_offset = 0V;
	Double p_vccstpwrgd_vil_ratio = 0;
	Voltage p_vccstpwrgd_vil_offset = 0V;
	Double p_vccstpwrgd_vih_ratio = 1;
	Voltage p_vccstpwrgd_vih_offset = 0V;
	Double p_vccstpwrgd_vox_ratio = 0.5;
	Voltage p_vccstpwrgd_vox_offset = 0V;
	Double p_vccstpwrgdsx_vil_ratio = 0;
	Voltage p_vccstpwrgdsx_vil_offset = 0V;
	Double p_vccstpwrgdsx_vih_ratio = 1;
	Voltage p_vccstpwrgdsx_vih_offset = 0V;
	Double p_vccstpwrgdsx_vox_ratio = 0.5;
	Voltage p_vccstpwrgdsx_vox_offset = 0V;
	Double p_pm_down_vil_ratio = 0;
	Voltage p_pm_down_vil_offset = 0V;
	Double p_pm_down_vih_ratio = 1;
	Voltage p_pm_down_vih_offset = 0V;
	Double p_pm_down_vox_ratio = 0.5;
	Voltage p_pm_down_vox_offset = 0V;
	Double p_pm_sync_vil_ratio = 0;
	Voltage p_pm_sync_vil_offset = 0V;
	Double p_pm_sync_vih_ratio = 1;
	Voltage p_pm_sync_vih_offset = 0V;
	Double p_pm_sync_vox_ratio = 0.5;
	Voltage p_pm_sync_vox_offset = 0V;
	Double p_tck_vil_ratio = 0;
	Voltage p_tck_vil_offset = 0V;
	Double p_tck_vih_ratio = 1;
	Voltage p_tck_vih_offset = 0V;
	Double p_tms_vih_ratio = 1;
	Voltage p_tms_vih_offset = 0V;
	Double p_tms_vil_ratio = 0;
	Voltage p_tms_vil_offset = 0V;
	Double p_tdi_vil_ratio = 0;
	Voltage p_tdi_vil_offset = 0V;
	Double p_tdi_vih_ratio = 1;
	Voltage p_tdi_vih_offset = 0V;
	Double p_noa_vil_ratio = 0.6;
	Voltage p_noa_vil_offset = 0V;
	Double p_noa_vih_ratio = 0.72;
	Voltage p_noa_vih_offset = 0V;
	Double p_noa_vox_ratio = 0.5;
	Voltage p_noa_vox_offset = 0V;
	Double p_xdp_vil_ratio = 0;
	Voltage p_xdp_vil_offset = 0V;
	Double p_xdp_vih_ratio = 1;
	Voltage p_xdp_vih_offset = 0V;
	Double p_xdp_vox_ratio = 0.5;
	Voltage p_xdp_vox_offset = 0V;
	Double p_noa_stb_vil_ratio = 0.6;
	Voltage p_noa_stb_vil_offset = 0V;
	Double p_noa_stb_vih_ratio = 0.72;
	Voltage p_noa_stb_vih_offset = 0V;
	Double p_noa_stb_vox_ratio = 0.5;
	Voltage p_noa_stb_vox_offset = 0V;
	Double p_vidsout_vil_ratio = 0.6;
	Voltage p_vidsout_vil_offset = 0V;
	Double p_vidsout_vih_ratio = 0.72;
	Voltage p_vidsout_vih_offset = 0V;
	Double p_vidsout_vox_ratio = 0.5;
	Voltage p_vidsout_vox_offset = 0V;
	Double p_vidalert_vil_ratio = 0;
	Voltage p_vidalert_vil_offset = 0V;
	Double p_vidalert_vih_ratio = 1;
	Voltage p_vidalert_vih_offset = 0V;
	Double p_vidalert_vox_ratio = 0.5;
	Voltage p_vidalert_vox_offset = 0V;
	Double p_vidsck_vil_ratio = 0;
	Voltage p_vidsck_vil_offset = 0V;
	Double p_vidsck_vih_ratio = 1;
	Voltage p_vidsck_vih_offset = 0V;
	Double p_vidsck_vox_ratio = 0.5;
	Voltage p_vidsck_vox_offset = 0V;
	Double p_mbp_vil_ratio = -0.95;
	Voltage p_mbp_vil_offset = 0V;
	Double p_mbp_vih_ratio = 0.95;
	Voltage p_mbp_vih_offset = 0V;
	Double p_mbp_vox_ratio = 0.5;
	Voltage p_mbp_vox_offset = 0V;
	Double p_prdy_vil_ratio = 0;
	Voltage p_prdy_vil_offset = 0V;
	Double p_prdy_vih_ratio = 1;
	Voltage p_prdy_vih_offset = 0V;
	Double p_prdy_vox_ratio = 0.5;
	Voltage p_prdy_vox_offset = 0V;
	Double p_preq_vil_ratio = 0.6;
	Voltage p_preq_vil_offset = 0V;
	Double p_preq_vih_ratio = 0.72;
	Voltage p_preq_vih_offset = 0V;
	Double p_preq_vox_ratio = 0.5;
	Voltage p_preq_vox_offset = 0V;
	Double p_prochot_vil_ratio = 0.6;
	Voltage p_prochot_vil_offset = 0V;
	Double p_prochot_vih_ratio = 0.72;
	Voltage p_prochot_vih_offset = 0V;
	Double p_prochot_vox_ratio = 0.5;
	Voltage p_prochot_vox_offset = 0V;
	Double p_ear_vil_ratio = 0;
	Voltage p_ear_vil_offset = 0V;
	Double p_ear_vih_ratio = 1;
	Voltage p_ear_vih_offset = 0V;
	Double p_ear_vox_ratio = 0.5;
	Voltage p_ear_vox_offset = 0V;
	Double p_caterr_vil_ratio = 0;
	Voltage p_caterr_vil_offset = 0V;
	Double p_caterr_vih_ratio = 1;
	Voltage p_caterr_vih_offset = 0V;
	Double p_caterr_vox_ratio = 0.5;
	Voltage p_caterr_vox_offset = 0V;
	Double p_pch2cpu_vil_ratio = 0;
	Voltage p_pch2cpu_vil_offset = 0V;
	Double p_pch2cpu_vih_ratio = 1;
	Voltage p_pch2cpu_vih_offset = 0V;
	Double p_pch2cpu_vox_ratio = 0.5;
	Voltage p_pch2cpu_vox_offset = 0V;
	Double p_cpu2pch_vil_ratio = 0;
	Voltage p_cpu2pch_vil_offset = 0V;
	Double p_cpu2pch_vih_ratio = 1;
	Voltage p_cpu2pch_vih_offset = 0V;
	Double p_cpu2pch_vox_ratio = 0.5;
	Voltage p_cpu2pch_vox_offset = 0V;
	Double p_tdo_vox_ratio = 0.5;
	Voltage p_tdo_vox_offset = 0V;
	Double p_thermtrip_vil_ratio = 0;
	Voltage p_thermtrip_vil_offset = 0V;
	Double p_thermtrip_vih_ratio = 1;
	Voltage p_thermtrip_vih_offset = 0V;
	Double p_thermtrip_vox_ratio = 0.5;
	Voltage p_thermtrip_vox_offset = 0V;
	Double p_dekelx4_rx_vil_ratio = 0;
	Double p_dekelx4_rx_vih_ratio = 1;
	Voltage p_dekelx4_rx_offset = 0V;
	Double p_dekelx4_rx_vox_ratio = 0.5;
	Voltage p_dekelx4_rx_vox_offset = 0V;
	Double p_dekelx4_tx_vil_ratio = 0;
	Voltage p_dekelx4_tx_vil_offset = 0V;
	Double p_dekelx4_tx_vih_ratio = 1;
	Voltage p_dekelx4_tx_vih_offset = 0V;
	Double p_dekelx4_tx_vox_ratio = 0.5;
	Voltage p_dekelx4_tx_vox_offset = 0V;
	Double p_pciex16_rx_vil_ratio = 0;
	Double p_pciex16_rx_vih_ratio = 1;
	Voltage p_pciex16_rx_offset = 0V;
	Double p_pciex16_rx_vox_ratio = 0.5;
	Voltage p_pciex16_rx_vox_offset = 0V;
	Double p_pciex16_tx_vil_ratio = 0;
	Voltage p_pciex16_tx_vil_offset = 0V;
	Double p_pciex16_tx_vih_ratio = 1;
	Voltage p_pciex16_tx_vih_offset = 0V;
	Double p_pciex16_tx_vox_ratio = 0.5;
	Voltage p_pciex16_tx_vox_offset = 0V;
	Double p_ddi_vil_ratio = 0;
	Voltage p_ddi_vil_offset = 0V;
	Double p_ddi_vih_ratio = 1;
	Voltage p_ddi_vih_offset = 0V;
	Double p_ddi_vox_ratio = 0.5;
	Voltage p_ddi_vox_offset = 0V;
	Double p_ddi_aux_vil_ratio = 0;
	Voltage p_ddi_aux_vil_offset = 0V;
	Double p_ddi_aux_vih_ratio = 1;
	Voltage p_ddi_aux_vih_offset = 0V;
	Double p_ddi_aux_vox_ratio = 0.5;
	Voltage p_ddi_aux_vox_offset = 0V;
	Double p_vcc1p05_vref_ratio = 1;
	Voltage p_vcc1p05_vref_offset = 0V;
	Double p_vccana_vref_ratio = 0.5;
	Voltage p_vccana_vref_offset = 0V;
	Double p_view_pins_vil_ratio = 0;
	Voltage p_view_pins_vil_offset = 0V;
	Double p_view_pins_vih_ratio = 1;
	Voltage p_view_pins_vih_offset = 0V;
	Double p_view_pins_vox_ratio = 0.5;
	Voltage p_view_pins_vox_offset = 0V;
	Double p_dmi_vil_ratio = 0;
	Double p_dmi_vih_ratio = 1;
	Voltage p_dmi_offset = 0V;
	Double p_dmi_vox_ratio = 0.5;
	Voltage p_dmi_vox_offset = 0V;
	Double p_aud_vil_ratio = 0;
	Voltage p_aud_vil_offset = 0V;
	Double p_aud_vih_ratio = 1;
	Voltage p_aud_vih_offset = 0V;
	Double p_aud_vox_ratio = 0.5;
	Voltage p_aud_vox_offset = 0V;
	Double p_clkxtal_n_vil_ratio = 0;
	Voltage p_clkxtal_n_vil_offset = 0V;
	Double p_clkxtal_n_vih_ratio = 1;
	Voltage p_clkxtal_n_vih_offset = 0V;
	Double p_clkxtal_p_vil_ratio = 0;
	Voltage p_clkxtal_p_vil_offset = 0V;
	Double p_clkxtal_p_vih_ratio = 1;
	Voltage p_clkxtal_p_vih_offset = 0V;
	Double p_rtcclk_vil_ratio = 0;
	Voltage p_rtcclk_vil_offset = 0V;
	Double p_rtcclk_vih_ratio = 1;
	Voltage p_rtcclk_vih_offset = 0V;
	Double p_peci_vox_ratio = 0.5;
	Voltage p_peci_vox_offset = 0V;
	Double p_peci_vil_ratio = 0;
	Voltage p_peci_vil_offset = 0V;
	Double p_peci_vih_ratio = 1;
	Voltage p_peci_vih_offset = 0V;
	Double p_pltrst_cpub_vox_ratio = 0.5;
	Voltage p_pltrst_cpub_vox_offset = 0V;
	Double p_pltrst_cpub_vil_ratio = 0;
	Voltage p_pltrst_cpub_vil_offset = 0V;
	Double p_pltrst_cpub_vih_ratio = 1;
	Voltage p_pltrst_cpub_vih_offset = 0V;
	Double p_dsi_de_vox_ratio = 0.5;
	Voltage p_dsi_de_vox_offset = 0V;
	Double p_dsi_de_vil_ratio = 0;
	Voltage p_dsi_de_vil_offset = 0V;
	Double p_dsi_de_vih_ratio = 1;
	Voltage p_dsi_de_vih_offset = 0V;
	Double p_peg_view_vox_ratio = 0.5;
	Voltage p_peg_view_vox_offset = 0V;
	Double p_peg_view_vil_ratio = 0;
	Voltage p_peg_view_vil_offset = 0V;
	Double p_peg_view_vih_ratio = 1;
	Voltage p_peg_view_vih_offset = 0V;
	Voltage p_fivr_vload = 1V;
	Voltage c_aud_vih = p_vccana_spec*p_aud_vih_ratio+p_aud_vih_offset;
	Voltage c_aud_vil = p_vccana_spec*p_aud_vil_ratio-p_aud_vil_offset;
	Voltage c_aud_vox = p_vccana_spec*p_aud_vox_ratio+p_aud_vox_offset;
	Voltage c_bclk_n_vih = p_vcc1p05_spec*p_bclk_n_vih_ratio+p_bclk_n_vih_offset;
	Voltage c_bclk_n_vil = p_vcc1p05_spec*p_bclk_n_vil_ratio-p_bclk_n_vil_offset+p_vccsa_spec*0;
	Voltage c_bclk_p_vih = p_vcc1p05_spec*p_bclk_p_vih_ratio+p_bclk_p_vih_offset;
	Voltage c_bclk_p_vil = p_vcc1p05_spec*p_bclk_p_vil_ratio-p_bclk_p_vil_offset;
	Voltage c_caterr_vih = p_vcc1p05_spec*p_caterr_vih_ratio+p_caterr_vih_offset;
	Voltage c_caterr_vil = p_vcc1p05_spec*p_caterr_vil_ratio-p_caterr_vil_offset;
	Voltage c_caterr_vox = p_vcc1p05_spec*p_caterr_vox_ratio+p_caterr_vox_offset;
	Voltage c_clkxtal_n_vih = p_vcc1p05_spec*p_clkxtal_n_vih_ratio+p_clkxtal_n_vih_offset;
	Voltage c_clkxtal_n_vil = p_vcc1p05_spec*p_clkxtal_n_vil_ratio-p_clkxtal_n_vil_offset;
	Voltage c_clkxtal_p_vih = p_vcc1p05_spec*p_clkxtal_p_vih_ratio+p_clkxtal_p_vih_offset;
	Voltage c_clkxtal_p_vil = p_vcc1p05_spec*p_clkxtal_p_vil_ratio-p_clkxtal_p_vil_offset;
	Voltage c_cpu2pch_vih = p_vccana_spec*p_cpu2pch_vih_ratio+p_cpu2pch_vih_offset;
	Voltage c_cpu2pch_vil = p_vccana_spec*p_cpu2pch_vil_ratio-p_cpu2pch_vil_offset;
	Voltage c_cpu2pch_vox = p_vccana_spec*p_cpu2pch_vox_ratio+p_cpu2pch_vox_offset;
	Voltage c_ddi_all_pins_vih = p_vccana_spec*p_ddi_vih_ratio+p_ddi_vih_offset;
	Voltage c_ddi_all_pins_vil = p_vccana_spec*p_ddi_vil_ratio-p_ddi_vil_offset;
	Voltage c_ddi_all_pins_vox = p_vccana_spec*p_ddi_vox_ratio+p_ddi_vox_offset;
	Voltage c_ddi_aux_vih = p_vccana_spec*p_ddi_aux_vih_ratio+p_ddi_aux_vih_offset;
	Voltage c_ddi_aux_vil = p_vccana_spec*p_ddi_aux_vil_ratio-p_ddi_aux_vil_offset;
	Voltage c_ddi_aux_vox = p_vccana_spec*p_ddi_aux_vox_ratio+p_ddi_aux_vox_offset;
	Voltage c_ddr_clk_vih = p_vccddq_spec*p_ddr_clk_vih_ratio+p_ddr_clk_vih_offset;
	Voltage c_ddr_clk_vil = p_vccddq_spec*p_ddr_clk_vil_ratio-p_ddr_clk_vil_offset;
	Voltage c_ddr_clk_vox = p_vccddq_spec*p_ddr_clk_vox_ratio-p_ddr_clk_vox_offset;
	Voltage c_ddr_cmd_term_vref = p_ddr_cmd_term_ovrd_spec;
	Voltage c_ddr_cmd_vih = p_vccddq_spec*p_ddr_cmd_vih_ratio+p_ddr_cmd_vih_offset;
	Voltage c_ddr_cmd_vil = p_vccddq_spec*p_ddr_cmd_vil_ratio-p_ddr_cmd_vil_offset;
	Voltage c_ddr_cmd_vox = p_vccddq_spec*p_ddr_cmd_vox_ratio-p_ddr_cmd_vox_offset;
	Voltage c_ddr_data_term_vref = p_ddr_data_term_ovrd_spec;
	Voltage c_ddr_data_vih = p_vccddq_spec*p_ddr_data_vih_ratio+p_ddr_data_vih_offset;
	Voltage c_ddr_data_vil = p_vccddq_spec*p_ddr_data_vil_ratio-p_ddr_data_vil_offset;
	Voltage c_ddr_data_vox = p_vccddq_spec*p_ddr_data_vox_ratio-p_ddr_data_vox_offset;
	Voltage c_ddr_dqs_vih = p_vccddq_spec*p_ddr_dqs_vih_ratio+p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vil = p_vccddq_spec*p_ddr_dqs_vil_ratio-p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vox = p_vccddq_spec*p_ddr_dqs_vox_ratio-p_ddr_dqs_vox_offset;
	Voltage c_ddr_misc_vih = p_vccddq_spec*p_ddr_misc_vih_ratio+p_ddr_misc_vih_offset;
	Voltage c_ddr_misc_vil = p_vccddq_spec*p_ddr_misc_vil_ratio-p_ddr_misc_vil_offset;
	Voltage c_ddr_misc_vox = p_vccddq_spec*p_ddr_misc_vox_ratio-p_ddr_misc_vox_offset;
	Voltage c_ddr_strb_term_vref = p_ddr_strb_term_ovrd_spec;
	Voltage c_ddr_vref_vih = p_vccddq_spec*p_ddr_vref_vih_ratio+p_ddr_vref_vih_offset;
	Voltage c_ddr_vref_vil = p_vccddq_spec*p_ddr_vref_vil_ratio+p_ddr_vref_vil_offset;
	Voltage c_ddr_vref_vox = p_vccddq_spec*p_ddr_vref_vox_ratio+p_ddr_vref_vox_offset;
	Voltage c_dekelx4_rx_vih = p_vccana_spec*p_dekelx4_rx_vih_ratio+p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vil = p_vccana_spec*p_dekelx4_rx_vil_ratio-p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vox = p_vccana_spec*p_dekelx4_rx_vox_ratio+p_dekelx4_rx_vox_offset;
	Voltage c_dekelx4_tx_vih = p_vccana_spec*p_dekelx4_tx_vih_ratio+p_dekelx4_tx_vih_offset;
	Voltage c_dekelx4_tx_vil = p_vccana_spec*p_dekelx4_tx_vil_ratio-p_dekelx4_tx_vil_offset;
	Voltage c_dekelx4_tx_vox = p_vccana_spec*p_dekelx4_tx_vox_ratio+p_dekelx4_tx_vox_offset;
	Voltage c_dmi_vih = p_vccana_spec*p_dmi_vih_ratio+p_dmi_offset;
	Voltage c_dmi_vil = p_vccana_spec*p_dmi_vil_ratio-p_dmi_offset;
	Voltage c_dmi_vox = p_vccana_spec*p_dmi_vox_ratio+p_dmi_vox_offset;
	Voltage c_dsi_de_vih = p_vccana_spec*p_dsi_de_vih_ratio+p_dsi_de_vih_offset;
	Voltage c_dsi_de_vil = p_vccana_spec*p_dsi_de_vil_ratio-p_dsi_de_vil_offset;
	Voltage c_dsi_de_vox = p_vccana_spec*p_dsi_de_vox_ratio+p_dsi_de_vox_offset;
	Voltage c_ear_vih = p_vcc1p05_spec*p_ear_vih_ratio+p_ear_vih_offset;
	Voltage c_ear_vil = p_vcc1p05_spec*p_ear_vil_ratio-p_ear_vil_offset;
	Voltage c_ear_vox = p_vcc1p05_spec*p_ear_vox_ratio+p_ear_vox_offset;
	Voltage c_mbp_vih = p_vccana_spec*p_mbp_vih_ratio+p_mbp_vih_offset;
	Voltage c_mbp_vil = p_vccana_spec*p_mbp_vil_ratio-p_mbp_vil_offset;
	Voltage c_mbp_vox = p_vccana_spec*p_mbp_vox_ratio-p_mbp_vox_offset;
	Voltage c_noa_stb_vih = p_vccana_spec*p_noa_stb_vih_ratio+p_noa_stb_vih_offset;
	Voltage c_noa_stb_vil = p_vccana_spec*p_noa_stb_vil_ratio-p_noa_stb_vil_offset;
	Voltage c_noa_stb_vox = p_vccana_spec*p_noa_stb_vox_ratio+p_noa_stb_vox_offset;
	Voltage c_noa_vih = p_vccana_spec*p_noa_vih_ratio+p_noa_vih_offset;
	Voltage c_noa_vil = p_vccana_spec*p_noa_vil_ratio-p_noa_vil_offset;
	Voltage c_noa_vox = p_vccana_spec*p_noa_vox_ratio+p_noa_vox_offset;
	Voltage c_pch2cpu_vih = p_vccana_spec*p_pch2cpu_vih_ratio+p_pch2cpu_vih_offset;
	Voltage c_pch2cpu_vil = p_vccana_spec*p_pch2cpu_vil_ratio-p_pch2cpu_vil_offset;
	Voltage c_pch2cpu_vox = p_vccana_spec*p_pch2cpu_vox_ratio+p_pch2cpu_vox_offset;
	Voltage c_pciex16_rx_vih = p_vccana_spec*p_pciex16_rx_vih_ratio+p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vil = p_vccana_spec*p_pciex16_rx_vil_ratio-p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vox = p_vccana_spec*p_pciex16_rx_vox_ratio+p_pciex16_rx_vox_offset;
	Voltage c_pciex16_tx_vih = p_vccana_spec*p_pciex16_tx_vih_ratio+p_pciex16_tx_vih_offset;
	Voltage c_pciex16_tx_vil = p_vccana_spec*p_pciex16_tx_vil_ratio-p_pciex16_tx_vil_offset;
	Voltage c_pciex16_tx_vox = p_vccana_spec*p_pciex16_tx_vox_ratio+p_pciex16_tx_vox_offset;
	Voltage c_peci_vih = p_vcc1p05_spec*p_peci_vih_ratio+p_peci_vih_offset;
	Voltage c_peci_vil = p_vcc1p05_spec*p_peci_vil_ratio-p_peci_vil_offset;
	Voltage c_peci_vox = p_vcc1p05_spec*p_peci_vox_ratio+p_peci_vox_offset;
	Voltage c_peg_view_vih = p_vccana_spec*p_peg_view_vih_ratio+p_peg_view_vih_offset;
	Voltage c_peg_view_vil = p_vccana_spec*p_peg_view_vil_ratio-p_peg_view_vil_offset;
	Voltage c_peg_view_vox = p_vccana_spec*p_peg_view_vox_ratio+p_peg_view_vox_offset;
	Voltage c_pltrst_cpub_vih = p_vcc1p05_spec*p_pltrst_cpub_vih_ratio+p_pltrst_cpub_vih_offset;
	Voltage c_pltrst_cpub_vil = p_vcc1p05_spec*p_pltrst_cpub_vil_ratio-p_pltrst_cpub_vil_offset;
	Voltage c_pltrst_cpub_vox = p_vcc1p05_spec*p_pltrst_cpub_vox_ratio+p_pltrst_cpub_vox_offset;
	Voltage c_pm_down_vih = p_vcc1p05_spec*p_pm_down_vih_ratio+p_pm_down_vih_offset;
	Voltage c_pm_down_vil = p_vcc1p05_spec*p_pm_down_vil_ratio-p_pm_down_vil_offset;
	Voltage c_pm_down_vox = p_vcc1p05_spec*p_pm_down_vox_ratio+p_pm_down_vox_offset;
	Voltage c_pm_sync_vih = p_vcc1p05_spec*p_pm_sync_vih_ratio+p_pm_sync_vih_offset;
	Voltage c_pm_sync_vil = p_vcc1p05_spec*p_pm_sync_vil_ratio-p_pm_sync_vil_offset;
	Voltage c_pm_sync_vox = p_vcc1p05_spec*p_pm_sync_vox_ratio+p_pm_sync_vox_offset;
	Voltage c_prdy_vih = p_vcc1p05_spec*p_prdy_vih_ratio+p_prdy_vih_offset;
	Voltage c_prdy_vil = p_vcc1p05_spec*p_prdy_vil_ratio-p_prdy_vil_offset;
	Voltage c_prdy_vox = p_vcc1p05_spec*p_prdy_vox_ratio+p_prdy_vox_offset;
	Voltage c_preq_vih = p_vcc1p05_spec*p_preq_vih_ratio+p_preq_vih_offset;
	Voltage c_preq_vil = p_vcc1p05_spec*p_preq_vil_ratio-p_preq_vil_offset;
	Voltage c_preq_vox = p_vcc1p05_spec*p_preq_vox_ratio+p_preq_vox_offset;
	Voltage c_prochot_vih = p_vcc1p05_spec*p_prochot_vih_ratio+p_prochot_vih_offset;
	Voltage c_prochot_vil = p_vcc1p05_spec*p_prochot_vil_ratio-p_prochot_vil_offset;
	Voltage c_prochot_vox = p_vcc1p05_spec*p_prochot_vox_ratio-p_prochot_vox_offset;
	Voltage c_pwrgd_vih = p_vcc1p05_spec*p_pwrgd_vih_ratio+p_pwrgd_vih_offset;
	Voltage c_pwrgd_vil = p_vcc1p05_spec*p_pwrgd_vil_ratio-p_pwrgd_vil_offset;
	Voltage c_pwrgd_vox = p_vcc1p05_spec*p_pwrgd_vox_ratio+p_pwrgd_vox_offset;
	Voltage c_rtcclk_vih = p_vcc1p05_spec*p_rtcclk_vih_ratio+p_rtcclk_vih_offset;
	Voltage c_rtcclk_vil = p_vcc1p05_spec*p_rtcclk_vil_ratio-p_rtcclk_vil_offset;
	Voltage c_tck_vih = p_vcc1p05_spec*p_tck_vih_ratio+p_tck_vih_offset;
	Voltage c_tck_vil = p_vcc1p05_spec*p_tck_vil_ratio-p_tck_vil_offset;
	Voltage c_tdi_vih = p_vcc1p05_spec*p_tdi_vih_ratio+p_tdi_vih_offset;
	Voltage c_tdi_vil = p_vcc1p05_spec*p_tdi_vil_ratio-p_tdi_vil_offset;
	Voltage c_tdo_vox = p_vcc1p05_spec*p_tdo_vox_ratio-p_tdo_vox_offset;
	Voltage c_thermtrip_vih = p_vcc1p05_spec*p_thermtrip_vih_ratio+p_thermtrip_vih_offset;
	Voltage c_thermtrip_vil = p_vcc1p05_spec*p_thermtrip_vil_ratio-p_thermtrip_vil_offset;
	Voltage c_thermtrip_vox = p_vcc1p05_spec*p_thermtrip_vox_ratio+p_thermtrip_vox_offset;
	Voltage c_tms_vih = p_vcc1p05_spec*p_tms_vih_ratio+p_tms_vih_offset;
	Voltage c_tms_vil = p_vcc1p05_spec*p_tms_vil_ratio-p_tms_vil_offset;
	Voltage c_trstb_vih = p_vcc1p05_spec*p_trstb_vih_ratio+p_trstb_vih_offset;
	Voltage c_trstb_vil = p_vcc1p05_spec*p_trstb_vil_ratio-p_trstb_vil_offset;
	Voltage c_trstb_vox = p_vcc1p05_spec*p_trstb_vox_ratio+p_trstb_vox_offset;
	Voltage c_vcc1p05_vref = p_vcc1p05_spec*p_vcc1p05_vref_ratio+p_vcc1p05_vref_offset;
	Voltage c_vccana_vref = p_vccana_spec*p_vccana_vref_ratio+p_vccana_vref_offset;
	Voltage c_vccstpwrgd_vih = p_vcc1p05_spec*p_vccstpwrgd_vih_ratio+p_vccstpwrgd_vih_offset;
	Voltage c_vccstpwrgd_vil = p_vcc1p05_spec*p_vccstpwrgd_vil_ratio-p_vccstpwrgd_vil_offset;
	Voltage c_vccstpwrgd_vox = p_vcc1p05_spec*p_vccstpwrgd_vox_ratio+p_vccstpwrgd_vox_offset;
	Voltage c_vccstpwrgdsx_vih = p_vcc1p05_spec*p_vccstpwrgdsx_vih_ratio+p_vccstpwrgdsx_vih_offset;
	Voltage c_vccstpwrgdsx_vil = p_vcc1p05_spec*p_vccstpwrgdsx_vil_ratio-p_vccstpwrgdsx_vil_offset;
	Voltage c_vccstpwrgdsx_vox = p_vcc1p05_spec*p_vccstpwrgdsx_vox_ratio+p_vccstpwrgdsx_vox_offset;
	Voltage c_vidalert_vih = p_vcc1p05_spec*p_vidalert_vih_ratio+p_vidalert_vih_offset;
	Voltage c_vidalert_vil = p_vcc1p05_spec*p_vidalert_vil_ratio-p_vidalert_vil_offset;
	Voltage c_vidalert_vox = p_vcc1p05_spec*p_vidalert_vox_ratio+p_vidalert_vox_offset;
	Voltage c_vidsck_vih = p_vcc1p05_spec*p_vidsck_vih_ratio+p_vidsck_vih_offset;
	Voltage c_vidsck_vil = p_vcc1p05_spec*p_vidsck_vil_ratio-p_vidsck_vil_offset;
	Voltage c_vidsck_vox = p_vcc1p05_spec*p_vidsck_vox_ratio+p_vidsck_vox_offset;
	Voltage c_vidsout_vih = p_vcc1p05_spec*p_vidsout_vih_ratio+p_vidsout_vih_offset;
	Voltage c_vidsout_vil = p_vcc1p05_spec*p_vidsout_vil_ratio-p_vidsout_vil_offset;
	Voltage c_vidsout_vox = p_vcc1p05_spec*p_vidsout_vox_ratio+p_vidsout_vox_offset;
	Voltage c_view_pins_vih = p_vccddq_spec*p_view_pins_vih_ratio+p_view_pins_vih_offset;
	Voltage c_view_pins_vil = p_vccddq_spec*p_view_pins_vil_ratio+p_view_pins_vil_offset;
	Voltage c_view_pins_vox = p_vccddq_spec*p_view_pins_vox_ratio+p_view_pins_vox_offset;
	Voltage c_xdp_vih = p_vccana_spec*p_xdp_vih_ratio+p_xdp_vih_offset;
	Voltage c_xdp_vil = p_vccana_spec*p_xdp_vil_ratio-p_xdp_vil_offset;
	Voltage c_xdp_vox = p_vccana_spec*p_xdp_vox_ratio+p_xdp_vox_offset;
}


SpecificationSet SICC_START_MEASURE_CONTINUITY (cat0)
{
}

SpecificationSet SICC_START_MEASURE_500mA_CONTINUITY (cat0)
{
}

SpecificationSet SICC_VLOAD_SET_07_CONTINUITY (cat0)
{
}

SpecificationSet SICC_VLOAD_SET_095_CONTINUITY (cat0)
{
}

SpecificationSet SICC_VLOAD_SET_100_CONTINUITY (cat0)
{
	Voltage p_cpu_vload_sbf_vload_on = 1V;
    Voltage p_fivr_vload = 1V;
}

SpecificationSet SICC_START_VLOAD_MEAS_CONTINUITY (cat0)
{
}

SpecificationSet DLVR_VLOAD_MEAS_CONTINUITY (cat0)
{
}

SpecificationSet DICC_IA_START_MEASURE_CONTINUITY (cat0)
{
}

SpecificationSet DICC_ATOM_START_MEASURE_CONTINUITY (cat0)
{
}

SpecificationSet DICC_GT_START_MEASURE_CONTINUITY (cat0)
{
}

SpecificationSet SICC_PWRDWN_CONTINUITY (cat0)
{
}

SpecificationSet FIVR_START_MEASURE_CONTINUITY (cat0)
{
}

SpecificationSet FIVR_VLOAD_MEAS_CONTINUITY (cat0)
{
}

SpecificationSet VCCIN_AUX_IBUMP_CONTINUITY (cat0,cat1,cat10,cat2,cat3,cat4,cat5,cat6,cat7,cat8,cat9)
{
	Current p_load_current = 0mA;
	Integer vccin_aux_count = 30;
	Integer vccin_aux_ratio = 2;
}

SpecificationSet CEP_VTARGET_BFUNC (vtarget1,vtarget2,vtarget3)
{
	Voltage p_vccin_spec = 1V;
	Voltage p_vccin_aux_spec = 1.8V;
	Voltage p_vccgt_spec = 1V;
	Voltage p_vccdd2_spec = 1.2V;
	Voltage p_vcc1p8a_spec = 1.8V;
	Voltage p_vcc1p05_spec = 1.05V;
	Voltage p_vccfpgm0_spec = 1.05V;
	Voltage p_vccfpgm1_spec = 1.05V;
	Voltage p_xdp_vref_spec = 1.05V;
	Voltage p_vccana_spec = 1V;
	Voltage p_vccsa_spec = 0.95V;
	Voltage p_vccddq_spec = 1.2V;
	Double p_bclk_p_vil_ratio = 0.5;
	Voltage p_bclk_p_vil_offset = 0V;
	Double p_bclk_p_vih_ratio = 0.5;
	Voltage p_bclk_p_vih_offset = 0V;
	Double p_bclk_n_vil_ratio = 0V;
	Voltage p_bclk_n_vil_offset = 0V;
	Double p_bclk_n_vih_ratio = 1V;
	Voltage p_bclk_n_vih_offset = 0V;
	Voltage p_ddr_data_term_ovrd_spec = 0.6V;
	Voltage p_ddr_strb_term_ovrd_spec = 0.6V;
	Voltage p_ddr_cmd_term_ovrd_spec = 0.6V;
	Double p_ddr_clk_vil_ratio = 0;
	Voltage p_ddr_clk_vil_offset = 0V;
	Double p_ddr_clk_vih_ratio = 1;
	Voltage p_ddr_clk_vih_offset = 0V;
	Double p_ddr_clk_vox_ratio = 0.5;
	Voltage p_ddr_clk_vox_offset = 0V;
	Double p_ddr_data_vil_ratio = 0;
	Voltage p_ddr_data_vil_offset = 0V;
	Double p_ddr_data_vih_ratio = 1;
	Voltage p_ddr_data_vih_offset = 0V;
	Double p_ddr_data_vox_ratio = 0.5;
	Voltage p_ddr_data_vox_offset = 0V;
	Double p_ddr_dqs_vil_ratio = 0;
	Double p_ddr_dqs_vih_ratio = 1;
	Voltage p_ddr_dqs_offset = 0V;
	Double p_ddr_dqs_vox_ratio = 0.5;
	Voltage p_ddr_dqs_vox_offset = 0V;
	Double p_ddr_cmd_vil_ratio = 0;
	Voltage p_ddr_cmd_vil_offset = 0V;
	Double p_ddr_cmd_vih_ratio = 1;
	Voltage p_ddr_cmd_vih_offset = 0V;
	Double p_ddr_cmd_vox_ratio = 0.5;
	Voltage p_ddr_cmd_vox_offset = 0V;
	Double p_ddr_misc_vil_ratio = 0;
	Voltage p_ddr_misc_vil_offset = 0V;
	Double p_ddr_misc_vih_ratio = 1;
	Voltage p_ddr_misc_vih_offset = 0V;
	Double p_ddr_misc_vox_ratio = 0.5;
	Voltage p_ddr_misc_vox_offset = 0V;
	Double p_ddr_vref_vil_ratio = 0;
	Voltage p_ddr_vref_vil_offset = 0V;
	Double p_ddr_vref_vih_ratio = 1;
	Voltage p_ddr_vref_vih_offset = 0V;
	Double p_ddr_vref_vox_ratio = 0.5;
	Voltage p_ddr_vref_vox_offset = 0V;
	Double p_pwrgd_vil_ratio = 0;
	Voltage p_pwrgd_vil_offset = 0V;
	Double p_pwrgd_vih_ratio = 1;
	Voltage p_pwrgd_vih_offset = 0V;
	Double p_pwrgd_vox_ratio = 0.5;
	Voltage p_pwrgd_vox_offset = 0V;
	Double p_trstb_vil_ratio = 0;
	Voltage p_trstb_vil_offset = 0V;
	Double p_trstb_vih_ratio = 1;
	Voltage p_trstb_vih_offset = 0V;
	Double p_trstb_vox_ratio = 0.5;
	Voltage p_trstb_vox_offset = 0V;
	Double p_vccstpwrgd_vil_ratio = 0;
	Voltage p_vccstpwrgd_vil_offset = 0V;
	Double p_vccstpwrgd_vih_ratio = 1;
	Voltage p_vccstpwrgd_vih_offset = 0V;
	Double p_vccstpwrgd_vox_ratio = 0.5;
	Voltage p_vccstpwrgd_vox_offset = 0V;
	Double p_vccstpwrgdsx_vil_ratio = 0;
	Voltage p_vccstpwrgdsx_vil_offset = 0V;
	Double p_vccstpwrgdsx_vih_ratio = 1;
	Voltage p_vccstpwrgdsx_vih_offset = 0V;
	Double p_vccstpwrgdsx_vox_ratio = 0.5;
	Voltage p_vccstpwrgdsx_vox_offset = 0V;
	Double p_pm_down_vil_ratio = 0;
	Voltage p_pm_down_vil_offset = 0V;
	Double p_pm_down_vih_ratio = 1;
	Voltage p_pm_down_vih_offset = 0V;
	Double p_pm_down_vox_ratio = 0.5;
	Voltage p_pm_down_vox_offset = 0V;
	Double p_pm_sync_vil_ratio = 0;
	Voltage p_pm_sync_vil_offset = 0V;
	Double p_pm_sync_vih_ratio = 1;
	Voltage p_pm_sync_vih_offset = 0V;
	Double p_pm_sync_vox_ratio = 0.5;
	Voltage p_pm_sync_vox_offset = 0V;
	Double p_tck_vil_ratio = 0;
	Voltage p_tck_vil_offset = 0V;
	Double p_tck_vih_ratio = 1;
	Voltage p_tck_vih_offset = 0V;
	Double p_tms_vih_ratio = 1;
	Voltage p_tms_vih_offset = 0V;
	Double p_tms_vil_ratio = 0;
	Voltage p_tms_vil_offset = 0V;
	Double p_tdi_vil_ratio = 0;
	Voltage p_tdi_vil_offset = 0V;
	Double p_tdi_vih_ratio = 1;
	Voltage p_tdi_vih_offset = 0V;
	Double p_noa_vil_ratio = 0.6;
	Voltage p_noa_vil_offset = 0V;
	Double p_noa_vih_ratio = 0.72;
	Voltage p_noa_vih_offset = 0V;
	Double p_noa_vox_ratio = 0.5;
	Voltage p_noa_vox_offset = 0V;
	Double p_xdp_vil_ratio = 0;
	Voltage p_xdp_vil_offset = 0V;
	Double p_xdp_vih_ratio = 1;
	Voltage p_xdp_vih_offset = 0V;
	Double p_xdp_vox_ratio = 0.5;
	Voltage p_xdp_vox_offset = 0V;
	Double p_noa_stb_vil_ratio = 0.6;
	Voltage p_noa_stb_vil_offset = 0V;
	Double p_noa_stb_vih_ratio = 0.72;
	Voltage p_noa_stb_vih_offset = 0V;
	Double p_noa_stb_vox_ratio = 0.5;
	Voltage p_noa_stb_vox_offset = 0V;
	Double p_vidsout_vil_ratio = 0.6;
	Voltage p_vidsout_vil_offset = 0V;
	Double p_vidsout_vih_ratio = 0.72;
	Voltage p_vidsout_vih_offset = 0V;
	Double p_vidsout_vox_ratio = 0.5;
	Voltage p_vidsout_vox_offset = 0V;
	Double p_vidalert_vil_ratio = 0;
	Voltage p_vidalert_vil_offset = 0V;
	Double p_vidalert_vih_ratio = 1;
	Voltage p_vidalert_vih_offset = 0V;
	Double p_vidalert_vox_ratio = 0.5;
	Voltage p_vidalert_vox_offset = 0V;
	Double p_vidsck_vil_ratio = 0;
	Voltage p_vidsck_vil_offset = 0V;
	Double p_vidsck_vih_ratio = 1;
	Voltage p_vidsck_vih_offset = 0V;
	Double p_vidsck_vox_ratio = 0.5;
	Voltage p_vidsck_vox_offset = 0V;
	Double p_mbp_vil_ratio = -0.95;
	Voltage p_mbp_vil_offset = 0V;
	Double p_mbp_vih_ratio = 0.95;
	Voltage p_mbp_vih_offset = 0V;
	Double p_mbp_vox_ratio = 0.5;
	Voltage p_mbp_vox_offset = 0V;
	Double p_prdy_vil_ratio = 0;
	Voltage p_prdy_vil_offset = 0V;
	Double p_prdy_vih_ratio = 1;
	Voltage p_prdy_vih_offset = 0V;
	Double p_prdy_vox_ratio = 0.5;
	Voltage p_prdy_vox_offset = 0V;
	Double p_preq_vil_ratio = 0.6;
	Voltage p_preq_vil_offset = 0V;
	Double p_preq_vih_ratio = 0.72;
	Voltage p_preq_vih_offset = 0V;
	Double p_preq_vox_ratio = 0.5;
	Voltage p_preq_vox_offset = 0V;
	Double p_prochot_vil_ratio = 0.6;
	Voltage p_prochot_vil_offset = 0V;
	Double p_prochot_vih_ratio = 0.72;
	Voltage p_prochot_vih_offset = 0V;
	Double p_prochot_vox_ratio = 0.5;
	Voltage p_prochot_vox_offset = 0V;
	Double p_ear_vil_ratio = 0;
	Voltage p_ear_vil_offset = 0V;
	Double p_ear_vih_ratio = 1;
	Voltage p_ear_vih_offset = 0V;
	Double p_ear_vox_ratio = 0.5;
	Voltage p_ear_vox_offset = 0V;
	Double p_caterr_vil_ratio = 0;
	Voltage p_caterr_vil_offset = 0V;
	Double p_caterr_vih_ratio = 1;
	Voltage p_caterr_vih_offset = 0V;
	Double p_caterr_vox_ratio = 0.5;
	Voltage p_caterr_vox_offset = 0V;
	Double p_pch2cpu_vil_ratio = 0;
	Voltage p_pch2cpu_vil_offset = 0V;
	Double p_pch2cpu_vih_ratio = 1;
	Voltage p_pch2cpu_vih_offset = 0V;
	Double p_pch2cpu_vox_ratio = 0.5;
	Voltage p_pch2cpu_vox_offset = 0V;
	Double p_cpu2pch_vil_ratio = 0;
	Voltage p_cpu2pch_vil_offset = 0V;
	Double p_cpu2pch_vih_ratio = 1;
	Voltage p_cpu2pch_vih_offset = 0V;
	Double p_cpu2pch_vox_ratio = 0.5;
	Voltage p_cpu2pch_vox_offset = 0V;
	Double p_tdo_vox_ratio = 0.5;
	Voltage p_tdo_vox_offset = 0V;
	Double p_thermtrip_vil_ratio = 0;
	Voltage p_thermtrip_vil_offset = 0V;
	Double p_thermtrip_vih_ratio = 1;
	Voltage p_thermtrip_vih_offset = 0V;
	Double p_thermtrip_vox_ratio = 0.5;
	Voltage p_thermtrip_vox_offset = 0V;
	Double p_dekelx4_rx_vil_ratio = 0;
	Double p_dekelx4_rx_vih_ratio = 1;
	Voltage p_dekelx4_rx_offset = 0V;
	Double p_dekelx4_rx_vox_ratio = 0.5;
	Voltage p_dekelx4_rx_vox_offset = 0V;
	Double p_dekelx4_tx_vil_ratio = 0;
	Voltage p_dekelx4_tx_vil_offset = 0V;
	Double p_dekelx4_tx_vih_ratio = 1;
	Voltage p_dekelx4_tx_vih_offset = 0V;
	Double p_dekelx4_tx_vox_ratio = 0.5;
	Voltage p_dekelx4_tx_vox_offset = 0V;
	Double p_pciex16_rx_vil_ratio = 0;
	Double p_pciex16_rx_vih_ratio = 1;
	Voltage p_pciex16_rx_offset = 0V;
	Double p_pciex16_rx_vox_ratio = 0.5;
	Voltage p_pciex16_rx_vox_offset = 0V;
	Double p_pciex16_tx_vil_ratio = 0;
	Voltage p_pciex16_tx_vil_offset = 0V;
	Double p_pciex16_tx_vih_ratio = 1;
	Voltage p_pciex16_tx_vih_offset = 0V;
	Double p_pciex16_tx_vox_ratio = 0.5;
	Voltage p_pciex16_tx_vox_offset = 0V;
	Double p_ddi_vil_ratio = 0;
	Voltage p_ddi_vil_offset = 0V;
	Double p_ddi_vih_ratio = 1;
	Voltage p_ddi_vih_offset = 0V;
	Double p_ddi_vox_ratio = 0.5;
	Voltage p_ddi_vox_offset = 0V;
	Double p_ddi_aux_vil_ratio = 0;
	Voltage p_ddi_aux_vil_offset = 0V;
	Double p_ddi_aux_vih_ratio = 1;
	Voltage p_ddi_aux_vih_offset = 0V;
	Double p_ddi_aux_vox_ratio = 0.5;
	Voltage p_ddi_aux_vox_offset = 0V;
	Double p_vcc1p05_vref_ratio = 1;
	Voltage p_vcc1p05_vref_offset = 0V;
	Double p_vccana_vref_ratio = 0.5;
	Voltage p_vccana_vref_offset = 0V;
	Double p_view_pins_vil_ratio = 0;
	Voltage p_view_pins_vil_offset = 0V;
	Double p_view_pins_vih_ratio = 1;
	Voltage p_view_pins_vih_offset = 0V;
	Double p_view_pins_vox_ratio = 0.5;
	Voltage p_view_pins_vox_offset = 0V;
	Double p_dmi_vil_ratio = 0;
	Double p_dmi_vih_ratio = 1;
	Voltage p_dmi_offset = 0V;
	Double p_dmi_vox_ratio = 0.5;
	Voltage p_dmi_vox_offset = 0V;
	Double p_aud_vil_ratio = 0;
	Voltage p_aud_vil_offset = 0V;
	Double p_aud_vih_ratio = 1;
	Voltage p_aud_vih_offset = 0V;
	Double p_aud_vox_ratio = 0.5;
	Voltage p_aud_vox_offset = 0V;
	Double p_clkxtal_n_vil_ratio = 0;
	Voltage p_clkxtal_n_vil_offset = 0V;
	Double p_clkxtal_n_vih_ratio = 1;
	Voltage p_clkxtal_n_vih_offset = 0V;
	Double p_clkxtal_p_vil_ratio = 0;
	Voltage p_clkxtal_p_vil_offset = 0V;
	Double p_clkxtal_p_vih_ratio = 1;
	Voltage p_clkxtal_p_vih_offset = 0V;
	Double p_rtcclk_vil_ratio = 0;
	Voltage p_rtcclk_vil_offset = 0V;
	Double p_rtcclk_vih_ratio = 1;
	Voltage p_rtcclk_vih_offset = 0V;
	Double p_peci_vox_ratio = 0.5;
	Voltage p_peci_vox_offset = 0V;
	Double p_peci_vil_ratio = 0;
	Voltage p_peci_vil_offset = 0V;
	Double p_peci_vih_ratio = 1;
	Voltage p_peci_vih_offset = 0V;
	Double p_pltrst_cpub_vox_ratio = 0.5;
	Voltage p_pltrst_cpub_vox_offset = 0V;
	Double p_pltrst_cpub_vil_ratio = 0;
	Voltage p_pltrst_cpub_vil_offset = 0V;
	Double p_pltrst_cpub_vih_ratio = 1;
	Voltage p_pltrst_cpub_vih_offset = 0V;
	Double p_dsi_de_vox_ratio = 0.5;
	Voltage p_dsi_de_vox_offset = 0V;
	Double p_dsi_de_vil_ratio = 0;
	Voltage p_dsi_de_vil_offset = 0V;
	Double p_dsi_de_vih_ratio = 1;
	Voltage p_dsi_de_vih_offset = 0V;
	Double p_peg_view_vox_ratio = 0.5;
	Voltage p_peg_view_vox_offset = 0V;
	Double p_peg_view_vil_ratio = 0;
	Voltage p_peg_view_vil_offset = 0V;
	Double p_peg_view_vih_ratio = 1;
	Voltage p_peg_view_vih_offset = 0V;
	Voltage p_cep_vtarget_spec = 0.6V,0.8,0.7;
	Voltage c_aud_vih = p_vccana_spec*p_aud_vih_ratio+p_aud_vih_offset;
	Voltage c_aud_vil = p_vccana_spec*p_aud_vil_ratio-p_aud_vil_offset;
	Voltage c_aud_vox = p_vccana_spec*p_aud_vox_ratio+p_aud_vox_offset;
	Voltage c_bclk_n_vih = p_vcc1p05_spec*p_bclk_n_vih_ratio+p_bclk_n_vih_offset;
	Voltage c_bclk_n_vil = p_vcc1p05_spec*p_bclk_n_vil_ratio-p_bclk_n_vil_offset+p_vccsa_spec*0;
	Voltage c_bclk_p_vih = p_vcc1p05_spec*p_bclk_p_vih_ratio+p_bclk_p_vih_offset;
	Voltage c_bclk_p_vil = p_vcc1p05_spec*p_bclk_p_vil_ratio-p_bclk_p_vil_offset;
	Voltage c_caterr_vih = p_vcc1p05_spec*p_caterr_vih_ratio+p_caterr_vih_offset;
	Voltage c_caterr_vil = p_vcc1p05_spec*p_caterr_vil_ratio-p_caterr_vil_offset;
	Voltage c_caterr_vox = p_vcc1p05_spec*p_caterr_vox_ratio+p_caterr_vox_offset;
	Voltage c_clkxtal_n_vih = p_vcc1p05_spec*p_clkxtal_n_vih_ratio+p_clkxtal_n_vih_offset;
	Voltage c_clkxtal_n_vil = p_vcc1p05_spec*p_clkxtal_n_vil_ratio-p_clkxtal_n_vil_offset;
	Voltage c_clkxtal_p_vih = p_vcc1p05_spec*p_clkxtal_p_vih_ratio+p_clkxtal_p_vih_offset;
	Voltage c_clkxtal_p_vil = p_vcc1p05_spec*p_clkxtal_p_vil_ratio-p_clkxtal_p_vil_offset;
	Voltage c_cpu2pch_vih = p_vccana_spec*p_cpu2pch_vih_ratio+p_cpu2pch_vih_offset;
	Voltage c_cpu2pch_vil = p_vccana_spec*p_cpu2pch_vil_ratio-p_cpu2pch_vil_offset;
	Voltage c_cpu2pch_vox = p_vccana_spec*p_cpu2pch_vox_ratio+p_cpu2pch_vox_offset;
	Voltage c_ddi_all_pins_vih = p_vccana_spec*p_ddi_vih_ratio+p_ddi_vih_offset;
	Voltage c_ddi_all_pins_vil = p_vccana_spec*p_ddi_vil_ratio-p_ddi_vil_offset;
	Voltage c_ddi_all_pins_vox = p_vccana_spec*p_ddi_vox_ratio+p_ddi_vox_offset;
	Voltage c_ddi_aux_vih = p_vccana_spec*p_ddi_aux_vih_ratio+p_ddi_aux_vih_offset;
	Voltage c_ddi_aux_vil = p_vccana_spec*p_ddi_aux_vil_ratio-p_ddi_aux_vil_offset;
	Voltage c_ddi_aux_vox = p_vccana_spec*p_ddi_aux_vox_ratio+p_ddi_aux_vox_offset;
	Voltage c_ddr_clk_vih = p_vccddq_spec*p_ddr_clk_vih_ratio+p_ddr_clk_vih_offset;
	Voltage c_ddr_clk_vil = p_vccddq_spec*p_ddr_clk_vil_ratio-p_ddr_clk_vil_offset;
	Voltage c_ddr_clk_vox = p_vccddq_spec*p_ddr_clk_vox_ratio-p_ddr_clk_vox_offset;
	Voltage c_ddr_cmd_term_vref = p_ddr_cmd_term_ovrd_spec;
	Voltage c_ddr_cmd_vih = p_vccddq_spec*p_ddr_cmd_vih_ratio+p_ddr_cmd_vih_offset;
	Voltage c_ddr_cmd_vil = p_vccddq_spec*p_ddr_cmd_vil_ratio-p_ddr_cmd_vil_offset;
	Voltage c_ddr_cmd_vox = p_vccddq_spec*p_ddr_cmd_vox_ratio-p_ddr_cmd_vox_offset;
	Voltage c_ddr_data_term_vref = p_ddr_data_term_ovrd_spec;
	Voltage c_ddr_data_vih = p_vccddq_spec*p_ddr_data_vih_ratio+p_ddr_data_vih_offset;
	Voltage c_ddr_data_vil = p_vccddq_spec*p_ddr_data_vil_ratio-p_ddr_data_vil_offset;
	Voltage c_ddr_data_vox = p_vccddq_spec*p_ddr_data_vox_ratio-p_ddr_data_vox_offset;
	Voltage c_ddr_dqs_vih = p_vccddq_spec*p_ddr_dqs_vih_ratio+p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vil = p_vccddq_spec*p_ddr_dqs_vil_ratio-p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vox = p_vccddq_spec*p_ddr_dqs_vox_ratio-p_ddr_dqs_vox_offset;
	Voltage c_ddr_misc_vih = p_vccddq_spec*p_ddr_misc_vih_ratio+p_ddr_misc_vih_offset;
	Voltage c_ddr_misc_vil = p_vccddq_spec*p_ddr_misc_vil_ratio-p_ddr_misc_vil_offset;
	Voltage c_ddr_misc_vox = p_vccddq_spec*p_ddr_misc_vox_ratio-p_ddr_misc_vox_offset;
	Voltage c_ddr_strb_term_vref = p_ddr_strb_term_ovrd_spec;
	Voltage c_ddr_vref_vih = p_vccddq_spec*p_ddr_vref_vih_ratio+p_ddr_vref_vih_offset;
	Voltage c_ddr_vref_vil = p_vccddq_spec*p_ddr_vref_vil_ratio+p_ddr_vref_vil_offset;
	Voltage c_ddr_vref_vox = p_vccddq_spec*p_ddr_vref_vox_ratio+p_ddr_vref_vox_offset;
	Voltage c_dekelx4_rx_vih = p_vccana_spec*p_dekelx4_rx_vih_ratio+p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vil = p_vccana_spec*p_dekelx4_rx_vil_ratio-p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vox = p_vccana_spec*p_dekelx4_rx_vox_ratio+p_dekelx4_rx_vox_offset;
	Voltage c_dekelx4_tx_vih = p_vccana_spec*p_dekelx4_tx_vih_ratio+p_dekelx4_tx_vih_offset;
	Voltage c_dekelx4_tx_vil = p_vccana_spec*p_dekelx4_tx_vil_ratio-p_dekelx4_tx_vil_offset;
	Voltage c_dekelx4_tx_vox = p_vccana_spec*p_dekelx4_tx_vox_ratio+p_dekelx4_tx_vox_offset;
	Voltage c_dmi_vih = p_vccana_spec*p_dmi_vih_ratio+p_dmi_offset;
	Voltage c_dmi_vil = p_vccana_spec*p_dmi_vil_ratio-p_dmi_offset;
	Voltage c_dmi_vox = p_vccana_spec*p_dmi_vox_ratio+p_dmi_vox_offset;
	Voltage c_dsi_de_vih = p_vccana_spec*p_dsi_de_vih_ratio+p_dsi_de_vih_offset;
	Voltage c_dsi_de_vil = p_vccana_spec*p_dsi_de_vil_ratio-p_dsi_de_vil_offset;
	Voltage c_dsi_de_vox = p_vccana_spec*p_dsi_de_vox_ratio+p_dsi_de_vox_offset;
	Voltage c_ear_vih = p_vcc1p05_spec*p_ear_vih_ratio+p_ear_vih_offset;
	Voltage c_ear_vil = p_vcc1p05_spec*p_ear_vil_ratio-p_ear_vil_offset;
	Voltage c_ear_vox = p_vcc1p05_spec*p_ear_vox_ratio+p_ear_vox_offset;
	Voltage c_mbp_vih = p_vccana_spec*p_mbp_vih_ratio+p_mbp_vih_offset;
	Voltage c_mbp_vil = p_vccana_spec*p_mbp_vil_ratio-p_mbp_vil_offset;
	Voltage c_mbp_vox = p_vccana_spec*p_mbp_vox_ratio-p_mbp_vox_offset;
	Voltage c_noa_stb_vih = p_vccana_spec*p_noa_stb_vih_ratio+p_noa_stb_vih_offset;
	Voltage c_noa_stb_vil = p_vccana_spec*p_noa_stb_vil_ratio-p_noa_stb_vil_offset;
	Voltage c_noa_stb_vox = p_vccana_spec*p_noa_stb_vox_ratio+p_noa_stb_vox_offset;
	Voltage c_noa_vih = p_vccana_spec*p_noa_vih_ratio+p_noa_vih_offset;
	Voltage c_noa_vil = p_vccana_spec*p_noa_vil_ratio-p_noa_vil_offset;
	Voltage c_noa_vox = p_vccana_spec*p_noa_vox_ratio+p_noa_vox_offset;
	Voltage c_pch2cpu_vih = p_vccana_spec*p_pch2cpu_vih_ratio+p_pch2cpu_vih_offset;
	Voltage c_pch2cpu_vil = p_vccana_spec*p_pch2cpu_vil_ratio-p_pch2cpu_vil_offset;
	Voltage c_pch2cpu_vox = p_vccana_spec*p_pch2cpu_vox_ratio+p_pch2cpu_vox_offset;
	Voltage c_pciex16_rx_vih = p_vccana_spec*p_pciex16_rx_vih_ratio+p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vil = p_vccana_spec*p_pciex16_rx_vil_ratio-p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vox = p_vccana_spec*p_pciex16_rx_vox_ratio+p_pciex16_rx_vox_offset;
	Voltage c_pciex16_tx_vih = p_vccana_spec*p_pciex16_tx_vih_ratio+p_pciex16_tx_vih_offset;
	Voltage c_pciex16_tx_vil = p_vccana_spec*p_pciex16_tx_vil_ratio-p_pciex16_tx_vil_offset;
	Voltage c_pciex16_tx_vox = p_vccana_spec*p_pciex16_tx_vox_ratio+p_pciex16_tx_vox_offset;
	Voltage c_peci_vih = p_vcc1p05_spec*p_peci_vih_ratio+p_peci_vih_offset;
	Voltage c_peci_vil = p_vcc1p05_spec*p_peci_vil_ratio-p_peci_vil_offset;
	Voltage c_peci_vox = p_vcc1p05_spec*p_peci_vox_ratio+p_peci_vox_offset;
	Voltage c_peg_view_vih = p_vccana_spec*p_peg_view_vih_ratio+p_peg_view_vih_offset;
	Voltage c_peg_view_vil = p_vccana_spec*p_peg_view_vil_ratio-p_peg_view_vil_offset;
	Voltage c_peg_view_vox = p_vccana_spec*p_peg_view_vox_ratio+p_peg_view_vox_offset;
	Voltage c_pltrst_cpub_vih = p_vcc1p05_spec*p_pltrst_cpub_vih_ratio+p_pltrst_cpub_vih_offset;
	Voltage c_pltrst_cpub_vil = p_vcc1p05_spec*p_pltrst_cpub_vil_ratio-p_pltrst_cpub_vil_offset;
	Voltage c_pltrst_cpub_vox = p_vcc1p05_spec*p_pltrst_cpub_vox_ratio+p_pltrst_cpub_vox_offset;
	Voltage c_pm_down_vih = p_vcc1p05_spec*p_pm_down_vih_ratio+p_pm_down_vih_offset;
	Voltage c_pm_down_vil = p_vcc1p05_spec*p_pm_down_vil_ratio-p_pm_down_vil_offset;
	Voltage c_pm_down_vox = p_vcc1p05_spec*p_pm_down_vox_ratio+p_pm_down_vox_offset;
	Voltage c_pm_sync_vih = p_vcc1p05_spec*p_pm_sync_vih_ratio+p_pm_sync_vih_offset;
	Voltage c_pm_sync_vil = p_vcc1p05_spec*p_pm_sync_vil_ratio-p_pm_sync_vil_offset;
	Voltage c_pm_sync_vox = p_vcc1p05_spec*p_pm_sync_vox_ratio+p_pm_sync_vox_offset;
	Voltage c_prdy_vih = p_vcc1p05_spec*p_prdy_vih_ratio+p_prdy_vih_offset;
	Voltage c_prdy_vil = p_vcc1p05_spec*p_prdy_vil_ratio-p_prdy_vil_offset;
	Voltage c_prdy_vox = p_vcc1p05_spec*p_prdy_vox_ratio+p_prdy_vox_offset;
	Voltage c_preq_vih = p_vcc1p05_spec*p_preq_vih_ratio+p_preq_vih_offset;
	Voltage c_preq_vil = p_vcc1p05_spec*p_preq_vil_ratio-p_preq_vil_offset;
	Voltage c_preq_vox = p_vcc1p05_spec*p_preq_vox_ratio+p_preq_vox_offset;
	Voltage c_prochot_vih = p_vcc1p05_spec*p_prochot_vih_ratio+p_prochot_vih_offset;
	Voltage c_prochot_vil = p_vcc1p05_spec*p_prochot_vil_ratio-p_prochot_vil_offset;
	Voltage c_prochot_vox = p_vcc1p05_spec*p_prochot_vox_ratio-p_prochot_vox_offset;
	Voltage c_pwrgd_vih = p_vcc1p05_spec*p_pwrgd_vih_ratio+p_pwrgd_vih_offset;
	Voltage c_pwrgd_vil = p_vcc1p05_spec*p_pwrgd_vil_ratio-p_pwrgd_vil_offset;
	Voltage c_pwrgd_vox = p_vcc1p05_spec*p_pwrgd_vox_ratio+p_pwrgd_vox_offset;
	Voltage c_rtcclk_vih = p_vcc1p05_spec*p_rtcclk_vih_ratio+p_rtcclk_vih_offset;
	Voltage c_rtcclk_vil = p_vcc1p05_spec*p_rtcclk_vil_ratio-p_rtcclk_vil_offset;
	Voltage c_tck_vih = p_vcc1p05_spec*p_tck_vih_ratio+p_tck_vih_offset;
	Voltage c_tck_vil = p_vcc1p05_spec*p_tck_vil_ratio-p_tck_vil_offset;
	Voltage c_tdi_vih = p_vcc1p05_spec*p_tdi_vih_ratio+p_tdi_vih_offset;
	Voltage c_tdi_vil = p_vcc1p05_spec*p_tdi_vil_ratio-p_tdi_vil_offset;
	Voltage c_tdo_vox = p_vcc1p05_spec*p_tdo_vox_ratio-p_tdo_vox_offset;
	Voltage c_thermtrip_vih = p_vcc1p05_spec*p_thermtrip_vih_ratio+p_thermtrip_vih_offset;
	Voltage c_thermtrip_vil = p_vcc1p05_spec*p_thermtrip_vil_ratio-p_thermtrip_vil_offset;
	Voltage c_thermtrip_vox = p_vcc1p05_spec*p_thermtrip_vox_ratio+p_thermtrip_vox_offset;
	Voltage c_tms_vih = p_vcc1p05_spec*p_tms_vih_ratio+p_tms_vih_offset;
	Voltage c_tms_vil = p_vcc1p05_spec*p_tms_vil_ratio-p_tms_vil_offset;
	Voltage c_trstb_vih = p_vcc1p05_spec*p_trstb_vih_ratio+p_trstb_vih_offset;
	Voltage c_trstb_vil = p_vcc1p05_spec*p_trstb_vil_ratio-p_trstb_vil_offset;
	Voltage c_trstb_vox = p_vcc1p05_spec*p_trstb_vox_ratio+p_trstb_vox_offset;
	Voltage c_vcc1p05_vref = p_vcc1p05_spec*p_vcc1p05_vref_ratio+p_vcc1p05_vref_offset;
	Voltage c_vccana_vref = p_vccana_spec*p_vccana_vref_ratio+p_vccana_vref_offset;
	Voltage c_vccstpwrgd_vih = p_vcc1p05_spec*p_vccstpwrgd_vih_ratio+p_vccstpwrgd_vih_offset;
	Voltage c_vccstpwrgd_vil = p_vcc1p05_spec*p_vccstpwrgd_vil_ratio-p_vccstpwrgd_vil_offset;
	Voltage c_vccstpwrgd_vox = p_vcc1p05_spec*p_vccstpwrgd_vox_ratio+p_vccstpwrgd_vox_offset;
	Voltage c_vccstpwrgdsx_vih = p_vcc1p05_spec*p_vccstpwrgdsx_vih_ratio+p_vccstpwrgdsx_vih_offset;
	Voltage c_vccstpwrgdsx_vil = p_vcc1p05_spec*p_vccstpwrgdsx_vil_ratio-p_vccstpwrgdsx_vil_offset;
	Voltage c_vccstpwrgdsx_vox = p_vcc1p05_spec*p_vccstpwrgdsx_vox_ratio+p_vccstpwrgdsx_vox_offset;
	Voltage c_vidalert_vih = p_vcc1p05_spec*p_vidalert_vih_ratio+p_vidalert_vih_offset;
	Voltage c_vidalert_vil = p_vcc1p05_spec*p_vidalert_vil_ratio-p_vidalert_vil_offset;
	Voltage c_vidalert_vox = p_vcc1p05_spec*p_vidalert_vox_ratio+p_vidalert_vox_offset;
	Voltage c_vidsck_vih = p_vcc1p05_spec*p_vidsck_vih_ratio+p_vidsck_vih_offset;
	Voltage c_vidsck_vil = p_vcc1p05_spec*p_vidsck_vil_ratio-p_vidsck_vil_offset;
	Voltage c_vidsck_vox = p_vcc1p05_spec*p_vidsck_vox_ratio+p_vidsck_vox_offset;
	Voltage c_vidsout_vih = p_vcc1p05_spec*p_vidsout_vih_ratio+p_vidsout_vih_offset;
	Voltage c_vidsout_vil = p_vcc1p05_spec*p_vidsout_vil_ratio-p_vidsout_vil_offset;
	Voltage c_vidsout_vox = p_vcc1p05_spec*p_vidsout_vox_ratio+p_vidsout_vox_offset;
	Voltage c_view_pins_vih = p_vccddq_spec*p_view_pins_vih_ratio+p_view_pins_vih_offset;
	Voltage c_view_pins_vil = p_vccddq_spec*p_view_pins_vil_ratio+p_view_pins_vil_offset;
	Voltage c_view_pins_vox = p_vccddq_spec*p_view_pins_vox_ratio+p_view_pins_vox_offset;
	Voltage c_xdp_vih = p_vccana_spec*p_xdp_vih_ratio+p_xdp_vih_offset;
	Voltage c_xdp_vil = p_vccana_spec*p_xdp_vil_ratio-p_xdp_vil_offset;
	Voltage c_xdp_vox = p_vccana_spec*p_xdp_vox_ratio+p_xdp_vox_offset;
}

SpecificationSet SBF_FIVR_DEBUG_BFUNC (bscan_nom_lvl,max_lvl,min_lvl,nom_lvl,TS_lvl)
{
	Voltage p_vccin_spec = 1V,1.02,0.98,1V,1V;
	Voltage p_vccin_aux_spec = 1.8V,1.89V,1.62V,1.8V,1.8V;
	Voltage p_vccgt_spec = 1V,1.02,0.98,1V,1V;
	Voltage p_vccdd2_spec = 1.2V,1.26,1.14V,1.2V,1.2V;
	Voltage p_vcc1p8a_spec = 1.8V,1.87V,1.72V,1.8V,1.8V;
	Voltage p_vcc1p05_spec = 1.05V,1.10V,1V,1.05V,1.05V;
	Voltage p_vccfpgm0_spec = 1.05V;
	Voltage p_vccfpgm1_spec = 1.05V;
	Voltage p_xdp_vref_spec = 1.05V,1.10V,1V,1.05V,1.05V;
	Voltage p_vccana_spec = 1V;
	Voltage p_vccsa_spec = 0.95V;
	Voltage p_vccddq_spec = 1.2V,1.26V,1.14V,1.2V,1.2V;
	Double p_bclk_p_vil_ratio = 0.5;
	Voltage p_bclk_p_vil_offset = 0V;
	Double p_bclk_p_vih_ratio = 0.5;
	Voltage p_bclk_p_vih_offset = 0V;
	Double p_bclk_n_vil_ratio = 0V;
	Voltage p_bclk_n_vil_offset = 0V;
	Double p_bclk_n_vih_ratio = 1V;
	Voltage p_bclk_n_vih_offset = 0V;
	Voltage p_ddr_data_term_ovrd_spec = 0.6V;
	Voltage p_ddr_strb_term_ovrd_spec = 0.6V;
	Voltage p_ddr_cmd_term_ovrd_spec = 0.6V;
	Double p_ddr_clk_vil_ratio = 0;
	Voltage p_ddr_clk_vil_offset = 0V;
	Double p_ddr_clk_vih_ratio = 1;
	Voltage p_ddr_clk_vih_offset = 0V;
	Double p_ddr_clk_vox_ratio = 0.5;
	Voltage p_ddr_clk_vox_offset = 0V;
	Double p_ddr_data_vil_ratio = 0;
	Voltage p_ddr_data_vil_offset = 0V;
	Double p_ddr_data_vih_ratio = 1;
	Voltage p_ddr_data_vih_offset = 0V;
	Double p_ddr_data_vox_ratio = 0.5;
	Voltage p_ddr_data_vox_offset = 0V;
	Double p_ddr_dqs_vil_ratio = 0;
	Double p_ddr_dqs_vih_ratio = 1;
	Voltage p_ddr_dqs_offset = 0V;
	Double p_ddr_dqs_vox_ratio = 0.5;
	Voltage p_ddr_dqs_vox_offset = 0V;
	Double p_ddr_cmd_vil_ratio = 0;
	Voltage p_ddr_cmd_vil_offset = 0V;
	Double p_ddr_cmd_vih_ratio = 1;
	Voltage p_ddr_cmd_vih_offset = 0V;
	Double p_ddr_cmd_vox_ratio = 0.5;
	Voltage p_ddr_cmd_vox_offset = 0V;
	Double p_ddr_misc_vil_ratio = 0;
	Voltage p_ddr_misc_vil_offset = 0V;
	Double p_ddr_misc_vih_ratio = 1;
	Voltage p_ddr_misc_vih_offset = 0V;
	Double p_ddr_misc_vox_ratio = 0.5;
	Voltage p_ddr_misc_vox_offset = 0V;
	Double p_ddr_vref_vil_ratio = 0;
	Voltage p_ddr_vref_vil_offset = 0V;
	Double p_ddr_vref_vih_ratio = 1;
	Voltage p_ddr_vref_vih_offset = 0V;
	Double p_ddr_vref_vox_ratio = 0.5;
	Voltage p_ddr_vref_vox_offset = 0V;
	Double p_pwrgd_vil_ratio = 0;
	Voltage p_pwrgd_vil_offset = 0V;
	Double p_pwrgd_vih_ratio = 1;
	Voltage p_pwrgd_vih_offset = 0V;
	Double p_pwrgd_vox_ratio = 0.5;
	Voltage p_pwrgd_vox_offset = 0V;
	Double p_trstb_vil_ratio = 0;
	Voltage p_trstb_vil_offset = 0V;
	Double p_trstb_vih_ratio = 1;
	Voltage p_trstb_vih_offset = 0V;
	Double p_trstb_vox_ratio = 0.5;
	Voltage p_trstb_vox_offset = 0V;
	Double p_vccstpwrgd_vil_ratio = 0;
	Voltage p_vccstpwrgd_vil_offset = 0V;
	Double p_vccstpwrgd_vih_ratio = 1;
	Voltage p_vccstpwrgd_vih_offset = 0V;
	Double p_vccstpwrgd_vox_ratio = 0.5;
	Voltage p_vccstpwrgd_vox_offset = 0V;
	Double p_vccstpwrgdsx_vil_ratio = 0;
	Voltage p_vccstpwrgdsx_vil_offset = 0V;
	Double p_vccstpwrgdsx_vih_ratio = 1;
	Voltage p_vccstpwrgdsx_vih_offset = 0V;
	Double p_vccstpwrgdsx_vox_ratio = 0.5;
	Voltage p_vccstpwrgdsx_vox_offset = 0V;
	Double p_pm_down_vil_ratio = 0;
	Voltage p_pm_down_vil_offset = 0V;
	Double p_pm_down_vih_ratio = 1;
	Voltage p_pm_down_vih_offset = 0V;
	Double p_pm_down_vox_ratio = 0.5;
	Voltage p_pm_down_vox_offset = 0V;
	Double p_pm_sync_vil_ratio = 0;
	Voltage p_pm_sync_vil_offset = 0V;
	Double p_pm_sync_vih_ratio = 1;
	Voltage p_pm_sync_vih_offset = 0V;
	Double p_pm_sync_vox_ratio = 0.5;
	Voltage p_pm_sync_vox_offset = 0V;
	Double p_tck_vil_ratio = 0;
	Voltage p_tck_vil_offset = 0V;
	Double p_tck_vih_ratio = 1;
	Voltage p_tck_vih_offset = 0V;
	Double p_tms_vih_ratio = 1;
	Voltage p_tms_vih_offset = 0V;
	Double p_tms_vil_ratio = 0;
	Voltage p_tms_vil_offset = 0V;
	Double p_tdi_vil_ratio = 0;
	Voltage p_tdi_vil_offset = 0V;
	Double p_tdi_vih_ratio = 1;
	Voltage p_tdi_vih_offset = 0V;
	Double p_noa_vil_ratio = 0.6;
	Voltage p_noa_vil_offset = 0V;
	Double p_noa_vih_ratio = 0.72;
	Voltage p_noa_vih_offset = 0V;
	Double p_noa_vox_ratio = 0.5;
	Voltage p_noa_vox_offset = 0V;
	Double p_xdp_vil_ratio = 0;
	Voltage p_xdp_vil_offset = 0V;
	Double p_xdp_vih_ratio = 1;
	Voltage p_xdp_vih_offset = 0V;
	Double p_xdp_vox_ratio = 0.5;
	Voltage p_xdp_vox_offset = 0V;
	Double p_noa_stb_vil_ratio = 0.6;
	Voltage p_noa_stb_vil_offset = 0V;
	Double p_noa_stb_vih_ratio = 0.72;
	Voltage p_noa_stb_vih_offset = 0V;
	Double p_noa_stb_vox_ratio = 0.5;
	Voltage p_noa_stb_vox_offset = 0V;
	Double p_vidsout_vil_ratio = 0.6;
	Voltage p_vidsout_vil_offset = 0V;
	Double p_vidsout_vih_ratio = 0.72;
	Voltage p_vidsout_vih_offset = 0V;
	Double p_vidsout_vox_ratio = 0.5;
	Voltage p_vidsout_vox_offset = 0V;
	Double p_vidalert_vil_ratio = 0;
	Voltage p_vidalert_vil_offset = 0V;
	Double p_vidalert_vih_ratio = 1;
	Voltage p_vidalert_vih_offset = 0V;
	Double p_vidalert_vox_ratio = 0.5;
	Voltage p_vidalert_vox_offset = 0V;
	Double p_vidsck_vil_ratio = 0;
	Voltage p_vidsck_vil_offset = 0V;
	Double p_vidsck_vih_ratio = 1;
	Voltage p_vidsck_vih_offset = 0V;
	Double p_vidsck_vox_ratio = 0.5;
	Voltage p_vidsck_vox_offset = 0V;
	Double p_mbp_vil_ratio = -0.95;
	Voltage p_mbp_vil_offset = 0V;
	Double p_mbp_vih_ratio = 0.95;
	Voltage p_mbp_vih_offset = 0V;
	Double p_mbp_vox_ratio = 0.5;
	Voltage p_mbp_vox_offset = 0V;
	Double p_prdy_vil_ratio = 0;
	Voltage p_prdy_vil_offset = 0V;
	Double p_prdy_vih_ratio = 1;
	Voltage p_prdy_vih_offset = 0V;
	Double p_prdy_vox_ratio = 0.5;
	Voltage p_prdy_vox_offset = 0V;
	Double p_preq_vil_ratio = 0.6;
	Voltage p_preq_vil_offset = 0V;
	Double p_preq_vih_ratio = 0.72;
	Voltage p_preq_vih_offset = 0V;
	Double p_preq_vox_ratio = 0.5;
	Voltage p_preq_vox_offset = 0V;
	Double p_prochot_vil_ratio = 0.6;
	Voltage p_prochot_vil_offset = 0V;
	Double p_prochot_vih_ratio = 0.72;
	Voltage p_prochot_vih_offset = 0V;
	Double p_prochot_vox_ratio = 0.5;
	Voltage p_prochot_vox_offset = 0V;
	Double p_ear_vil_ratio = 0;
	Voltage p_ear_vil_offset = 0V;
	Double p_ear_vih_ratio = 1;
	Voltage p_ear_vih_offset = 0V;
	Double p_ear_vox_ratio = 0.5;
	Voltage p_ear_vox_offset = 0V;
	Double p_caterr_vil_ratio = 0;
	Voltage p_caterr_vil_offset = 0V;
	Double p_caterr_vih_ratio = 1;
	Voltage p_caterr_vih_offset = 0V;
	Double p_caterr_vox_ratio = 0.5;
	Voltage p_caterr_vox_offset = 0V;
	Double p_pch2cpu_vil_ratio = 0;
	Voltage p_pch2cpu_vil_offset = 0V;
	Double p_pch2cpu_vih_ratio = 1;
	Voltage p_pch2cpu_vih_offset = 0V;
	Double p_pch2cpu_vox_ratio = 0.5;
	Voltage p_pch2cpu_vox_offset = 0V;
	Double p_cpu2pch_vil_ratio = 0;
	Voltage p_cpu2pch_vil_offset = 0V;
	Double p_cpu2pch_vih_ratio = 1;
	Voltage p_cpu2pch_vih_offset = 0V;
	Double p_cpu2pch_vox_ratio = 0.5;
	Voltage p_cpu2pch_vox_offset = 0V;
	Double p_tdo_vox_ratio = 0.5;
	Voltage p_tdo_vox_offset = 0V;
	Double p_thermtrip_vil_ratio = 0;
	Voltage p_thermtrip_vil_offset = 0V;
	Double p_thermtrip_vih_ratio = 1;
	Voltage p_thermtrip_vih_offset = 0V;
	Double p_thermtrip_vox_ratio = 0.5;
	Voltage p_thermtrip_vox_offset = 0V;
	Double p_dekelx4_rx_vil_ratio = 0;
	Double p_dekelx4_rx_vih_ratio = 1;
	Voltage p_dekelx4_rx_offset = 0V;
	Double p_dekelx4_rx_vox_ratio = 0.5;
	Voltage p_dekelx4_rx_vox_offset = 0V;
	Double p_dekelx4_tx_vil_ratio = 0;
	Voltage p_dekelx4_tx_vil_offset = 0V;
	Double p_dekelx4_tx_vih_ratio = 1;
	Voltage p_dekelx4_tx_vih_offset = 0V;
	Double p_dekelx4_tx_vox_ratio = 0.5;
	Voltage p_dekelx4_tx_vox_offset = 0V;
	Double p_pciex16_rx_vil_ratio = 0;
	Double p_pciex16_rx_vih_ratio = 1;
	Voltage p_pciex16_rx_offset = 0V;
	Double p_pciex16_rx_vox_ratio = 0.5;
	Voltage p_pciex16_rx_vox_offset = 0V;
	Double p_pciex16_tx_vil_ratio = 0;
	Voltage p_pciex16_tx_vil_offset = 0V;
	Double p_pciex16_tx_vih_ratio = 1;
	Voltage p_pciex16_tx_vih_offset = 0V;
	Double p_pciex16_tx_vox_ratio = 0.5;
	Voltage p_pciex16_tx_vox_offset = 0V;
	Double p_ddi_vil_ratio = 0;
	Voltage p_ddi_vil_offset = 0V;
	Double p_ddi_vih_ratio = 1;
	Voltage p_ddi_vih_offset = 0V;
	Double p_ddi_vox_ratio = 0.5;
	Voltage p_ddi_vox_offset = 0V;
	Double p_ddi_aux_vil_ratio = 0;
	Voltage p_ddi_aux_vil_offset = 0V;
	Double p_ddi_aux_vih_ratio = 1;
	Voltage p_ddi_aux_vih_offset = 0V;
	Double p_ddi_aux_vox_ratio = 0.5;
	Voltage p_ddi_aux_vox_offset = 0V;
	Double p_vcc1p05_vref_ratio = 1;
	Voltage p_vcc1p05_vref_offset = 0V;
	Double p_vccana_vref_ratio = 0.5;
	Voltage p_vccana_vref_offset = 0V;
	Double p_view_pins_vil_ratio = 0;
	Voltage p_view_pins_vil_offset = 0V;
	Double p_view_pins_vih_ratio = 1;
	Voltage p_view_pins_vih_offset = 0V;
	Double p_view_pins_vox_ratio = 0.5;
	Voltage p_view_pins_vox_offset = 0V;
	Double p_dmi_vil_ratio = 0;
	Double p_dmi_vih_ratio = 1;
	Voltage p_dmi_offset = 0V;
	Double p_dmi_vox_ratio = 0.5;
	Voltage p_dmi_vox_offset = 0V;
	Double p_aud_vil_ratio = 0;
	Voltage p_aud_vil_offset = 0V;
	Double p_aud_vih_ratio = 1;
	Voltage p_aud_vih_offset = 0V;
	Double p_aud_vox_ratio = 0.5;
	Voltage p_aud_vox_offset = 0V;
	Double p_clkxtal_n_vil_ratio = 0;
	Voltage p_clkxtal_n_vil_offset = 0V;
	Double p_clkxtal_n_vih_ratio = 1;
	Voltage p_clkxtal_n_vih_offset = 0V;
	Double p_clkxtal_p_vil_ratio = 0;
	Voltage p_clkxtal_p_vil_offset = 0V;
	Double p_clkxtal_p_vih_ratio = 1;
	Voltage p_clkxtal_p_vih_offset = 0V;
	Double p_rtcclk_vil_ratio = 0;
	Voltage p_rtcclk_vil_offset = 0V;
	Double p_rtcclk_vih_ratio = 1;
	Voltage p_rtcclk_vih_offset = 0V;
	Double p_peci_vox_ratio = 0.5;
	Voltage p_peci_vox_offset = 0V;
	Double p_peci_vil_ratio = 0;
	Voltage p_peci_vil_offset = 0V;
	Double p_peci_vih_ratio = 1;
	Voltage p_peci_vih_offset = 0V;
	Double p_pltrst_cpub_vox_ratio = 0.5;
	Voltage p_pltrst_cpub_vox_offset = 0V;
	Double p_pltrst_cpub_vil_ratio = 0;
	Voltage p_pltrst_cpub_vil_offset = 0V;
	Double p_pltrst_cpub_vih_ratio = 1;
	Voltage p_pltrst_cpub_vih_offset = 0V;
	Double p_dsi_de_vox_ratio = 0.5;
	Voltage p_dsi_de_vox_offset = 0V;
	Double p_dsi_de_vil_ratio = 0;
	Voltage p_dsi_de_vil_offset = 0V;
	Double p_dsi_de_vih_ratio = 1;
	Voltage p_dsi_de_vih_offset = 0V;
	Double p_peg_view_vox_ratio = 0.5;
	Voltage p_peg_view_vox_offset = 0V;
	Double p_peg_view_vil_ratio = 0;
	Voltage p_peg_view_vil_offset = 0V;
	Double p_peg_view_vih_ratio = 1;
	Voltage p_peg_view_vih_offset = 0V;
	Voltage c_aud_vih = p_vccana_spec*p_aud_vih_ratio+p_aud_vih_offset;
	Voltage c_aud_vil = p_vccana_spec*p_aud_vil_ratio-p_aud_vil_offset;
	Voltage c_aud_vox = p_vccana_spec*p_aud_vox_ratio+p_aud_vox_offset;
	Voltage c_bclk_n_vih = p_vcc1p05_spec*p_bclk_n_vih_ratio+p_bclk_n_vih_offset;
	Voltage c_bclk_n_vil = p_vcc1p05_spec*p_bclk_n_vil_ratio-p_bclk_n_vil_offset+p_vccsa_spec*0;
	Voltage c_bclk_p_vih = p_vcc1p05_spec*p_bclk_p_vih_ratio+p_bclk_p_vih_offset;
	Voltage c_bclk_p_vil = p_vcc1p05_spec*p_bclk_p_vil_ratio-p_bclk_p_vil_offset;
	Voltage c_caterr_vih = p_vcc1p05_spec*p_caterr_vih_ratio+p_caterr_vih_offset;
	Voltage c_caterr_vil = p_vcc1p05_spec*p_caterr_vil_ratio-p_caterr_vil_offset;
	Voltage c_caterr_vox = p_vcc1p05_spec*p_caterr_vox_ratio+p_caterr_vox_offset;
	Voltage c_clkxtal_n_vih = p_vcc1p05_spec*p_clkxtal_n_vih_ratio+p_clkxtal_n_vih_offset;
	Voltage c_clkxtal_n_vil = p_vcc1p05_spec*p_clkxtal_n_vil_ratio-p_clkxtal_n_vil_offset;
	Voltage c_clkxtal_p_vih = p_vcc1p05_spec*p_clkxtal_p_vih_ratio+p_clkxtal_p_vih_offset;
	Voltage c_clkxtal_p_vil = p_vcc1p05_spec*p_clkxtal_p_vil_ratio-p_clkxtal_p_vil_offset;
	Voltage c_cpu2pch_vih = p_vccana_spec*p_cpu2pch_vih_ratio+p_cpu2pch_vih_offset;
	Voltage c_cpu2pch_vil = p_vccana_spec*p_cpu2pch_vil_ratio-p_cpu2pch_vil_offset;
	Voltage c_cpu2pch_vox = p_vccana_spec*p_cpu2pch_vox_ratio+p_cpu2pch_vox_offset;
	Voltage c_ddi_all_pins_vih = p_vccana_spec*p_ddi_vih_ratio+p_ddi_vih_offset;
	Voltage c_ddi_all_pins_vil = p_vccana_spec*p_ddi_vil_ratio-p_ddi_vil_offset;
	Voltage c_ddi_all_pins_vox = p_vccana_spec*p_ddi_vox_ratio+p_ddi_vox_offset;
	Voltage c_ddi_aux_vih = p_vccana_spec*p_ddi_aux_vih_ratio+p_ddi_aux_vih_offset;
	Voltage c_ddi_aux_vil = p_vccana_spec*p_ddi_aux_vil_ratio-p_ddi_aux_vil_offset;
	Voltage c_ddi_aux_vox = p_vccana_spec*p_ddi_aux_vox_ratio+p_ddi_aux_vox_offset;
	Voltage c_ddr_clk_vih = p_vccddq_spec*p_ddr_clk_vih_ratio+p_ddr_clk_vih_offset;
	Voltage c_ddr_clk_vil = p_vccddq_spec*p_ddr_clk_vil_ratio-p_ddr_clk_vil_offset;
	Voltage c_ddr_clk_vox = p_vccddq_spec*p_ddr_clk_vox_ratio-p_ddr_clk_vox_offset;
	Voltage c_ddr_cmd_term_vref = p_ddr_cmd_term_ovrd_spec;
	Voltage c_ddr_cmd_vih = p_vccddq_spec*p_ddr_cmd_vih_ratio+p_ddr_cmd_vih_offset;
	Voltage c_ddr_cmd_vil = p_vccddq_spec*p_ddr_cmd_vil_ratio-p_ddr_cmd_vil_offset;
	Voltage c_ddr_cmd_vox = p_vccddq_spec*p_ddr_cmd_vox_ratio-p_ddr_cmd_vox_offset;
	Voltage c_ddr_data_term_vref = p_ddr_data_term_ovrd_spec;
	Voltage c_ddr_data_vih = p_vccddq_spec*p_ddr_data_vih_ratio+p_ddr_data_vih_offset;
	Voltage c_ddr_data_vil = p_vccddq_spec*p_ddr_data_vil_ratio-p_ddr_data_vil_offset;
	Voltage c_ddr_data_vox = p_vccddq_spec*p_ddr_data_vox_ratio-p_ddr_data_vox_offset;
	Voltage c_ddr_dqs_vih = p_vccddq_spec*p_ddr_dqs_vih_ratio+p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vil = p_vccddq_spec*p_ddr_dqs_vil_ratio-p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vox = p_vccddq_spec*p_ddr_dqs_vox_ratio-p_ddr_dqs_vox_offset;
	Voltage c_ddr_misc_vih = p_vccddq_spec*p_ddr_misc_vih_ratio+p_ddr_misc_vih_offset;
	Voltage c_ddr_misc_vil = p_vccddq_spec*p_ddr_misc_vil_ratio-p_ddr_misc_vil_offset;
	Voltage c_ddr_misc_vox = p_vccddq_spec*p_ddr_misc_vox_ratio-p_ddr_misc_vox_offset;
	Voltage c_ddr_strb_term_vref = p_ddr_strb_term_ovrd_spec;
	Voltage c_ddr_vref_vih = p_vccddq_spec*p_ddr_vref_vih_ratio+p_ddr_vref_vih_offset;
	Voltage c_ddr_vref_vil = p_vccddq_spec*p_ddr_vref_vil_ratio+p_ddr_vref_vil_offset;
	Voltage c_ddr_vref_vox = p_vccddq_spec*p_ddr_vref_vox_ratio+p_ddr_vref_vox_offset;
	Voltage c_dekelx4_rx_vih = p_vccana_spec*p_dekelx4_rx_vih_ratio+p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vil = p_vccana_spec*p_dekelx4_rx_vil_ratio-p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vox = p_vccana_spec*p_dekelx4_rx_vox_ratio+p_dekelx4_rx_vox_offset;
	Voltage c_dekelx4_tx_vih = p_vccana_spec*p_dekelx4_tx_vih_ratio+p_dekelx4_tx_vih_offset;
	Voltage c_dekelx4_tx_vil = p_vccana_spec*p_dekelx4_tx_vil_ratio-p_dekelx4_tx_vil_offset;
	Voltage c_dekelx4_tx_vox = p_vccana_spec*p_dekelx4_tx_vox_ratio+p_dekelx4_tx_vox_offset;
	Voltage c_dmi_vih = p_vccana_spec*p_dmi_vih_ratio+p_dmi_offset;
	Voltage c_dmi_vil = p_vccana_spec*p_dmi_vil_ratio-p_dmi_offset;
	Voltage c_dmi_vox = p_vccana_spec*p_dmi_vox_ratio+p_dmi_vox_offset;
	Voltage c_dsi_de_vih = p_vccana_spec*p_dsi_de_vih_ratio+p_dsi_de_vih_offset;
	Voltage c_dsi_de_vil = p_vccana_spec*p_dsi_de_vil_ratio-p_dsi_de_vil_offset;
	Voltage c_dsi_de_vox = p_vccana_spec*p_dsi_de_vox_ratio+p_dsi_de_vox_offset;
	Voltage c_ear_vih = p_vcc1p05_spec*p_ear_vih_ratio+p_ear_vih_offset;
	Voltage c_ear_vil = p_vcc1p05_spec*p_ear_vil_ratio-p_ear_vil_offset;
	Voltage c_ear_vox = p_vcc1p05_spec*p_ear_vox_ratio+p_ear_vox_offset;
	Voltage c_mbp_vih = p_vccana_spec*p_mbp_vih_ratio+p_mbp_vih_offset;
	Voltage c_mbp_vil = p_vccana_spec*p_mbp_vil_ratio-p_mbp_vil_offset;
	Voltage c_mbp_vox = p_vccana_spec*p_mbp_vox_ratio-p_mbp_vox_offset;
	Voltage c_noa_stb_vih = p_vccana_spec*p_noa_stb_vih_ratio+p_noa_stb_vih_offset;
	Voltage c_noa_stb_vil = p_vccana_spec*p_noa_stb_vil_ratio-p_noa_stb_vil_offset;
	Voltage c_noa_stb_vox = p_vccana_spec*p_noa_stb_vox_ratio+p_noa_stb_vox_offset;
	Voltage c_noa_vih = p_vccana_spec*p_noa_vih_ratio+p_noa_vih_offset;
	Voltage c_noa_vil = p_vccana_spec*p_noa_vil_ratio-p_noa_vil_offset;
	Voltage c_noa_vox = p_vccana_spec*p_noa_vox_ratio+p_noa_vox_offset;
	Voltage c_pch2cpu_vih = p_vccana_spec*p_pch2cpu_vih_ratio+p_pch2cpu_vih_offset;
	Voltage c_pch2cpu_vil = p_vccana_spec*p_pch2cpu_vil_ratio-p_pch2cpu_vil_offset;
	Voltage c_pch2cpu_vox = p_vccana_spec*p_pch2cpu_vox_ratio+p_pch2cpu_vox_offset;
	Voltage c_pciex16_rx_vih = p_vccana_spec*p_pciex16_rx_vih_ratio+p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vil = p_vccana_spec*p_pciex16_rx_vil_ratio-p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vox = p_vccana_spec*p_pciex16_rx_vox_ratio+p_pciex16_rx_vox_offset;
	Voltage c_pciex16_tx_vih = p_vccana_spec*p_pciex16_tx_vih_ratio+p_pciex16_tx_vih_offset;
	Voltage c_pciex16_tx_vil = p_vccana_spec*p_pciex16_tx_vil_ratio-p_pciex16_tx_vil_offset;
	Voltage c_pciex16_tx_vox = p_vccana_spec*p_pciex16_tx_vox_ratio+p_pciex16_tx_vox_offset;
	Voltage c_peci_vih = p_vcc1p05_spec*p_peci_vih_ratio+p_peci_vih_offset;
	Voltage c_peci_vil = p_vcc1p05_spec*p_peci_vil_ratio-p_peci_vil_offset;
	Voltage c_peci_vox = p_vcc1p05_spec*p_peci_vox_ratio+p_peci_vox_offset;
	Voltage c_peg_view_vih = p_vccana_spec*p_peg_view_vih_ratio+p_peg_view_vih_offset;
	Voltage c_peg_view_vil = p_vccana_spec*p_peg_view_vil_ratio-p_peg_view_vil_offset;
	Voltage c_peg_view_vox = p_vccana_spec*p_peg_view_vox_ratio+p_peg_view_vox_offset;
	Voltage c_pltrst_cpub_vih = p_vcc1p05_spec*p_pltrst_cpub_vih_ratio+p_pltrst_cpub_vih_offset;
	Voltage c_pltrst_cpub_vil = p_vcc1p05_spec*p_pltrst_cpub_vil_ratio-p_pltrst_cpub_vil_offset;
	Voltage c_pltrst_cpub_vox = p_vcc1p05_spec*p_pltrst_cpub_vox_ratio+p_pltrst_cpub_vox_offset;
	Voltage c_pm_down_vih = p_vcc1p05_spec*p_pm_down_vih_ratio+p_pm_down_vih_offset;
	Voltage c_pm_down_vil = p_vcc1p05_spec*p_pm_down_vil_ratio-p_pm_down_vil_offset;
	Voltage c_pm_down_vox = p_vcc1p05_spec*p_pm_down_vox_ratio+p_pm_down_vox_offset;
	Voltage c_pm_sync_vih = p_vcc1p05_spec*p_pm_sync_vih_ratio+p_pm_sync_vih_offset;
	Voltage c_pm_sync_vil = p_vcc1p05_spec*p_pm_sync_vil_ratio-p_pm_sync_vil_offset;
	Voltage c_pm_sync_vox = p_vcc1p05_spec*p_pm_sync_vox_ratio+p_pm_sync_vox_offset;
	Voltage c_prdy_vih = p_vcc1p05_spec*p_prdy_vih_ratio+p_prdy_vih_offset;
	Voltage c_prdy_vil = p_vcc1p05_spec*p_prdy_vil_ratio-p_prdy_vil_offset;
	Voltage c_prdy_vox = p_vcc1p05_spec*p_prdy_vox_ratio+p_prdy_vox_offset;
	Voltage c_preq_vih = p_vcc1p05_spec*p_preq_vih_ratio+p_preq_vih_offset;
	Voltage c_preq_vil = p_vcc1p05_spec*p_preq_vil_ratio-p_preq_vil_offset;
	Voltage c_preq_vox = p_vcc1p05_spec*p_preq_vox_ratio+p_preq_vox_offset;
	Voltage c_prochot_vih = p_vcc1p05_spec*p_prochot_vih_ratio+p_prochot_vih_offset;
	Voltage c_prochot_vil = p_vcc1p05_spec*p_prochot_vil_ratio-p_prochot_vil_offset;
	Voltage c_prochot_vox = p_vcc1p05_spec*p_prochot_vox_ratio-p_prochot_vox_offset;
	Voltage c_pwrgd_vih = p_vcc1p05_spec*p_pwrgd_vih_ratio+p_pwrgd_vih_offset;
	Voltage c_pwrgd_vil = p_vcc1p05_spec*p_pwrgd_vil_ratio-p_pwrgd_vil_offset;
	Voltage c_pwrgd_vox = p_vcc1p05_spec*p_pwrgd_vox_ratio+p_pwrgd_vox_offset;
	Voltage c_rtcclk_vih = p_vcc1p05_spec*p_rtcclk_vih_ratio+p_rtcclk_vih_offset;
	Voltage c_rtcclk_vil = p_vcc1p05_spec*p_rtcclk_vil_ratio-p_rtcclk_vil_offset;
	Voltage c_tck_vih = p_vcc1p05_spec*p_tck_vih_ratio+p_tck_vih_offset;
	Voltage c_tck_vil = p_vcc1p05_spec*p_tck_vil_ratio-p_tck_vil_offset;
	Voltage c_tdi_vih = p_vcc1p05_spec*p_tdi_vih_ratio+p_tdi_vih_offset;
	Voltage c_tdi_vil = p_vcc1p05_spec*p_tdi_vil_ratio-p_tdi_vil_offset;
	Voltage c_tdo_vox = p_vcc1p05_spec*p_tdo_vox_ratio-p_tdo_vox_offset;
	Voltage c_thermtrip_vih = p_vcc1p05_spec*p_thermtrip_vih_ratio+p_thermtrip_vih_offset;
	Voltage c_thermtrip_vil = p_vcc1p05_spec*p_thermtrip_vil_ratio-p_thermtrip_vil_offset;
	Voltage c_thermtrip_vox = p_vcc1p05_spec*p_thermtrip_vox_ratio+p_thermtrip_vox_offset;
	Voltage c_tms_vih = p_vcc1p05_spec*p_tms_vih_ratio+p_tms_vih_offset;
	Voltage c_tms_vil = p_vcc1p05_spec*p_tms_vil_ratio-p_tms_vil_offset;
	Voltage c_trstb_vih = p_vcc1p05_spec*p_trstb_vih_ratio+p_trstb_vih_offset;
	Voltage c_trstb_vil = p_vcc1p05_spec*p_trstb_vil_ratio-p_trstb_vil_offset;
	Voltage c_trstb_vox = p_vcc1p05_spec*p_trstb_vox_ratio+p_trstb_vox_offset;
	Voltage c_vcc1p05_vref = p_vcc1p05_spec*p_vcc1p05_vref_ratio+p_vcc1p05_vref_offset;
	Voltage c_vccana_vref = p_vccana_spec*p_vccana_vref_ratio+p_vccana_vref_offset;
	Voltage c_vccstpwrgd_vih = p_vcc1p05_spec*p_vccstpwrgd_vih_ratio+p_vccstpwrgd_vih_offset;
	Voltage c_vccstpwrgd_vil = p_vcc1p05_spec*p_vccstpwrgd_vil_ratio-p_vccstpwrgd_vil_offset;
	Voltage c_vccstpwrgd_vox = p_vcc1p05_spec*p_vccstpwrgd_vox_ratio+p_vccstpwrgd_vox_offset;
	Voltage c_vccstpwrgdsx_vih = p_vcc1p05_spec*p_vccstpwrgdsx_vih_ratio+p_vccstpwrgdsx_vih_offset;
	Voltage c_vccstpwrgdsx_vil = p_vcc1p05_spec*p_vccstpwrgdsx_vil_ratio-p_vccstpwrgdsx_vil_offset;
	Voltage c_vccstpwrgdsx_vox = p_vcc1p05_spec*p_vccstpwrgdsx_vox_ratio+p_vccstpwrgdsx_vox_offset;
	Voltage c_vidalert_vih = p_vcc1p05_spec*p_vidalert_vih_ratio+p_vidalert_vih_offset;
	Voltage c_vidalert_vil = p_vcc1p05_spec*p_vidalert_vil_ratio-p_vidalert_vil_offset;
	Voltage c_vidalert_vox = p_vcc1p05_spec*p_vidalert_vox_ratio+p_vidalert_vox_offset;
	Voltage c_vidsck_vih = p_vcc1p05_spec*p_vidsck_vih_ratio+p_vidsck_vih_offset;
	Voltage c_vidsck_vil = p_vcc1p05_spec*p_vidsck_vil_ratio-p_vidsck_vil_offset;
	Voltage c_vidsck_vox = p_vcc1p05_spec*p_vidsck_vox_ratio+p_vidsck_vox_offset;
	Voltage c_vidsout_vih = p_vcc1p05_spec*p_vidsout_vih_ratio+p_vidsout_vih_offset;
	Voltage c_vidsout_vil = p_vcc1p05_spec*p_vidsout_vil_ratio-p_vidsout_vil_offset;
	Voltage c_vidsout_vox = p_vcc1p05_spec*p_vidsout_vox_ratio+p_vidsout_vox_offset;
	Voltage c_view_pins_vih = p_vccddq_spec*p_view_pins_vih_ratio+p_view_pins_vih_offset;
	Voltage c_view_pins_vil = p_vccddq_spec*p_view_pins_vil_ratio+p_view_pins_vil_offset;
	Voltage c_view_pins_vox = p_vccddq_spec*p_view_pins_vox_ratio+p_view_pins_vox_offset;
	Voltage c_xdp_vih = p_vccana_spec*p_xdp_vih_ratio+p_xdp_vih_offset;
	Voltage c_xdp_vil = p_vccana_spec*p_xdp_vil_ratio-p_xdp_vil_offset;
	Voltage c_xdp_vox = p_vccana_spec*p_xdp_vox_ratio+p_xdp_vox_offset;
}

SpecificationSet FIVR_VLOAD_MEAS_DEBUG_CONTINUITY (cat0)
{
}

SpecificationSet SBF_SIO_BSCAN_BFUNC (bscan_nom_lvl,max_lvl,min_lvl,nom_lvl)
{
	Voltage p_vccin_spec = 1V,1.02,0.98,1V;
	Voltage p_vccin_aux_spec = 1.8V,1.89V,1.62V,1.8V;
	Voltage p_vccgt_spec = 1V,1.02,0.98,1V;
	Voltage p_vccdd2_spec = 1.2V,1.26,1.14V,1.2V;
	Voltage p_vcc1p8a_spec = 1.8V,1.87V,1.72V,1.8V;
	Voltage p_vcc1p05_spec = 1.05V,1.10V,1V,1.05V;
	Voltage p_vccfpgm0_spec = 1.05V;
	Voltage p_vccfpgm1_spec = 1.05V;
	Voltage p_xdp_vref_spec = 1.05V,1.10V,1V,1.05V;
	Voltage p_vccana_spec = 1V;
	Voltage p_vccsa_spec = 0.95V;
	Voltage p_vccddq_spec = 1.2V,1.26V,1.14V,1.2V;
	Double p_bclk_p_vil_ratio = 0.5;
	Voltage p_bclk_p_vil_offset = 0V;
	Double p_bclk_p_vih_ratio = 0.5;
	Voltage p_bclk_p_vih_offset = 0V;
	Double p_bclk_n_vil_ratio = 0V;
	Voltage p_bclk_n_vil_offset = 0V;
	Double p_bclk_n_vih_ratio = 1V;
	Voltage p_bclk_n_vih_offset = 0V;
	Voltage p_ddr_data_term_ovrd_spec = 0.6V;
	Voltage p_ddr_strb_term_ovrd_spec = 0.6V;
	Voltage p_ddr_cmd_term_ovrd_spec = 0.6V;
	Double p_ddr_clk_vil_ratio = 0;
	Voltage p_ddr_clk_vil_offset = 0V;
	Double p_ddr_clk_vih_ratio = 1;
	Voltage p_ddr_clk_vih_offset = 0V;
	Double p_ddr_clk_vox_ratio = 0.5;
	Voltage p_ddr_clk_vox_offset = 0V;
	Double p_ddr_data_vil_ratio = 0;
	Voltage p_ddr_data_vil_offset = 0V;
	Double p_ddr_data_vih_ratio = 1;
	Voltage p_ddr_data_vih_offset = 0V;
	Double p_ddr_data_vox_ratio = 0.5;
	Voltage p_ddr_data_vox_offset = 0V;
	Double p_ddr_dqs_vil_ratio = 0;
	Double p_ddr_dqs_vih_ratio = 1;
	Voltage p_ddr_dqs_offset = 0V;
	Double p_ddr_dqs_vox_ratio = 0.5;
	Voltage p_ddr_dqs_vox_offset = 0V;
	Double p_ddr_cmd_vil_ratio = 0;
	Voltage p_ddr_cmd_vil_offset = 0V;
	Double p_ddr_cmd_vih_ratio = 1;
	Voltage p_ddr_cmd_vih_offset = 0V;
	Double p_ddr_cmd_vox_ratio = 0.5;
	Voltage p_ddr_cmd_vox_offset = 0V;
	Double p_ddr_misc_vil_ratio = 0;
	Voltage p_ddr_misc_vil_offset = 0V;
	Double p_ddr_misc_vih_ratio = 1;
	Voltage p_ddr_misc_vih_offset = 0V;
	Double p_ddr_misc_vox_ratio = 0.5;
	Voltage p_ddr_misc_vox_offset = 0V;
	Double p_ddr_vref_vil_ratio = 0;
	Voltage p_ddr_vref_vil_offset = 0V;
	Double p_ddr_vref_vih_ratio = 1;
	Voltage p_ddr_vref_vih_offset = 0V;
	Double p_ddr_vref_vox_ratio = 0.5;
	Voltage p_ddr_vref_vox_offset = 0V;
	Double p_pwrgd_vil_ratio = 0;
	Voltage p_pwrgd_vil_offset = 0V;
	Double p_pwrgd_vih_ratio = 1;
	Voltage p_pwrgd_vih_offset = 0V;
	Double p_pwrgd_vox_ratio = 0.5;
	Voltage p_pwrgd_vox_offset = 0V;
	Double p_trstb_vil_ratio = 0;
	Voltage p_trstb_vil_offset = 0V;
	Double p_trstb_vih_ratio = 1;
	Voltage p_trstb_vih_offset = 0V;
	Double p_trstb_vox_ratio = 0.5;
	Voltage p_trstb_vox_offset = 0V;
	Double p_vccstpwrgd_vil_ratio = 0;
	Voltage p_vccstpwrgd_vil_offset = 0V;
	Double p_vccstpwrgd_vih_ratio = 1;
	Voltage p_vccstpwrgd_vih_offset = 0V;
	Double p_vccstpwrgd_vox_ratio = 0.5;
	Voltage p_vccstpwrgd_vox_offset = 0V;
	Double p_vccstpwrgdsx_vil_ratio = 0;
	Voltage p_vccstpwrgdsx_vil_offset = 0V;
	Double p_vccstpwrgdsx_vih_ratio = 1;
	Voltage p_vccstpwrgdsx_vih_offset = 0V;
	Double p_vccstpwrgdsx_vox_ratio = 0.5;
	Voltage p_vccstpwrgdsx_vox_offset = 0V;
	Double p_pm_down_vil_ratio = 0;
	Voltage p_pm_down_vil_offset = 0V;
	Double p_pm_down_vih_ratio = 1;
	Voltage p_pm_down_vih_offset = 0V;
	Double p_pm_down_vox_ratio = 0.5;
	Voltage p_pm_down_vox_offset = 0V;
	Double p_pm_sync_vil_ratio = 0;
	Voltage p_pm_sync_vil_offset = 0V;
	Double p_pm_sync_vih_ratio = 1;
	Voltage p_pm_sync_vih_offset = 0V;
	Double p_pm_sync_vox_ratio = 0.5;
	Voltage p_pm_sync_vox_offset = 0V;
	Double p_tck_vil_ratio = 0;
	Voltage p_tck_vil_offset = 0V;
	Double p_tck_vih_ratio = 1;
	Voltage p_tck_vih_offset = 0V;
	Double p_tms_vih_ratio = 1;
	Voltage p_tms_vih_offset = 0V;
	Double p_tms_vil_ratio = 0;
	Voltage p_tms_vil_offset = 0V;
	Double p_tdi_vil_ratio = 0;
	Voltage p_tdi_vil_offset = 0V;
	Double p_tdi_vih_ratio = 1;
	Voltage p_tdi_vih_offset = 0V;
	Double p_noa_vil_ratio = 0.6;
	Voltage p_noa_vil_offset = 0V;
	Double p_noa_vih_ratio = 0.72;
	Voltage p_noa_vih_offset = 0V;
	Double p_noa_vox_ratio = 0.5;
	Voltage p_noa_vox_offset = 0V;
	Double p_xdp_vil_ratio = 0;
	Voltage p_xdp_vil_offset = 0V;
	Double p_xdp_vih_ratio = 1;
	Voltage p_xdp_vih_offset = 0V;
	Double p_xdp_vox_ratio = 0.5;
	Voltage p_xdp_vox_offset = 0V;
	Double p_noa_stb_vil_ratio = 0.6;
	Voltage p_noa_stb_vil_offset = 0V;
	Double p_noa_stb_vih_ratio = 0.72;
	Voltage p_noa_stb_vih_offset = 0V;
	Double p_noa_stb_vox_ratio = 0.5;
	Voltage p_noa_stb_vox_offset = 0V;
	Double p_vidsout_vil_ratio = 0.6;
	Voltage p_vidsout_vil_offset = 0V;
	Double p_vidsout_vih_ratio = 0.72;
	Voltage p_vidsout_vih_offset = 0V;
	Double p_vidsout_vox_ratio = 0.5;
	Voltage p_vidsout_vox_offset = 0V;
	Double p_vidalert_vil_ratio = 0;
	Voltage p_vidalert_vil_offset = 0V;
	Double p_vidalert_vih_ratio = 1;
	Voltage p_vidalert_vih_offset = 0V;
	Double p_vidalert_vox_ratio = 0.5;
	Voltage p_vidalert_vox_offset = 0V;
	Double p_vidsck_vil_ratio = 0;
	Voltage p_vidsck_vil_offset = 0V;
	Double p_vidsck_vih_ratio = 1;
	Voltage p_vidsck_vih_offset = 0V;
	Double p_vidsck_vox_ratio = 0.5;
	Voltage p_vidsck_vox_offset = 0V;
	Double p_mbp_vil_ratio = -0.95;
	Voltage p_mbp_vil_offset = 0V;
	Double p_mbp_vih_ratio = 0.95;
	Voltage p_mbp_vih_offset = 0V;
	Double p_mbp_vox_ratio = 0.5;
	Voltage p_mbp_vox_offset = 0V;
	Double p_prdy_vil_ratio = 0;
	Voltage p_prdy_vil_offset = 0V;
	Double p_prdy_vih_ratio = 1;
	Voltage p_prdy_vih_offset = 0V;
	Double p_prdy_vox_ratio = 0.5;
	Voltage p_prdy_vox_offset = 0V;
	Double p_preq_vil_ratio = 0.6;
	Voltage p_preq_vil_offset = 0V;
	Double p_preq_vih_ratio = 0.72;
	Voltage p_preq_vih_offset = 0V;
	Double p_preq_vox_ratio = 0.5;
	Voltage p_preq_vox_offset = 0V;
	Double p_prochot_vil_ratio = 0.6;
	Voltage p_prochot_vil_offset = 0V;
	Double p_prochot_vih_ratio = 0.72;
	Voltage p_prochot_vih_offset = 0V;
	Double p_prochot_vox_ratio = 0.5;
	Voltage p_prochot_vox_offset = 0V;
	Double p_ear_vil_ratio = 0;
	Voltage p_ear_vil_offset = 0V;
	Double p_ear_vih_ratio = 1;
	Voltage p_ear_vih_offset = 0V;
	Double p_ear_vox_ratio = 0.5;
	Voltage p_ear_vox_offset = 0V;
	Double p_caterr_vil_ratio = 0;
	Voltage p_caterr_vil_offset = 0V;
	Double p_caterr_vih_ratio = 1;
	Voltage p_caterr_vih_offset = 0V;
	Double p_caterr_vox_ratio = 0.5;
	Voltage p_caterr_vox_offset = 0V;
	Double p_pch2cpu_vil_ratio = 0;
	Voltage p_pch2cpu_vil_offset = 0V;
	Double p_pch2cpu_vih_ratio = 1;
	Voltage p_pch2cpu_vih_offset = 0V;
	Double p_pch2cpu_vox_ratio = 0.5;
	Voltage p_pch2cpu_vox_offset = 0V;
	Double p_cpu2pch_vil_ratio = 0;
	Voltage p_cpu2pch_vil_offset = 0V;
	Double p_cpu2pch_vih_ratio = 1;
	Voltage p_cpu2pch_vih_offset = 0V;
	Double p_cpu2pch_vox_ratio = 0.5;
	Voltage p_cpu2pch_vox_offset = 0V;
	Double p_tdo_vox_ratio = 0.5;
	Voltage p_tdo_vox_offset = 0V;
	Double p_thermtrip_vil_ratio = 0;
	Voltage p_thermtrip_vil_offset = 0V;
	Double p_thermtrip_vih_ratio = 1;
	Voltage p_thermtrip_vih_offset = 0V;
	Double p_thermtrip_vox_ratio = 0.5;
	Voltage p_thermtrip_vox_offset = 0V;
	Double p_dekelx4_rx_vil_ratio = 0;
	Double p_dekelx4_rx_vih_ratio = 1;
	Voltage p_dekelx4_rx_offset = 0V;
	Double p_dekelx4_rx_vox_ratio = 0.5;
	Voltage p_dekelx4_rx_vox_offset = 0V;
	Double p_dekelx4_rxn_vil_ratio = 0;
	Double p_dekelx4_rxn_vih_ratio = 1;
	Voltage p_dekelx4_rxn_offset = 0V;
	Double p_dekelx4_rxn_vox_ratio = 0.5;
	Voltage p_dekelx4_rxn_vox_offset = 0V;
	Double p_dekelx4_rxp_vil_ratio = 0;
	Double p_dekelx4_rxp_vih_ratio = 1;
	Voltage p_dekelx4_rxp_offset = 0V;
	Double p_dekelx4_rxp_vox_ratio = 0.5;
	Voltage p_dekelx4_rxp_vox_offset = 0V;
	Double p_dekelx4_tx_vil_ratio = 0;
	Voltage p_dekelx4_tx_vil_offset = 0V;
	Double p_dekelx4_tx_vih_ratio = 1;
	Voltage p_dekelx4_tx_vih_offset = 0V;
	Double p_dekelx4_tx_vox_ratio = 0.5;
	Voltage p_dekelx4_tx_vox_offset = 0V;
	Double p_pciex16_rx_vil_ratio = 0;
	Double p_pciex16_rx_vih_ratio = 1;
	Voltage p_pciex16_rx_offset = 0V;
	Double p_pciex16_rx_vox_ratio = 0.5;
	Voltage p_pciex16_rx_vox_offset = 0V;
	Double p_pciex16_tx_vil_ratio = 0;
	Voltage p_pciex16_tx_vil_offset = 0V;
	Double p_pciex16_tx_vih_ratio = 1;
	Voltage p_pciex16_tx_vih_offset = 0V;
	Double p_pciex16_tx_vox_ratio = 0.5;
	Voltage p_pciex16_tx_vox_offset = 0V;
	Double p_ddi_vil_ratio = 0;
	Voltage p_ddi_vil_offset = 0V;
	Double p_ddi_vih_ratio = 1;
	Voltage p_ddi_vih_offset = 0V;
	Double p_ddi_vox_ratio = 0.5;
	Voltage p_ddi_vox_offset = 0V;
	Double p_ddi_aux_vil_ratio = 0;
	Voltage p_ddi_aux_vil_offset = 0V;
	Double p_ddi_aux_vih_ratio = 1;
	Voltage p_ddi_aux_vih_offset = 0V;
	Double p_ddi_aux_vox_ratio = 0.5;
	Voltage p_ddi_aux_vox_offset = 0V;
	Double p_vcc1p05_vref_ratio = 1;
	Voltage p_vcc1p05_vref_offset = 0V;
	Double p_vccana_vref_ratio = 0.5;
	Voltage p_vccana_vref_offset = 0V;
	Double p_view_pins_vil_ratio = 0;
	Voltage p_view_pins_vil_offset = 0V;
	Double p_view_pins_vih_ratio = 1;
	Voltage p_view_pins_vih_offset = 0V;
	Double p_view_pins_vox_ratio = 0.5;
	Voltage p_view_pins_vox_offset = 0V;
	Double p_dmi_vil_ratio = 0;
	Double p_dmi_vih_ratio = 1;
	Voltage p_dmi_offset = 0V;
	Double p_dmi_vox_ratio = 0.5;
	Voltage p_dmi_vox_offset = 0V;
	Double p_aud_vil_ratio = 0;
	Voltage p_aud_vil_offset = 0V;
	Double p_aud_vih_ratio = 1;
	Voltage p_aud_vih_offset = 0V;
	Double p_aud_vox_ratio = 0.5;
	Voltage p_aud_vox_offset = 0V;
	Double p_clkxtal_n_vil_ratio = 0;
	Voltage p_clkxtal_n_vil_offset = 0V;
	Double p_clkxtal_n_vih_ratio = 1;
	Voltage p_clkxtal_n_vih_offset = 0V;
	Double p_clkxtal_p_vil_ratio = 0;
	Voltage p_clkxtal_p_vil_offset = 0V;
	Double p_clkxtal_p_vih_ratio = 1;
	Voltage p_clkxtal_p_vih_offset = 0V;
	Double p_rtcclk_vil_ratio = 0;
	Voltage p_rtcclk_vil_offset = 0V;
	Double p_rtcclk_vih_ratio = 1;
	Voltage p_rtcclk_vih_offset = 0V;
	Double p_peci_vox_ratio = 0.5;
	Voltage p_peci_vox_offset = 0V;
	Double p_peci_vil_ratio = 0;
	Voltage p_peci_vil_offset = 0V;
	Double p_peci_vih_ratio = 1;
	Voltage p_peci_vih_offset = 0V;
	Double p_pltrst_cpub_vox_ratio = 0.5;
	Voltage p_pltrst_cpub_vox_offset = 0V;
	Double p_pltrst_cpub_vil_ratio = 0;
	Voltage p_pltrst_cpub_vil_offset = 0V;
	Double p_pltrst_cpub_vih_ratio = 1;
	Voltage p_pltrst_cpub_vih_offset = 0V;
	Double p_dsi_de_vox_ratio = 0.5;
	Voltage p_dsi_de_vox_offset = 0V;
	Double p_dsi_de_vil_ratio = 0;
	Voltage p_dsi_de_vil_offset = 0V;
	Double p_dsi_de_vih_ratio = 1;
	Voltage p_dsi_de_vih_offset = 0V;
	Double p_peg_view_vox_ratio = 0.5;
	Voltage p_peg_view_vox_offset = 0V;
	Double p_peg_view_vil_ratio = 0;
	Voltage p_peg_view_vil_offset = 0V;
	Double p_peg_view_vih_ratio = 1;
	Voltage p_peg_view_vih_offset = 0V;
	Voltage c_aud_vih = p_vccana_spec*p_aud_vih_ratio+p_aud_vih_offset;
	Voltage c_aud_vil = p_vccana_spec*p_aud_vil_ratio-p_aud_vil_offset;
	Voltage c_aud_vox = p_vccana_spec*p_aud_vox_ratio+p_aud_vox_offset;
	Voltage c_bclk_n_vih = p_vcc1p05_spec*p_bclk_n_vih_ratio+p_bclk_n_vih_offset;
	Voltage c_bclk_n_vil = p_vcc1p05_spec*p_bclk_n_vil_ratio-p_bclk_n_vil_offset+p_vccsa_spec*0;
	Voltage c_bclk_p_vih = p_vcc1p05_spec*p_bclk_p_vih_ratio+p_bclk_p_vih_offset;
	Voltage c_bclk_p_vil = p_vcc1p05_spec*p_bclk_p_vil_ratio-p_bclk_p_vil_offset;
	Voltage c_caterr_vih = p_vcc1p05_spec*p_caterr_vih_ratio+p_caterr_vih_offset;
	Voltage c_caterr_vil = p_vcc1p05_spec*p_caterr_vil_ratio-p_caterr_vil_offset;
	Voltage c_caterr_vox = p_vcc1p05_spec*p_caterr_vox_ratio+p_caterr_vox_offset;
	Voltage c_clkxtal_n_vih = p_vcc1p05_spec*p_clkxtal_n_vih_ratio+p_clkxtal_n_vih_offset;
	Voltage c_clkxtal_n_vil = p_vcc1p05_spec*p_clkxtal_n_vil_ratio-p_clkxtal_n_vil_offset;
	Voltage c_clkxtal_p_vih = p_vcc1p05_spec*p_clkxtal_p_vih_ratio+p_clkxtal_p_vih_offset;
	Voltage c_clkxtal_p_vil = p_vcc1p05_spec*p_clkxtal_p_vil_ratio-p_clkxtal_p_vil_offset;
	Voltage c_cpu2pch_vih = p_vccana_spec*p_cpu2pch_vih_ratio+p_cpu2pch_vih_offset;
	Voltage c_cpu2pch_vil = p_vccana_spec*p_cpu2pch_vil_ratio-p_cpu2pch_vil_offset;
	Voltage c_cpu2pch_vox = p_vccana_spec*p_cpu2pch_vox_ratio+p_cpu2pch_vox_offset;
	Voltage c_ddi_all_pins_vih = p_vccana_spec*p_ddi_vih_ratio+p_ddi_vih_offset;
	Voltage c_ddi_all_pins_vil = p_vccana_spec*p_ddi_vil_ratio-p_ddi_vil_offset;
	Voltage c_ddi_all_pins_vox = p_vccana_spec*p_ddi_vox_ratio+p_ddi_vox_offset;
	Voltage c_ddi_aux_vih = p_vccana_spec*p_ddi_aux_vih_ratio+p_ddi_aux_vih_offset;
	Voltage c_ddi_aux_vil = p_vccana_spec*p_ddi_aux_vil_ratio-p_ddi_aux_vil_offset;
	Voltage c_ddi_aux_vox = p_vccana_spec*p_ddi_aux_vox_ratio+p_ddi_aux_vox_offset;
	Voltage c_ddr_clk_vih = p_vccddq_spec*p_ddr_clk_vih_ratio+p_ddr_clk_vih_offset;
	Voltage c_ddr_clk_vil = p_vccddq_spec*p_ddr_clk_vil_ratio-p_ddr_clk_vil_offset;
	Voltage c_ddr_clk_vox = p_vccddq_spec*p_ddr_clk_vox_ratio-p_ddr_clk_vox_offset;
	Voltage c_ddr_cmd_term_vref = p_ddr_cmd_term_ovrd_spec;
	Voltage c_ddr_cmd_vih = p_vccddq_spec*p_ddr_cmd_vih_ratio+p_ddr_cmd_vih_offset;
	Voltage c_ddr_cmd_vil = p_vccddq_spec*p_ddr_cmd_vil_ratio-p_ddr_cmd_vil_offset;
	Voltage c_ddr_cmd_vox = p_vccddq_spec*p_ddr_cmd_vox_ratio-p_ddr_cmd_vox_offset;
	Voltage c_ddr_data_term_vref = p_ddr_data_term_ovrd_spec;
	Voltage c_ddr_data_vih = p_vccddq_spec*p_ddr_data_vih_ratio+p_ddr_data_vih_offset;
	Voltage c_ddr_data_vil = p_vccddq_spec*p_ddr_data_vil_ratio-p_ddr_data_vil_offset;
	Voltage c_ddr_data_vox = p_vccddq_spec*p_ddr_data_vox_ratio-p_ddr_data_vox_offset;
	Voltage c_ddr_dqs_vih = p_vccddq_spec*p_ddr_dqs_vih_ratio+p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vil = p_vccddq_spec*p_ddr_dqs_vil_ratio-p_ddr_dqs_offset;
	Voltage c_ddr_dqs_vox = p_vccddq_spec*p_ddr_dqs_vox_ratio-p_ddr_dqs_vox_offset;
	Voltage c_ddr_misc_vih = p_vccddq_spec*p_ddr_misc_vih_ratio+p_ddr_misc_vih_offset;
	Voltage c_ddr_misc_vil = p_vccddq_spec*p_ddr_misc_vil_ratio-p_ddr_misc_vil_offset;
	Voltage c_ddr_misc_vox = p_vccddq_spec*p_ddr_misc_vox_ratio-p_ddr_misc_vox_offset;
	Voltage c_ddr_strb_term_vref = p_ddr_strb_term_ovrd_spec;
	Voltage c_ddr_vref_vih = p_vccddq_spec*p_ddr_vref_vih_ratio+p_ddr_vref_vih_offset;
	Voltage c_ddr_vref_vil = p_vccddq_spec*p_ddr_vref_vil_ratio+p_ddr_vref_vil_offset;
	Voltage c_ddr_vref_vox = p_vccddq_spec*p_ddr_vref_vox_ratio+p_ddr_vref_vox_offset;
	Voltage c_dekelx4_rx_vih = p_vccana_spec*p_dekelx4_rx_vih_ratio+p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vil = p_vccana_spec*p_dekelx4_rx_vil_ratio-p_dekelx4_rx_offset;
	Voltage c_dekelx4_rx_vox = p_vccana_spec*p_dekelx4_rx_vox_ratio+p_dekelx4_rx_vox_offset;
	Voltage c_dekelx4_rxn_vih = p_vccana_spec*p_dekelx4_rxn_vih_ratio+p_dekelx4_rxn_offset;
	Voltage c_dekelx4_rxn_vil = p_vccana_spec*p_dekelx4_rxn_vil_ratio-p_dekelx4_rxn_offset;
	Voltage c_dekelx4_rxn_vox = p_vccana_spec*p_dekelx4_rxn_vox_ratio+p_dekelx4_rxn_vox_offset;
	Voltage c_dekelx4_rxp_vih = p_vccana_spec*p_dekelx4_rxp_vih_ratio+p_dekelx4_rxp_offset;
	Voltage c_dekelx4_rxp_vil = p_vccana_spec*p_dekelx4_rxp_vil_ratio-p_dekelx4_rxp_offset;
	Voltage c_dekelx4_rxp_vox = p_vccana_spec*p_dekelx4_rxp_vox_ratio+p_dekelx4_rxp_vox_offset;
	Voltage c_dekelx4_tx_vih = p_vccana_spec*p_dekelx4_tx_vih_ratio+p_dekelx4_tx_vih_offset;
	Voltage c_dekelx4_tx_vil = p_vccana_spec*p_dekelx4_tx_vil_ratio-p_dekelx4_tx_vil_offset;
	Voltage c_dekelx4_tx_vox = p_vccana_spec*p_dekelx4_tx_vox_ratio+p_dekelx4_tx_vox_offset;
	Voltage c_dmi_vih = p_vccana_spec*p_dmi_vih_ratio+p_dmi_offset;
	Voltage c_dmi_vil = p_vccana_spec*p_dmi_vil_ratio-p_dmi_offset;
	Voltage c_dmi_vox = p_vccana_spec*p_dmi_vox_ratio+p_dmi_vox_offset;
	Voltage c_dsi_de_vih = p_vccana_spec*p_dsi_de_vih_ratio+p_dsi_de_vih_offset;
	Voltage c_dsi_de_vil = p_vccana_spec*p_dsi_de_vil_ratio-p_dsi_de_vil_offset;
	Voltage c_dsi_de_vox = p_vccana_spec*p_dsi_de_vox_ratio+p_dsi_de_vox_offset;
	Voltage c_ear_vih = p_vcc1p05_spec*p_ear_vih_ratio+p_ear_vih_offset;
	Voltage c_ear_vil = p_vcc1p05_spec*p_ear_vil_ratio-p_ear_vil_offset;
	Voltage c_ear_vox = p_vcc1p05_spec*p_ear_vox_ratio+p_ear_vox_offset;
	Voltage c_mbp_vih = p_vccana_spec*p_mbp_vih_ratio+p_mbp_vih_offset;
	Voltage c_mbp_vil = p_vccana_spec*p_mbp_vil_ratio-p_mbp_vil_offset;
	Voltage c_mbp_vox = p_vccana_spec*p_mbp_vox_ratio-p_mbp_vox_offset;
	Voltage c_noa_stb_vih = p_vccana_spec*p_noa_stb_vih_ratio+p_noa_stb_vih_offset;
	Voltage c_noa_stb_vil = p_vccana_spec*p_noa_stb_vil_ratio-p_noa_stb_vil_offset;
	Voltage c_noa_stb_vox = p_vccana_spec*p_noa_stb_vox_ratio+p_noa_stb_vox_offset;
	Voltage c_noa_vih = p_vccana_spec*p_noa_vih_ratio+p_noa_vih_offset;
	Voltage c_noa_vil = p_vccana_spec*p_noa_vil_ratio-p_noa_vil_offset;
	Voltage c_noa_vox = p_vccana_spec*p_noa_vox_ratio+p_noa_vox_offset;
	Voltage c_pch2cpu_vih = p_vccana_spec*p_pch2cpu_vih_ratio+p_pch2cpu_vih_offset;
	Voltage c_pch2cpu_vil = p_vccana_spec*p_pch2cpu_vil_ratio-p_pch2cpu_vil_offset;
	Voltage c_pch2cpu_vox = p_vccana_spec*p_pch2cpu_vox_ratio+p_pch2cpu_vox_offset;
	Voltage c_pciex16_rx_vih = p_vccana_spec*p_pciex16_rx_vih_ratio+p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vil = p_vccana_spec*p_pciex16_rx_vil_ratio-p_pciex16_rx_offset;
	Voltage c_pciex16_rx_vox = p_vccana_spec*p_pciex16_rx_vox_ratio+p_pciex16_rx_vox_offset;
	Voltage c_pciex16_tx_vih = p_vccana_spec*p_pciex16_tx_vih_ratio+p_pciex16_tx_vih_offset;
	Voltage c_pciex16_tx_vil = p_vccana_spec*p_pciex16_tx_vil_ratio-p_pciex16_tx_vil_offset;
	Voltage c_pciex16_tx_vox = p_vccana_spec*p_pciex16_tx_vox_ratio+p_pciex16_tx_vox_offset;
	Voltage c_peci_vih = p_vcc1p05_spec*p_peci_vih_ratio+p_peci_vih_offset;
	Voltage c_peci_vil = p_vcc1p05_spec*p_peci_vil_ratio-p_peci_vil_offset;
	Voltage c_peci_vox = p_vcc1p05_spec*p_peci_vox_ratio+p_peci_vox_offset;
	Voltage c_peg_view_vih = p_vccana_spec*p_peg_view_vih_ratio+p_peg_view_vih_offset;
	Voltage c_peg_view_vil = p_vccana_spec*p_peg_view_vil_ratio-p_peg_view_vil_offset;
	Voltage c_peg_view_vox = p_vccana_spec*p_peg_view_vox_ratio+p_peg_view_vox_offset;
	Voltage c_pltrst_cpub_vih = p_vcc1p05_spec*p_pltrst_cpub_vih_ratio+p_pltrst_cpub_vih_offset;
	Voltage c_pltrst_cpub_vil = p_vcc1p05_spec*p_pltrst_cpub_vil_ratio-p_pltrst_cpub_vil_offset;
	Voltage c_pltrst_cpub_vox = p_vcc1p05_spec*p_pltrst_cpub_vox_ratio+p_pltrst_cpub_vox_offset;
	Voltage c_pm_down_vih = p_vcc1p05_spec*p_pm_down_vih_ratio+p_pm_down_vih_offset;
	Voltage c_pm_down_vil = p_vcc1p05_spec*p_pm_down_vil_ratio-p_pm_down_vil_offset;
	Voltage c_pm_down_vox = p_vcc1p05_spec*p_pm_down_vox_ratio+p_pm_down_vox_offset;
	Voltage c_pm_sync_vih = p_vcc1p05_spec*p_pm_sync_vih_ratio+p_pm_sync_vih_offset;
	Voltage c_pm_sync_vil = p_vcc1p05_spec*p_pm_sync_vil_ratio-p_pm_sync_vil_offset;
	Voltage c_pm_sync_vox = p_vcc1p05_spec*p_pm_sync_vox_ratio+p_pm_sync_vox_offset;
	Voltage c_prdy_vih = p_vcc1p05_spec*p_prdy_vih_ratio+p_prdy_vih_offset;
	Voltage c_prdy_vil = p_vcc1p05_spec*p_prdy_vil_ratio-p_prdy_vil_offset;
	Voltage c_prdy_vox = p_vcc1p05_spec*p_prdy_vox_ratio+p_prdy_vox_offset;
	Voltage c_preq_vih = p_vcc1p05_spec*p_preq_vih_ratio+p_preq_vih_offset;
	Voltage c_preq_vil = p_vcc1p05_spec*p_preq_vil_ratio-p_preq_vil_offset;
	Voltage c_preq_vox = p_vcc1p05_spec*p_preq_vox_ratio+p_preq_vox_offset;
	Voltage c_prochot_vih = p_vcc1p05_spec*p_prochot_vih_ratio+p_prochot_vih_offset;
	Voltage c_prochot_vil = p_vcc1p05_spec*p_prochot_vil_ratio-p_prochot_vil_offset;
	Voltage c_prochot_vox = p_vcc1p05_spec*p_prochot_vox_ratio-p_prochot_vox_offset;
	Voltage c_pwrgd_vih = p_vcc1p05_spec*p_pwrgd_vih_ratio+p_pwrgd_vih_offset;
	Voltage c_pwrgd_vil = p_vcc1p05_spec*p_pwrgd_vil_ratio-p_pwrgd_vil_offset;
	Voltage c_pwrgd_vox = p_vcc1p05_spec*p_pwrgd_vox_ratio+p_pwrgd_vox_offset;
	Voltage c_rtcclk_vih = p_vcc1p05_spec*p_rtcclk_vih_ratio+p_rtcclk_vih_offset;
	Voltage c_rtcclk_vil = p_vcc1p05_spec*p_rtcclk_vil_ratio-p_rtcclk_vil_offset;
	Voltage c_tck_vih = p_vcc1p05_spec*p_tck_vih_ratio+p_tck_vih_offset;
	Voltage c_tck_vil = p_vcc1p05_spec*p_tck_vil_ratio-p_tck_vil_offset;
	Voltage c_tdi_vih = p_vcc1p05_spec*p_tdi_vih_ratio+p_tdi_vih_offset;
	Voltage c_tdi_vil = p_vcc1p05_spec*p_tdi_vil_ratio-p_tdi_vil_offset;
	Voltage c_tdo_vox = p_vcc1p05_spec*p_tdo_vox_ratio-p_tdo_vox_offset;
	Voltage c_thermtrip_vih = p_vcc1p05_spec*p_thermtrip_vih_ratio+p_thermtrip_vih_offset;
	Voltage c_thermtrip_vil = p_vcc1p05_spec*p_thermtrip_vil_ratio-p_thermtrip_vil_offset;
	Voltage c_thermtrip_vox = p_vcc1p05_spec*p_thermtrip_vox_ratio+p_thermtrip_vox_offset;
	Voltage c_tms_vih = p_vcc1p05_spec*p_tms_vih_ratio+p_tms_vih_offset;
	Voltage c_tms_vil = p_vcc1p05_spec*p_tms_vil_ratio-p_tms_vil_offset;
	Voltage c_trstb_vih = p_vcc1p05_spec*p_trstb_vih_ratio+p_trstb_vih_offset;
	Voltage c_trstb_vil = p_vcc1p05_spec*p_trstb_vil_ratio-p_trstb_vil_offset;
	Voltage c_trstb_vox = p_vcc1p05_spec*p_trstb_vox_ratio+p_trstb_vox_offset;
	Voltage c_vcc1p05_vref = p_vcc1p05_spec*p_vcc1p05_vref_ratio+p_vcc1p05_vref_offset;
	Voltage c_vccana_vref = p_vccana_spec*p_vccana_vref_ratio+p_vccana_vref_offset;
	Voltage c_vccstpwrgd_vih = p_vcc1p05_spec*p_vccstpwrgd_vih_ratio+p_vccstpwrgd_vih_offset;
	Voltage c_vccstpwrgd_vil = p_vcc1p05_spec*p_vccstpwrgd_vil_ratio-p_vccstpwrgd_vil_offset;
	Voltage c_vccstpwrgd_vox = p_vcc1p05_spec*p_vccstpwrgd_vox_ratio+p_vccstpwrgd_vox_offset;
	Voltage c_vccstpwrgdsx_vih = p_vcc1p05_spec*p_vccstpwrgdsx_vih_ratio+p_vccstpwrgdsx_vih_offset;
	Voltage c_vccstpwrgdsx_vil = p_vcc1p05_spec*p_vccstpwrgdsx_vil_ratio-p_vccstpwrgdsx_vil_offset;
	Voltage c_vccstpwrgdsx_vox = p_vcc1p05_spec*p_vccstpwrgdsx_vox_ratio+p_vccstpwrgdsx_vox_offset;
	Voltage c_vidalert_vih = p_vcc1p05_spec*p_vidalert_vih_ratio+p_vidalert_vih_offset;
	Voltage c_vidalert_vil = p_vcc1p05_spec*p_vidalert_vil_ratio-p_vidalert_vil_offset;
	Voltage c_vidalert_vox = p_vcc1p05_spec*p_vidalert_vox_ratio+p_vidalert_vox_offset;
	Voltage c_vidsck_vih = p_vcc1p05_spec*p_vidsck_vih_ratio+p_vidsck_vih_offset;
	Voltage c_vidsck_vil = p_vcc1p05_spec*p_vidsck_vil_ratio-p_vidsck_vil_offset;
	Voltage c_vidsck_vox = p_vcc1p05_spec*p_vidsck_vox_ratio+p_vidsck_vox_offset;
	Voltage c_vidsout_vih = p_vcc1p05_spec*p_vidsout_vih_ratio+p_vidsout_vih_offset;
	Voltage c_vidsout_vil = p_vcc1p05_spec*p_vidsout_vil_ratio-p_vidsout_vil_offset;
	Voltage c_vidsout_vox = p_vcc1p05_spec*p_vidsout_vox_ratio+p_vidsout_vox_offset;
	Voltage c_view_pins_vih = p_vccddq_spec*p_view_pins_vih_ratio+p_view_pins_vih_offset;
	Voltage c_view_pins_vil = p_vccddq_spec*p_view_pins_vil_ratio+p_view_pins_vil_offset;
	Voltage c_view_pins_vox = p_vccddq_spec*p_view_pins_vox_ratio+p_view_pins_vox_offset;
	Voltage c_xdp_vih = p_vccana_spec*p_xdp_vih_ratio+p_xdp_vih_offset;
	Voltage c_xdp_vil = p_vccana_spec*p_xdp_vil_ratio-p_xdp_vil_offset;
	Voltage c_xdp_vox = p_vccana_spec*p_xdp_vox_ratio+p_xdp_vox_offset;
}

SpecificationSet FIVR_START_EXBGREF_CONTINUITY (cat0)
{
	Voltage p_extbgref_spec = 1V;
}

SpecificationSet FIVR_END_EXBGREF_CONTINUITY (cat0)
{
}

SpecificationSet SHOPS_OPEN_UPPER_FUNC_SHOPS (cat0)
{
	Current shops_open_upper_ioh = -0.001A;
	Current shops_open_upper_iol = 0.001A;
	Voltage shops_open_upper_vch = 4V;
	Voltage shops_open_upper_vcl = -1.5V;
	Voltage shops_open_upper_vox_all_shops = 1.39V;
	Voltage shops_open_upper_vref = 2V;
}

SpecificationSet SHOPS_PRIME_UPPER_CONTINUITY (cat0)
{
}

SpecificationSet SHOPS_PRIME_LOWER_CONTINUITY (cat0)
{
}

SpecificationSet SHOPS_PRIME_LOWER_SORT_CONTINUITY (cat0)
{
}

SpecificationSet DLVR_VTARGET_BFUNC_DLVR_VTARGET (vtarget0,vtarget1,vtarget2,vtarget3,vtarget4,vtarget5,vtarget6,vtarget7,vtarget8,vtarget9)
{
	Voltage p_dlvr_vtarget_spec = 0.3165,0.1165,0.2665,0.0665,0.3165,0.1165,0.284,0.084,0.25,0.05;
}

SpecificationSet DLVR_VCCIN_DLVR_VCCIN (vccin0,vccin1,vccin10,vccin11,vccin12,vccin13,vccin14,vccin15,vccin2,vccin3,vccin4,vccin5,vccin6,vccin7,vccin8,vccin9)
{
	Voltage p_dlvr_vccin = 0.5,0.575,1.25,1.325,1.4,1.475,1.55,1.625,0.65,0.725,0.8,0.875,0.95,1.025,1.1,1.175;
}

TestConditionGroup SICC_VLOAD_SET_100_TCG
{
	SpecificationSet = SICC_VLOAD_SET_100_CONTINUITY;
	Level = __main__::SICC_VLOAD_SET_100;	

}

TestConditionGroup Power_Up_TC_TCG
{
	SpecificationSet = Power_Up_TC_POWER_UP_TC;
	Level = __main__::Power_Up_TC;

}

TestConditionGroup power_dwn_TCG
{
	SpecificationSet = power_dwn_POWER_DOWN;
	Level = __main__::power_dwn;

}

TestConditionGroup VCCONT_TCG
{
	SpecificationSet = VCCONT_CONTINUITY;
	Level = __main__::VCCONT;

}

TestConditionGroup VCCONT_VCCIN_TCG
{
	SpecificationSet = VCCONT_VCCIN_CONTINUITY;
	Level = __main__::VCCONT_VCCIN;

}

TestConditionGroup VCCONT_CORES_VLC_TCG
{
	SpecificationSet = VCCONT_CORES_VLC_CONTINUITY;
	Level = __main__::VCCONT_CORES_VLC;

}

TestConditionGroup SBF_TCG
{
	SpecificationSet = SBF_BFUNC;
	Level = __main__::SBF;

}

TestConditionGroup IDV_TCG
{
	SpecificationSet = IDV_BFUNC;
	Level = __main__::IDV;

}

TestConditionGroup SBF_DDR_LTM_TCG
{
	SpecificationSet = SBF_DDR_LTM_BFUNC;
	Level = __main__::SBF_DDR_LTM;

}

TestConditionGroup SBF_SIO_TERM_VREF_TCG
{
	SpecificationSet = SBF_SIO_TERM_VREF_BFUNC;
	Level = __main__::SBF_SIO_TERM_VREF;

}

TestConditionGroup SBF_SIO_TERMMODE_OFF_TCG
{
	SpecificationSet = SBF_SIO_TERMMODE_OFF_BFUNC;
	Level = __main__::SBF_SIO_TERMMODE_OFF;

}

TestConditionGroup SBF_VCCIN_AUX_DEGANG_TCG
{
	SpecificationSet = SBF_VCCIN_AUX_DEGANG_BFUNC;
	Level = __main__::SBF_VCCIN_AUX_DEGANG;

}

TestConditionGroup SBF_HC_DEGANG_TCG
{
	SpecificationSet = SBF_HC_DEGANG_BFUNC;
	Level = __main__::SBF_HC_DEGANG;

}

TestConditionGroup SBF_FIVR_VLOAD_TCG
{
	SpecificationSet = SBF_FIVR_VLOAD_BFUNC;
	Level = __main__::SBF_FIVR_VLOAD;

}

TestConditionGroup SBF_FIVR_VLOAD_OFF_TCG
{
	SpecificationSet = SBF_FIVR_VLOAD_OFF_BFUNC;
	Level = __main__::SBF_FIVR_VLOAD_OFF;

}

TestConditionGroup SBF_FIVR_VLOAD_ON_TCG
{
	SpecificationSet = SBF_FIVR_VLOAD_ON_BFUNC;
	Level = __main__::SBF_FIVR_VLOAD_ON;

}

TestConditionGroup SICC_START_MEASURE_TCG
{
	SpecificationSet = SICC_START_MEASURE_CONTINUITY;
	Level = __main__::SICC_START_MEASURE;

}

TestConditionGroup SICC_START_MEASURE_500mA_TCG
{
	SpecificationSet = SICC_START_MEASURE_500mA_CONTINUITY;
	Level = __main__::SICC_START_MEASURE_500mA;

}

TestConditionGroup SICC_VLOAD_SET_07_TCG
{
	SpecificationSet = SICC_VLOAD_SET_07_CONTINUITY;
	Level = __main__::SICC_VLOAD_SET_07;

}

TestConditionGroup SICC_VLOAD_SET_095_TCG
{
	SpecificationSet = SICC_VLOAD_SET_095_CONTINUITY;
	Level = __main__::SICC_VLOAD_SET_095;

}

TestConditionGroup SICC_START_VLOAD_MEAS_TCG
{
	SpecificationSet = SICC_START_VLOAD_MEAS_CONTINUITY;
	Level = __main__::SICC_START_VLOAD_MEAS;

}

TestConditionGroup DLVR_VLOAD_MEAS_TCG
{
	SpecificationSet = DLVR_VLOAD_MEAS_CONTINUITY;
	Level = __main__::DLVR_VLOAD_MEAS;

}

TestConditionGroup DICC_IA_START_MEASURE_TCG
{
	SpecificationSet = DICC_IA_START_MEASURE_CONTINUITY;
	Level = __main__::DICC_IA_START_MEASURE;

}

TestConditionGroup DICC_ATOM_START_MEASURE_TCG
{
	SpecificationSet = DICC_ATOM_START_MEASURE_CONTINUITY;
	Level = __main__::DICC_ATOM_START_MEASURE;

}

TestConditionGroup DICC_GT_START_MEASURE_TCG
{
	SpecificationSet = DICC_GT_START_MEASURE_CONTINUITY;
	Level = __main__::DICC_GT_START_MEASURE;

}

TestConditionGroup SICC_PWRDWN_TCG
{
	SpecificationSet = SICC_PWRDWN_CONTINUITY;
	Level = __main__::SICC_PWRDWN;

}

TestConditionGroup FIVR_START_MEASURE_TCG
{
	SpecificationSet = FIVR_START_MEASURE_CONTINUITY;
	Level = __main__::FIVR_START_MEASURE;

}

TestConditionGroup FIVR_VLOAD_MEAS_TCG
{
	SpecificationSet = FIVR_VLOAD_MEAS_CONTINUITY;
	Level = __main__::FIVR_VLOAD_MEAS;

}

TestConditionGroup VCCIN_AUX_IBUMP_TCG
{
	SpecificationSet = VCCIN_AUX_IBUMP_CONTINUITY;
	Level = __main__::VCCIN_AUX_IBUMP;

}

TestConditionGroup CEP_VTARGET_TCG
{
	SpecificationSet = CEP_VTARGET_BFUNC;
	Level = __main__::CEP_VTARGET;

}

TestConditionGroup SBF_FIVR_DEBUG_TCG
{
	SpecificationSet = SBF_FIVR_DEBUG_BFUNC;
	Level = __main__::SBF_FIVR_DEBUG;

}

TestConditionGroup FIVR_VLOAD_MEAS_DEBUG_TCG
{
	SpecificationSet = FIVR_VLOAD_MEAS_DEBUG_CONTINUITY;
	Level = __main__::FIVR_VLOAD_MEAS_DEBUG;

}

TestConditionGroup SBF_SIO_BSCAN_TCG
{
	SpecificationSet = SBF_SIO_BSCAN_BFUNC;
	Level = __main__::SBF_SIO_BSCAN;

}

TestConditionGroup FIVR_START_EXBGREF_TCG
{
	SpecificationSet = FIVR_START_EXBGREF_CONTINUITY;
	Level = __main__::FIVR_START_EXBGREF;

}

TestConditionGroup FIVR_END_EXBGREF_TCG
{
	SpecificationSet = FIVR_END_EXBGREF_CONTINUITY;
	Level = __main__::FIVR_END_EXBGREF;

}

TestConditionGroup SHOPS_OPEN_UPPER_TCG
{
	SpecificationSet = SHOPS_OPEN_UPPER_FUNC_SHOPS;
	Level = __main__::SHOPS_OPEN_UPPER;

}

TestConditionGroup SHOPS_PRIME_UPPER_TCG
{
	SpecificationSet = SHOPS_PRIME_UPPER_CONTINUITY;
	Level = __main__::SHOPS_PRIME_UPPER;

}

TestConditionGroup SHOPS_PRIME_VSIM_HOT_TCG
{
	SpecificationSet = SHOPS_PRIME_UPPER_CONTINUITY;
	Level = __main__::SHOPS_PRIME_VSIM_HOT;

}
TestConditionGroup SHOPS_PRIME_VSIM_COLD_TCG
{
	SpecificationSet = SHOPS_PRIME_UPPER_CONTINUITY;
	Level = __main__::SHOPS_PRIME_VSIM_COLD;

}
TestConditionGroup SHOPS_PRIME_LOWER_TCG
{
	SpecificationSet = SHOPS_PRIME_LOWER_CONTINUITY;
	Level = __main__::SHOPS_PRIME_LOWER;

}

TestConditionGroup SHOPS_PRIME_LOWER_SORT_TCG
{
	SpecificationSet = SHOPS_PRIME_LOWER_SORT_CONTINUITY;
	Level = __main__::SHOPS_PRIME_LOWER_SORT;

}

TestConditionGroup DLVR_VTARGET_BFUNC_TCG
{
	SpecificationSet = DLVR_VTARGET_BFUNC_DLVR_VTARGET;
	Level = __main__::DLVR_VTARGET_BFUNC;

}

TestConditionGroup DLVR_VCCIN_TCG
{
	SpecificationSet = DLVR_VCCIN_DLVR_VCCIN;
	Level = __main__::DLVR_VCCIN;
	}



TestCondition SICC_VLOAD_SET_100_cat0
{
	TestConditionGroup  = SICC_VLOAD_SET_100_TCG;
	Selector = cat0;
}


TestCondition Power_Up_TC_force_0V
{
	TestConditionGroup = Power_Up_TC_TCG;
	Selector = force_0V;

}

TestCondition power_dwn_xxx_pwrd_zerzer
{
	TestConditionGroup = power_dwn_TCG;
	Selector = xxx_pwrd_zerzer;

}

TestCondition power_dwn_pwrd_debug
{
	TestConditionGroup = power_dwn_TCG;
	Selector = pwrd_debug;

}

TestCondition VCCONT_cat0
{
	TestConditionGroup = VCCONT_TCG;
	Selector = cat0;

}

TestCondition VCCONT_VCCIN_cat0
{
	TestConditionGroup = VCCONT_VCCIN_TCG;
	Selector = cat0;

}

TestCondition VCCONT_CORES_VLC_cat0
{
	TestConditionGroup = VCCONT_CORES_VLC_TCG;
	Selector = cat0;

}

TestCondition SBF_nom_lvl
{
	TestConditionGroup = SBF_TCG;
	Selector = nom_lvl;

}

TestCondition SBF_min_lvl
{
	TestConditionGroup = SBF_TCG;
	Selector = min_lvl;

}

TestCondition SBF_max_lvl
{
	TestConditionGroup = SBF_TCG;
	Selector = max_lvl;

}

TestCondition SBF_TS_lvl
{
	TestConditionGroup = SBF_TCG;
	Selector = TS_lvl;

}

TestCondition SBF_bscan_nom_lvl
{
	TestConditionGroup = SBF_TCG;
	Selector = bscan_nom_lvl;

}

TestCondition IDV_nom_lvl
{
	TestConditionGroup = IDV_TCG;
	Selector = nom_lvl;

}

TestCondition IDV_idv_650mV_lvl
{
	TestConditionGroup = IDV_TCG;
	Selector = idv_650mV_lvl;

}

TestCondition IDV_idv_950mV_lvl
{
	TestConditionGroup = IDV_TCG;
	Selector = idv_950mV_lvl;

}

TestCondition IDV_idv_1_1V_lvl
{
	TestConditionGroup = IDV_TCG;
	Selector = idv_1_1V_lvl;

}

TestCondition IDV_idv_1_2V_lvl
{
	TestConditionGroup = IDV_TCG;
	Selector = idv_1_2V_lvl;

}

TestCondition SBF_DDR_LTM_nom_lvl
{
	TestConditionGroup = SBF_DDR_LTM_TCG;
	Selector = nom_lvl;

}

TestCondition SBF_DDR_LTM_min_lvl
{
	TestConditionGroup = SBF_DDR_LTM_TCG;
	Selector = min_lvl;

}

TestCondition SBF_DDR_LTM_max_lvl
{
	TestConditionGroup = SBF_DDR_LTM_TCG;
	Selector = max_lvl;

}

TestCondition SBF_DDR_LTM_TS_lvl
{
	TestConditionGroup = SBF_DDR_LTM_TCG;
	Selector = TS_lvl;

}

TestCondition SBF_DDR_LTM_bscan_nom_lvl
{
	TestConditionGroup = SBF_DDR_LTM_TCG;
	Selector = bscan_nom_lvl;

}

TestCondition SBF_SIO_TERM_VREF_nom_lvl
{
	TestConditionGroup = SBF_SIO_TERM_VREF_TCG;
	Selector = nom_lvl;

}

TestCondition SBF_SIO_TERM_VREF_min_lvl
{
	TestConditionGroup = SBF_SIO_TERM_VREF_TCG;
	Selector = min_lvl;

}

TestCondition SBF_SIO_TERM_VREF_max_lvl
{
	TestConditionGroup = SBF_SIO_TERM_VREF_TCG;
	Selector = max_lvl;

}

TestCondition SBF_SIO_TERMMODE_OFF_nom_lvl
{
	TestConditionGroup = SBF_SIO_TERMMODE_OFF_TCG;
	Selector = nom_lvl;

}

TestCondition SBF_SIO_TERMMODE_OFF_min_lvl
{
	TestConditionGroup = SBF_SIO_TERMMODE_OFF_TCG;
	Selector = min_lvl;

}

TestCondition SBF_SIO_TERMMODE_OFF_max_lvl
{
	TestConditionGroup = SBF_SIO_TERMMODE_OFF_TCG;
	Selector = max_lvl;

}

TestCondition SBF_VCCIN_AUX_DEGANG_nom_lvl
{
	TestConditionGroup = SBF_VCCIN_AUX_DEGANG_TCG;
	Selector = nom_lvl;

}

TestCondition SBF_VCCIN_AUX_DEGANG_min_lvl
{
	TestConditionGroup = SBF_VCCIN_AUX_DEGANG_TCG;
	Selector = min_lvl;

}

TestCondition SBF_VCCIN_AUX_DEGANG_max_lvl
{
	TestConditionGroup = SBF_VCCIN_AUX_DEGANG_TCG;
	Selector = max_lvl;

}

TestCondition SBF_VCCIN_AUX_DEGANG_TS_lvl
{
	TestConditionGroup = SBF_VCCIN_AUX_DEGANG_TCG;
	Selector = TS_lvl;

}

TestCondition SBF_VCCIN_AUX_DEGANG_bscan_nom_lvl
{
	TestConditionGroup = SBF_VCCIN_AUX_DEGANG_TCG;
	Selector = bscan_nom_lvl;

}

TestCondition SBF_HC_DEGANG_nom_lvl
{
	TestConditionGroup = SBF_HC_DEGANG_TCG;
	Selector = nom_lvl;

}

TestCondition SBF_HC_DEGANG_min_lvl
{
	TestConditionGroup = SBF_HC_DEGANG_TCG;
	Selector = min_lvl;

}

TestCondition SBF_HC_DEGANG_max_lvl
{
	TestConditionGroup = SBF_HC_DEGANG_TCG;
	Selector = max_lvl;

}

TestCondition SBF_HC_DEGANG_TS_lvl
{
	TestConditionGroup = SBF_HC_DEGANG_TCG;
	Selector = TS_lvl;

}

TestCondition SBF_HC_DEGANG_bscan_nom_lvl
{
	TestConditionGroup = SBF_HC_DEGANG_TCG;
	Selector = bscan_nom_lvl;

}

TestCondition SBF_FIVR_VLOAD_nom_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_TCG;
	Selector = nom_lvl;

}

TestCondition SBF_FIVR_VLOAD_OFF_nom_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_OFF_TCG;
	Selector = nom_lvl;

}

TestCondition SBF_FIVR_VLOAD_OFF_min_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_OFF_TCG;
	Selector = min_lvl;

}

TestCondition SBF_FIVR_VLOAD_OFF_max_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_OFF_TCG;
	Selector = max_lvl;

}

TestCondition SBF_FIVR_VLOAD_OFF_TS_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_OFF_TCG;
	Selector = TS_lvl;

}

TestCondition SBF_FIVR_VLOAD_OFF_bscan_nom_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_OFF_TCG;
	Selector = bscan_nom_lvl;

}

TestCondition SBF_FIVR_VLOAD_OFF_idv_650mV_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_OFF_TCG;
	Selector = idv_650mV_lvl;

}

TestCondition SBF_FIVR_VLOAD_OFF_idv_950mV_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_OFF_TCG;
	Selector = idv_950mV_lvl;

}

TestCondition SBF_FIVR_VLOAD_OFF_idv_1_1V_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_OFF_TCG;
	Selector = idv_1_1V_lvl;

}

TestCondition SBF_FIVR_VLOAD_OFF_idv_1_2V_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_OFF_TCG;
	Selector = idv_1_2V_lvl;

}

TestCondition SBF_FIVR_VLOAD_ON_nom_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_ON_TCG;
	Selector = nom_lvl;

}

TestCondition SBF_FIVR_VLOAD_ON_min_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_ON_TCG;
	Selector = min_lvl;

}

TestCondition SBF_FIVR_VLOAD_ON_max_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_ON_TCG;
	Selector = max_lvl;

}

TestCondition SBF_FIVR_VLOAD_ON_TS_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_ON_TCG;
	Selector = TS_lvl;

}

TestCondition SBF_FIVR_VLOAD_ON_bscan_nom_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_ON_TCG;
	Selector = bscan_nom_lvl;

}

TestCondition SBF_FIVR_VLOAD_ON_idv_650mV_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_ON_TCG;
	Selector = idv_650mV_lvl;

}

TestCondition SBF_FIVR_VLOAD_ON_idv_950mV_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_ON_TCG;
	Selector = idv_950mV_lvl;

}

TestCondition SBF_FIVR_VLOAD_ON_idv_1_1V_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_ON_TCG;
	Selector = idv_1_1V_lvl;

}

TestCondition SBF_FIVR_VLOAD_ON_idv_1_2V_lvl
{
	TestConditionGroup = SBF_FIVR_VLOAD_ON_TCG;
	Selector = idv_1_2V_lvl;

}

TestCondition SICC_START_MEASURE_cat0
{
	TestConditionGroup = SICC_START_MEASURE_TCG;
	Selector = cat0;

}

TestCondition SICC_START_MEASURE_500mA_cat0
{
	TestConditionGroup = SICC_START_MEASURE_500mA_TCG;
	Selector = cat0;

}

TestCondition SICC_VLOAD_SET_07_cat0
{
	TestConditionGroup = SICC_VLOAD_SET_07_TCG;
	Selector = cat0;

}

TestCondition SICC_VLOAD_SET_095_cat0
{
	TestConditionGroup = SICC_VLOAD_SET_095_TCG;
	Selector = cat0;

}

TestCondition SICC_START_VLOAD_MEAS_cat0
{
	TestConditionGroup = SICC_START_VLOAD_MEAS_TCG;
	Selector = cat0;

}

TestCondition DLVR_VLOAD_MEAS_cat0
{
	TestConditionGroup = DLVR_VLOAD_MEAS_TCG;
	Selector = cat0;

}

TestCondition DICC_IA_START_MEASURE_cat0
{
	TestConditionGroup = DICC_IA_START_MEASURE_TCG;
	Selector = cat0;

}

TestCondition DICC_ATOM_START_MEASURE_cat0
{
	TestConditionGroup = DICC_ATOM_START_MEASURE_TCG;
	Selector = cat0;

}

TestCondition DICC_GT_START_MEASURE_cat0
{
	TestConditionGroup = DICC_GT_START_MEASURE_TCG;
	Selector = cat0;

}

TestCondition SICC_PWRDWN_cat0
{
	TestConditionGroup = SICC_PWRDWN_TCG;
	Selector = cat0;

}

TestCondition FIVR_START_MEASURE_cat0
{
	TestConditionGroup = FIVR_START_MEASURE_TCG;
	Selector = cat0;

}

TestCondition FIVR_VLOAD_MEAS_cat0
{
	TestConditionGroup = FIVR_VLOAD_MEAS_TCG;
	Selector = cat0;

}

TestCondition VCCIN_AUX_IBUMP_cat0
{
	TestConditionGroup = VCCIN_AUX_IBUMP_TCG;
	Selector = cat0;

}

TestCondition VCCIN_AUX_IBUMP_cat1
{
	TestConditionGroup = VCCIN_AUX_IBUMP_TCG;
	Selector = cat1;

}

TestCondition VCCIN_AUX_IBUMP_cat2
{
	TestConditionGroup = VCCIN_AUX_IBUMP_TCG;
	Selector = cat2;

}

TestCondition VCCIN_AUX_IBUMP_cat3
{
	TestConditionGroup = VCCIN_AUX_IBUMP_TCG;
	Selector = cat3;

}

TestCondition VCCIN_AUX_IBUMP_cat4
{
	TestConditionGroup = VCCIN_AUX_IBUMP_TCG;
	Selector = cat4;

}

TestCondition VCCIN_AUX_IBUMP_cat5
{
	TestConditionGroup = VCCIN_AUX_IBUMP_TCG;
	Selector = cat5;

}

TestCondition VCCIN_AUX_IBUMP_cat6
{
	TestConditionGroup = VCCIN_AUX_IBUMP_TCG;
	Selector = cat6;

}

TestCondition VCCIN_AUX_IBUMP_cat7
{
	TestConditionGroup = VCCIN_AUX_IBUMP_TCG;
	Selector = cat7;

}

TestCondition VCCIN_AUX_IBUMP_cat8
{
	TestConditionGroup = VCCIN_AUX_IBUMP_TCG;
	Selector = cat8;

}

TestCondition VCCIN_AUX_IBUMP_cat9
{
	TestConditionGroup = VCCIN_AUX_IBUMP_TCG;
	Selector = cat9;

}

TestCondition VCCIN_AUX_IBUMP_cat10
{
	TestConditionGroup = VCCIN_AUX_IBUMP_TCG;
	Selector = cat10;

}

TestCondition CEP_VTARGET_vtarget1
{
	TestConditionGroup = CEP_VTARGET_TCG;
	Selector = vtarget1;

}

TestCondition CEP_VTARGET_vtarget2
{
	TestConditionGroup = CEP_VTARGET_TCG;
	Selector = vtarget2;

}

TestCondition CEP_VTARGET_vtarget3
{
	TestConditionGroup = CEP_VTARGET_TCG;
	Selector = vtarget3;

}

TestCondition SBF_FIVR_DEBUG_nom_lvl
{
	TestConditionGroup = SBF_FIVR_DEBUG_TCG;
	Selector = nom_lvl;

}

TestCondition SBF_FIVR_DEBUG_min_lvl
{
	TestConditionGroup = SBF_FIVR_DEBUG_TCG;
	Selector = min_lvl;

}

TestCondition SBF_FIVR_DEBUG_max_lvl
{
	TestConditionGroup = SBF_FIVR_DEBUG_TCG;
	Selector = max_lvl;

}

TestCondition SBF_FIVR_DEBUG_TS_lvl
{
	TestConditionGroup = SBF_FIVR_DEBUG_TCG;
	Selector = TS_lvl;

}

TestCondition SBF_FIVR_DEBUG_bscan_nom_lvl
{
	TestConditionGroup = SBF_FIVR_DEBUG_TCG;
	Selector = bscan_nom_lvl;

}

TestCondition FIVR_VLOAD_MEAS_DEBUG_cat0
{
	TestConditionGroup = FIVR_VLOAD_MEAS_DEBUG_TCG;
	Selector = cat0;

}

TestCondition SBF_SIO_BSCAN_nom_lvl
{
	TestConditionGroup = SBF_SIO_BSCAN_TCG;
	Selector = nom_lvl;

}

TestCondition SBF_SIO_BSCAN_min_lvl
{
	TestConditionGroup = SBF_SIO_BSCAN_TCG;
	Selector = min_lvl;

}

TestCondition SBF_SIO_BSCAN_max_lvl
{
	TestConditionGroup = SBF_SIO_BSCAN_TCG;
	Selector = max_lvl;

}

TestCondition SBF_SIO_BSCAN_bscan_nom_lvl
{
	TestConditionGroup = SBF_SIO_BSCAN_TCG;
	Selector = bscan_nom_lvl;

}

TestCondition FIVR_START_EXBGREF_cat0
{
	TestConditionGroup = FIVR_START_EXBGREF_TCG;
	Selector = cat0;

}

TestCondition FIVR_END_EXBGREF_cat0
{
	TestConditionGroup = FIVR_END_EXBGREF_TCG;
	Selector = cat0;

}

TestCondition SHOPS_OPEN_UPPER_cat0
{
	TestConditionGroup = SHOPS_OPEN_UPPER_TCG;
	Selector = cat0;

}

TestCondition SHOPS_PRIME_UPPER_cat0
{
	TestConditionGroup = SHOPS_PRIME_UPPER_TCG;
	Selector = cat0;

}

TestCondition SHOPS_PRIME_VSIM_HOT_cat0
{
	TestConditionGroup = SHOPS_PRIME_VSIM_HOT_TCG;
	Selector = cat0;

}
TestCondition SHOPS_PRIME_VSIM_COLD_cat0
{
	TestConditionGroup = SHOPS_PRIME_VSIM_COLD_TCG;
	Selector = cat0;

}
TestCondition SHOPS_PRIME_LOWER_cat0
{
	TestConditionGroup = SHOPS_PRIME_LOWER_TCG;
	Selector = cat0;

}

TestCondition SHOPS_PRIME_LOWER_SORT_cat0
{
	TestConditionGroup = SHOPS_PRIME_LOWER_SORT_TCG;
	Selector = cat0;

}

TestCondition DLVR_VTARGET_BFUNC_vtarget0
{
	TestConditionGroup = DLVR_VTARGET_BFUNC_TCG;
	Selector = vtarget0;

}

TestCondition DLVR_VTARGET_BFUNC_vtarget1
{
	TestConditionGroup = DLVR_VTARGET_BFUNC_TCG;
	Selector = vtarget1;

}

TestCondition DLVR_VTARGET_BFUNC_vtarget2
{
	TestConditionGroup = DLVR_VTARGET_BFUNC_TCG;
	Selector = vtarget2;

}

TestCondition DLVR_VTARGET_BFUNC_vtarget3
{
	TestConditionGroup = DLVR_VTARGET_BFUNC_TCG;
	Selector = vtarget3;

}

TestCondition DLVR_VTARGET_BFUNC_vtarget4
{
	TestConditionGroup = DLVR_VTARGET_BFUNC_TCG;
	Selector = vtarget4;

}

TestCondition DLVR_VTARGET_BFUNC_vtarget5
{
	TestConditionGroup = DLVR_VTARGET_BFUNC_TCG;
	Selector = vtarget5;

}

TestCondition DLVR_VTARGET_BFUNC_vtarget6
{
	TestConditionGroup = DLVR_VTARGET_BFUNC_TCG;
	Selector = vtarget6;

}

TestCondition DLVR_VTARGET_BFUNC_vtarget7
{
	TestConditionGroup = DLVR_VTARGET_BFUNC_TCG;
	Selector = vtarget7;

}

TestCondition DLVR_VTARGET_BFUNC_vtarget8
{
	TestConditionGroup = DLVR_VTARGET_BFUNC_TCG;
	Selector = vtarget8;

}

TestCondition DLVR_VTARGET_BFUNC_vtarget9
{
	TestConditionGroup = DLVR_VTARGET_BFUNC_TCG;
	Selector = vtarget9;

}

TestCondition DLVR_VCCIN_vccin0
{
	TestConditionGroup = DLVR_VCCIN_TCG;
	Selector = vccin0;

}

TestCondition DLVR_VCCIN_vccin1
{
	TestConditionGroup = DLVR_VCCIN_TCG;
	Selector = vccin1;

}

TestCondition DLVR_VCCIN_vccin2
{
	TestConditionGroup = DLVR_VCCIN_TCG;
	Selector = vccin2;

}

TestCondition DLVR_VCCIN_vccin3
{
	TestConditionGroup = DLVR_VCCIN_TCG;
	Selector = vccin3;

}

TestCondition DLVR_VCCIN_vccin4
{
	TestConditionGroup = DLVR_VCCIN_TCG;
	Selector = vccin4;

}

TestCondition DLVR_VCCIN_vccin5
{
	TestConditionGroup = DLVR_VCCIN_TCG;
	Selector = vccin5;

}

TestCondition DLVR_VCCIN_vccin6
{
	TestConditionGroup = DLVR_VCCIN_TCG;
	Selector = vccin6;

}

TestCondition DLVR_VCCIN_vccin7
{
	TestConditionGroup = DLVR_VCCIN_TCG;
	Selector = vccin7;

}

TestCondition DLVR_VCCIN_vccin8
{
	TestConditionGroup = DLVR_VCCIN_TCG;
	Selector = vccin8;

}

TestCondition DLVR_VCCIN_vccin9
{
	TestConditionGroup = DLVR_VCCIN_TCG;
	Selector = vccin9;

}

TestCondition DLVR_VCCIN_vccin10
{
	TestConditionGroup = DLVR_VCCIN_TCG;
	Selector = vccin10;

}

TestCondition DLVR_VCCIN_vccin11
{
	TestConditionGroup = DLVR_VCCIN_TCG;
	Selector = vccin11;

}

TestCondition DLVR_VCCIN_vccin12
{
	TestConditionGroup = DLVR_VCCIN_TCG;
	Selector = vccin12;

}

TestCondition DLVR_VCCIN_vccin13
{
	TestConditionGroup = DLVR_VCCIN_TCG;
	Selector = vccin13;

}

TestCondition DLVR_VCCIN_vccin14
{
	TestConditionGroup = DLVR_VCCIN_TCG;
	Selector = vccin14;

}

TestCondition DLVR_VCCIN_vccin15
{
	TestConditionGroup = DLVR_VCCIN_TCG;
	Selector = vccin15;

}

