{
    "code": "module TopModule (\n    input logic a,  // 1-bit input, unsigned\n    input logic b,  // 1-bit input, unsigned\n    input logic c,  // 1-bit input, unsigned\n    output logic w, // 1-bit output, unsigned\n    output logic x, // 1-bit output, unsigned\n    output logic y, // 1-bit output, unsigned\n    output logic z  // 1-bit output, unsigned\n);\n\nassign w = a;\nassign x = b;\nassign y = b;\nassign z = c;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}