
Function sub_400069 @ 0x00400069
0x00400069:	ldr	r1, [pc, #0xd8]
0x0040006b:	ldr	r2, [pc, #0xdc]
0x0040006d:	push	{r4, r5, r6, r7, lr}
0x0040006f:	add	r1, pc
0x00400071:	ldr	r3, [pc, #0xd8]
0x00400073:	sub	sp, #0x9c
0x00400075:	add	r3, pc
0x00400077:	ldr	r2, [r1, r2]
0x00400079:	mov	r5, sp
0x0040007b:	add	r6, sp, #0xc
0x0040007d:	ldr	r2, [r2]
0x0040007f:	str	r2, [sp, #0x94]
0x00400081:	mov.w	r2, #0
0x00400085:	ldm.w	r3, {r0, r1, r2}
0x00400089:	stm.w	r5, {r0, r1, r2}
0x0040008d:	ldr	r1, [pc, #0xc0]
0x0040008f:	movs	r2, #0x43
0x00400091:	mov	r0, r6
0x00400093:	add	r1, pc
0x00400095:	bl	#0x400095

Function sub_400095 @ 0x00400095
0x00400095:	bl	#0x400095

Function sub_400099 @ 0x00400099
0x00400099:	movs	r1, #0
0x0040009b:	movs	r2, #0x3f
0x0040009d:	add	r0, sp, #0x54
0x0040009f:	str	r1, [sp, #0x50]
0x004000a1:	bl	#0x4000a1

Function sub_4000a1 @ 0x004000a1
0x004000a1:	bl	#0x4000a1

Function sub_4000a5 @ 0x004000a5
0x004000a5:	ldr	r1, [pc, #0xac]
0x004000a7:	mov	r0, r5
0x004000a9:	add	r1, pc
0x004000ab:	bl	#0x4000ab

Function sub_4000ab @ 0x004000ab
0x004000ab:	bl	#0x4000ab

Function sub_4000af @ 0x004000af
0x004000af:	cbz	r0, #0x4000c3
0x004000b1:	mov	r3, r0
0x004000b3:	mov	r4, r0
0x004000b5:	movs	r2, #0x42
0x004000b7:	movs	r1, #1
0x004000b9:	mov	r0, r6
0x004000bb:	bl	#0x4000bb
0x004000b1:	mov	r3, r0
0x004000b3:	mov	r4, r0
0x004000b5:	movs	r2, #0x42
0x004000b7:	movs	r1, #1
0x004000b9:	mov	r0, r6
0x004000bb:	bl	#0x4000bb

Function sub_4000bb @ 0x004000bb
0x004000bb:	bl	#0x4000bb
0x004000bf:	cmp	r0, #0x42
0x004000c1:	beq	#0x4000d1
0x004000c3:	ldr	r0, [pc, #0x94]
0x004000c5:	add	r0, pc
0x004000c7:	bl	#0x4000c7
0x004000d1:	mov	r0, r4
0x004000d3:	bl	#0x4000d3

Function sub_4000c7 @ 0x004000c7
0x004000c7:	bl	#0x4000c7

Function sub_4000cb @ 0x004000cb
0x004000cb:	movs	r0, #1
0x004000cd:	bl	#0x4000cd

Function sub_4000cd @ 0x004000cd
0x004000cd:	bl	#0x4000cd

Function sub_4000d3 @ 0x004000d3
0x004000d3:	bl	#0x4000d3
0x004000d7:	mov	r4, r0
0x004000d9:	cmp	r0, #0
0x004000db:	bne	#0x4000c3
0x004000dd:	ldr	r1, [pc, #0x7c]
0x004000df:	mov	r0, r5
0x004000e1:	add	r1, pc
0x004000e3:	bl	#0x4000e3

Function sub_4000e3 @ 0x004000e3
0x004000e3:	bl	#0x4000e3
0x004000e7:	mov	r5, r0
0x004000e9:	cmp	r0, #0
0x004000eb:	beq	#0x4000c3
0x004000ed:	movs	r2, #2
0x004000ef:	mov	r1, r4
0x004000f1:	bl	#0x4000f1

Function sub_4000f1 @ 0x004000f1
0x004000f1:	bl	#0x4000f1
0x004000f5:	cmp	r0, #0
0x004000f7:	bne	#0x4000c3
0x004000f9:	mov	r0, r5
0x004000fb:	bl	#0x4000fb

Function sub_4000fb @ 0x004000fb
0x004000fb:	bl	#0x4000fb
0x004000ff:	mov	r4, r0
0x00400101:	cmp	r0, #0x42
0x00400103:	bne	#0x4000c3
0x00400105:	mov	r0, r5
0x00400107:	add	r7, sp, #0x50
0x00400109:	bl	#0x400109

Function sub_400109 @ 0x00400109
0x00400109:	bl	#0x400109

Function sub_40010d @ 0x0040010d
0x0040010d:	mov	r2, r4
0x0040010f:	mov	r3, r5
0x00400111:	movs	r1, #1
0x00400113:	mov	r0, r7
0x00400115:	bl	#0x400115

Function sub_400115 @ 0x00400115
0x00400115:	bl	#0x400115
0x00400119:	cmp	r0, #0x42
0x0040011b:	bne	#0x4000c3
0x0040011d:	mov	r1, r6
0x0040011f:	mov	r0, r7
0x00400121:	bl	#0x400121

Function sub_400121 @ 0x00400121
0x00400121:	bl	#0x400121
0x00400125:	cmp	r0, #0
0x00400127:	bne	#0x4000c3
0x00400129:	mov	r0, r5
0x0040012b:	bl	#0x40012b

Function sub_40012b @ 0x0040012b
0x0040012b:	bl	#0x40012b
0x0040012f:	mov	r4, r0
0x00400131:	cmp	r0, #0
0x00400133:	bne	#0x4000c3
0x00400135:	ldr	r0, [pc, #0x28]
0x00400137:	add	r0, pc
0x00400139:	bl	#0x400139

Function sub_400139 @ 0x00400139
0x00400139:	bl	#0x400139

Function sub_40013d @ 0x0040013d
0x0040013d:	mov	r0, r4
0x0040013f:	bl	#0x40013f

Function sub_40013f @ 0x0040013f
0x0040013f:	bl	#0x40013f

Function sub_400143 @ 0x00400143
0x00400143:	nop	
0x00400145:	lsls	r2, r2, #3
0x00400147:	movs	r0, r0
0x00400149:	movs	r0, r0
0x0040014b:	movs	r0, r0
0x0040014d:	lsls	r4, r2, #3
0x0040014f:	movs	r0, r0
0x00400151:	lsls	r2, r7, #2
0x00400153:	movs	r0, r0
0x00400155:	lsls	r0, r5, #2
0x00400157:	movs	r0, r0
0x00400159:	lsls	r0, r2, #2
0x0040015b:	movs	r0, r0
0x0040015d:	lsls	r0, r7, #1
0x0040015f:	movs	r0, r0
0x00400161:	movs	r6, r4
0x00400163:	movs	r0, r0
