// Seed: 3548886831
module module_0;
  reg id_1, id_2;
  assign module_2.type_7 = 0;
  reg id_3;
  always id_2 <= id_3;
endmodule
module module_1 ();
  wand id_1;
  tri1 id_2, id_3, id_4;
  assign id_2 = id_4 / (id_1);
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
  assign id_3 = id_1;
  tri0 id_5 = id_4, id_6, id_7, id_8, id_9, id_10;
  integer id_11 = 1;
  assign id_11 = 1;
  wire id_12;
  always id_11 = 1'b0 && 1;
endmodule
module module_2 (
    input  uwire id_0,
    output wand  id_1,
    output wand  id_2
    , id_4
);
  reg id_5;
  notif1 primCall (id_1, id_4, id_5);
  assign id_1 = id_0;
  module_0 modCall_1 ();
  always_latch
    if (1)
      if (id_4 * 1'd0) id_4 <= id_5;
      else if (1) disable id_6;
      else {1, id_5} = id_5;
endmodule
