INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101113328/CENG242/Lab3/Lab3/Lab3.srcs/sim_1/new/generic_shifter_test_bench.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generic_shifter_test_bench'
