INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'Write_Buffer'...
WARNING:sim - A core named 'Write_Buffer' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'Write_Buffer'...
Delivering associated files for 'Write_Buffer'...
Delivering EJava files for 'Write_Buffer'...
Generating implementation netlist for 'Write_Buffer'...
INFO:sim - Pre-processing HDL files for 'Write_Buffer'...
Running synthesis for 'Write_Buffer'
Running ngcbuild...
Writing VHO instantiation template for 'Write_Buffer'...
Writing VHDL behavioral simulation model for 'Write_Buffer'...
WARNING:sim - Overwriting existing file
   C:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_
   6/tmp/_cg/Write_Buffer/doc/blk_mem_gen_v7_3_vinfo.html with file from view
   xilinx_documentation
Delivered 1 file into directory
C:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_6/t
mp/_cg/Write_Buffer
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'Write_Buffer'...
Generating ISE project...
XCO file found: Write_Buffer.xco
XMDF file found: Write_Buffer_xmdf.tcl
Adding
C:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_6/t
mp/_cg/Write_Buffer.asy -view all -origin_type imported
Adding
C:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_6/t
mp/_cg/Write_Buffer.ngc -view all -origin_type created
Checking file
"C:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_6/
tmp/_cg/Write_Buffer.ngc" for project device match ...
File
"C:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_6/
tmp/_cg/Write_Buffer.ngc" device information matches project device.
Adding
C:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_6/t
mp/_cg/Write_Buffer.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3
   _6/tmp/_cg/Write_Buffer.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_6/t
mp/_cg/Write_Buffer.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Write_Buffer"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
