<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="111" />
   <irq preferredWidth="34" />
   <name preferredWidth="198" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="340" />
   <clocksource preferredWidth="340" />
   <frequency preferredWidth="320" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1395" height="909" x="87" y="95" />
 <generation simulation="VERILOG" path="" />
</preferences>
