// Seed: 1346351237
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.id_6 = 0;
  logic [1 : 1] id_5 = -1;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output uwire id_2,
    input wand id_3,
    input supply0 id_4,
    output wor id_5,
    input tri id_6,
    output wire id_7
);
  logic id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
endmodule
module module_2 (
    input uwire id_0,
    output supply0 id_1
    , id_6,
    output wand id_2,
    input tri id_3,
    output wand id_4
);
  assign id_6 = 1'b0;
  wire id_7;
  assign id_4 = id_1++;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
