library IEEE;
use ieee.std_logic_1164.all; 
use ieee.numeric_std.ALL;
use ieee.std_logic_unsigned.all; 

--
-- This package contains both constants and data types
--
package CustomDataTypes is

--
-- Constants
--
constant PARAM_WIDTH        :   natural :=  32;
constant ADC_WIDTH          :   natural :=  16;
constant INTEG_WIDTH        :   natural :=  ADC_WIDTH + 8;
constant GAIN_WIDTH         :   natural :=  INTEG_WIDTH + 8;
constant SIGNAL_FRAC_WIDTH  :   natural :=  16;
constant SIGNAL_WIDTH       :   natural :=  SIGNAL_FRAC_WIDTH;

constant PULSE_NUM_WIDTH    :   natural :=  16;

subtype t_param_reg is std_logic_vector(PARAM_WIDTH-1 downto 0);
type t_param_reg_array is array(natural range <>) of t_param_reg;

subtype t_adc_combined is std_logic_vector(31 downto 0);
subtype t_adc_integrated is signed(INTEG_WIDTH-1 downto 0);
type t_adc_integrated_array is array(natural range <>) of t_adc_integrated;

subtype t_gain is signed(GAIN_WIDTH-1 downto 0);
type t_gain_array is array(natural range <>) of t_gain;

--
-- Define PWM types
--
constant PWM_DATA_WIDTH     :   natural :=  8;
subtype t_pwm is unsigned(PWM_DATA_WIDTH - 1 downto 0);
type t_pwm_array is array(natural range <>) of t_pwm;

--
-- Defines AXI address and data widths
--
constant MEM_ADDR_WIDTH :   natural :=  14;
constant MEM_DATA_WIDTH :   natural :=  32;

--
-- Defines MEM address and data signals
--
subtype t_mem_addr is unsigned(MEM_ADDR_WIDTH-1 downto 0);
subtype t_mem_data is std_logic_vector(MEM_DATA_WIDTH-1 downto 0);

type t_status is (idle,waiting,reading,writing,processing,running,finishing);

--
-- Defines data buses for handling block memories
--
type t_mem_bus_master is record
    addr    :   t_mem_addr;
    trig    :   std_logic;
    reset   :   std_logic;
    status  :   t_status;
end record t_mem_bus_master;

type t_mem_bus_slave is record
    data    :   t_mem_data;
    valid   :   std_logic;
    last    :   t_mem_addr;
    status  :   t_status;
end record t_mem_bus_slave;

type t_mem_bus is record
    m   :   t_mem_bus_master;
    s   :   t_mem_bus_slave;
end record t_mem_bus;

type t_mem_bus_master_array is array(natural range <>) of t_mem_bus_master;
type t_mem_bus_slave_array is array(natural range <>) of t_mem_bus_slave;

--
-- Define initial values
--
constant INIT_MEM_BUS_MASTER    :  t_mem_bus_master :=  (addr   =>  (others => '0'),
                                                         trig   =>  '0',
                                                         reset  =>  '0',
                                                         status =>  idle);
constant INIT_MEM_BUS_SLAVE     :   t_mem_bus_slave :=  (data   =>  (others => '0'),
                                                         valid  =>  '0',
                                                         last   =>  (others => '0'),
                                                         status =>  idle);
constant INIT_MEM_BUS           :   t_mem_bus       :=  (m  =>  INIT_MEM_BUS_MASTER,
                                                         s  =>  INIT_MEM_BUS_SLAVE);
--
-- DRP types and constants
--
constant DRP_ADDR_WIDTH :   natural :=  7;
constant DRP_DATA_WIDTH :   natural :=  16;
constant DRP_TIMEOUT    :   unsigned(27 downto 0)   :=  (others => '1');
type t_drp_bus_primary is record
    den     :   std_logic;
    dwe     :   std_logic;
    dout    :   std_logic_vector(DRP_DATA_WIDTH - 1 downto 0);
    addr    :   std_logic_vector(DRP_ADDR_WIDTH - 1 downto 0);
    count   :   unsigned(DRP_TIMEOUT'length - 1 downto 0);
end record t_drp_bus_primary;

type t_drp_bus_secondary is record
    din     :   std_logic_vector(DRP_DATA_WIDTH - 1 downto 0);
    drdy    :   std_logic;
end record t_drp_bus_secondary;

constant DRP_BUS_PRIMARY_INIT   :   t_drp_bus_primary   :=  (den => '0', dwe => '0', dout => (others => '0'), addr => (others => '0'), count => (others => '0'));
constant DRP_BUS_SECONDARY_INIT :   t_drp_bus_secondary :=  (din => (others => '0'), drdy => '0');

end CustomDataTypes;

--------------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------------------------
package body CustomDataTypes is

end CustomDataTypes;
