INFO: [VRFC 10-2263] Analyzing Verilog file "/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.sim/sim_1/synth/func/xsim/Scrambler_32bits_TB_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scrambler_32bits
INFO: [VRFC 10-311] analyzing module glbl
