$date
	Sun Oct 23 07:56:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#566150
b11 &
b11 %
1$
b11 !
1"
#566151
0"
#566154
b1010 &
b1010 %
#566158
b101 &
b101 %
#566162
b10000 &
b10000 %
#566166
b1000 &
b1000 %
#566170
b100 &
b100 %
#566174
b10 &
b10 %
#566178
b1 &
b1 %
1#
#566182
b0 &
0#
b0 %
0$
#1563406
b10100 &
b10100 %
1$
b10100 !
1"
#1563407
0"
#1563410
b1010 &
b1010 %
#1563414
b101 &
b101 %
#1563418
b10000 &
b10000 %
#1563422
b1000 &
b1000 %
#1563426
b100 &
b100 %
#1563430
b10 &
b10 %
#1563434
b1 &
b1 %
1#
#1563438
b0 &
0#
b0 %
0$
#2551317
b11000 !
1"
#2551318
b11000 &
b11000 %
1$
#2551319
0"
#2551322
b1100 &
b1100 %
#2551326
b110 &
b110 %
#2551330
b11 &
b11 %
#2551334
b1010 &
b1010 %
#2551338
b101 &
b101 %
#2551342
b10000 &
b10000 %
#2551346
b1000 &
b1000 %
#2551350
b100 &
b100 %
#2551354
b10 &
b10 %
#2551358
b1 &
1#
b1 %
#2551362
b0 &
b0 %
0#
0$
#4500012
