
ubuntu-preinstalled/lsns:     file format elf32-littlearm


Disassembly of section .init:

00001658 <.init>:
    1658:	push	{r3, lr}
    165c:	bl	2af8 <__assert_fail@plt+0xf80>
    1660:	pop	{r3, pc}

Disassembly of section .plt:

00001664 <fdopen@plt-0x14>:
    1664:	push	{lr}		; (str lr, [sp, #-4]!)
    1668:	ldr	lr, [pc, #4]	; 1674 <fdopen@plt-0x4>
    166c:	add	lr, pc, lr
    1670:	ldr	pc, [lr, #8]!
    1674:	muleq	r1, r8, r7

00001678 <fdopen@plt>:
    1678:	add	ip, pc, #0, 12
    167c:	add	ip, ip, #86016	; 0x15000
    1680:	ldr	pc, [ip, #1944]!	; 0x798

00001684 <scols_column_set_json_type@plt>:
    1684:	add	ip, pc, #0, 12
    1688:	add	ip, ip, #86016	; 0x15000
    168c:	ldr	pc, [ip, #1936]!	; 0x790

00001690 <calloc@plt>:
    1690:			; <UNDEFINED> instruction: 0xe7fd4778
    1694:	add	ip, pc, #0, 12
    1698:	add	ip, ip, #86016	; 0x15000
    169c:	ldr	pc, [ip, #1924]!	; 0x784

000016a0 <strstr@plt>:
    16a0:	add	ip, pc, #0, 12
    16a4:	add	ip, ip, #86016	; 0x15000
    16a8:	ldr	pc, [ip, #1916]!	; 0x77c

000016ac <raise@plt>:
    16ac:	add	ip, pc, #0, 12
    16b0:	add	ip, ip, #86016	; 0x15000
    16b4:	ldr	pc, [ip, #1908]!	; 0x774

000016b8 <__getdelim@plt>:
    16b8:	add	ip, pc, #0, 12
    16bc:	add	ip, ip, #86016	; 0x15000
    16c0:	ldr	pc, [ip, #1900]!	; 0x76c

000016c4 <scols_line_refer_data@plt>:
    16c4:	add	ip, pc, #0, 12
    16c8:	add	ip, ip, #86016	; 0x15000
    16cc:	ldr	pc, [ip, #1892]!	; 0x764

000016d0 <strcmp@plt>:
    16d0:	add	ip, pc, #0, 12
    16d4:	add	ip, ip, #86016	; 0x15000
    16d8:	ldr	pc, [ip, #1884]!	; 0x75c

000016dc <__cxa_finalize@plt>:
    16dc:	add	ip, pc, #0, 12
    16e0:	add	ip, ip, #86016	; 0x15000
    16e4:	ldr	pc, [ip, #1876]!	; 0x754

000016e8 <mnt_new_table_from_file@plt>:
    16e8:	add	ip, pc, #0, 12
    16ec:	add	ip, ip, #86016	; 0x15000
    16f0:	ldr	pc, [ip, #1868]!	; 0x74c

000016f4 <strtol@plt>:
    16f4:	add	ip, pc, #0, 12
    16f8:	add	ip, ip, #86016	; 0x15000
    16fc:	ldr	pc, [ip, #1860]!	; 0x744

00001700 <getpwuid@plt>:
    1700:	add	ip, pc, #0, 12
    1704:	add	ip, ip, #86016	; 0x15000
    1708:	ldr	pc, [ip, #1852]!	; 0x73c

0000170c <strcspn@plt>:
    170c:	add	ip, pc, #0, 12
    1710:	add	ip, ip, #86016	; 0x15000
    1714:	ldr	pc, [ip, #1844]!	; 0x734

00001718 <scols_table_set_name@plt>:
    1718:	add	ip, pc, #0, 12
    171c:	add	ip, ip, #86016	; 0x15000
    1720:	ldr	pc, [ip, #1836]!	; 0x72c

00001724 <scols_table_enable_noheadings@plt>:
    1724:	add	ip, pc, #0, 12
    1728:	add	ip, ip, #86016	; 0x15000
    172c:	ldr	pc, [ip, #1828]!	; 0x724

00001730 <read@plt>:
    1730:	add	ip, pc, #0, 12
    1734:	add	ip, ip, #86016	; 0x15000
    1738:	ldr	pc, [ip, #1820]!	; 0x71c

0000173c <scols_table_new_column@plt>:
    173c:	add	ip, pc, #0, 12
    1740:	add	ip, ip, #86016	; 0x15000
    1744:	ldr	pc, [ip, #1812]!	; 0x714

00001748 <getuid@plt>:
    1748:	add	ip, pc, #0, 12
    174c:	add	ip, ip, #86016	; 0x15000
    1750:	ldr	pc, [ip, #1804]!	; 0x70c

00001754 <free@plt>:
    1754:			; <UNDEFINED> instruction: 0xe7fd4778
    1758:	add	ip, pc, #0, 12
    175c:	add	ip, ip, #86016	; 0x15000
    1760:	ldr	pc, [ip, #1792]!	; 0x700

00001764 <fgets@plt>:
    1764:	add	ip, pc, #0, 12
    1768:	add	ip, ip, #86016	; 0x15000
    176c:	ldr	pc, [ip, #1784]!	; 0x6f8

00001770 <nanosleep@plt>:
    1770:	add	ip, pc, #0, 12
    1774:	add	ip, ip, #86016	; 0x15000
    1778:	ldr	pc, [ip, #1776]!	; 0x6f0

0000177c <scols_table_enable_raw@plt>:
    177c:	add	ip, pc, #0, 12
    1780:	add	ip, ip, #86016	; 0x15000
    1784:	ldr	pc, [ip, #1768]!	; 0x6e8

00001788 <ferror@plt>:
    1788:	add	ip, pc, #0, 12
    178c:	add	ip, ip, #86016	; 0x15000
    1790:	ldr	pc, [ip, #1760]!	; 0x6e0

00001794 <strndup@plt>:
    1794:			; <UNDEFINED> instruction: 0xe7fd4778
    1798:	add	ip, pc, #0, 12
    179c:	add	ip, ip, #86016	; 0x15000
    17a0:	ldr	pc, [ip, #1748]!	; 0x6d4

000017a4 <_exit@plt>:
    17a4:	add	ip, pc, #0, 12
    17a8:	add	ip, ip, #86016	; 0x15000
    17ac:	ldr	pc, [ip, #1740]!	; 0x6cc

000017b0 <memcpy@plt>:
    17b0:	add	ip, pc, #0, 12
    17b4:	add	ip, ip, #86016	; 0x15000
    17b8:	ldr	pc, [ip, #1732]!	; 0x6c4

000017bc <mnt_new_iter@plt>:
    17bc:	add	ip, pc, #0, 12
    17c0:	add	ip, ip, #86016	; 0x15000
    17c4:	ldr	pc, [ip, #1724]!	; 0x6bc

000017c8 <__strtoull_internal@plt>:
    17c8:	add	ip, pc, #0, 12
    17cc:	add	ip, ip, #86016	; 0x15000
    17d0:	ldr	pc, [ip, #1716]!	; 0x6b4

000017d4 <dcgettext@plt>:
    17d4:	add	ip, pc, #0, 12
    17d8:	add	ip, ip, #86016	; 0x15000
    17dc:	ldr	pc, [ip, #1708]!	; 0x6ac

000017e0 <strdup@plt>:
    17e0:			; <UNDEFINED> instruction: 0xe7fd4778
    17e4:	add	ip, pc, #0, 12
    17e8:	add	ip, ip, #86016	; 0x15000
    17ec:	ldr	pc, [ip, #1696]!	; 0x6a0

000017f0 <__stack_chk_fail@plt>:
    17f0:	add	ip, pc, #0, 12
    17f4:	add	ip, ip, #86016	; 0x15000
    17f8:	ldr	pc, [ip, #1688]!	; 0x698

000017fc <textdomain@plt>:
    17fc:	add	ip, pc, #0, 12
    1800:	add	ip, ip, #86016	; 0x15000
    1804:	ldr	pc, [ip, #1680]!	; 0x690

00001808 <err@plt>:
    1808:	add	ip, pc, #0, 12
    180c:	add	ip, ip, #86016	; 0x15000
    1810:	ldr	pc, [ip, #1672]!	; 0x688

00001814 <geteuid@plt>:
    1814:	add	ip, pc, #0, 12
    1818:	add	ip, ip, #86016	; 0x15000
    181c:	ldr	pc, [ip, #1664]!	; 0x680

00001820 <__fxstatat64@plt>:
    1820:	add	ip, pc, #0, 12
    1824:	add	ip, ip, #86016	; 0x15000
    1828:	ldr	pc, [ip, #1656]!	; 0x678

0000182c <__fxstat64@plt>:
    182c:	add	ip, pc, #0, 12
    1830:	add	ip, ip, #86016	; 0x15000
    1834:	ldr	pc, [ip, #1648]!	; 0x670

00001838 <getegid@plt>:
    1838:	add	ip, pc, #0, 12
    183c:	add	ip, ip, #86016	; 0x15000
    1840:	ldr	pc, [ip, #1640]!	; 0x668

00001844 <scols_new_table@plt>:
    1844:	add	ip, pc, #0, 12
    1848:	add	ip, ip, #86016	; 0x15000
    184c:	ldr	pc, [ip, #1632]!	; 0x660

00001850 <__fpending@plt>:
    1850:	add	ip, pc, #0, 12
    1854:	add	ip, ip, #86016	; 0x15000
    1858:	ldr	pc, [ip, #1624]!	; 0x658

0000185c <opendir@plt>:
    185c:	add	ip, pc, #0, 12
    1860:	add	ip, ip, #86016	; 0x15000
    1864:	ldr	pc, [ip, #1616]!	; 0x650

00001868 <mnt_fs_get_target@plt>:
    1868:	add	ip, pc, #0, 12
    186c:	add	ip, ip, #86016	; 0x15000
    1870:	ldr	pc, [ip, #1608]!	; 0x648

00001874 <open64@plt>:
    1874:	add	ip, pc, #0, 12
    1878:	add	ip, ip, #86016	; 0x15000
    187c:	ldr	pc, [ip, #1600]!	; 0x640

00001880 <mnt_fs_get_root@plt>:
    1880:	add	ip, pc, #0, 12
    1884:	add	ip, ip, #86016	; 0x15000
    1888:	ldr	pc, [ip, #1592]!	; 0x638

0000188c <__asprintf_chk@plt>:
    188c:	add	ip, pc, #0, 12
    1890:	add	ip, ip, #86016	; 0x15000
    1894:	ldr	pc, [ip, #1584]!	; 0x630

00001898 <getenv@plt>:
    1898:	add	ip, pc, #0, 12
    189c:	add	ip, ip, #86016	; 0x15000
    18a0:	ldr	pc, [ip, #1576]!	; 0x628

000018a4 <malloc@plt>:
    18a4:	add	ip, pc, #0, 12
    18a8:	add	ip, ip, #86016	; 0x15000
    18ac:	ldr	pc, [ip, #1568]!	; 0x620

000018b0 <__libc_start_main@plt>:
    18b0:	add	ip, pc, #0, 12
    18b4:	add	ip, ip, #86016	; 0x15000
    18b8:	ldr	pc, [ip, #1560]!	; 0x618

000018bc <scols_table_new_line@plt>:
    18bc:	add	ip, pc, #0, 12
    18c0:	add	ip, ip, #86016	; 0x15000
    18c4:	ldr	pc, [ip, #1552]!	; 0x610

000018c8 <scols_unref_table@plt>:
    18c8:	add	ip, pc, #0, 12
    18cc:	add	ip, ip, #86016	; 0x15000
    18d0:	ldr	pc, [ip, #1544]!	; 0x608

000018d4 <__vfprintf_chk@plt>:
    18d4:	add	ip, pc, #0, 12
    18d8:	add	ip, ip, #86016	; 0x15000
    18dc:	ldr	pc, [ip, #1536]!	; 0x600

000018e0 <__gmon_start__@plt>:
    18e0:	add	ip, pc, #0, 12
    18e4:	add	ip, ip, #86016	; 0x15000
    18e8:	ldr	pc, [ip, #1528]!	; 0x5f8

000018ec <getopt_long@plt>:
    18ec:	add	ip, pc, #0, 12
    18f0:	add	ip, ip, #86016	; 0x15000
    18f4:	ldr	pc, [ip, #1520]!	; 0x5f0

000018f8 <__ctype_b_loc@plt>:
    18f8:	add	ip, pc, #0, 12
    18fc:	add	ip, ip, #86016	; 0x15000
    1900:	ldr	pc, [ip, #1512]!	; 0x5e8

00001904 <getpid@plt>:
    1904:	add	ip, pc, #0, 12
    1908:	add	ip, ip, #86016	; 0x15000
    190c:	ldr	pc, [ip, #1504]!	; 0x5e0

00001910 <exit@plt>:
    1910:	add	ip, pc, #0, 12
    1914:	add	ip, ip, #86016	; 0x15000
    1918:	ldr	pc, [ip, #1496]!	; 0x5d8

0000191c <strtoul@plt>:
    191c:	add	ip, pc, #0, 12
    1920:	add	ip, ip, #86016	; 0x15000
    1924:	ldr	pc, [ip, #1488]!	; 0x5d0

00001928 <strlen@plt>:
    1928:	add	ip, pc, #0, 12
    192c:	add	ip, ip, #86016	; 0x15000
    1930:	ldr	pc, [ip, #1480]!	; 0x5c8

00001934 <strchr@plt>:
    1934:	add	ip, pc, #0, 12
    1938:	add	ip, ip, #86016	; 0x15000
    193c:	ldr	pc, [ip, #1472]!	; 0x5c0

00001940 <openat64@plt>:
    1940:	add	ip, pc, #0, 12
    1944:	add	ip, ip, #86016	; 0x15000
    1948:	ldr	pc, [ip, #1464]!	; 0x5b8

0000194c <warnx@plt>:
    194c:	add	ip, pc, #0, 12
    1950:	add	ip, ip, #86016	; 0x15000
    1954:	ldr	pc, [ip, #1456]!	; 0x5b0

00001958 <__errno_location@plt>:
    1958:	add	ip, pc, #0, 12
    195c:	add	ip, ip, #86016	; 0x15000
    1960:	ldr	pc, [ip, #1448]!	; 0x5a8

00001964 <strncasecmp@plt>:
    1964:	add	ip, pc, #0, 12
    1968:	add	ip, ip, #86016	; 0x15000
    196c:	ldr	pc, [ip, #1440]!	; 0x5a0

00001970 <__sprintf_chk@plt>:
    1970:	add	ip, pc, #0, 12
    1974:	add	ip, ip, #86016	; 0x15000
    1978:	ldr	pc, [ip, #1432]!	; 0x598

0000197c <__cxa_atexit@plt>:
    197c:			; <UNDEFINED> instruction: 0xe7fd4778
    1980:	add	ip, pc, #0, 12
    1984:	add	ip, ip, #86016	; 0x15000
    1988:	ldr	pc, [ip, #1420]!	; 0x58c

0000198c <__isoc99_sscanf@plt>:
    198c:	add	ip, pc, #0, 12
    1990:	add	ip, ip, #86016	; 0x15000
    1994:	ldr	pc, [ip, #1412]!	; 0x584

00001998 <__vasprintf_chk@plt>:
    1998:	add	ip, pc, #0, 12
    199c:	add	ip, ip, #86016	; 0x15000
    19a0:	ldr	pc, [ip, #1404]!	; 0x57c

000019a4 <getgid@plt>:
    19a4:	add	ip, pc, #0, 12
    19a8:	add	ip, ip, #86016	; 0x15000
    19ac:	ldr	pc, [ip, #1396]!	; 0x574

000019b0 <memset@plt>:
    19b0:	add	ip, pc, #0, 12
    19b4:	add	ip, ip, #86016	; 0x15000
    19b8:	ldr	pc, [ip, #1388]!	; 0x56c

000019bc <mnt_free_iter@plt>:
    19bc:	add	ip, pc, #0, 12
    19c0:	add	ip, ip, #86016	; 0x15000
    19c4:	ldr	pc, [ip, #1380]!	; 0x564

000019c8 <mnt_table_find_next_fs@plt>:
    19c8:	add	ip, pc, #0, 12
    19cc:	add	ip, ip, #86016	; 0x15000
    19d0:	ldr	pc, [ip, #1372]!	; 0x55c

000019d4 <fgetc@plt>:
    19d4:	add	ip, pc, #0, 12
    19d8:	add	ip, ip, #86016	; 0x15000
    19dc:	ldr	pc, [ip, #1364]!	; 0x554

000019e0 <__printf_chk@plt>:
    19e0:	add	ip, pc, #0, 12
    19e4:	add	ip, ip, #86016	; 0x15000
    19e8:	ldr	pc, [ip, #1356]!	; 0x54c

000019ec <strtod@plt>:
    19ec:	add	ip, pc, #0, 12
    19f0:	add	ip, ip, #86016	; 0x15000
    19f4:	ldr	pc, [ip, #1348]!	; 0x544

000019f8 <scols_table_enable_json@plt>:
    19f8:	add	ip, pc, #0, 12
    19fc:	add	ip, ip, #86016	; 0x15000
    1a00:	ldr	pc, [ip, #1340]!	; 0x53c

00001a04 <__fprintf_chk@plt>:
    1a04:	add	ip, pc, #0, 12
    1a08:	add	ip, ip, #86016	; 0x15000
    1a0c:	ldr	pc, [ip, #1332]!	; 0x534

00001a10 <fclose@plt>:
    1a10:	add	ip, pc, #0, 12
    1a14:	add	ip, ip, #86016	; 0x15000
    1a18:	ldr	pc, [ip, #1324]!	; 0x52c

00001a1c <mnt_fs_match_fstype@plt>:
    1a1c:	add	ip, pc, #0, 12
    1a20:	add	ip, ip, #86016	; 0x15000
    1a24:	ldr	pc, [ip, #1316]!	; 0x524

00001a28 <setlocale@plt>:
    1a28:	add	ip, pc, #0, 12
    1a2c:	add	ip, ip, #86016	; 0x15000
    1a30:	ldr	pc, [ip, #1308]!	; 0x51c

00001a34 <errx@plt>:
    1a34:	add	ip, pc, #0, 12
    1a38:	add	ip, ip, #86016	; 0x15000
    1a3c:	ldr	pc, [ip, #1300]!	; 0x514

00001a40 <wcswidth@plt>:
    1a40:	add	ip, pc, #0, 12
    1a44:	add	ip, ip, #86016	; 0x15000
    1a48:	ldr	pc, [ip, #1292]!	; 0x50c

00001a4c <strrchr@plt>:
    1a4c:	add	ip, pc, #0, 12
    1a50:	add	ip, ip, #86016	; 0x15000
    1a54:	ldr	pc, [ip, #1284]!	; 0x504

00001a58 <warn@plt>:
    1a58:	add	ip, pc, #0, 12
    1a5c:	add	ip, ip, #86016	; 0x15000
    1a60:	ldr	pc, [ip, #1276]!	; 0x4fc

00001a64 <scols_print_table@plt>:
    1a64:	add	ip, pc, #0, 12
    1a68:	add	ip, ip, #86016	; 0x15000
    1a6c:	ldr	pc, [ip, #1268]!	; 0x4f4

00001a70 <fputc@plt>:
    1a70:	add	ip, pc, #0, 12
    1a74:	add	ip, ip, #86016	; 0x15000
    1a78:	ldr	pc, [ip, #1260]!	; 0x4ec

00001a7c <localeconv@plt>:
    1a7c:	add	ip, pc, #0, 12
    1a80:	add	ip, ip, #86016	; 0x15000
    1a84:	ldr	pc, [ip, #1252]!	; 0x4e4

00001a88 <mbstowcs@plt>:
    1a88:	add	ip, pc, #0, 12
    1a8c:	add	ip, ip, #86016	; 0x15000
    1a90:	ldr	pc, [ip, #1244]!	; 0x4dc

00001a94 <scols_column_set_wrapfunc@plt>:
    1a94:	add	ip, pc, #0, 12
    1a98:	add	ip, ip, #86016	; 0x15000
    1a9c:	ldr	pc, [ip, #1236]!	; 0x4d4

00001aa0 <readdir64@plt>:
    1aa0:	add	ip, pc, #0, 12
    1aa4:	add	ip, ip, #86016	; 0x15000
    1aa8:	ldr	pc, [ip, #1228]!	; 0x4cc

00001aac <dirfd@plt>:
    1aac:	add	ip, pc, #0, 12
    1ab0:	add	ip, ip, #86016	; 0x15000
    1ab4:	ldr	pc, [ip, #1220]!	; 0x4c4

00001ab8 <__strtoll_internal@plt>:
    1ab8:	add	ip, pc, #0, 12
    1abc:	add	ip, ip, #86016	; 0x15000
    1ac0:	ldr	pc, [ip, #1212]!	; 0x4bc

00001ac4 <scols_column_set_safechars@plt>:
    1ac4:	add	ip, pc, #0, 12
    1ac8:	add	ip, ip, #86016	; 0x15000
    1acc:	ldr	pc, [ip, #1204]!	; 0x4b4

00001ad0 <socket@plt>:
    1ad0:	add	ip, pc, #0, 12
    1ad4:	add	ip, ip, #86016	; 0x15000
    1ad8:	ldr	pc, [ip, #1196]!	; 0x4ac

00001adc <bindtextdomain@plt>:
    1adc:	add	ip, pc, #0, 12
    1ae0:	add	ip, ip, #86016	; 0x15000
    1ae4:	ldr	pc, [ip, #1188]!	; 0x4a4

00001ae8 <mnt_free_table@plt>:
    1ae8:	add	ip, pc, #0, 12
    1aec:	add	ip, ip, #86016	; 0x15000
    1af0:	ldr	pc, [ip, #1180]!	; 0x49c

00001af4 <fputs@plt>:
    1af4:	add	ip, pc, #0, 12
    1af8:	add	ip, ip, #86016	; 0x15000
    1afc:	ldr	pc, [ip, #1172]!	; 0x494

00001b00 <strncmp@plt>:
    1b00:	add	ip, pc, #0, 12
    1b04:	add	ip, ip, #86016	; 0x15000
    1b08:	ldr	pc, [ip, #1164]!	; 0x48c

00001b0c <abort@plt>:
    1b0c:	add	ip, pc, #0, 12
    1b10:	add	ip, ip, #86016	; 0x15000
    1b14:	ldr	pc, [ip, #1156]!	; 0x484

00001b18 <recv@plt>:
    1b18:	add	ip, pc, #0, 12
    1b1c:	add	ip, ip, #86016	; 0x15000
    1b20:	ldr	pc, [ip, #1148]!	; 0x47c

00001b24 <close@plt>:
    1b24:	add	ip, pc, #0, 12
    1b28:	add	ip, ip, #86016	; 0x15000
    1b2c:	ldr	pc, [ip, #1140]!	; 0x474

00001b30 <send@plt>:
    1b30:	add	ip, pc, #0, 12
    1b34:	add	ip, ip, #86016	; 0x15000
    1b38:	ldr	pc, [ip, #1132]!	; 0x46c

00001b3c <closedir@plt>:
    1b3c:	add	ip, pc, #0, 12
    1b40:	add	ip, ip, #86016	; 0x15000
    1b44:	ldr	pc, [ip, #1124]!	; 0x464

00001b48 <getgrgid@plt>:
    1b48:	add	ip, pc, #0, 12
    1b4c:	add	ip, ip, #86016	; 0x15000
    1b50:	ldr	pc, [ip, #1116]!	; 0x45c

00001b54 <__snprintf_chk@plt>:
    1b54:	add	ip, pc, #0, 12
    1b58:	add	ip, ip, #86016	; 0x15000
    1b5c:	ldr	pc, [ip, #1108]!	; 0x454

00001b60 <scols_init_debug@plt>:
    1b60:	add	ip, pc, #0, 12
    1b64:	add	ip, ip, #86016	; 0x15000
    1b68:	ldr	pc, [ip, #1100]!	; 0x44c

00001b6c <strspn@plt>:
    1b6c:	add	ip, pc, #0, 12
    1b70:	add	ip, ip, #86016	; 0x15000
    1b74:	ldr	pc, [ip, #1092]!	; 0x444

00001b78 <__assert_fail@plt>:
    1b78:	add	ip, pc, #0, 12
    1b7c:	add	ip, ip, #86016	; 0x15000
    1b80:	ldr	pc, [ip, #1084]!	; 0x43c

Disassembly of section .text:

00001b88 <.text>:
    1b88:	stccs	8, cr15, [ip], #892	; 0x37c
    1b8c:	stccc	8, cr15, [ip], #892	; 0x37c
    1b90:	push	{r1, r3, r4, r5, r6, sl, lr}
    1b94:			; <UNDEFINED> instruction: 0x460e4ff0
    1b98:	stcne	8, cr15, [r4], #892	; 0x37c
    1b9c:	ldmpl	r3, {r0, r3, r4, r5, r7, ip, sp, pc}^
    1ba0:			; <UNDEFINED> instruction: 0xf8df4605
    1ba4:	ldrbtmi	r4, [r9], #-3232	; 0xfffff360
    1ba8:	andcs	r2, r0, #6
    1bac:	teqls	r7, #1769472	; 0x1b0000
    1bb0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1bb4:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    1bb8:			; <UNDEFINED> instruction: 0xf7ff220e
    1bbc:			; <UNDEFINED> instruction: 0xf8dfef36
    1bc0:	strtmi	r1, [r0], -r8, lsl #25
    1bc4:	stcge	8, cr15, [r4], {223}	; 0xdf
    1bc8:			; <UNDEFINED> instruction: 0xf7ff4479
    1bcc:	strtmi	lr, [r0], -r8, lsl #31
    1bd0:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
    1bd4:	ldcleq	8, cr15, [r8], #-892	; 0xfffffc84
    1bd8:	ldrbtmi	r4, [r8], #-1274	; 0xfffffb06
    1bdc:	cdp2	0, 4, cr15, cr10, cr3, {0}
    1be0:	ldcleq	8, cr15, [r0], #-892	; 0xfffffc84
    1be4:			; <UNDEFINED> instruction: 0xf7ff4478
    1be8:			; <UNDEFINED> instruction: 0xf8dfee58
    1bec:	ldrbtmi	r1, [r9], #-3180	; 0xfffff394
    1bf0:			; <UNDEFINED> instruction: 0xf012680a
    1bf4:	tstle	r7, r2, lsl #4
    1bf8:			; <UNDEFINED> instruction: 0xf0002800
    1bfc:	stmdbge	ip, {r0, r1, r3, r4, r5, r7, r8, pc}
    1c00:	mcr	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1c04:	strmi	r9, [r4], -ip, lsl #22
    1c08:			; <UNDEFINED> instruction: 0xf8dfb153
    1c0c:			; <UNDEFINED> instruction: 0x46181c50
    1c10:			; <UNDEFINED> instruction: 0xf7ff4479
    1c14:			; <UNDEFINED> instruction: 0xf64fed5e
    1c18:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}
    1c1c:	ldrmi	fp, [ip], -r8, lsl #30
    1c20:	ldccc	8, cr15, [ip], #-892	; 0xfffffc84
    1c24:	andsvs	r4, ip, fp, ror r4
    1c28:	ldccc	8, cr15, [r8], #-892	; 0xfffffc84
    1c2c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    1c30:			; <UNDEFINED> instruction: 0xf0402c00
    1c34:			; <UNDEFINED> instruction: 0xf8df817d
    1c38:	eorscs	r7, r8, #48, 24	; 0x3000
    1c3c:	ldmdage	r4, {r8, sp}
    1c40:			; <UNDEFINED> instruction: 0xf8df447f
    1c44:	tstls	r5, r8, lsr #24
    1c48:	stmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1c4c:			; <UNDEFINED> instruction: 0x463c683b
    1c50:			; <UNDEFINED> instruction: 0xf04344f8
    1c54:			; <UNDEFINED> instruction: 0xf8440302
    1c58:			; <UNDEFINED> instruction: 0xf7ff3b08
    1c5c:	adcsvs	lr, ip, sl, lsr #29
    1c60:			; <UNDEFINED> instruction: 0xf8df60fc
    1c64:			; <UNDEFINED> instruction: 0xf8df7c0c
    1c68:	bls	150ca0 <__assert_fail@plt+0x14f128>
    1c6c:	ldrbtmi	r4, [fp], #-1151	; 0xfffffb81
    1c70:	subls	pc, r0, sp, asr #17
    1c74:	ldrtvc	pc, [lr], #1283	; 0x503	; <UNPREDICTABLE>
    1c78:	andls	sl, r6, #18432	; 0x4800
    1c7c:	stmib	sp, {r0, r3, r8, r9, ip, pc}^
    1c80:	tstls	r3, #1140850688	; 0x44000000
    1c84:	strtmi	r2, [r3], -r0, lsl #4
    1c88:	ldrtmi	r9, [r1], -r0, lsl #4
    1c8c:			; <UNDEFINED> instruction: 0x4628463a
    1c90:	mcr	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1c94:			; <UNDEFINED> instruction: 0xf0001c43
    1c98:	stmdacs	r9, {r0, r1, r2, r3, r5, r6, r8, pc}^
    1c9c:			; <UNDEFINED> instruction: 0xf108bfc4
    1ca0:	movtcs	r0, #41268	; 0xa134
    1ca4:	addsmi	sp, r8, #832	; 0x340
    1ca8:	rschi	pc, r4, r0
    1cac:	svccc	0x0004f851
    1cb0:	svclt	0x00b44298
    1cb4:	andcs	r2, r1, #0, 4
    1cb8:	svclt	0x00082b00
    1cbc:	bcs	a4c4 <__assert_fail@plt+0x894c>
    1cc0:	stmdacc	sl, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
    1cc4:	vtst.8	d2, d0, d22
    1cc8:	ldm	pc, {r2, r3, r4, r8, r9, pc}^	; <UNPREDICTABLE>
    1ccc:	sbceq	pc, ip, r0, lsl r0	; <UNPREDICTABLE>
    1cd0:	tsteq	sl, #1744830464	; 0x68000000
    1cd4:	tsteq	sl, #1744830464	; 0x68000000
    1cd8:	tsteq	sl, #1744830464	; 0x68000000
    1cdc:	tsteq	sl, #1744830464	; 0x68000000
    1ce0:	tsteq	sl, #1744830464	; 0x68000000
    1ce4:	adcseq	r0, r6, sl, lsl r3
    1ce8:	tsteq	sl, #175	; 0xaf
    1cec:	tsteq	sl, #1744830464	; 0x68000000
    1cf0:	tsteq	sl, #1744830464	; 0x68000000
    1cf4:	tsteq	sl, #1744830464	; 0x68000000
    1cf8:	tsteq	sl, #1744830464	; 0x68000000
    1cfc:	tsteq	sl, #1744830464	; 0x68000000
    1d00:	tsteq	sl, #1744830464	; 0x68000000
    1d04:	tsteq	sl, #1744830464	; 0x68000000
    1d08:	teqeq	r3, #1744830464	; 0x68000000
    1d0c:	tsteq	sl, #1744830464	; 0x68000000
    1d10:	adceq	r0, r8, sl, lsl r3
    1d14:	adceq	r0, r1, sl, lsl r3
    1d18:	umulleq	r0, r7, sl, r0
    1d1c:	rsbseq	r0, lr, sl, lsl r3
    1d20:	subeq	r0, sp, sl, lsl r3
    1d24:	tsteq	sl, #70	; 0x46
    1d28:	tsteq	sl, #1744830464	; 0x68000000
    1d2c:	tsteq	sl, #1744830464	; 0x68000000
    1d30:	tsteq	sl, #1744830464	; 0x68000000
    1d34:	tsteq	sl, #1744830464	; 0x68000000
    1d38:	eorseq	r0, r7, sl, lsl r3
    1d3c:	blcs	e400c0 <__assert_fail@plt+0xe3e548>
    1d40:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    1d44:			; <UNDEFINED> instruction: 0xf8423210
    1d48:	movwcc	r3, #7940	; 0x1f04
    1d4c:	mvnsle	r2, fp, lsl #22
    1d50:	blcs	a400d4 <__assert_fail@plt+0xa3e55c>
    1d54:	tstvs	r3, sl, ror r4
    1d58:			; <UNDEFINED> instruction: 0xf89de794
    1d5c:			; <UNDEFINED> instruction: 0xf0433080
    1d60:			; <UNDEFINED> instruction: 0xf88d0310
    1d64:	str	r3, [sp, r0, lsl #1]
    1d68:	blcs	5400ec <__assert_fail@plt+0x53e574>
    1d6c:	bleq	3deb0 <__assert_fail@plt+0x3c338>
    1d70:	blcc	4400f4 <__assert_fail@plt+0x43e57c>
    1d74:	bleq	4400f8 <__assert_fail@plt+0x43e580>
    1d78:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1d7c:			; <UNDEFINED> instruction: 0xf503447b
    1d80:			; <UNDEFINED> instruction: 0xf8cd73b2
    1d84:			; <UNDEFINED> instruction: 0xf8cd901c
    1d88:	ldrbtmi	r8, [r8], #-32	; 0xffffffe0
    1d8c:			; <UNDEFINED> instruction: 0x46986811
    1d90:	strmi	r9, [r9], sl, lsl #4
    1d94:			; <UNDEFINED> instruction: 0xf858e001
    1d98:	strbmi	r0, [r9], -r4, lsl #22
    1d9c:	ldc	7, cr15, [r8], {255}	; 0xff
    1da0:			; <UNDEFINED> instruction: 0xf0002800
    1da4:			; <UNDEFINED> instruction: 0xf10b80b2
    1da8:			; <UNDEFINED> instruction: 0xf1bb0b01
    1dac:	mvnsle	r0, r7, lsl #30
    1db0:	bne	ff640134 <__assert_fail@plt+0xff63e5bc>
    1db4:	andcs	r2, r0, r5, lsl #4
    1db8:			; <UNDEFINED> instruction: 0xf7ff4479
    1dbc:	blls	2bd1f4 <__assert_fail@plt+0x2bb67c>
    1dc0:			; <UNDEFINED> instruction: 0x4601681a
    1dc4:			; <UNDEFINED> instruction: 0xf7ff2001
    1dc8:			; <UNDEFINED> instruction: 0xf89dee36
    1dcc:			; <UNDEFINED> instruction: 0xf0233080
    1dd0:			; <UNDEFINED> instruction: 0xf0430341
    1dd4:			; <UNDEFINED> instruction: 0xf88d0341
    1dd8:	ldrb	r3, [r3, -r0, lsl #1]
    1ddc:	bcc	fe840160 <__assert_fail@plt+0xfe83e5e8>
    1de0:			; <UNDEFINED> instruction: 0xf8df2205
    1de4:	andcs	r1, r0, ip, lsr #21
    1de8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1dec:			; <UNDEFINED> instruction: 0xf8d34479
    1df0:			; <UNDEFINED> instruction: 0xf7ffb000
    1df4:			; <UNDEFINED> instruction: 0x4601ecf0
    1df8:			; <UNDEFINED> instruction: 0xf0024658
    1dfc:	andsls	pc, r4, r9, asr #22
    1e00:			; <UNDEFINED> instruction: 0xf8dfe740
    1e04:			; <UNDEFINED> instruction: 0xf85a3a7c
    1e08:	ldmdavs	fp, {r0, r1, ip, sp}
    1e0c:	ldr	r9, [r9, -r6, lsl #6]!
    1e10:	umullcc	pc, r0, sp, r8	; <UNPREDICTABLE>
    1e14:	nopeq	{67}	; 0x43
    1e18:	addcc	pc, r0, sp, lsl #17
    1e1c:			; <UNDEFINED> instruction: 0xf89de732
    1e20:			; <UNDEFINED> instruction: 0xf0433080
    1e24:			; <UNDEFINED> instruction: 0xf88d0308
    1e28:	str	r3, [fp, -r0, lsl #1]!
    1e2c:	umullcc	pc, r0, sp, r8	; <UNPREDICTABLE>
    1e30:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    1e34:	addcc	pc, r0, sp, lsl #17
    1e38:			; <UNDEFINED> instruction: 0xf8dfe724
    1e3c:	andcs	r1, r5, #88, 20	; 0x58000
    1e40:	ldrbtmi	r2, [r9], #-0
    1e44:	stcl	7, cr15, [r6], {255}	; 0xff
    1e48:	bcs	13401cc <__assert_fail@plt+0x133e654>
    1e4c:	bcc	13401d0 <__assert_fail@plt+0x133e658>
    1e50:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1e54:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    1e58:	andcs	r4, r1, r1, lsl #12
    1e5c:	stcl	7, cr15, [r0, #1020]	; 0x3fc
    1e60:			; <UNDEFINED> instruction: 0xf7ff2000
    1e64:			; <UNDEFINED> instruction: 0xf89ded56
    1e68:			; <UNDEFINED> instruction: 0xf0433080
    1e6c:			; <UNDEFINED> instruction: 0xf88d0302
    1e70:	str	r3, [r7, -r0, lsl #1]
    1e74:	stmdblt	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
    1e78:	str	r9, [r2, -lr]!
    1e7c:			; <UNDEFINED> instruction: 0xf43f4298
    1e80:			; <UNDEFINED> instruction: 0xf8dfaf20
    1e84:	andcs	r3, r5, #28, 20	; 0x1c000
    1e88:	bne	64020c <__assert_fail@plt+0x63e694>
    1e8c:			; <UNDEFINED> instruction: 0xf8df2000
    1e90:	strcs	r7, [pc], #-2584	; 1e98 <__assert_fail@plt+0x320>
    1e94:	andhi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1e98:			; <UNDEFINED> instruction: 0xf8df4479
    1e9c:	ldrbtmi	r6, [pc], #-2576	; 1ea4 <__assert_fail@plt+0x32c>
    1ea0:	bls	340224 <__assert_fail@plt+0x33e6ac>
    1ea4:	ldrdpl	pc, [r0], -r8
    1ea8:	ldc	7, cr15, [r4], {255}	; 0xff
    1eac:	stmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1eb0:	ldrbtmi	r2, [lr], #-257	; 0xfffffeff
    1eb4:			; <UNDEFINED> instruction: 0xf85a44f9
    1eb8:	ldmdavs	fp, {r0, r1, ip, sp}
    1ebc:	strtmi	r4, [r8], -r2, lsl #12
    1ec0:	stc	7, cr15, [r0, #1020]!	; 0x3fc
    1ec4:	stmibpl	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1ec8:	ldrcc	r4, [r4, #-1149]!	; 0xfffffb83
    1ecc:	bleq	140028 <__assert_fail@plt+0x13e4b0>
    1ed0:			; <UNDEFINED> instruction: 0xf507b198
    1ed4:			; <UNDEFINED> instruction: 0x463372be
    1ed8:			; <UNDEFINED> instruction: 0xf852e004
    1edc:	blcs	11b24 <__assert_fail@plt+0xffac>
    1ee0:	movthi	pc, #32768	; 0x8000	; <UNPREDICTABLE>
    1ee4:	addmi	r6, r8, #13697024	; 0xd10000
    1ee8:			; <UNDEFINED> instruction: 0xf8d8d1f7
    1eec:	strbmi	r0, [sl], -r0
    1ef0:			; <UNDEFINED> instruction: 0xf7ff2101
    1ef4:	stccc	13, cr14, [r1], {136}	; 0x88
    1ef8:			; <UNDEFINED> instruction: 0xf8d8d1e8
    1efc:	andcs	r1, sl, r0
    1f00:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
    1f04:			; <UNDEFINED> instruction: 0xf7ff2001
    1f08:	stmdbls	r5, {r2, r8, sl, fp, sp, lr, pc}
    1f0c:			; <UNDEFINED> instruction: 0xf1bbab38
    1f10:	bl	c5b1c <__assert_fail@plt+0xc3fa4>
    1f14:	blls	7c4d48 <__assert_fail@plt+0x7c31d0>
    1f18:	andeq	pc, r1, #79	; 0x4f
    1f1c:	ldrmi	fp, [r1], -r8, lsl #30
    1f20:	stmdals	r7, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    1f24:	tstls	r5, r3, lsl r4
    1f28:	stccs	8, cr15, [r0], {75}	; 0x4b
    1f2c:	ssat	r9, #10, pc, lsl #6	; <UNPREDICTABLE>
    1f30:	stc	7, cr15, [sl], {255}	; 0xff
    1f34:			; <UNDEFINED> instruction: 0xf7ff4607
    1f38:	addmi	lr, r7, #28160	; 0x6e00
    1f3c:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
    1f40:	ldmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1f44:	strvc	pc, [r0], #68	; 0x44
    1f48:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1f4c:	andsvs	r4, r4, sl, ror r4
    1f50:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1f54:	stmdbmi	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1f58:			; <UNDEFINED> instruction: 0xf7ff681f
    1f5c:			; <UNDEFINED> instruction: 0xf8dfecd4
    1f60:	ldrbtmi	r2, [ip], #-2400	; 0xfffff6a0
    1f64:	strls	r2, [r0], #-257	; 0xfffffeff
    1f68:			; <UNDEFINED> instruction: 0x4603447a
    1f6c:			; <UNDEFINED> instruction: 0xf7ff4638
    1f70:	strbt	lr, [r0], -sl, asr #26
    1f74:	ldrb	r6, [lr], -r8
    1f78:	ldmdblt	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, ip, pc}
    1f7c:	stmib	sp, {r0, r8, r9, sp}^
    1f80:	stmib	sp, {r3, r4, r8, r9, ip, sp}^
    1f84:	stmib	sp, {r1, r3, r4, r8, r9, ip, sp}^
    1f88:	tstls	lr, #28, 6	; 0x70000000
    1f8c:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1f90:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1f94:	adcmi	r6, fp, #1769472	; 0x1b0000
    1f98:	smlawbhi	r4, r0, r2, pc	; <UNPREDICTABLE>
    1f9c:	stmdacs	r0, {r2, r4, fp, ip, pc}
    1fa0:	ldrbhi	pc, [r6, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    1fa4:	stmdbne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1fa8:			; <UNDEFINED> instruction: 0xf8562205
    1fac:	ldrbtmi	r4, [r9], #-35	; 0xffffffdd
    1fb0:	ldc	7, cr15, [r0], {255}	; 0xff
    1fb4:	strtmi	r4, [r0], -r1, lsl #12
    1fb8:	blx	fea3dfc8 <__assert_fail@plt+0xfea3c450>
    1fbc:	stmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1fc0:	umullcc	pc, r0, sp, r8	; <UNPREDICTABLE>
    1fc4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    1fc8:			; <UNDEFINED> instruction: 0xf0830116
    1fcc:	ldmdbvs	r1, {r3}
    1fd0:	sbceq	pc, r0, r0, asr #7
    1fd4:	orreq	pc, r2, #96, 6	; 0x80000001
    1fd8:	addcc	pc, r0, sp, lsl #17
    1fdc:			; <UNDEFINED> instruction: 0xf0002900
    1fe0:	blls	1a2a58 <__assert_fail@plt+0x1a0ee0>
    1fe4:			; <UNDEFINED> instruction: 0xf8dfb183
    1fe8:	andscs	r1, r6, #232, 16	; 0xe80000
    1fec:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1ff0:	stmdals	r6, {r0, r3, r4, r5, r6, sl, lr}
    1ff4:	movwls	r4, #1147	; 0x47b
    1ff8:	tsteq	r0, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    1ffc:			; <UNDEFINED> instruction: 0xf0023114
    2000:	stmdacs	r0, {r0, r4, r9, sl, fp, ip, sp, lr, pc}
    2004:	movwhi	pc, #49856	; 0xc2c0	; <UNPREDICTABLE>
    2008:			; <UNDEFINED> instruction: 0xf8df2000
    200c:			; <UNDEFINED> instruction: 0xf7ff48cc
    2010:			; <UNDEFINED> instruction: 0xf001eda8
    2014:	ldrbtmi	pc, [ip], #-3471	; 0xfffff271	; <UNPREDICTABLE>
    2018:	stmdacs	r0, {r5, r6, sp, lr}
    201c:	strhi	pc, [sp, #-0]!
    2020:	cmplt	sl, #557056	; 0x88000
    2024:	movwcs	r3, #1040	; 0x410
    2028:	and	r4, r2, r1, lsr #12
    202c:	addsmi	r3, r3, #67108864	; 0x4000000
    2030:			; <UNDEFINED> instruction: 0xf851d011
    2034:	stmdacs	r9, {r2, r8, r9, sl, fp}
    2038:	andcs	sp, r0, #248, 2	; 0x3e
    203c:	andscs	r2, r0, r3, lsl #2
    2040:	stcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    2044:	ldmcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2048:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    204c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2050:	andsvs	r6, r8, r2, lsl r9
    2054:	movwcs	fp, #402	; 0x192
    2058:	movwcc	lr, #4098	; 0x1002
    205c:	andle	r4, sp, #805306377	; 0x30000009
    2060:	svcne	0x0004f854
    2064:	mvnsle	r2, sl, lsl #18
    2068:	ldmdami	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    206c:			; <UNDEFINED> instruction: 0x4620447c
    2070:	bl	ec0074 <__assert_fail@plt+0xebe4fc>
    2074:	stmdacs	r0, {r0, r5, ip, pc}
    2078:	ldrbthi	pc, [r5], #0	; <UNPREDICTABLE>
    207c:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2080:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2084:			; <UNDEFINED> instruction: 0xf100075f
    2088:			; <UNDEFINED> instruction: 0xf003811f
    208c:	strmi	pc, [r5], -r9, asr #19
    2090:			; <UNDEFINED> instruction: 0xf0002800
    2094:	cdpge	2, 0, cr8, cr12, cr7, {6}
    2098:	stmdbls	ip, {r2, r3, sp, lr, pc}
    209c:			; <UNDEFINED> instruction: 0xf0004648
    20a0:	stcne	14, cr15, [r3], {157}	; 0x9d
    20a4:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    20a8:	svceq	0x000df110
    20ac:	blcs	31d14 <__assert_fail@plt+0x3019c>
    20b0:	rsbhi	pc, pc, #64	; 0x40
    20b4:			; <UNDEFINED> instruction: 0x46284631
    20b8:			; <UNDEFINED> instruction: 0xf9e6f003
    20bc:	rscle	r2, ip, r0, lsl #16
    20c0:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    20c4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    20c8:			; <UNDEFINED> instruction: 0xf100075a
    20cc:	strtmi	r8, [r8], -fp, lsl #5
    20d0:			; <UNDEFINED> instruction: 0xf9bef003
    20d4:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    20d8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    20dc:			; <UNDEFINED> instruction: 0xf100071c
    20e0:			; <UNDEFINED> instruction: 0xf8df822d
    20e4:			; <UNDEFINED> instruction: 0xf8dd3810
    20e8:	ldrbtmi	fp, [fp], #-64	; 0xffffffc0
    20ec:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    20f0:	movsvc	pc, #12582912	; 0xc00000
    20f4:			; <UNDEFINED> instruction: 0xf8df930a
    20f8:	ldrbmi	r3, [sp], -r0, lsl #16
    20fc:	andsge	pc, ip, sp, asr #17
    2100:	movwls	r4, #33915	; 0x847b
    2104:	ubfxcc	pc, pc, #17, #21
    2108:	movwls	r4, #46203	; 0xb47b
    210c:			; <UNDEFINED> instruction: 0xf000454d
    2110:			; <UNDEFINED> instruction: 0xf1a582b5
    2114:	movwls	r0, #21384	; 0x5388
    2118:	cmneq	r0, #1073741865	; 0x40000029	; <UNPREDICTABLE>
    211c:	bleq	3e260 <__assert_fail@plt+0x3c6e8>
    2120:	ldrmi	r4, [sl], lr, lsr #12
    2124:	strmi	lr, [r2, #-2298]	; 0xfffff706
    2128:	movweq	lr, #23124	; 0x5a54
    212c:			; <UNDEFINED> instruction: 0xf10bd106
    2130:			; <UNDEFINED> instruction: 0xf1bb0b01
    2134:	mvnsle	r0, r7, lsl #30
    2138:			; <UNDEFINED> instruction: 0xe7e76835
    213c:	strbmi	r9, [r1, #-2322]	; 0xfffff6ee
    2140:	rsbs	sp, r5, r3, lsl #2
    2144:	strbmi	r6, [r1, #-2057]	; 0xfffff7f7
    2148:	ldmdb	r1, {r1, r4, r5, r6, ip, lr, pc}^
    214c:	addsmi	r2, sp, #402653184	; 0x18000000
    2150:	addsmi	fp, r4, #8, 30
    2154:			; <UNDEFINED> instruction: 0xf1a1d1f6
    2158:			; <UNDEFINED> instruction: 0xf1010718
    215c:	movwls	r0, #25352	; 0x6308
    2160:			; <UNDEFINED> instruction: 0x379cf8df
    2164:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2168:	ldrbtle	r0, [pc], #-1817	; 2170 <__assert_fail@plt+0x5f8>
    216c:	strbmi	r9, [fp, #-2832]	; 0xfffff4f0
    2170:			; <UNDEFINED> instruction: 0xf856d014
    2174:	stcls	12, cr0, [r5], {132}	; 0x84
    2178:	stccs	8, cr15, [r8], {83}	; 0x53
    217c:	svclt	0x00044282
    2180:	addeq	pc, r8, #-1073741784	; 0xc0000028
    2184:	strdle	r6, [r6], -r2
    2188:	stccs	8, cr15, [r8], {86}	; 0x56
    218c:	stcne	8, cr15, [r4], {83}	; 0x53
    2190:	svclt	0x00084291
    2194:	ldmdavs	fp, {r2, r3, r4, r6, r7, sp, lr}
    2198:	mvnle	r4, fp, asr #10
    219c:	stcls	8, cr6, [r5, #-748]	; 0xfffffd14
    21a0:	andeq	pc, sl, #-1073741824	; 0xc0000000
    21a4:	ldmdbvs	ip!, {r3, r4, r5, r6, r9, fp, sp, lr}^
    21a8:	biceq	lr, r3, #6144	; 0x1800
    21ac:	sbceq	lr, r2, #5120	; 0x1400
    21b0:	ldmvs	r9!, {r1, r2, r8, sl, fp, ip, pc}^
    21b4:	tstcc	r1, sl, ror r2
    21b8:	andpl	lr, lr, r3, asr #18
    21bc:	rscsvs	r6, r9, r2
    21c0:	stmdavs	r2!, {r2, r5, r8, ip, sp, pc}
    21c4:	stccc	8, cr15, [r8], {86}	; 0x56
    21c8:	lfmle	f4, 4, [r0, #616]!	; 0x268
    21cc:	cmnvs	fp, r5, lsl #22
    21d0:			; <UNDEFINED> instruction: 0xf7ffe7ad
    21d4:	strmi	lr, [r7], -r8, ror #23
    21d8:	bl	bc01dc <__assert_fail@plt+0xbbe664>
    21dc:			; <UNDEFINED> instruction: 0xf47f4287
    21e0:	str	sl, [r8, #-3759]!	; 0xfffff151
    21e4:			; <UNDEFINED> instruction: 0x371cf8df
    21e8:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    21ec:			; <UNDEFINED> instruction: 0xf47f2a00
    21f0:			; <UNDEFINED> instruction: 0xf04faef8
    21f4:	cmpvs	sl, r1, lsl #16
    21f8:	stmib	r3, {r0, r1, r9, sp}^
    21fc:	andcs	r8, r4, #1610612736	; 0x60000000
    2200:	andcs	r6, r5, #-1610612735	; 0xa0000001
    2204:	andcs	r6, r8, #-2147483642	; 0x80000006
    2208:	bls	15ab78 <__assert_fail@plt+0x159000>
    220c:	andcs	fp, r9, #-2147483638	; 0x8000000a
    2210:	andcs	r6, r7, #-1610612727	; 0xa0000009
    2214:	andcs	r6, sl, #-2147483642	; 0x80000006
    2218:			; <UNDEFINED> instruction: 0xf8df62da
    221c:	smlattcs	r6, ip, r6, r3
    2220:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2224:	tstvs	r8, r0, asr ip
    2228:	orreq	lr, r2, #3072	; 0xc00
    222c:			; <UNDEFINED> instruction: 0xe6d86159
    2230:	andcs	r2, r1, r8, lsr #2
    2234:	b	bc0238 <__assert_fail@plt+0xbbe6c0>
    2238:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    223c:	cmnhi	r7, r0	; <UNPREDICTABLE>
    2240:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
    2244:			; <UNDEFINED> instruction: 0xf1000718
    2248:	bls	4e2a30 <__assert_fail@plt+0x4e0eb8>
    224c:	msreq	CPSR_, r7, lsl #2
    2250:	tsteq	r8, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    2254:	andlt	pc, r8, r7, asr #17
    2258:	strmi	lr, [r0, #-2503]	; 0xfffff639
    225c:	andhi	lr, r6, #3260416	; 0x31c000
    2260:	smlabtne	r8, r7, r9, lr
    2264:	tstls	r6, r3, lsl r3
    2268:			; <UNDEFINED> instruction: 0xe7796013
    226c:			; <UNDEFINED> instruction: 0xf8df9a07
    2270:			; <UNDEFINED> instruction: 0xf8df3630
    2274:	ldmpl	r3, {r3, r4, r7, r9, sl, lr}^
    2278:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
    227c:	bl	10c0280 <__assert_fail@plt+0x10be708>
    2280:	pkhtbne	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    2284:	pkhtbcs	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    2288:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    228c:	tstls	r1, sl, ror r4
    2290:	strmi	r2, [r3], -r1, lsl #2
    2294:			; <UNDEFINED> instruction: 0xf7ff4628
    2298:	ldmib	r7, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    229c:			; <UNDEFINED> instruction: 0xf8df3400
    22a0:			; <UNDEFINED> instruction: 0x46385678
    22a4:			; <UNDEFINED> instruction: 0x1674f8df
    22a8:	strcc	lr, [r2], #-2509	; 0xfffff633
    22ac:	ldmvs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    22b0:	bls	15349c <__assert_fail@plt+0x151924>
    22b4:	orreq	lr, r3, #5120	; 0x1400
    22b8:	ldrdcc	pc, [r0, #-131]!	; 0xffffff7d
    22bc:			; <UNDEFINED> instruction: 0xf8569300
    22c0:			; <UNDEFINED> instruction: 0xf0003c88
    22c4:			; <UNDEFINED> instruction: 0xe751fc7d
    22c8:	ldrbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    22cc:			; <UNDEFINED> instruction: 0x4650f8df
    22d0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    22d4:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
    22d8:	bl	5402dc <__assert_fail@plt+0x53e764>
    22dc:			; <UNDEFINED> instruction: 0x1644f8df
    22e0:			; <UNDEFINED> instruction: 0x2644f8df
    22e4:	strls	r4, [r0], #-1145	; 0xfffffb87
    22e8:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    22ec:	strmi	r2, [r3], -r1, lsl #2
    22f0:			; <UNDEFINED> instruction: 0xf7ff4628
    22f4:			; <UNDEFINED> instruction: 0xf8dfeb88
    22f8:	ldrbtmi	r0, [r8], #-1588	; 0xfffff9cc
    22fc:	stc2	0, cr15, [r8]
    2300:			; <UNDEFINED> instruction: 0xf8dfe6c3
    2304:	andcs	r3, r5, #156, 10	; 0x27000000
    2308:			; <UNDEFINED> instruction: 0x1624f8df
    230c:			; <UNDEFINED> instruction: 0xf85a2000
    2310:	ldrbtmi	r3, [r9], #-3
    2314:			; <UNDEFINED> instruction: 0xf7ff681c
    2318:			; <UNDEFINED> instruction: 0xf8dfea5e
    231c:	tstcs	r1, ip, ror r5
    2320:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2324:			; <UNDEFINED> instruction: 0x4602681b
    2328:			; <UNDEFINED> instruction: 0xf7ff4620
    232c:	andcs	lr, r1, ip, ror #22
    2330:	b	ffbc0334 <__assert_fail@plt+0xffbbe7bc>
    2334:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2338:			; <UNDEFINED> instruction: 0xf8df2205
    233c:	strdcs	r1, [r0], -ip
    2340:			; <UNDEFINED> instruction: 0xf8df4606
    2344:			; <UNDEFINED> instruction: 0xf85a55f8
    2348:	ldrbtmi	r3, [r9], #-3
    234c:	ldrbvc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2350:	ldmdavs	ip, {r0, r2, r3, r4, r5, r6, sl, lr}
    2354:	b	fc0358 <__assert_fail@plt+0xfbe7e0>
    2358:			; <UNDEFINED> instruction: 0x4621447f
    235c:	bl	ff2c0360 <__assert_fail@plt+0xff2be7e8>
    2360:	strbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2364:	ldrtmi	r2, [r0], -r5, lsl #4
    2368:			; <UNDEFINED> instruction: 0xf7ff4479
    236c:			; <UNDEFINED> instruction: 0xf8dfea34
    2370:	tstcs	r1, r8, lsr #10
    2374:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2378:			; <UNDEFINED> instruction: 0x4602681b
    237c:			; <UNDEFINED> instruction: 0xf7ff4620
    2380:	strtmi	lr, [r1], -r2, asr #22
    2384:			; <UNDEFINED> instruction: 0xf7ff200a
    2388:			; <UNDEFINED> instruction: 0xf8dfeb74
    238c:	andcs	r1, r5, #188, 10	; 0x2f000000
    2390:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2394:	b	7c0398 <__assert_fail@plt+0x7be820>
    2398:			; <UNDEFINED> instruction: 0xf7ff4621
    239c:			; <UNDEFINED> instruction: 0xf8dfebac
    23a0:	andcs	r1, r5, #172, 10	; 0x2b000000
    23a4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    23a8:	b	5403ac <__assert_fail@plt+0x53e834>
    23ac:			; <UNDEFINED> instruction: 0xf7ff4621
    23b0:			; <UNDEFINED> instruction: 0xf8dfeba2
    23b4:	andcs	r1, r5, #156, 10	; 0x27000000
    23b8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    23bc:	b	2c03c0 <__assert_fail@plt+0x2be848>
    23c0:			; <UNDEFINED> instruction: 0xf7ff4621
    23c4:			; <UNDEFINED> instruction: 0xf8dfeb98
    23c8:	andcs	r1, r5, #140, 10	; 0x23000000
    23cc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    23d0:	b	403d4 <__assert_fail@plt+0x3e85c>
    23d4:			; <UNDEFINED> instruction: 0xf7ff4621
    23d8:			; <UNDEFINED> instruction: 0xf8dfeb8e
    23dc:	andcs	r1, r5, #124, 10	; 0x1f000000
    23e0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    23e4:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    23e8:			; <UNDEFINED> instruction: 0xf7ff4621
    23ec:			; <UNDEFINED> instruction: 0xf8dfeb84
    23f0:	andcs	r1, r5, #108, 10	; 0x1b000000
    23f4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    23f8:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    23fc:			; <UNDEFINED> instruction: 0xf7ff4621
    2400:			; <UNDEFINED> instruction: 0xf8dfeb7a
    2404:	andcs	r1, r5, #92, 10	; 0x17000000
    2408:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    240c:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2410:			; <UNDEFINED> instruction: 0xf7ff4621
    2414:			; <UNDEFINED> instruction: 0xf8dfeb70
    2418:	andcs	r1, r5, #76, 10	; 0x13000000
    241c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2420:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2424:			; <UNDEFINED> instruction: 0xf7ff4621
    2428:			; <UNDEFINED> instruction: 0xf8dfeb66
    242c:	andcs	r1, r5, #60, 10	; 0xf000000
    2430:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2434:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2438:			; <UNDEFINED> instruction: 0xf7ff4621
    243c:			; <UNDEFINED> instruction: 0xf8dfeb5c
    2440:	andcs	r1, r5, #44, 10	; 0xb000000
    2444:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2448:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    244c:			; <UNDEFINED> instruction: 0xf7ff4621
    2450:			; <UNDEFINED> instruction: 0xf8dfeb52
    2454:	andcs	r1, r5, #28, 10	; 0x7000000
    2458:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    245c:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2460:			; <UNDEFINED> instruction: 0xf7ff4621
    2464:			; <UNDEFINED> instruction: 0xf8dfeb48
    2468:	andcs	r1, r5, #12, 10	; 0x3000000
    246c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2470:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2474:			; <UNDEFINED> instruction: 0xf7ff4621
    2478:			; <UNDEFINED> instruction: 0x4621eb3e
    247c:			; <UNDEFINED> instruction: 0xf7ff200a
    2480:			; <UNDEFINED> instruction: 0xf8dfeaf8
    2484:	andcs	r1, r5, #244, 8	; 0xf4000000
    2488:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    248c:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2490:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    2494:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2498:	ldrtmi	r4, [r0], -r3, lsl #12
    249c:			; <UNDEFINED> instruction: 0xf7ff9305
    24a0:			; <UNDEFINED> instruction: 0xf8dfe99a
    24a4:			; <UNDEFINED> instruction: 0xf8df14dc
    24a8:	ldrbtmi	r2, [r9], #-1244	; 0xfffffb24
    24ac:			; <UNDEFINED> instruction: 0xf8df9100
    24b0:	ldrbtmi	r1, [sl], #-1240	; 0xfffffb28
    24b4:	ldrbtmi	r9, [r9], #-2821	; 0xfffff4fb
    24b8:	andcs	r9, r1, r1
    24bc:	b	fe4404c0 <__assert_fail@plt+0xfe43e948>
    24c0:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    24c4:	ldrtmi	r2, [r0], -r5, lsl #4
    24c8:			; <UNDEFINED> instruction: 0xf7ff4479
    24cc:	strtmi	lr, [r1], -r4, lsl #19
    24d0:	bl	4404d4 <__assert_fail@plt+0x43e95c>
    24d4:	andcs	r6, r5, #2818048	; 0x2b0000
    24d8:	andcs	r6, r0, r9, ror #18
    24dc:	strcc	r3, [r0, #-1537]!	; 0xfffff9ff
    24e0:			; <UNDEFINED> instruction: 0xf7ff9305
    24e4:	blls	17cacc <__assert_fail@plt+0x17af54>
    24e8:	tstcs	r1, sl, lsr r6
    24ec:	strtmi	r9, [r0], -r0
    24f0:	b	fe2404f4 <__assert_fail@plt+0xfe23e97c>
    24f4:	mvnle	r2, fp, lsl #28
    24f8:	ldrne	pc, [r4], #2271	; 0x8df
    24fc:	andcs	r2, r0, r5, lsl #4
    2500:			; <UNDEFINED> instruction: 0xf7ff4479
    2504:			; <UNDEFINED> instruction: 0xf8dfe968
    2508:	ldrbtmi	r2, [sl], #-1164	; 0xfffffb74
    250c:	andcs	r4, r1, r1, lsl #12
    2510:	b	19c0514 <__assert_fail@plt+0x19be99c>
    2514:			; <UNDEFINED> instruction: 0xf7ff2000
    2518:	movwcs	lr, #18940	; 0x49fc
    251c:	stmib	r2, {r0, r2, sp}^
    2520:	movwcs	r3, #33540	; 0x8304
    2524:	movweq	lr, #27074	; 0x69c2
    2528:	andsvs	r2, r3, #402653184	; 0x18000000
    252c:			; <UNDEFINED> instruction: 0xf8dfe559
    2530:	eorcs	r1, r8, #104, 8	; 0x68000000
    2534:	ldrbtmi	r2, [r9], #-1
    2538:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    253c:			; <UNDEFINED> instruction: 0xf8df4bd8
    2540:			; <UNDEFINED> instruction: 0xf85a445c
    2544:	ldrbtmi	r3, [ip], #-3
    2548:			; <UNDEFINED> instruction: 0xf7ff681d
    254c:			; <UNDEFINED> instruction: 0xf8dfe9dc
    2550:			; <UNDEFINED> instruction: 0xf8df1450
    2554:	ldrbtmi	r2, [r9], #-1104	; 0xfffffbb0
    2558:	tstls	r1, r0, lsl #8
    255c:	tstcs	r1, sl, ror r4
    2560:	strtmi	r4, [r8], -r3, lsl #12
    2564:	b	13c0568 <__assert_fail@plt+0x13be9f0>
    2568:	ldrteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    256c:			; <UNDEFINED> instruction: 0xf0004478
    2570:	ldr	pc, [r6, #2927]!	; 0xb6f
    2574:	msreq	CPSR_c, #160, 2	; 0x28
    2578:			; <UNDEFINED> instruction: 0xf63f2b5d
    257c:			; <UNDEFINED> instruction: 0xf8dfacbc
    2580:	strmi	r2, [r3], -ip, lsr #8
    2584:			; <UNDEFINED> instruction: 0xf8d82101
    2588:	ldrbtmi	r0, [sl], #-0
    258c:	b	ec0590 <__assert_fail@plt+0xebea18>
    2590:			; <UNDEFINED> instruction: 0xf8dfe4b1
    2594:			; <UNDEFINED> instruction: 0x4604341c
    2598:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    259c:	strtle	r0, [r2], #-1883	; 0xfffff8a5
    25a0:			; <UNDEFINED> instruction: 0xf0024628
    25a4:	stmdals	r1!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    25a8:	b	fe7c05ac <__assert_fail@plt+0xfe7bea34>
    25ac:	strcc	pc, [r4], #-2271	; 0xfffff721
    25b0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    25b4:	blle	4c5bc <__assert_fail@plt+0x4aa44>
    25b8:	b	fed405bc <__assert_fail@plt+0xfed3ea44>
    25bc:	ldrbtmi	r4, [fp], #-3070	; 0xfffff402
    25c0:			; <UNDEFINED> instruction: 0xf0016858
    25c4:			; <UNDEFINED> instruction: 0x1e20fabb
    25c8:	andcs	fp, r1, r8, lsl pc
    25cc:	blmi	fe6d51c0 <__assert_fail@plt+0xfe6d3648>
    25d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    25d4:	blls	ddc644 <__assert_fail@plt+0xddaacc>
    25d8:			; <UNDEFINED> instruction: 0xf040405a
    25dc:	eorslt	r8, r9, r7, asr r2
    25e0:	svchi	0x00f0e8bd
    25e4:	blmi	feb8b5ec <__assert_fail@plt+0xfeb89a74>
    25e8:			; <UNDEFINED> instruction: 0xf85a4ef5
    25ec:	ldrbtmi	r3, [lr], #-3
    25f0:			; <UNDEFINED> instruction: 0xf7ff681f
    25f4:	ldmibmi	r3!, {r3, r7, r8, fp, sp, lr, pc}^
    25f8:	ldrbtmi	r4, [r9], #-2803	; 0xfffff50d
    25fc:	tstls	r1, r0, lsl #12
    2600:	tstcs	r1, sl, ror r4
    2604:	ldrtmi	r4, [r8], -r3, lsl #12
    2608:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    260c:	ldrbtmi	r4, [r8], #-2287	; 0xfffff711
    2610:	blx	7be61a <__assert_fail@plt+0x7bcaa2>
    2614:			; <UNDEFINED> instruction: 0xf0024628
    2618:	stccs	15, cr15, [r0], {27}
    261c:	ldrb	sp, [r9, #-451]	; 0xfffffe3d
    2620:	ldrb	r2, [r3, r1]
    2624:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2628:	ldrbtmi	r4, [fp], #-3049	; 0xfffff417
    262c:	smmlaeq	lr, fp, r8, r6
    2630:			; <UNDEFINED> instruction: 0xf1c46804
    2634:	strble	r0, [sp, #1024]!	; 0x400
    2638:	bls	1fc594 <__assert_fail@plt+0x1faa1c>
    263c:	ldmpl	r3, {r3, r4, r7, r8, r9, fp, lr}^
    2640:	andls	r6, r6, #1703936	; 0x1a0000
    2644:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2648:	stmibmi	r2!, {r1, r2, r9, fp, ip, pc}^
    264c:	orrgt	pc, r8, #14614528	; 0xdf0000
    2650:	tstls	r1, r9, ror r4
    2654:	strdcs	r4, [r1, -ip]
    2658:	andgt	pc, r0, sp, asr #17
    265c:	ldrmi	r4, [r0], -r3, lsl #12
    2660:			; <UNDEFINED> instruction: 0xf7ff9a0b
    2664:	blls	2bcdac <__assert_fail@plt+0x2bb234>
    2668:			; <UNDEFINED> instruction: 0x463849dc
    266c:	strmi	lr, [r0, #-2509]	; 0xfffff633
    2670:	eorcs	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    2674:			; <UNDEFINED> instruction: 0xf0004479
    2678:	strb	pc, [r6, #2723]!	; 0xaa3	; <UNPREDICTABLE>
    267c:	bls	2692cc <__assert_fail@plt+0x267754>
    2680:			; <UNDEFINED> instruction: 0xd0564293
    2684:	subscs	sl, r4, #34816	; 0x8800
    2688:	ldrmi	r2, [r8], -r0, lsl #2
    268c:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2690:	stmdbge	ip, {r9, sp}
    2694:			; <UNDEFINED> instruction: 0x46034693
    2698:			; <UNDEFINED> instruction: 0x469a9813
    269c:	strbmi	r6, [r8], -r2
    26a0:	pkhbtmi	r9, r9, r2, lsl #30
    26a4:	stmdbcs	r0, {r0, r3, r4, r5, r9, sl, lr}
    26a8:	orrshi	pc, ip, r0
    26ac:	ldrbmi	r6, [r6], pc, lsl #16
    26b0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    26b4:	andvs	r4, sl, ip, lsl #12
    26b8:			; <UNDEFINED> instruction: 0xf85e463d
    26bc:	blcs	112d4 <__assert_fail@plt+0xf75c>
    26c0:	uxtab16mi	sp, ip, fp
    26c4:	ldrmi	fp, [r9], -r4, lsl #6
    26c8:	ands	pc, r4, sp, asr #17
    26cc:	strtmi	r4, [r3], -ip, asr #13
    26d0:	ldmdb	r3, {r1, r2, r3, r5, r7, r9, sl, lr}^
    26d4:	ldmdb	r1, {r1, r2, r8, r9, sl, sp, lr}^
    26d8:	adcmi	r4, pc, #25165824	; 0x1800000
    26dc:	adcmi	fp, r6, #8, 30
    26e0:			; <UNDEFINED> instruction: 0xf8ccbf35
    26e4:			; <UNDEFINED> instruction: 0xf8cc3000
    26e8:	ldrmi	r1, [ip], r0
    26ec:	svclt	0x0034468c
    26f0:	stmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    26f4:	svclt	0x00182900
    26f8:	mvnle	r2, r0, lsl #22
    26fc:			; <UNDEFINED> instruction: 0xf8dd4675
    2700:	stmdbcs	r0, {r2, r4, sp, lr, pc}
    2704:			; <UNDEFINED> instruction: 0x460bbf18
    2708:	andcc	pc, r0, ip, asr #17
    270c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    2710:			; <UNDEFINED> instruction: 0xf84e9c0c
    2714:	ldrb	r2, [r0, r4, lsl #24]
    2718:	svclt	0x00182d00
    271c:	eorvs	r4, r7, pc, lsr #12
    2720:	stmdavs	r4!, {r1, r5, r9, sl, lr}
    2724:	rsbvs	r6, r2, r3, lsr #16
    2728:	mvnsle	r2, r0, lsl #22
    272c:	eorvs	r9, r3, r9, lsl #22
    2730:	ldmib	sp, {r0, r1, r4, sl, ip, pc}^
    2734:	b	1402b94 <__assert_fail@plt+0x140101c>
    2738:	subsle	r0, r0, r1, lsl #6
    273c:	stcls	12, cr9, [r9, #-72]	; 0xffffffb8
    2740:	ldmdb	r4, {r1, r2, sp, lr, pc}^
    2744:	addsmi	r2, r9, #402653184	; 0x18000000
    2748:	addsmi	fp, r0, #8, 30
    274c:	stmdavs	r4!, {r1, r2, r3, ip, lr, pc}
    2750:	mvnsle	r4, ip, lsr #5
    2754:	andcs	r4, r5, #2654208	; 0x288000
    2758:	ldrbtmi	r2, [r9], #-0
    275c:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2760:	tstcs	r6, #3620864	; 0x374000
    2764:	andcs	r4, r1, r1, lsl #12
    2768:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    276c:			; <UNDEFINED> instruction: 0xf0004648
    2770:	strmi	pc, [r7], -r3, ror #31
    2774:			; <UNDEFINED> instruction: 0xf0002800
    2778:			; <UNDEFINED> instruction: 0x46268173
    277c:	ldmdaeq	r8, {r2, r5, r7, r8, ip, sp, lr, pc}
    2780:	svcpl	0x0008f856
    2784:	stmdavs	sp!, {sp, lr, pc}
    2788:			; <UNDEFINED> instruction: 0xd00e42b5
    278c:	ldccs	8, cr15, [r0], {84}	; 0x54
    2790:	bl	fe94efc0 <__assert_fail@plt+0xfe94d448>
    2794:			; <UNDEFINED> instruction: 0xf8d202c2
    2798:	blcs	e9e0 <__assert_fail@plt+0xce68>
    279c:			; <UNDEFINED> instruction: 0x4643d1f3
    27a0:			; <UNDEFINED> instruction: 0x46484639
    27a4:			; <UNDEFINED> instruction: 0xff9ef000
    27a8:	ldrtmi	lr, [r8], -sp, ror #15
    27ac:			; <UNDEFINED> instruction: 0xf7ff2400
    27b0:			; <UNDEFINED> instruction: 0x4638e95a
    27b4:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    27b8:	ldrbmi	lr, [r8, #1781]	; 0x6f5
    27bc:	strtmi	r4, [r1], -pc, lsr #12
    27c0:			; <UNDEFINED> instruction: 0xf1b8d906
    27c4:	svclt	0x000a0f14
    27c8:	bleq	4fe90c <__assert_fail@plt+0x4fcd94>
    27cc:	ldrbmi	r4, [r8], r3, asr #13
    27d0:	bl	ed4b8 <__assert_fail@plt+0xeb940>
    27d4:			; <UNDEFINED> instruction: 0xf8480888
    27d8:			; <UNDEFINED> instruction: 0x46391c58
    27dc:	strbmi	lr, [r8], -r3, ror #14
    27e0:			; <UNDEFINED> instruction: 0xffaaf000
    27e4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    27e8:	teqhi	sl, r0	; <UNPREDICTABLE>
    27ec:			; <UNDEFINED> instruction: 0xf8dd9e12
    27f0:	and	r8, r6, r4, lsr #32
    27f4:	stccc	8, cr15, [r4], {86}	; 0x56
    27f8:			; <UNDEFINED> instruction: 0x46484639
    27fc:	ldc2	0, cr15, [lr, #-0]
    2800:	strbmi	r6, [r6, #-2102]	; 0xfffff7ca
    2804:	ldmdbls	r4, {r0, r4, r6, r7, ip, lr, pc}
    2808:	andseq	pc, r8, #-2147483607	; 0x80000029
    280c:	rscsle	r2, r1, r0, lsl #18
    2810:			; <UNDEFINED> instruction: 0xf8504630
    2814:	addsmi	r3, r8, #8, 30
    2818:			; <UNDEFINED> instruction: 0xf856d0f2
    281c:			; <UNDEFINED> instruction: 0xf1044c10
    2820:	rsceq	r0, sp, sl, lsl #10
    2824:	and	r4, r2, sp, ror #4
    2828:	addsmi	r6, r8, #1769472	; 0x1b0000
    282c:	ldmdbpl	ip, {r3, r5, r6, r7, ip, lr, pc}^
    2830:	mvnsle	r4, r1, lsr #5
    2834:	svclt	0x0000e7de
    2838:	andeq	r5, r1, r8, ror r2
    283c:	andeq	r0, r0, r0, asr #3
    2840:	andeq	r3, r0, lr, ror #30
    2844:	andeq	r3, r0, ip, lsl #30
    2848:	andeq	r3, r0, r4, ror #29
    284c:	andeq	r5, r1, r0, lsr r2
    2850:	andeq	r1, r0, r3, asr #26
    2854:	andeq	r3, r0, r8, ror #29
    2858:	andeq	r5, r1, r2, lsr #8
    285c:	andeq	r3, r0, r8, asr #29
    2860:	andeq	r5, r1, ip, ror #7
    2864:	andeq	r5, r1, r4, ror #7
    2868:	ldrdeq	r5, [r1], -r0
    286c:			; <UNDEFINED> instruction: 0x000045b4
    2870:	andeq	r4, r0, r0, asr r2
    2874:	andeq	r4, r1, lr, lsr lr
    2878:	andeq	r5, r1, lr, asr #5
    287c:			; <UNDEFINED> instruction: 0x000152bc
    2880:	andeq	r0, r0, ip, ror #3
    2884:	andeq	r4, r1, r0, lsr sp
    2888:	andeq	r3, r0, lr, lsl sp
    288c:	andeq	r4, r0, r8, lsl r2
    2890:	andeq	r3, r0, r8, asr sp
    2894:	andeq	r4, r0, r6, lsr r0
    2898:	andeq	r0, r0, r4, ror #3
    289c:	andeq	r4, r0, r0, lsr r0
    28a0:	andeq	r0, r0, ip, asr #3
    28a4:	andeq	r3, r0, r0, lsl #25
    28a8:	andeq	r4, r1, lr, lsl #24
    28ac:	andeq	r3, r0, lr, ror #23
    28b0:	andeq	r4, r0, r4, lsl r1
    28b4:	andeq	r4, r0, ip, lsr r3
    28b8:	andeq	r5, r1, r4, asr #1
    28bc:	muleq	r0, lr, r9
    28c0:	andeq	r3, r0, r4, ror fp
    28c4:	andeq	r0, r0, r4, asr #3
    28c8:	andeq	r3, r0, lr, asr #30
    28cc:	andeq	r5, r1, ip, asr #32
    28d0:	andeq	r5, r1, r0, lsr #32
    28d4:	andeq	r0, r0, sp, lsr #26
    28d8:	strdeq	r4, [r1], -sl
    28dc:	andeq	r4, r1, r4, asr #31
    28e0:			; <UNDEFINED> instruction: 0x00014fb6
    28e4:	andeq	r3, r0, r0, ror #29
    28e8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    28ec:	andeq	r4, r1, ip, asr #30
    28f0:	andeq	r4, r1, r8, lsr pc
    28f4:	andeq	r4, r1, r2, asr #19
    28f8:	andeq	r4, r1, r0, lsl pc
    28fc:	andeq	r3, r0, r0, ror #15
    2900:	andeq	r4, r1, ip, lsr #29
    2904:	andeq	r4, r1, r8, lsr #28
    2908:	strdeq	r4, [r1], -r0
    290c:	andeq	r3, r0, r8, lsl #13
    2910:	andeq	r3, r0, r2, lsr #12
    2914:	andeq	r3, r0, ip, asr r6
    2918:	andeq	r4, r1, r0, lsl #16
    291c:	strdeq	r3, [r0], -r4
    2920:	andeq	r3, r0, ip, lsr #12
    2924:	andeq	r3, r0, r4, lsl r6
    2928:	strdeq	r3, [r0], -lr
    292c:	andeq	r3, r0, sl, ror #24
    2930:	andeq	r3, r0, r2, lsl #23
    2934:	ldrdeq	r0, [r0], -ip
    2938:	andeq	r3, r0, r2, lsl r8
    293c:	andeq	r4, r1, ip, asr r7
    2940:	strdeq	r3, [r0], -r0
    2944:	andeq	r3, r0, r0, lsl #16
    2948:	strdeq	r3, [r0], -r6
    294c:	strdeq	r3, [r0], -lr
    2950:	strdeq	r3, [r0], -r6
    2954:	andeq	r3, r0, r2, lsl r8
    2958:	andeq	r3, r0, lr, lsr #16
    295c:	andeq	r3, r0, sl, asr #16
    2960:	andeq	r3, r0, r2, ror r8
    2964:	andeq	r3, r0, sl, lsl #17
    2968:	andeq	r3, r0, sl, lsr #17
    296c:	andeq	r3, r0, sl, asr #17
    2970:	andeq	r3, r0, lr, ror #17
    2974:	andeq	r3, r0, sl, lsl r9
    2978:	andeq	r3, r0, lr, asr #18
    297c:	andeq	r3, r0, r6, asr r9
    2980:	andeq	r3, r0, r2, ror r9
    2984:	andeq	r3, r0, sl, asr #18
    2988:	andeq	r3, r0, r2, asr r9
    298c:	andeq	r3, r0, r4, ror #18
    2990:	andeq	r3, r0, r4, asr r9
    2994:	andeq	r3, r0, r6, ror #18
    2998:	andeq	r3, r0, sl, ror #7
    299c:			; <UNDEFINED> instruction: 0x000033ba
    29a0:	andeq	r3, r0, r6, asr r3
    29a4:	andeq	r3, r0, ip, lsl #7
    29a8:	andeq	r3, r0, r8, lsl sl
    29ac:			; <UNDEFINED> instruction: 0x000035b2
    29b0:	andeq	r4, r1, r8, ror sl
    29b4:	andeq	r4, r1, r4, asr sl
    29b8:	andeq	r4, r1, r2, asr sl
    29bc:	andeq	r4, r1, r8, lsr r8
    29c0:	andeq	r3, r0, r2, lsl r3
    29c4:	strdeq	r3, [r0], -lr
    29c8:	andeq	r3, r0, r8, ror #5
    29cc:	andeq	r3, r0, r6, ror #18
    29d0:	andeq	r4, r1, r6, ror #19
    29d4:	andeq	r3, r0, ip, asr r2
    29d8:	andeq	r3, r0, ip, lsr #5
    29dc:	andeq	r3, r0, r4, lsr #18
    29e0:	muleq	r0, r2, r8
    29e4:	strmi	r4, [r1], pc, lsl #12
    29e8:	ldrbmi	r4, [r4], lr, lsl #12
    29ec:			; <UNDEFINED> instruction: 0xd01a45b3
    29f0:	eormi	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    29f4:	stfged	f3, [ip, #-688]	; 0xfffffd50
    29f8:	smclt	64276	; 0xfb14
    29fc:	movwcs	lr, #26964	; 0x6954
    2a00:	tsteq	r6, r7, asr r9
    2a04:	svclt	0x00084299
    2a08:	svclt	0x00354290
    2a0c:	eorvs	r6, ip, pc, lsr #32
    2a10:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
    2a14:	strb	r6, [pc, sp, lsr #16]!
    2a18:	svclt	0x00182c00
    2a1c:	eorvs	r4, pc, r7, lsr #12
    2a20:	strcc	r9, [r1], -ip, lsl #30
    2a24:	blge	e3c9b4 <__assert_fail@plt+0xe3ae3c>
    2a28:	bl	e9a54 <__assert_fail@plt+0xe7edc>
    2a2c:			; <UNDEFINED> instruction: 0xf85b0b8b
    2a30:	stccs	12, cr5, [r0, #-352]	; 0xfffffea0
    2a34:	mrcge	4, 3, APSR_nzcv, cr0, cr15, {1}
    2a38:			; <UNDEFINED> instruction: 0xf43f2f00
    2a3c:	ldmdb	r5, {r0, r2, r3, r5, r6, r9, sl, fp, sp, pc}^
    2a40:	ldmdb	r7, {r1, r2, r8, r9, sp}^
    2a44:	addsmi	r0, r9, #-2147483647	; 0x80000001
    2a48:	addsmi	fp, r0, #8, 30
    2a4c:	eorvs	fp, r7, r5, lsr pc
    2a50:	rsbsvs	r6, ip, r5, lsr #32
    2a54:	svclt	0x0034606c
    2a58:	stmdavs	sp!, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
    2a5c:	strb	r6, [r8, r4, lsr #16]!
    2a60:	streq	pc, [fp], #-111	; 0xffffff91
    2a64:	stmdbmi	pc, {r0, r1, r2, r3, r4, r7, r8, sl, sp, lr, pc}	; <UNPREDICTABLE>
    2a68:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2a6c:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    2a70:	strmi	r4, [r1], -r2, lsr #12
    2a74:			; <UNDEFINED> instruction: 0xf7fe2020
    2a78:	stmdbmi	fp, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
    2a7c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2a80:	mcr	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2a84:	andcs	r4, r1, r1, lsl #12
    2a88:	mrc	7, 5, APSR_nzcv, cr14, cr14, {7}
    2a8c:	mrc	7, 5, APSR_nzcv, cr0, cr14, {7}
    2a90:	andcs	r4, r5, #98304	; 0x18000
    2a94:	ldrbtmi	r2, [r9], #-0
    2a98:	mrc	7, 4, APSR_nzcv, cr12, cr14, {7}
    2a9c:	andcs	r4, r1, r1, lsl #12
    2aa0:	svc	0x00c8f7fe
    2aa4:	andeq	r3, r0, lr, asr #9
    2aa8:	muleq	r0, sl, r4
    2aac:	andeq	r3, r0, r6, lsr r4
    2ab0:	bleq	3ebf4 <__assert_fail@plt+0x3d07c>
    2ab4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2ab8:	strbtmi	fp, [sl], -r2, lsl #24
    2abc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2ac0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2ac4:	ldrmi	sl, [sl], #776	; 0x308
    2ac8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2acc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2ad0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2ad4:			; <UNDEFINED> instruction: 0xf85a4b06
    2ad8:	stmdami	r6, {r0, r1, ip, sp}
    2adc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2ae0:	mcr	7, 7, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2ae4:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ae8:	andeq	r4, r1, r4, lsr #6
    2aec:			; <UNDEFINED> instruction: 0x000001b4
    2af0:	ldrdeq	r0, [r0], -r8
    2af4:	andeq	r0, r0, r0, ror #3
    2af8:	ldr	r3, [pc, #20]	; 2b14 <__assert_fail@plt+0xf9c>
    2afc:	ldr	r2, [pc, #20]	; 2b18 <__assert_fail@plt+0xfa0>
    2b00:	add	r3, pc, r3
    2b04:	ldr	r2, [r3, r2]
    2b08:	cmp	r2, #0
    2b0c:	bxeq	lr
    2b10:	b	18e0 <__gmon_start__@plt>
    2b14:	andeq	r4, r1, r4, lsl #6
    2b18:	ldrdeq	r0, [r0], -r4
    2b1c:	blmi	1d4b3c <__assert_fail@plt+0x1d2fc4>
    2b20:	bmi	1d3d08 <__assert_fail@plt+0x1d2190>
    2b24:	addmi	r4, r3, #2063597568	; 0x7b000000
    2b28:	andle	r4, r3, sl, ror r4
    2b2c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2b30:	ldrmi	fp, [r8, -r3, lsl #2]
    2b34:	svclt	0x00004770
    2b38:	andeq	r4, r1, ip, ror #9
    2b3c:	andeq	r4, r1, r8, ror #9
    2b40:	andeq	r4, r1, r0, ror #5
    2b44:			; <UNDEFINED> instruction: 0x000001bc
    2b48:	stmdbmi	r9, {r3, fp, lr}
    2b4c:	bmi	253d34 <__assert_fail@plt+0x2521bc>
    2b50:	bne	253d3c <__assert_fail@plt+0x2521c4>
    2b54:	svceq	0x00cb447a
    2b58:			; <UNDEFINED> instruction: 0x01a1eb03
    2b5c:	andle	r1, r3, r9, asr #32
    2b60:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2b64:	ldrmi	fp, [r8, -r3, lsl #2]
    2b68:	svclt	0x00004770
    2b6c:	andeq	r4, r1, r0, asr #9
    2b70:			; <UNDEFINED> instruction: 0x000144bc
    2b74:			; <UNDEFINED> instruction: 0x000142b4
    2b78:	andeq	r0, r0, r8, ror #3
    2b7c:	blmi	2affa4 <__assert_fail@plt+0x2ae42c>
    2b80:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2b84:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2b88:	blmi	27113c <__assert_fail@plt+0x26f5c4>
    2b8c:	ldrdlt	r5, [r3, -r3]!
    2b90:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2b94:			; <UNDEFINED> instruction: 0xf7fe6818
    2b98:			; <UNDEFINED> instruction: 0xf7ffeda2
    2b9c:	blmi	1c2aa0 <__assert_fail@plt+0x1c0f28>
    2ba0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2ba4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2ba8:	andeq	r4, r1, sl, lsl #9
    2bac:	andeq	r4, r1, r4, lsl #5
    2bb0:			; <UNDEFINED> instruction: 0x000001b8
    2bb4:	andeq	r4, r1, lr, ror #8
    2bb8:	andeq	r4, r1, sl, ror #8
    2bbc:	svclt	0x0000e7c4
    2bc0:	bmi	72fc00 <__assert_fail@plt+0x72e088>
    2bc4:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    2bc8:	addlt	fp, r3, r0, ror r5
    2bcc:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    2bd0:	movwls	r6, #6171	; 0x181b
    2bd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2bd8:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    2bdc:	blmi	62f064 <__assert_fail@plt+0x62d4ec>
    2be0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2be4:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    2be8:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    2bec:	strtmi	sl, [sl], -r8, lsl #22
    2bf0:	stmdavs	r0!, {r0, r8, sp}
    2bf4:			; <UNDEFINED> instruction: 0xf7fe9300
    2bf8:	stmdavs	r1!, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    2bfc:			; <UNDEFINED> instruction: 0xf7fe200a
    2c00:	bmi	47e8e8 <__assert_fail@plt+0x47cd70>
    2c04:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    2c08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c0c:	subsmi	r9, sl, r1, lsl #22
    2c10:	andlt	sp, r3, lr, lsl #2
    2c14:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    2c18:	ldrbmi	fp, [r0, -r3]!
    2c1c:	strmi	r4, [r3], -r9, lsl #28
    2c20:	tstcs	r1, sl, lsl #20
    2c24:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    2c28:			; <UNDEFINED> instruction: 0xf7fe6820
    2c2c:	ldrb	lr, [sp, ip, ror #29]
    2c30:	ldcl	7, cr15, [lr, #1016]	; 0x3f8
    2c34:	andeq	r4, r1, r2, asr #4
    2c38:	andeq	r0, r0, r0, asr #3
    2c3c:	andeq	r4, r1, lr, lsr #4
    2c40:	andeq	r4, r1, r0, lsr r4
    2c44:	andeq	r0, r0, ip, asr #3
    2c48:	andeq	r4, r1, r2, lsl #4
    2c4c:	andeq	r2, r0, r6, ror #24
    2c50:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    2c54:	ldcmi	0, cr11, [r3], {130}	; 0x82
    2c58:	ldmdbmi	r3, {r2, r8, r9, fp, sp, pc}
    2c5c:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    2c60:	blcs	140db4 <__assert_fail@plt+0x13f23c>
    2c64:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    2c68:	stmdavs	r9, {r0, r4, sl, fp, lr}
    2c6c:			; <UNDEFINED> instruction: 0xf04f9101
    2c70:	movwls	r0, #256	; 0x100
    2c74:	stmdbpl	r4, {r0, r8, sp}
    2c78:			; <UNDEFINED> instruction: 0xf7fe6820
    2c7c:	stmdavs	r1!, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
    2c80:			; <UNDEFINED> instruction: 0xf7fe200a
    2c84:	bmi	2fe864 <__assert_fail@plt+0x2fccec>
    2c88:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2c8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c90:	subsmi	r9, sl, r1, lsl #22
    2c94:	andlt	sp, r2, r4, lsl #2
    2c98:			; <UNDEFINED> instruction: 0x4010e8bd
    2c9c:	ldrbmi	fp, [r0, -r4]!
    2ca0:	stc	7, cr15, [r6, #1016]!	; 0x3f8
    2ca4:	andeq	r4, r1, ip, lsr #3
    2ca8:	andeq	r0, r0, r0, asr #3
    2cac:	andeq	r4, r1, r2, lsr #3
    2cb0:	andeq	r0, r0, ip, asr #3
    2cb4:	andeq	r4, r1, lr, ror r1
    2cb8:	tstcs	r1, lr, lsl #8
    2cbc:	addlt	fp, r2, r0, lsl #10
    2cc0:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2cc4:			; <UNDEFINED> instruction: 0xf8dfab03
    2cc8:	ldrbtmi	ip, [lr], #80	; 0x50
    2ccc:	blcs	140e20 <__assert_fail@plt+0x13f2a8>
    2cd0:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    2cd4:	ldrdgt	pc, [r0], -ip
    2cd8:	andgt	pc, r4, sp, asr #17
    2cdc:	stceq	0, cr15, [r0], {79}	; 0x4f
    2ce0:			; <UNDEFINED> instruction: 0xf7fe9300
    2ce4:	stmdacs	r0, {r1, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    2ce8:	bmi	339920 <__assert_fail@plt+0x337da8>
    2cec:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    2cf0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2cf4:	subsmi	r9, sl, r1, lsl #22
    2cf8:	andlt	sp, r2, r9, lsl #2
    2cfc:	bl	140e78 <__assert_fail@plt+0x13f300>
    2d00:	ldrbmi	fp, [r0, -r3]!
    2d04:	andcs	r4, r1, r6, lsl #18
    2d08:			; <UNDEFINED> instruction: 0xf7fe4479
    2d0c:			; <UNDEFINED> instruction: 0xf7feed7e
    2d10:	svclt	0x0000ed70
    2d14:	andeq	r4, r1, lr, lsr r1
    2d18:	andeq	r0, r0, r0, asr #3
    2d1c:	andeq	r4, r1, sl, lsl r1
    2d20:	andeq	r2, r0, ip, lsl #23
    2d24:	mvnsmi	lr, sp, lsr #18
    2d28:	ldcmi	3, cr11, [r8], {48}	; 0x30
    2d2c:	cfmsub32mi	mvax0, mvfx4, mvfx8, mvfx15
    2d30:	ldrbtmi	r4, [ip], #-1664	; 0xfffff980
    2d34:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
    2d38:	and	r3, r1, r0, lsr #8
    2d3c:	stcvs	8, cr15, [r0], #-336	; 0xfffffeb0
    2d40:			; <UNDEFINED> instruction: 0x4631463a
    2d44:			; <UNDEFINED> instruction: 0xf7fe4640
    2d48:	stmdblt	r8, {r1, r2, r3, r9, sl, fp, sp, lr, pc}
    2d4c:	strdlt	r5, [r3, r3]
    2d50:	strtcc	r3, [r0], #-1281	; 0xfffffaff
    2d54:	mvnsle	r2, fp, lsl #26
    2d58:	andcs	r4, r5, #229376	; 0x38000
    2d5c:	ldrbtmi	r2, [r9], #-0
    2d60:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    2d64:			; <UNDEFINED> instruction: 0xf7fe4641
    2d68:			; <UNDEFINED> instruction: 0xf04fedf2
    2d6c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2d70:			; <UNDEFINED> instruction: 0x462881f0
    2d74:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2d78:	sbcscs	r4, r7, #7168	; 0x1c00
    2d7c:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    2d80:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2d84:			; <UNDEFINED> instruction: 0xf7fe4478
    2d88:	svclt	0x0000eef8
    2d8c:	andeq	r3, r1, sl, ror sp
    2d90:	andeq	r2, r0, r6, ror fp
    2d94:	andeq	r2, r0, lr, ror #22
    2d98:	andeq	r3, r0, r4, lsl #9
    2d9c:	andeq	r2, r0, lr, lsr #22
    2da0:	andeq	r2, r0, r0, asr #22
    2da4:			; <UNDEFINED> instruction: 0x460db538
    2da8:	strmi	r4, [r4], -fp, lsl #18
    2dac:			; <UNDEFINED> instruction: 0xf7fe4479
    2db0:	stmdblt	r8, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
    2db4:	ldclt	0, cr2, [r8, #-0]
    2db8:			; <UNDEFINED> instruction: 0xf7fe4620
    2dbc:	stmdacs	r0, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
    2dc0:			; <UNDEFINED> instruction: 0x4620d0f8
    2dc4:	ldcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    2dc8:			; <UNDEFINED> instruction: 0xf7fe4629
    2dcc:	blx	fec3dfdc <__assert_fail@plt+0xfec3c464>
    2dd0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    2dd4:	svclt	0x0000bd38
    2dd8:	andeq	r2, r0, r4, lsr fp
    2ddc:	svcmi	0x00f0e92d
    2de0:	cfstr32pl	mvfx15, [r4, #-692]	; 0xfffffd4c
    2de4:			; <UNDEFINED> instruction: 0xf8dfb08f
    2de8:			; <UNDEFINED> instruction: 0x460c341c
    2dec:	ldrne	pc, [r8], #-2271	; 0xfffff721
    2df0:	ldrbtmi	r9, [fp], #-2
    2df4:	ldreq	pc, [r4], #-2271	; 0xfffff721
    2df8:	andpl	pc, r4, #54525952	; 0x3400000
    2dfc:	eorscc	r6, r4, #1769472	; 0x1b0000
    2e00:			; <UNDEFINED> instruction: 0xf8df4478
    2e04:	stmdapl	r1, {r2, r3, sl, ip, pc}^
    2e08:	stmdavs	r9, {r0, r3, r4, r5, r6, r7, sl, lr}
    2e0c:			; <UNDEFINED> instruction: 0xf04f6011
    2e10:	ldrbeq	r0, [sl, -r0, lsl #2]
    2e14:	rschi	pc, pc, r0, lsl #2
    2e18:	bvc	fe740254 <__assert_fail@plt+0xfe73e6dc>
    2e1c:			; <UNDEFINED> instruction: 0xf1aa4afd
    2e20:	vst3.8	{d16,d18,d20}, [pc], r4
    2e24:	ldrbtmi	r5, [sl], #-768	; 0xfffffd00
    2e28:	strls	r4, [r1], #-1561	; 0xfffff9e7
    2e2c:	andls	r4, r0, #40, 12	; 0x2800000
    2e30:			; <UNDEFINED> instruction: 0xf7fe2201
    2e34:			; <UNDEFINED> instruction: 0x4628ee90
    2e38:	ldc	7, cr15, [r0, #-1016]	; 0xfffffc08
    2e3c:	stmdacs	r0, {r2, r9, sl, lr}
    2e40:	rscshi	pc, r2, r0
    2e44:	andcs	r2, r1, r0, lsr #3
    2e48:	stc	7, cr15, [r4], #-1016	; 0xfffffc08
    2e4c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2e50:	adcshi	pc, r0, r0
    2e54:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    2e58:			; <UNDEFINED> instruction: 0xf8c54620
    2e5c:	mcrge	0, 0, r3, cr14, cr8, {4}
    2e60:	mcr	7, 1, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2e64:			; <UNDEFINED> instruction: 0x46014632
    2e68:			; <UNDEFINED> instruction: 0xf7fe2003
    2e6c:	stmdacs	r0, {r5, r6, r7, sl, fp, sp, lr, pc}
    2e70:	rschi	pc, lr, r0
    2e74:			; <UNDEFINED> instruction: 0xf7fe4620
    2e78:	stmibmi	r7!, {r1, r3, r4, r9, sl, fp, sp, lr, pc}^
    2e7c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    2e80:	ldcl	7, cr15, [lr, #-1016]	; 0xfffffc08
    2e84:	vmlal.s8	q9, d0, d0
    2e88:	stmibmi	r4!, {r0, r1, r3, r4, r7, pc}^
    2e8c:			; <UNDEFINED> instruction: 0xf7fe4479
    2e90:	strdls	lr, [r3], -r4
    2e94:			; <UNDEFINED> instruction: 0xf0002800
    2e98:	svcne	0x00378093
    2e9c:	movwls	sl, #27432	; 0x6b28
    2ea0:	blls	cb6d0 <__assert_fail@plt+0xc9b58>
    2ea4:	stmdbls	r6, {r3, r4, r5, r9, sl, lr}
    2ea8:	stceq	0, cr15, [r0], {79}	; 0x4f
    2eac:	adcgt	pc, r0, sp, asr #17
    2eb0:	stcgt	8, cr15, [r4], {70}	; 0x46
    2eb4:	stc	7, cr15, [r0], {254}	; 0xfe
    2eb8:	vmlal.s8	q9, d0, d0
    2ebc:			; <UNDEFINED> instruction: 0xf85680ec
    2ec0:			; <UNDEFINED> instruction: 0x21298c04
    2ec4:			; <UNDEFINED> instruction: 0xf7fe4640
    2ec8:	strmi	lr, [r6], -r2, asr #27
    2ecc:	cfmadd32cs	mvax2, mvfx4, mvfx0, mvfx0
    2ed0:	adcshi	pc, r0, r0
    2ed4:			; <UNDEFINED> instruction: 0x462a49d2
    2ed8:			; <UNDEFINED> instruction: 0xf7fe4479
    2edc:	stmdacs	r1, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
    2ee0:	adchi	pc, r7, r0, asr #32
    2ee4:			; <UNDEFINED> instruction: 0x1d2b49cf
    2ee8:	andeq	pc, ip, #1073741825	; 0x40000001
    2eec:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2ef0:	stcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    2ef4:	ldmdavs	r8!, {r1, fp, sp}
    2ef8:	addshi	pc, ip, r0, asr #32
    2efc:	stc	7, cr15, [ip], #-1016	; 0xfffffc08
    2f00:			; <UNDEFINED> instruction: 0xf1059902
    2f04:	bmi	ff20484c <__assert_fail@plt+0xff202cd4>
    2f08:	bleq	7f04c <__assert_fail@plt+0x7d4d4>
    2f0c:			; <UNDEFINED> instruction: 0xf1014bc7
    2f10:	stmibmi	r7, {r5, fp}^
    2f14:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2f18:	adcsvc	pc, r0, #8388608	; 0x800000
    2f1c:	movwcc	r4, #33913	; 0x8479
    2f20:	stmdbpl	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2f24:			; <UNDEFINED> instruction: 0xf8dd9105
    2f28:	andls	r9, r4, #24
    2f2c:	and	r9, lr, sl, lsl #6
    2f30:	tstcs	r8, #3555328	; 0x364000
    2f34:	movwcs	lr, #59718	; 0xe946
    2f38:	svceq	0x0002f1bb
    2f3c:	adcshi	pc, r8, r0
    2f40:	svceq	0x0007f1bb
    2f44:	addhi	pc, ip, r0
    2f48:			; <UNDEFINED> instruction: 0xf10b3608
    2f4c:			; <UNDEFINED> instruction: 0xf8580b01
    2f50:	stmib	r6, {r2, r8, r9, fp, ip, sp}^
    2f54:	blcs	1c75c <__assert_fail@plt+0x1abe4>
    2f58:			; <UNDEFINED> instruction: 0x4620d0f2
    2f5c:	ldreq	pc, [r0, -sl, lsr #3]!
    2f60:	stc	7, cr15, [r4, #1016]!	; 0x3f8
    2f64:	stmdbls	r5, {r2, r8, r9, fp, ip, pc}
    2f68:	addeq	lr, fp, #3072	; 0xc00
    2f6c:			; <UNDEFINED> instruction: 0xf8522310
    2f70:	tstls	r0, r4, lsl #24
    2f74:	andls	r4, r1, #26214400	; 0x1900000
    2f78:	strmi	r2, [r5], -r1, lsl #4
    2f7c:			; <UNDEFINED> instruction: 0xf7fe4638
    2f80:	andcs	lr, r0, sl, ror #27
    2f84:	andls	r4, r0, r9, lsr #12
    2f88:			; <UNDEFINED> instruction: 0x464b463a
    2f8c:			; <UNDEFINED> instruction: 0xf7fe2003
    2f90:	stmdacs	r0, {r3, r6, sl, fp, sp, lr, pc}
    2f94:			; <UNDEFINED> instruction: 0xf7fed0cc
    2f98:	stmdavs	r3, {r5, r6, r7, sl, fp, sp, lr, pc}
    2f9c:	andeq	pc, r2, #35	; 0x23
    2fa0:	svclt	0x00182b0d
    2fa4:	sbcle	r2, r7, r0, lsl #20
    2fa8:	subsmi	r9, lr, #8, 26	; 0x200
    2fac:			; <UNDEFINED> instruction: 0xf7fe9803
    2fb0:	and	lr, r9, r0, lsr sp
    2fb4:	adccs	r4, r0, #2605056	; 0x27c000
    2fb8:	ldrbtmi	r2, [r9], #-1
    2fbc:	stc	7, cr15, [r4], #-1016	; 0xfffffc08
    2fc0:	stcl	7, cr15, [sl], {254}	; 0xfe
    2fc4:	rsbsmi	r6, r6, #393216	; 0x60000
    2fc8:			; <UNDEFINED> instruction: 0xf7fe4620
    2fcc:	mcrcs	13, 0, lr, cr0, cr8, {5}
    2fd0:	ldmibmi	r9, {r1, r3, r4, r5, r8, ip, lr, pc}
    2fd4:	movwpl	pc, #17677	; 0x450d	; <UNPREDICTABLE>
    2fd8:	teqcc	r4, #569344	; 0x8b000
    2fdc:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    2fe0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    2fe4:			; <UNDEFINED> instruction: 0xf0404051
    2fe8:	ldrtmi	r8, [r0], -fp, lsl #2
    2fec:	cfstr32pl	mvfx15, [r4, #-52]	; 0xffffffcc
    2ff0:	pop	{r0, r1, r2, r3, ip, sp, pc}
    2ff4:	blmi	fe466fbc <__assert_fail@plt+0xfe465444>
    2ff8:			; <UNDEFINED> instruction: 0xf8594d91
    2ffc:	ldrbtmi	r3, [sp], #-3
    3000:			; <UNDEFINED> instruction: 0xf7fe681e
    3004:	stmibmi	pc, {r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    3008:	ldrbtmi	r4, [r9], #-2703	; 0xfffff571
    300c:	tstls	r1, r0, lsl #10
    3010:	tstcs	r1, sl, ror r4
    3014:	ldrtmi	r4, [r0], -r3, lsl #12
    3018:	ldcl	7, cr15, [r4], #1016	; 0x3f8
    301c:	strtmi	r4, [r1], -fp, lsl #17
    3020:			; <UNDEFINED> instruction: 0xf7ff4478
    3024:	usat	pc, #23, r5, lsl #28	; <UNPREDICTABLE>
    3028:	ldc	7, cr15, [r6], {254}	; 0xfe
    302c:	rsbsmi	r6, r6, #393216	; 0x60000
    3030:	ldmdavs	r8!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    3034:	bl	fe441034 <__assert_fail@plt+0xfe43f4bc>
    3038:			; <UNDEFINED> instruction: 0xf7fe9803
    303c:	strtmi	lr, [r0], -sl, ror #25
    3040:	ldreq	pc, [r5], -pc, rrx
    3044:	ldcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    3048:			; <UNDEFINED> instruction: 0xf7fe4628
    304c:	strb	lr, [r0, r6, lsl #23]
    3050:	ldmibvs	r1!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}
    3054:			; <UNDEFINED> instruction: 0x6129447b
    3058:			; <UNDEFINED> instruction: 0xf0006858
    305c:	str	pc, [r9, -r3, lsl #27]
    3060:	ldmib	sp, {r2, r3, r4, r5, r6, r8, r9, fp, lr}^
    3064:	ldrbtmi	r5, [fp], #-2312	; 0xfffff6f8
    3068:	streq	pc, [r8, r5, lsl #2]
    306c:	stmib	r5, {r0, r1, r3, r4, fp, sp, lr}^
    3070:	ldrbeq	r7, [fp, -r2, lsr #14]
    3074:	bls	b817c <__assert_fail@plt+0xb6604>
    3078:	stmdals	r3, {r9, sl, sp}
    307c:			; <UNDEFINED> instruction: 0xf8c56853
    3080:	subsvs	r2, r7, r8, lsl #1
    3084:	addcc	pc, ip, r5, asr #17
    3088:			; <UNDEFINED> instruction: 0xf7fe601f
    308c:	strtmi	lr, [r0], -r2, asr #25
    3090:	ldcl	7, cr15, [r4, #-1016]	; 0xfffffc08
    3094:			; <UNDEFINED> instruction: 0xf7fee79d
    3098:	stmdavs	r7, {r5, r6, sl, fp, sp, lr, pc}
    309c:	stceq	8, cr15, [r4], {86}	; 0x56
    30a0:	bl	16c10a0 <__assert_fail@plt+0x16bf528>
    30a4:	svclt	0x00c82f00
    30a8:			; <UNDEFINED> instruction: 0xf73f427e
    30ac:			; <UNDEFINED> instruction: 0xe727af7f
    30b0:			; <UNDEFINED> instruction: 0xf7fe4620
    30b4:	bls	23e4ac <__assert_fail@plt+0x23c934>
    30b8:	ldmib	r2, {r0, r1, r2, r5, r6, r8, r9, fp, lr}^
    30bc:	ldrbtmi	r1, [fp], #-520	; 0xfffffdf8
    30c0:	andne	lr, r6, #3358720	; 0x334000
    30c4:	svcne	0x0008f853
    30c8:	mlasle	r1, r9, r2, r4
    30cc:			; <UNDEFINED> instruction: 0xf8dd46a6
    30d0:	ldmib	sp, {r3, r5, lr, pc}^
    30d4:	and	r4, r2, r6, lsl #10
    30d8:	strbmi	r6, [r1, #-2057]!	; 0xfffff7f7
    30dc:	ldmdb	r1, {r0, r1, r2, r5, ip, lr, pc}^
    30e0:	addsmi	r2, sp, #201326592	; 0xc000000
    30e4:	addsmi	fp, r4, #8, 30
    30e8:			; <UNDEFINED> instruction: 0xf851d1f6
    30ec:	ldrbtmi	r5, [r4], -r4, lsl #24
    30f0:			; <UNDEFINED> instruction: 0xf8c39b08
    30f4:			; <UNDEFINED> instruction: 0xe7275098
    30f8:	vmovmi.s8	r4, d8[2]
    30fc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3100:			; <UNDEFINED> instruction: 0xf8d3447e
    3104:			; <UNDEFINED> instruction: 0xf7fe8000
    3108:	ldmdbmi	r5, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    310c:	ldrbtmi	r4, [r9], #-2645	; 0xfffff5ab
    3110:	tstls	r1, r0, lsl #12
    3114:	tstcs	r1, sl, ror r4
    3118:	strbmi	r4, [r0], -r3, lsl #12
    311c:	ldcl	7, cr15, [r2], #-1016	; 0xfffffc08
    3120:	stmdavs	sl!, {r0, r4, r6, r8, fp, lr}
    3124:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3128:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    312c:	ldrbtmi	lr, [r4], -r3, lsr #15
    3130:	ldrbtmi	r4, [sp], #-3406	; 0xfffff2b2
    3134:	blcs	1d1e8 <__assert_fail@plt+0x1b670>
    3138:	stmdbmi	sp, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, lr, pc}^
    313c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    3140:	bl	fffc1140 <__assert_fail@plt+0xfffbf5c8>
    3144:	movwls	r1, #48643	; 0xbe03
    3148:	blle	15949b0 <__assert_fail@plt+0x1592e38>
    314c:	andscs	r2, ip, #0, 6
    3150:			; <UNDEFINED> instruction: 0x463961b8
    3154:			; <UNDEFINED> instruction: 0xf04f743b
    3158:	stmdavs	r8!, {r1, r3, r4, r6, sl, fp}
    315c:	sfmeq	f7, 1, [r1], {192}	; 0xc0
    3160:			; <UNDEFINED> instruction: 0xf8c7603a
    3164:			; <UNDEFINED> instruction: 0xf04fc004
    3168:	vmull.s8	q8, d0, d8
    316c:			; <UNDEFINED> instruction: 0xf8c70c03
    3170:			; <UNDEFINED> instruction: 0xf7fec014
    3174:	movwcs	lr, #3294	; 0xcde
    3178:	blle	ecd180 <__assert_fail@plt+0xecb608>
    317c:	eorcs	r6, ip, #40, 16	; 0x280000
    3180:			; <UNDEFINED> instruction: 0xf7fe4639
    3184:	stmdacs	r0, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
    3188:	stmdacs	pc, {r2, r4, r5, r8, r9, fp, ip, lr, pc}	; <UNPREDICTABLE>
    318c:	ldmdavs	fp!, {r1, r4, r5, r8, sl, fp, ip, lr, pc}
    3190:	stmdble	pc!, {r0, r1, r2, r3, r8, r9, fp, sp}	; <UNPREDICTABLE>
    3194:			; <UNDEFINED> instruction: 0xd32d4298
    3198:	bcs	1625488 <__assert_fail@plt+0x1623910>
    319c:	blcc	53764c <__assert_fail@plt+0x535ad4>
    31a0:	fstmdbxle	r7!, {d2}	;@ Deprecated
    31a4:	bcs	e5c94 <__assert_fail@plt+0xe411c>
    31a8:	addsmi	sp, r3, #36, 18	; 0x90000
    31ac:	bhi	ffef9e3c <__assert_fail@plt+0xffef82c4>
    31b0:	tstle	pc, r1, lsl #22
    31b4:	stmdals	fp, {r0, r2, r3, r4, r5, r7, r8, fp, sp, lr}
    31b8:	ldc	7, cr15, [r4], #1016	; 0x3f8
    31bc:	andcs	r2, r1, r8, lsl r1
    31c0:	b	1a411c0 <__assert_fail@plt+0x1a3f648>
    31c4:	stmdbmi	fp!, {r3, r5, r8, fp, ip, sp, pc}
    31c8:	andcs	r2, r1, r8, lsl r2
    31cc:			; <UNDEFINED> instruction: 0xf7fe4479
    31d0:	blmi	a7de48 <__assert_fail@plt+0xa7c2d0>
    31d4:	streq	pc, [ip, -r0, lsl #2]
    31d8:	andne	lr, r6, #3620864	; 0x374000
    31dc:	addvs	r4, r5, fp, ror r4
    31e0:	andne	lr, r0, #192, 18	; 0x300000
    31e4:			; <UNDEFINED> instruction: 0xf852461a
    31e8:	addsvs	r1, pc, r8, lsl #30
    31ec:	stmib	r0, {r0, r1, r2, r3, r6, sp, lr}^
    31f0:	ldrb	r1, [sp, -r3, lsl #4]!
    31f4:	streq	pc, [r1, #-111]	; 0xffffff91
    31f8:			; <UNDEFINED> instruction: 0xf06fe7dd
    31fc:	ldrb	r0, [sp, r1, lsl #10]
    3200:	b	ffdc1200 <__assert_fail@plt+0xffdbf688>
    3204:	andeq	r4, r1, lr, lsl r2
    3208:	andeq	r0, r0, r0, asr #3
    320c:	andeq	r4, r1, r8
    3210:	andeq	r4, r1, r0
    3214:	andeq	r2, r0, lr, ror #21
    3218:			; <UNDEFINED> instruction: 0x00002abe
    321c:			; <UNDEFINED> instruction: 0x00002ab8
    3220:	andeq	r2, r0, r0, ror sl
    3224:	andeq	r2, r0, r2, ror #20
    3228:	muleq	r1, r8, fp
    322c:	strdeq	r4, [r1], -sl
    3230:	andeq	r2, r0, r4, asr #20
    3234:	andeq	r2, r0, r6, ror #18
    3238:	andeq	r3, r1, ip, lsr #28
    323c:	andeq	r0, r0, ip, asr #3
    3240:	andeq	r2, r0, r2, lsl #18
    3244:	andeq	r2, r0, lr, ror #17
    3248:	ldrdeq	r2, [r0], -r8
    324c:	andeq	r2, r0, r8, ror #17
    3250:			; <UNDEFINED> instruction: 0x00013fbc
    3254:	andeq	r3, r1, sl, lsr #31
    3258:	andeq	r3, r1, r2, asr pc
    325c:	andeq	r2, r0, r0, lsl #16
    3260:	andeq	r2, r0, sl, ror #15
    3264:	ldrdeq	r2, [r0], -r4
    3268:	andeq	r2, r0, sl, asr #16
    326c:	ldrdeq	r3, [r1], -r2
    3270:	andeq	r2, r0, sl, lsr #16
    3274:	andeq	r2, r0, r4, asr r7
    3278:	andeq	r3, r1, r4, lsr lr
    327c:	svcmi	0x00f0e92d
    3280:	blhi	13e73c <__assert_fail@plt+0x13cbc4>
    3284:	mulls	r8, r1, r0
    3288:	stmibmi	pc!, {r3, r9, sl, lr}^	; <UNPREDICTABLE>
    328c:	blmi	ffbe7ea8 <__assert_fail@plt+0xffbe6330>
    3290:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    3294:	movwls	r6, #63515	; 0xf81b
    3298:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    329c:	bcs	27abc <__assert_fail@plt+0x25f44>
    32a0:	bichi	pc, r5, r0
    32a4:			; <UNDEFINED> instruction: 0xf0002800
    32a8:	blls	22398c <__assert_fail@plt+0x221e14>
    32ac:	umaalcc	pc, r0, r3, r8	; <UNPREDICTABLE>
    32b0:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
    32b4:	ldrmi	fp, [r9], -r8, lsl #30
    32b8:	msrhi	SPSR_x, r0, asr #32
    32bc:	b	fffc12bc <__assert_fail@plt+0xfffbf744>
    32c0:	stmdacs	r0, {r7, r9, sl, lr}
    32c4:	orrhi	pc, sp, r0
    32c8:	ldrbtmi	r4, [fp], #-3041	; 0xfffff41f
    32cc:	bcs	1d73c <__assert_fail@plt+0x1bbc4>
    32d0:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
    32d4:	movwls	r2, #12800	; 0x3200
    32d8:			; <UNDEFINED> instruction: 0x46134614
    32dc:	bmi	ff767b10 <__assert_fail@plt+0xff765f98>
    32e0:	andls	r4, r9, #2046820352	; 0x7a000000
    32e4:	ldrbtmi	r4, [sl], #-2780	; 0xfffff524
    32e8:	bcs	43eb10 <__assert_fail@plt+0x43cf98>
    32ec:	ldrbtmi	r4, [sl], #-2779	; 0xfffff525
    32f0:	bcs	fe43eb18 <__assert_fail@plt+0xfe43cfa0>
    32f4:	bl	a9b08 <__assert_fail@plt+0xa7f90>
    32f8:	ldmdbvs	fp, {r0, r1, r7, r8, r9}^
    32fc:	vqrdmulh.s<illegal width 8>	d2, d0, d10
    3300:	blcs	2a38e8 <__assert_fail@plt+0x2a1d70>
    3304:	ldm	pc, {r0, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3308:	addseq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
    330c:	adceq	r0, r7, pc, ror r0
    3310:	umlalseq	r0, r9, ip, r0
    3314:	sbceq	r0, sp, r4, ror r0
    3318:	rscseq	r0, r5, r3, asr #1
    331c:	andeq	r0, fp, fp, rrx
    3320:	andcs	r9, r0, r8, lsl #20
    3324:			; <UNDEFINED> instruction: 0xf8df4605
    3328:	mcr	3, 0, sl, cr9, cr8, {1}
    332c:			; <UNDEFINED> instruction: 0xf8928a10
    3330:	ldrbtmi	r3, [sl], #64	; 0x40
    3334:	ldrdlt	pc, [r4], #-130	; 0xffffff7e
    3338:	svceq	0x0040f013
    333c:	movwls	sl, #19213	; 0x4b0d
    3340:			; <UNDEFINED> instruction: 0x272cbf14
    3344:			; <UNDEFINED> instruction: 0xf7fe270a
    3348:	blls	1bdc38 <__assert_fail@plt+0x1bc0c0>
    334c:	strls	r4, [sp, #-1721]	; 0xfffff947
    3350:	ldmib	r3, {r0, r3, r4, r7, fp, sp, lr}^
    3354:	stmib	sp, {r8, r9, sp}^
    3358:	strmi	r2, [r6], -r0, lsl #6
    335c:	bl	29388 <__assert_fail@plt+0x27810>
    3360:	stmdage	ip, {r0, r7, r8}
    3364:	ldrdcs	pc, [r0, #-129]!	; 0xffffff7f
    3368:	ldrbtmi	r4, [r9], #-2494	; 0xfffff642
    336c:	stc2	7, cr15, [r4], #1020	; 0x3fc
    3370:	blls	1287a4 <__assert_fail@plt+0x126c2c>
    3374:			; <UNDEFINED> instruction: 0x46314652
    3378:	movwls	r4, #1624	; 0x658
    337c:			; <UNDEFINED> instruction: 0xf7fe9b0c
    3380:	stmdacs	r0, {r2, r5, r8, r9, fp, sp, lr, pc}
    3384:	rschi	pc, r3, r0, asr #32
    3388:			; <UNDEFINED> instruction: 0xf7fe980d
    338c:			; <UNDEFINED> instruction: 0xf8ddea6e
    3390:	strmi	r8, [r5], -ip, lsr #32
    3394:	svceq	0x0000f1b8
    3398:	sbcshi	pc, r2, r0
    339c:	strbmi	r4, [r0], -r1, lsl #12
    33a0:	ldmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33a4:	cmplt	r8, r7, lsl #12
    33a8:			; <UNDEFINED> instruction: 0xf7fe4628
    33ac:	ldrmi	lr, [r8, #2750]!	; 0xabe
    33b0:			; <UNDEFINED> instruction: 0xf0004603
    33b4:			; <UNDEFINED> instruction: 0xf91780b7
    33b8:	strbmi	r2, [sl, #-3073]	; 0xfffff3ff
    33bc:	adchi	pc, fp, r0
    33c0:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx11
    33c4:			; <UNDEFINED> instruction: 0x46421a10
    33c8:	stmdage	lr, {r8, sl, ip, pc}
    33cc:	strls	r2, [lr, #-1280]	; 0xfffffb00
    33d0:	ldc2l	7, cr15, [r2], #-1020	; 0xfffffc04
    33d4:			; <UNDEFINED> instruction: 0xf7fe980b
    33d8:	blls	3bdae0 <__assert_fail@plt+0x3bbf68>
    33dc:	strb	r9, [r8, fp, lsl #6]
    33e0:	ldmvs	fp, {r1, r2, r8, r9, fp, ip, pc}
    33e4:			; <UNDEFINED> instruction: 0xf0002b01
    33e8:	bls	2e3740 <__assert_fail@plt+0x2e1bc8>
    33ec:	cmnle	r2, r0, lsl #20
    33f0:	blls	17b598 <__assert_fail@plt+0x179a20>
    33f4:	ldmibmi	ip, {r0, r1, r3, fp, sp, pc}
    33f8:	ldrbtmi	r6, [r9], #-2138	; 0xfffff7a6
    33fc:	mrrc2	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    3400:	bcs	29c34 <__assert_fail@plt+0x280bc>
    3404:	subs	sp, sp, r7, asr r1
    3408:	stmdage	fp, {r1, r2, r8, r9, fp, ip, pc}
    340c:	ldmvs	sl, {r0, r1, r2, r4, r7, r8, fp, lr}
    3410:	blmi	fe5d45fc <__assert_fail@plt+0xfe5d2a84>
    3414:	bl	d4608 <__assert_fail@plt+0xd2a90>
    3418:			; <UNDEFINED> instruction: 0xf8d30382
    341c:			; <UNDEFINED> instruction: 0xf7ff2160
    3420:	bls	302554 <__assert_fail@plt+0x3009dc>
    3424:	cmple	r6, r0, lsl #20
    3428:	blls	1bb560 <__assert_fail@plt+0x1b99e8>
    342c:	ldmibmi	r1, {r0, r1, r3, fp, sp, pc}
    3430:	movwcs	lr, #2515	; 0x9d3
    3434:			; <UNDEFINED> instruction: 0xf7ff4479
    3438:	bls	30253c <__assert_fail@plt+0x3009c4>
    343c:	teqle	sl, r0, lsl #20
    3440:	blls	1bb548 <__assert_fail@plt+0x1b99d0>
    3444:	stmibmi	ip, {r0, r1, r3, fp, sp, pc}
    3448:	ldrbtmi	r6, [r9], #-2266	; 0xfffff726
    344c:	ldc2	7, cr15, [r4], #-1020	; 0xfffffc04
    3450:	bcs	29c84 <__assert_fail@plt+0x2810c>
    3454:	eors	sp, r5, pc, lsr #2
    3458:	stmdage	fp, {r1, r2, r8, r9, fp, ip, pc}
    345c:	ldmvs	r9, {r0, r2, r9, fp, ip, pc}
    3460:	ldmdavs	r2, {r1, r2, r7, r8, r9, fp, lr}
    3464:	bl	d4658 <__assert_fail@plt+0xd2ae0>
    3468:	stmibmi	r5, {r0, r7, r8, r9}
    346c:	ldrdcc	pc, [r0, #-131]!	; 0xffffff7d
    3470:			; <UNDEFINED> instruction: 0xf7ff4479
    3474:	bls	302500 <__assert_fail@plt+0x300988>
    3478:	eor	fp, r3, sl, ror #19
    347c:	stmdage	fp, {r0, r2, r8, r9, fp, ip, pc}
    3480:	ldmdavs	sl, {r7, r8, fp, lr}
    3484:			; <UNDEFINED> instruction: 0xf7ff4479
    3488:	bls	3024ec <__assert_fail@plt+0x300974>
    348c:	muls	r9, sl, r9
    3490:	stmdage	fp, {r0, r2, r8, r9, fp, ip, pc}
    3494:	ldmdbvs	sl, {r2, r3, r4, r5, r6, r8, fp, lr}
    3498:			; <UNDEFINED> instruction: 0xf7ff4479
    349c:	bls	3024d8 <__assert_fail@plt+0x300960>
    34a0:	and	fp, pc, sl, asr #18
    34a4:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
    34a8:			; <UNDEFINED> instruction: 0xffaef001
    34ac:	andls	r4, fp, r2, lsl #12
    34b0:			; <UNDEFINED> instruction: 0xf0002800
    34b4:	strtmi	r8, [r1], -r2, lsl #1
    34b8:			; <UNDEFINED> instruction: 0xf7fe4640
    34bc:	stmdacs	r0, {r2, r8, fp, sp, lr, pc}
    34c0:	adchi	pc, r1, r0, asr #32
    34c4:	strcc	r4, [r1], #-2929	; 0xfffff48f
    34c8:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    34cc:	stmdble	r7, {r0, r1, r5, r7, r9, lr}^
    34d0:	svcmi	0x0000f1b4
    34d4:	andeq	pc, r0, #79	; 0x4f
    34d8:	andls	r4, fp, #36700160	; 0x2300000
    34dc:	svcge	0x000af47f
    34e0:	rscscs	r4, r0, #109568	; 0x1ac00
    34e4:	stmdami	ip!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    34e8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    34ec:	ldrbtmi	r3, [r8], #-804	; 0xfffffcdc
    34f0:	bl	10c14f0 <__assert_fail@plt+0x10bf978>
    34f4:	bls	1562a0 <__assert_fail@plt+0x154728>
    34f8:	ldmdbvs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    34fc:			; <UNDEFINED> instruction: 0xf0006858
    3500:	stmdbmi	r7!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}^
    3504:	stmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}^
    3508:			; <UNDEFINED> instruction: 0xf7ffa80b
    350c:	bls	302468 <__assert_fail@plt+0x3008f0>
    3510:	bicsle	r2, r0, r0, lsl #20
    3514:	usatpl	lr, #27, r6, asr #15
    3518:	svclt	0x00184599
    351c:			; <UNDEFINED> instruction: 0xf47f2b00
    3520:	str	sl, [r6, -pc, asr #30]!
    3524:	strbmi	r9, [r0], -r7
    3528:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    352c:	addmi	r9, r3, #7168	; 0x1c00
    3530:	svcge	0x001ff43f
    3534:	andcs	pc, r3, r8, lsl r9	; <UNPREDICTABLE>
    3538:			; <UNDEFINED> instruction: 0xf47f454a
    353c:			; <UNDEFINED> instruction: 0xe718af3c
    3540:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
    3544:	stmdage	fp, {r4, r7, r9, fp, ip}
    3548:	blx	fedc154e <__assert_fail@plt+0xfedbf9d6>
    354c:	stmdals	ip, {r0, r4, r8, r9, sl, sp, lr, pc}
    3550:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3554:	mrc	6, 0, r4, cr9, cr0, {1}
    3558:			; <UNDEFINED> instruction: 0xf7fe8a10
    355c:	smlaldx	lr, r4, r0, sl
    3560:			; <UNDEFINED> instruction: 0xf8c39b05
    3564:	bmi	13e37ac <__assert_fail@plt+0x13e1c34>
    3568:	ldrbtmi	r4, [sl], #-2872	; 0xfffff4c8
    356c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3570:	subsmi	r9, sl, pc, lsl #22
    3574:	andslt	sp, r1, r6, ror #2
    3578:	blhi	13e874 <__assert_fail@plt+0x13ccfc>
    357c:	svchi	0x00f0e8bd
    3580:			; <UNDEFINED> instruction: 0xf8d39b05
    3584:	stmdbcs	r0, {r2, r4, r7, ip}
    3588:	mrcge	4, 4, APSR_nzcv, cr8, cr15, {1}
    358c:			; <UNDEFINED> instruction: 0x1090f8d1
    3590:	blls	17cfe8 <__assert_fail@plt+0x17b470>
    3594:			; <UNDEFINED> instruction: 0x2098f8d3
    3598:	ble	60dda0 <__assert_fail@plt+0x60c228>
    359c:			; <UNDEFINED> instruction: 0xf47f3201
    35a0:	bmi	106f238 <__assert_fail@plt+0x106d6c0>
    35a4:	stmdbmi	r1, {r0, r1, r3, fp, sp, pc}^
    35a8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    35ac:	blx	fe1415b2 <__assert_fail@plt+0xfe13fa3a>
    35b0:	bcs	29de4 <__assert_fail@plt+0x2826c>
    35b4:	svcge	0x007ff47f
    35b8:	blls	17d3d0 <__assert_fail@plt+0x17b858>
    35bc:			; <UNDEFINED> instruction: 0xf0016818
    35c0:	strmi	pc, [r2], -r9, lsr #30
    35c4:	bcs	275f8 <__assert_fail@plt+0x25a80>
    35c8:	svcge	0x0075f47f
    35cc:	ldmdbmi	r8!, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    35d0:	ldrbtmi	sl, [r9], #-2059	; 0xfffff7f5
    35d4:	blx	1c415da <__assert_fail@plt+0x1c3fa62>
    35d8:	bcs	29e0c <__assert_fail@plt+0x28294>
    35dc:	svcge	0x006bf47f
    35e0:	ldmdbmi	r4!, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
    35e4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    35e8:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    35ec:	b	d415ec <__assert_fail@plt+0xd3fa74>
    35f0:	blmi	c7d4dc <__assert_fail@plt+0xc7b964>
    35f4:	ldmdbmi	r1!, {r1, r4, r5, r6, r7, r9, sp}
    35f8:	ldrbtmi	r4, [fp], #-2097	; 0xfffff7cf
    35fc:			; <UNDEFINED> instruction: 0x33244479
    3600:			; <UNDEFINED> instruction: 0xf7fe4478
    3604:	bmi	bfe0f4 <__assert_fail@plt+0xbfc57c>
    3608:	movtvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    360c:	andcs	r4, r1, lr, lsr #18
    3610:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3614:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3618:	vqdmulh.s<illegal width 8>	d20, d0, d28
    361c:	stmdbmi	ip!, {r1, r3, r6, r7, r9, sp}
    3620:	ldrbtmi	r4, [fp], #-2092	; 0xfffff7d4
    3624:	tstcc	r4, #2030043136	; 0x79000000
    3628:			; <UNDEFINED> instruction: 0xf7fe4478
    362c:	blmi	abe0cc <__assert_fail@plt+0xabc554>
    3630:	sbccs	pc, r9, #64, 4
    3634:	stmdami	sl!, {r0, r3, r5, r8, fp, lr}
    3638:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    363c:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    3640:	b	fe6c1640 <__assert_fail@plt+0xfe6bfac8>
    3644:	ldm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3648:	andeq	r3, r1, r8, ror fp
    364c:	andeq	r0, r0, r0, asr #3
    3650:	andeq	r3, r1, r6, asr #26
    3654:	andeq	r3, r1, ip, asr #15
    3658:	andeq	r2, r0, sl, lsl r7
    365c:	strdeq	r2, [r0], -sl
    3660:			; <UNDEFINED> instruction: 0xfffffa6f
    3664:	andeq	r2, r0, sl, lsl #13
    3668:	andeq	r2, r0, r6, lsl r5
    366c:	ldrdeq	r2, [r0], -r8
    3670:	muleq	r1, r8, r6
    3674:	andeq	r2, r0, r0, lsr #11
    3678:	andeq	r2, r0, r6, asr #9
    367c:	andeq	r3, r1, r8, asr #12
    3680:	andeq	r2, r0, r8, ror #10
    3684:	andeq	r2, r0, ip, lsl #9
    3688:	andeq	r2, r0, r8, ror r4
    368c:	andeq	r3, r1, r8, asr #22
    3690:	andeq	r2, r0, ip, lsl sp
    3694:	andeq	r2, r0, r6, asr #7
    3698:			; <UNDEFINED> instruction: 0x000024b2
    369c:	andeq	r3, r1, r8, lsl fp
    36a0:	andeq	r2, r0, r4, ror #21
    36a4:	muleq	r1, lr, r8
    36a8:	andeq	r2, r0, r0, asr #8
    36ac:	andeq	r2, r0, lr, lsr sl
    36b0:	andeq	r2, r0, lr, lsr r3
    36b4:	muleq	r0, sl, r3
    36b8:	andeq	r2, r0, sl, lsl #24
    36bc:			; <UNDEFINED> instruction: 0x000022b4
    36c0:	andeq	r2, r0, ip, lsr #7
    36c4:	andeq	r2, r0, r0, lsr #5
    36c8:	strdeq	r2, [r0], -r6
    36cc:	andeq	r2, r0, r2, ror #23
    36d0:	andeq	r2, r0, ip, lsl #5
    36d4:	andeq	r2, r0, ip, lsl r4
    36d8:	andeq	r2, r0, ip, asr #23
    36dc:	andeq	r2, r0, r6, ror r2
    36e0:	andeq	r2, r0, lr, lsr r3
    36e4:	svcmi	0x00f0e92d
    36e8:			; <UNDEFINED> instruction: 0xf8904615
    36ec:	addlt	r6, r1, r0, asr #32
    36f0:	strmi	r4, [fp], r4, lsl #12
    36f4:			; <UNDEFINED> instruction: 0x469a0772
    36f8:			; <UNDEFINED> instruction: 0xf8d5d505
    36fc:			; <UNDEFINED> instruction: 0xb1122094
    3700:			; <UNDEFINED> instruction: 0x6090f8d2
    3704:			; <UNDEFINED> instruction: 0x462bb13e
    3708:			; <UNDEFINED> instruction: 0x46594652
    370c:	andlt	r4, r1, r0, lsr #12
    3710:	svcmi	0x00f0e8bd
    3714:	ldmvs	lr, {r1, r4, r5, r7, r8, sl, sp, lr, pc}
    3718:	rscseq	r3, r6, r3, lsl #12
    371c:	strtmi	r1, [lr], #-2455	; 0xfffff669
    3720:	stmdbhi	r0, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    3724:			; <UNDEFINED> instruction: 0x6700e9d6
    3728:	svclt	0x000845b9
    372c:	strhle	r4, [sl, #80]!	; 0x50
    3730:			; <UNDEFINED> instruction: 0xffd8f7ff
    3734:	svclt	0x0000e7e7
    3738:	svcmi	0x00f0e92d
    373c:	stclmi	0, cr11, [r4], #-524	; 0xfffffdf4
    3740:	ldrbtmi	r4, [ip], #-1543	; 0xfffff9f9
    3744:			; <UNDEFINED> instruction: 0xf7fe9401
    3748:	sxtab16mi	lr, r2, lr, ror #16
    374c:			; <UNDEFINED> instruction: 0xf0002800
    3750:			; <UNDEFINED> instruction: 0xf8978083
    3754:			; <UNDEFINED> instruction: 0xf0011040
    3758:			; <UNDEFINED> instruction: 0xf7fe0101
    375c:			; <UNDEFINED> instruction: 0xf897e810
    3760:	ldrbmi	r1, [r0], -r0, asr #32
    3764:	smlalbteq	pc, r0, r1, r3	; <UNPREDICTABLE>
    3768:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    376c:	umaalne	pc, r0, r7, r8	; <UNPREDICTABLE>
    3770:	vmov.i32	q10, #-1879048192	; 0x90000000
    3774:			; <UNDEFINED> instruction: 0xf7fd1140
    3778:			; <UNDEFINED> instruction: 0xf897efd6
    377c:	ldreq	r3, [fp, r0, asr #32]
    3780:	addhi	pc, r1, r0, lsl #2
    3784:	ldrbtmi	r4, [fp], #-2899	; 0xfffff4ad
    3788:	bcs	1dbf8 <__assert_fail@plt+0x1c080>
    378c:			; <UNDEFINED> instruction: 0xf8dfd06b
    3790:	strcs	fp, [r0], #-328	; 0xfffffeb8
    3794:	ldrdls	pc, [r4, #-143]	; 0xffffff71
    3798:	ldrbtmi	r4, [fp], #1573	; 0x625
    379c:	ldrbtmi	r9, [r9], #768	; 0x300
    37a0:			; <UNDEFINED> instruction: 0xf8dfe00e
    37a4:			; <UNDEFINED> instruction: 0xf013813c
    37a8:	ldrbtmi	r0, [r8], #832	; 0x340
    37ac:			; <UNDEFINED> instruction: 0x2010f8d8
    37b0:	strcc	sp, [r1, #-59]	; 0xffffffc5
    37b4:	ldmdble	r6, {r1, r3, r5, r7, r9, lr}^
    37b8:	svcmi	0x0000f1b5
    37bc:	rsbsle	r4, r2, ip, lsr #12
    37c0:	adceq	r9, r4, r0, lsl #22
    37c4:	ldmdbvs	fp, {r0, r1, r5, sl, lr}^
    37c8:			; <UNDEFINED> instruction: 0xdc622b0a
    37cc:			; <UNDEFINED> instruction: 0xf1a30159
    37d0:	bl	2c43f0 <__assert_fail@plt+0x2c2878>
    37d4:			; <UNDEFINED> instruction: 0xf8970201
    37d8:	blx	fecc38e0 <__assert_fail@plt+0xfecc1d68>
    37dc:	bl	2805f0 <__assert_fail@plt+0x27ea78>
    37e0:	ldmdbvs	r2, {r0, fp}
    37e4:	b	13c5304 <__assert_fail@plt+0x13c378c>
    37e8:	ldc	3, cr1, [r8, #332]	; 0x14c
    37ec:	svclt	0x00480b02
    37f0:	andeq	pc, r1, #34	; 0x22
    37f4:	orrseq	lr, r0, #77824	; 0x13000
    37f8:			; <UNDEFINED> instruction: 0xf042bf18
    37fc:	strbeq	r0, [r0], -r2, lsl #4
    3800:	andne	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    3804:			; <UNDEFINED> instruction: 0xf022bf48
    3808:	ldrbmi	r0, [r0], -r0, asr #4
    380c:	svc	0x0096f7fd
    3810:	cmnlt	r0, #6291456	; 0x600000
    3814:	umaalcc	pc, r0, r7, r8	; <UNPREDICTABLE>
    3818:	strble	r0, [r2, #1946]	; 0x79a
    381c:			; <UNDEFINED> instruction: 0x1018f8d8
    3820:	svc	0x0030f7fd
    3824:	umaalcc	pc, r0, r7, r8	; <UNPREDICTABLE>
    3828:	adcmi	lr, sl, #49020928	; 0x2ec0000
    382c:	strbmi	sp, [r4], #-2373	; 0xfffff6bb
    3830:	stmdbcs	sl, {r0, r5, r6, r8, fp, sp, lr}
    3834:			; <UNDEFINED> instruction: 0xd1bcdc2d
    3838:	ldrtmi	r9, [r0], -r1, lsl #24
    383c:	stmdbmi	sl!, {r0, r3, r5, r9, fp, lr}
    3840:	stmdapl	r1!, {r1, r5, r7, fp, ip, lr}^
    3844:	stmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3848:	ldrtmi	r4, [r0], -r8, lsr #18
    384c:			; <UNDEFINED> instruction: 0xf7fe4479
    3850:			; <UNDEFINED> instruction: 0xf8d8e93a
    3854:			; <UNDEFINED> instruction: 0xe7ac2010
    3858:	andcs	r4, r5, #606208	; 0x94000
    385c:			; <UNDEFINED> instruction: 0xf7fd4479
    3860:			; <UNDEFINED> instruction: 0xf7feefba
    3864:			; <UNDEFINED> instruction: 0x4650e8fa
    3868:	pop	{r0, r1, ip, sp, pc}
    386c:	stmdbmi	r1!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3870:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3874:	svc	0x00aef7fd
    3878:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    387c:			; <UNDEFINED> instruction: 0xf7fe4650
    3880:	ldrtmi	lr, [r2], r4, lsr #16
    3884:	ldmdbmi	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3888:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    388c:	svc	0x0044f7fd
    3890:	blmi	6bd678 <__assert_fail@plt+0x6bbb00>
    3894:	ldmdbmi	sl, {r1, r4, r5, r6, r7, r9, sp}
    3898:	ldrbtmi	r4, [fp], #-2074	; 0xfffff7e6
    389c:			; <UNDEFINED> instruction: 0x33244479
    38a0:			; <UNDEFINED> instruction: 0xf7fe4478
    38a4:	blmi	63de54 <__assert_fail@plt+0x63c2dc>
    38a8:	ldmdbmi	r8, {r4, r5, r6, r7, r9, sp}
    38ac:	ldrbtmi	r4, [fp], #-2072	; 0xfffff7e8
    38b0:			; <UNDEFINED> instruction: 0x33244479
    38b4:			; <UNDEFINED> instruction: 0xf7fe4478
    38b8:	blmi	5bde40 <__assert_fail@plt+0x5bc2c8>
    38bc:	ldmdbmi	r6, {r0, r4, r5, r6, r7, r9, sp}
    38c0:	ldrbtmi	r4, [fp], #-2070	; 0xfffff7ea
    38c4:			; <UNDEFINED> instruction: 0x33244479
    38c8:			; <UNDEFINED> instruction: 0xf7fe4478
    38cc:	svclt	0x0000e956
    38d0:	andeq	r3, r1, r6, asr #13
    38d4:	andeq	r3, r1, sl, lsl #17
    38d8:	andeq	r3, r1, r2, lsl r3
    38dc:	andeq	r3, r1, lr, lsl #6
    38e0:	andeq	r3, r1, r6, ror #16
    38e4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    38e8:	andeq	r0, r0, r8, asr #3
    38ec:	andeq	r2, r0, ip, lsl #9
    38f0:	andeq	r2, r0, ip, asr #3
    38f4:	andeq	r2, r0, r6, ror #3
    38f8:	andeq	r2, r0, r2, asr #3
    38fc:	andeq	r2, r0, sl, ror #18
    3900:	andeq	r2, r0, r4, lsl r0
    3904:	andeq	r2, r0, ip, lsl #2
    3908:	andeq	r2, r0, r6, asr r9
    390c:	andeq	r2, r0, r0
    3910:	andeq	r2, r0, ip, ror #1
    3914:	andeq	r2, r0, r2, asr #18
    3918:	andeq	r1, r0, ip, ror #31
    391c:			; <UNDEFINED> instruction: 0x000021b4
    3920:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    3924:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    3928:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    392c:			; <UNDEFINED> instruction: 0xf7fd4620
    3930:			; <UNDEFINED> instruction: 0x4607ef90
    3934:			; <UNDEFINED> instruction: 0xf7fd4620
    3938:	strmi	lr, [r6], -r8, lsr #30
    393c:			; <UNDEFINED> instruction: 0xf7fe4620
    3940:	strmi	lr, [r4], -r8, ror #16
    3944:			; <UNDEFINED> instruction: 0xb128bb66
    3948:	stmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    394c:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    3950:	tstle	r7, r9, lsl #22
    3954:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    3958:			; <UNDEFINED> instruction: 0x4620681c
    395c:	svc	0x0078f7fd
    3960:	strtmi	r4, [r0], -r6, lsl #12
    3964:	svc	0x0010f7fd
    3968:	strtmi	r4, [r0], -r5, lsl #12
    396c:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3970:	bllt	f55188 <__assert_fail@plt+0xf53610>
    3974:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    3978:	svc	0x00eef7fd
    397c:	blcs	25d990 <__assert_fail@plt+0x25be18>
    3980:	ldfltp	f5, [r8, #44]!	; 0x2c
    3984:	rscle	r2, r5, r0, lsr #22
    3988:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    398c:	andcs	r2, r0, r5, lsl #4
    3990:			; <UNDEFINED> instruction: 0xf7fd4479
    3994:			; <UNDEFINED> instruction: 0xf7feef20
    3998:	andcs	lr, r1, r0, ror #16
    399c:	svc	0x0002f7fd
    39a0:	svc	0x00daf7fd
    39a4:	stccs	8, cr6, [r0], {3}
    39a8:	blcs	838160 <__assert_fail@plt+0x8365e8>
    39ac:	andvs	fp, r4, r8, lsl pc
    39b0:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    39b4:	andcs	r2, r0, r5, lsl #4
    39b8:			; <UNDEFINED> instruction: 0xf7fd4479
    39bc:			; <UNDEFINED> instruction: 0xf7fdef0c
    39c0:	strb	lr, [sl, r6, asr #31]!
    39c4:	mvnle	r2, r0, lsl #16
    39c8:	svc	0x00c6f7fd
    39cc:	blcs	81d9e0 <__assert_fail@plt+0x81be68>
    39d0:	andvs	fp, r4, r8, lsl pc
    39d4:	svclt	0x0000e7e1
    39d8:	andeq	r3, r1, r2, ror #9
    39dc:	ldrdeq	r0, [r0], -ip
    39e0:	andeq	r0, r0, ip, asr #3
    39e4:	andeq	r2, r0, r4, lsl #2
    39e8:	ldrdeq	r2, [r0], -ip
    39ec:	mvnsmi	lr, #737280	; 0xb4000
    39f0:	bmi	1155250 <__assert_fail@plt+0x11536d8>
    39f4:	blmi	115545c <__assert_fail@plt+0x11538e4>
    39f8:	sfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    39fc:	sxtab16mi	r4, r1, sl, ror #8
    3a00:	andcs	r4, r1, pc, lsl #12
    3a04:	ldrdcs	r5, [ip, -r3]
    3a08:			; <UNDEFINED> instruction: 0xf8cd681b
    3a0c:			; <UNDEFINED> instruction: 0xf04f3404
    3a10:			; <UNDEFINED> instruction: 0xf7fd0300
    3a14:	orrslt	lr, r8, #64, 28	; 0x400
    3a18:			; <UNDEFINED> instruction: 0xf8c04604
    3a1c:	cdpcs	0, 0, cr8, cr0, cr0, {0}
    3a20:	strbtmi	sp, [sp], -r0, rrx
    3a24:	addvc	pc, r0, #1325400064	; 0x4f000000
    3a28:			; <UNDEFINED> instruction: 0x46284631
    3a2c:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a30:			; <UNDEFINED> instruction: 0x4630bb98
    3a34:	svc	0x0078f7fd
    3a38:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    3a3c:	bmi	d3ab24 <__assert_fail@plt+0xd38fac>
    3a40:	strbmi	r1, [r3], -r0, lsr #26
    3a44:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3a48:	svc	0x0020f7fd
    3a4c:	blle	12cda54 <__assert_fail@plt+0x12cbedc>
    3a50:	ldrdcc	pc, [r0], -r9
    3a54:	ldmvs	sl, {r0, r1, r3, r5, r8, ip, sp, pc}
    3a58:	eorsle	r2, sl, r0, lsl #20
    3a5c:	blcs	152b0 <__assert_fail@plt+0x13738>
    3a60:	stfcsd	f5, [r0, #-996]	; 0xfffffc1c
    3a64:	andmi	pc, r0, r9, asr #17
    3a68:	stmdavs	r0!, {r1, r2, r4, r5, sl, fp, ip, lr, pc}^
    3a6c:	orrslt	r4, r8, #5242880	; 0x500000
    3a70:	svc	0x005af7fd
    3a74:	ldmdavs	r8!, {r0, r2, r9, sl, lr}
    3a78:	svclt	0x00b842a8
    3a7c:	eorsvs	r4, r8, r8, lsr #12
    3a80:	blmi	896318 <__assert_fail@plt+0x8947a0>
    3a84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3a88:			; <UNDEFINED> instruction: 0xf8dd681a
    3a8c:	subsmi	r3, sl, r4, lsl #8
    3a90:	vand	d13, d13, d13
    3a94:	pop	{r2, r3, r8, sl, fp, lr}
    3a98:			; <UNDEFINED> instruction: 0x462883f0
    3a9c:	orrvc	pc, r0, pc, asr #8
    3aa0:			; <UNDEFINED> instruction: 0xf8c52300
    3aa4:			; <UNDEFINED> instruction: 0xf7fd3400
    3aa8:	strmi	lr, [r5], -ip, asr #31
    3aac:	stclle	13, cr2, [r6]
    3ab0:			; <UNDEFINED> instruction: 0xf7fd4630
    3ab4:	mlsvs	r0, r8, lr, lr
    3ab8:	bicle	r2, r9, r0, lsl #16
    3abc:	blmi	4d631c <__assert_fail@plt+0x4d47a4>
    3ac0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3ac4:			; <UNDEFINED> instruction: 0xf8dd681a
    3ac8:	subsmi	r3, sl, r4, lsl #8
    3acc:			; <UNDEFINED> instruction: 0xf7fdd015
    3ad0:	stccs	14, cr14, [r0, #-576]	; 0xfffffdc0
    3ad4:	stclle	0, cr6, [r8, #624]	; 0x270
    3ad8:	adcmi	r6, r8, #56, 16	; 0x380000
    3adc:			; <UNDEFINED> instruction: 0x4628bfb8
    3ae0:			; <UNDEFINED> instruction: 0xe7cd6038
    3ae4:			; <UNDEFINED> instruction: 0xe7aa4635
    3ae8:	blmi	216320 <__assert_fail@plt+0x2147a8>
    3aec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3af0:			; <UNDEFINED> instruction: 0xf8dd681a
    3af4:	subsmi	r3, sl, r4, lsl #8
    3af8:	strtmi	sp, [r0], -r9, ror #3
    3afc:	sfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    3b00:	mvnsmi	lr, #12386304	; 0xbd0000
    3b04:	mcrlt	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3b08:	andeq	r3, r1, ip, lsl #8
    3b0c:	andeq	r0, r0, r0, asr #3
    3b10:	andeq	r2, r0, r2, ror r8
    3b14:	andeq	r3, r1, r4, lsl #7
    3b18:	andeq	r3, r1, r8, asr #6
    3b1c:	andeq	r3, r1, ip, lsl r3
    3b20:	stmdavs	r0, {r3, r4, r5, r8, ip, sp, pc}
    3b24:	and	fp, r4, r0, lsl r9
    3b28:	tstlt	r0, r0, lsl #17
    3b2c:	addmi	r6, fp, #196608	; 0x30000
    3b30:			; <UNDEFINED> instruction: 0x4770d1fa
    3b34:	andcs	r2, r1, r8, lsl #2
    3b38:	stclt	7, cr15, [sl, #1012]!	; 0x3f4
    3b3c:			; <UNDEFINED> instruction: 0x4606b570
    3b40:	cmplt	ip, r4, lsl #16
    3b44:	stmiavs	r4!, {r0, r2, r5, r9, sl, lr}
    3b48:			; <UNDEFINED> instruction: 0xf7fd6868
    3b4c:	strtmi	lr, [r8], -r6, lsl #28
    3b50:	mcr	7, 0, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3b54:	mvnsle	r2, r0, lsl #24
    3b58:	pop	{r4, r5, r9, sl, lr}
    3b5c:			; <UNDEFINED> instruction: 0xf7fd4070
    3b60:	svclt	0x0000bdf9
    3b64:			; <UNDEFINED> instruction: 0x4604b570
    3b68:			; <UNDEFINED> instruction: 0xf7ff460d
    3b6c:	ldrdlt	pc, [r0, -r9]
    3b70:			; <UNDEFINED> instruction: 0x4628bd70
    3b74:	stcl	7, cr15, [r4, #1012]	; 0x3f4
    3b78:	tstlt	r0, r2, lsl #12
    3b7c:	stcne	8, cr6, [r1, #-8]!
    3b80:	strtmi	r4, [r0], -fp, lsr #12
    3b84:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3b88:	svclt	0x0000e730
    3b8c:			; <UNDEFINED> instruction: 0x4604b570
    3b90:			; <UNDEFINED> instruction: 0xf7ff460d
    3b94:	smlabtlt	r0, r5, pc, pc	; <UNPREDICTABLE>
    3b98:			; <UNDEFINED> instruction: 0x4628bd70
    3b9c:	svc	0x00d4f7fd
    3ba0:	tstlt	r0, r2, lsl #12
    3ba4:	stcne	8, cr6, [r1, #-8]!
    3ba8:	strtmi	r4, [r0], -fp, lsr #12
    3bac:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3bb0:	svclt	0x0000e71c
    3bb4:	andeq	r0, r0, r0
    3bb8:	andvs	r2, fp, r0, lsl #6
    3bbc:			; <UNDEFINED> instruction: 0xb328b410
    3bc0:	mulmi	r0, r0, r9
    3bc4:	tstle	ip, pc, lsr #24
    3bc8:	mulcc	r1, r0, r9
    3bcc:	andcc	r4, r1, r4, lsl #12
    3bd0:	rscsle	r2, r9, pc, lsr #22
    3bd4:	andvs	r2, fp, r1, lsl #6
    3bd8:	mulcc	r1, r4, r9
    3bdc:	svclt	0x00182b2f
    3be0:	andle	r2, sl, r0, lsl #22
    3be4:			; <UNDEFINED> instruction: 0xf1c04603
    3be8:	ldmdane	sl, {r1}
    3bec:			; <UNDEFINED> instruction: 0xf913600a
    3bf0:	bcs	f7fc <__assert_fail@plt+0xdc84>
    3bf4:	bcs	bf385c <__assert_fail@plt+0xbf1ce4>
    3bf8:			; <UNDEFINED> instruction: 0x4620d1f7
    3bfc:	blmi	141d78 <__assert_fail@plt+0x140200>
    3c00:	stccs	7, cr4, [r0], {112}	; 0x70
    3c04:			; <UNDEFINED> instruction: 0x4604d0f9
    3c08:	strb	r3, [r3, r1]!
    3c0c:	ldrb	r4, [r4, r4, lsl #12]!
    3c10:			; <UNDEFINED> instruction: 0x460eb570
    3c14:	mulne	r0, r0, r9
    3c18:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    3c1c:	cmplt	r1, r8, lsl #12
    3c20:			; <UNDEFINED> instruction: 0x4630295c
    3c24:			; <UNDEFINED> instruction: 0xf7fdd008
    3c28:	ldmdblt	r8!, {r1, r2, r7, r9, sl, fp, sp, lr, pc}^
    3c2c:	strpl	r3, [r9, -r1, lsl #8]!
    3c30:	stmdbcs	r0, {r5, r9, sl, lr}
    3c34:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    3c38:			; <UNDEFINED> instruction: 0xf993192b
    3c3c:			; <UNDEFINED> instruction: 0xb12b3001
    3c40:	strpl	r3, [r9, -r2, lsl #8]!
    3c44:	stmdbcs	r0, {r5, r9, sl, lr}
    3c48:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    3c4c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3c50:	mvnsmi	lr, sp, lsr #18
    3c54:	bmi	8d54b4 <__assert_fail@plt+0x8d393c>
    3c58:	blmi	8efe68 <__assert_fail@plt+0x8ee2f0>
    3c5c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    3c60:	strmi	r4, [r8], r4, lsl #12
    3c64:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3c68:			; <UNDEFINED> instruction: 0xf04f9301
    3c6c:	strls	r0, [r0, -r0, lsl #6]
    3c70:	mrc	7, 3, APSR_nzcv, cr2, cr13, {7}
    3c74:	tstlt	r4, r7
    3c78:	mulcc	r0, r4, r9
    3c7c:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    3c80:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    3c84:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    3c88:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3c8c:	mrc	7, 6, APSR_nzcv, cr2, cr13, {7}
    3c90:	ldrtmi	r4, [fp], -r5, lsl #12
    3c94:			; <UNDEFINED> instruction: 0x46694632
    3c98:			; <UNDEFINED> instruction: 0xf7fd4620
    3c9c:	stmdavs	fp!, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
    3ca0:	blls	322f4 <__assert_fail@plt+0x3077c>
    3ca4:	rscle	r4, sl, r3, lsr #5
    3ca8:			; <UNDEFINED> instruction: 0xf993b11b
    3cac:	blcs	fcb4 <__assert_fail@plt+0xe13c>
    3cb0:	bmi	43844c <__assert_fail@plt+0x4368d4>
    3cb4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    3cb8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3cbc:	subsmi	r9, sl, r1, lsl #22
    3cc0:	andlt	sp, r2, sp, lsl #2
    3cc4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3cc8:	blcs	8964fc <__assert_fail@plt+0x894984>
    3ccc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3cd0:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    3cd4:	strbmi	r4, [r2], -r3, lsr #12
    3cd8:			; <UNDEFINED> instruction: 0xf7fd4479
    3cdc:			; <UNDEFINED> instruction: 0xf7fded96
    3ce0:	svclt	0x0000ed88
    3ce4:	andeq	r3, r1, sl, lsr #3
    3ce8:	andeq	r0, r0, r0, asr #3
    3cec:	andeq	r3, r1, r2, lsl #7
    3cf0:	andeq	r2, r0, r4, lsr r6
    3cf4:	andeq	r3, r1, r2, asr r1
    3cf8:	andeq	r3, r1, ip, lsr r3
    3cfc:	andeq	r2, r0, r4, ror #11
    3d00:	addlt	fp, r3, r0, lsl #10
    3d04:	tstls	r0, r7, lsl #24
    3d08:			; <UNDEFINED> instruction: 0xf7fd9001
    3d0c:	ldrbtmi	lr, [ip], #-3622	; 0xfffff1da
    3d10:	ldmib	sp, {r1, r5, r8, sp}^
    3d14:	andvs	r2, r1, r0, lsl #6
    3d18:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    3d1c:			; <UNDEFINED> instruction: 0xf7fd4479
    3d20:	svclt	0x0000ed74
    3d24:	strdeq	r3, [r1], -sl
    3d28:	andeq	r2, r0, r0, lsr #11
    3d2c:			; <UNDEFINED> instruction: 0x4604b538
    3d30:			; <UNDEFINED> instruction: 0xf7ff460d
    3d34:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3d38:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3d3c:	lfmlt	f5, 1, [r8, #-0]
    3d40:	strtmi	r4, [r0], -r9, lsr #12
    3d44:			; <UNDEFINED> instruction: 0xffdcf7ff
    3d48:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    3d4c:			; <UNDEFINED> instruction: 0x47706018
    3d50:			; <UNDEFINED> instruction: 0x000132be
    3d54:	svcmi	0x00f0e92d
    3d58:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    3d5c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    3d60:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    3d64:			; <UNDEFINED> instruction: 0xf8df2500
    3d68:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    3d6c:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    3d70:	movwls	r6, #55323	; 0xd81b
    3d74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3d78:	strmi	lr, [r0, #-2505]	; 0xfffff637
    3d7c:	strmi	r9, [r5], -r2, lsl #4
    3d80:	stcl	7, cr15, [sl, #1012]!	; 0x3f4
    3d84:	stccs	6, cr4, [r0, #-16]
    3d88:	adchi	pc, r9, r0
    3d8c:	mulvs	r0, r5, r9
    3d90:			; <UNDEFINED> instruction: 0xf0002e00
    3d94:			; <UNDEFINED> instruction: 0xf7fd80a4
    3d98:			; <UNDEFINED> instruction: 0x462aedb0
    3d9c:	strmi	r6, [r2], r1, lsl #16
    3da0:			; <UNDEFINED> instruction: 0xf912e001
    3da4:	rscslt	r6, r3, #1, 30
    3da8:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    3dac:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    3db0:	mcrcs	1, 1, sp, cr13, cr7, {7}
    3db4:	addshi	pc, r3, r0
    3db8:	bleq	c401f4 <__assert_fail@plt+0xc3e67c>
    3dbc:	ldrmi	r4, [sl], -r8, lsr #12
    3dc0:	ldrbmi	r6, [r9], -r3, lsr #32
    3dc4:			; <UNDEFINED> instruction: 0xf7fd930c
    3dc8:	cdpls	13, 0, cr14, cr12, cr0, {0}
    3dcc:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    3dd0:	smlabteq	r0, sp, r9, lr
    3dd4:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    3dd8:			; <UNDEFINED> instruction: 0xf0402d00
    3ddc:	mcrcs	0, 0, r8, cr0, cr3, {4}
    3de0:	tsthi	r6, r0	; <UNPREDICTABLE>
    3de4:	mulpl	r0, r6, r9
    3de8:			; <UNDEFINED> instruction: 0xf0002d00
    3dec:	andcs	r8, r0, #12, 2
    3df0:	cdp	3, 0, cr2, cr8, cr0, {0}
    3df4:			; <UNDEFINED> instruction: 0x4657ba10
    3df8:	andsls	pc, r8, sp, asr #17
    3dfc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3e00:			; <UNDEFINED> instruction: 0x469246b1
    3e04:			; <UNDEFINED> instruction: 0xf999469b
    3e08:	bcs	1a4be14 <__assert_fail@plt+0x1a4a29c>
    3e0c:	addhi	pc, sp, r0
    3e10:	msreq	CPSR_, r2, lsr #32
    3e14:			; <UNDEFINED> instruction: 0xf0402942
    3e18:			; <UNDEFINED> instruction: 0xf99980e9
    3e1c:	bcs	be2c <__assert_fail@plt+0xa2b4>
    3e20:	bicshi	pc, r3, r0
    3e24:	mcr	7, 1, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3e28:	subsle	r2, r8, r0, lsl #16
    3e2c:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    3e30:			; <UNDEFINED> instruction: 0x4630d055
    3e34:	ldcl	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    3e38:	movweq	lr, #47706	; 0xba5a
    3e3c:	cmple	lr, r5, lsl #12
    3e40:	mulne	r0, r9, r9
    3e44:	suble	r2, sl, r0, lsl #18
    3e48:			; <UNDEFINED> instruction: 0x462a4630
    3e4c:			; <UNDEFINED> instruction: 0xf7fd4649
    3e50:	stmdacs	r0, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
    3e54:			; <UNDEFINED> instruction: 0xf919d143
    3e58:	strbmi	ip, [sp], #-5
    3e5c:	svceq	0x0030f1bc
    3e60:			; <UNDEFINED> instruction: 0xf108d10a
    3e64:	bl	fea05e70 <__assert_fail@plt+0xfea042f8>
    3e68:	bl	144a84 <__assert_fail@plt+0x142f0c>
    3e6c:			; <UNDEFINED> instruction: 0xf9150803
    3e70:			; <UNDEFINED> instruction: 0xf1bccf01
    3e74:	rscsle	r0, r8, r0, lsr pc
    3e78:			; <UNDEFINED> instruction: 0xf833683b
    3e7c:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    3e80:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    3e84:	ldrle	r4, [lr, #1705]!	; 0x6a9
    3e88:	strtmi	r2, [r8], -r0, lsl #6
    3e8c:	bne	43f6f4 <__assert_fail@plt+0x43db7c>
    3e90:	eorvs	r4, r3, sl, lsl r6
    3e94:			; <UNDEFINED> instruction: 0xf7fd930c
    3e98:			; <UNDEFINED> instruction: 0xf8ddec98
    3e9c:	strmi	r9, [r9, #48]!	; 0x30
    3ea0:	strmi	r6, [r2], r5, lsr #16
    3ea4:			; <UNDEFINED> instruction: 0xf000468b
    3ea8:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    3eac:	adchi	pc, r6, r0
    3eb0:	mvnscc	pc, #16, 2
    3eb4:			; <UNDEFINED> instruction: 0xf1419304
    3eb8:	movwls	r3, #21503	; 0x53ff
    3ebc:	ldrdeq	lr, [r4, -sp]
    3ec0:	mvnscc	pc, #79	; 0x4f
    3ec4:	andeq	pc, r2, #111	; 0x6f
    3ec8:	svclt	0x0008428b
    3ecc:			; <UNDEFINED> instruction: 0xd3274282
    3ed0:	svceq	0x0000f1b9
    3ed4:			; <UNDEFINED> instruction: 0xf999d003
    3ed8:	bcs	bee0 <__assert_fail@plt+0xa368>
    3edc:	tstcs	r6, #-1073741788	; 0xc0000024
    3ee0:	ldreq	pc, [r5, #-111]	; 0xffffff91
    3ee4:	bmi	ff49bf78 <__assert_fail@plt+0xff49a400>
    3ee8:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    3eec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ef0:	subsmi	r9, sl, sp, lsl #22
    3ef4:	orrshi	pc, r6, r0, asr #32
    3ef8:	andlt	r4, pc, r8, lsr #12
    3efc:	blhi	bf1f8 <__assert_fail@plt+0xbd680>
    3f00:	svchi	0x00f0e8bd
    3f04:			; <UNDEFINED> instruction: 0xf1109b01
    3f08:			; <UNDEFINED> instruction: 0xf04f37ff
    3f0c:			; <UNDEFINED> instruction: 0xf06f31ff
    3f10:			; <UNDEFINED> instruction: 0xf1430002
    3f14:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    3f18:	adcsmi	fp, r8, #8, 30
    3f1c:	svcge	0x005ff4bf
    3f20:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    3f24:	rsbmi	sp, fp, #913408	; 0xdf000
    3f28:			; <UNDEFINED> instruction: 0xf999e7dc
    3f2c:			; <UNDEFINED> instruction: 0xf0222002
    3f30:	bcs	10847b8 <__assert_fail@plt+0x1082c40>
    3f34:	svcge	0x0076f47f
    3f38:	mulcs	r3, r9, r9
    3f3c:			; <UNDEFINED> instruction: 0xf47f2a00
    3f40:			; <UNDEFINED> instruction: 0x464eaf71
    3f44:	orrvs	pc, r0, #1325400064	; 0x4f000000
    3f48:			; <UNDEFINED> instruction: 0x9018f8dd
    3f4c:	blge	13e688 <__assert_fail@plt+0x13cb10>
    3f50:	ldcmi	3, cr9, [r8, #24]!
    3f54:	mulne	r0, r6, r9
    3f58:			; <UNDEFINED> instruction: 0x4628447d
    3f5c:			; <UNDEFINED> instruction: 0xf7fd9109
    3f60:	stmdbls	r9, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    3f64:			; <UNDEFINED> instruction: 0xf0002800
    3f68:	blne	10e4454 <__assert_fail@plt+0x10e28dc>
    3f6c:			; <UNDEFINED> instruction: 0xf1039309
    3f70:			; <UNDEFINED> instruction: 0xf1be0e01
    3f74:			; <UNDEFINED> instruction: 0xf0000f00
    3f78:	blls	1a44a8 <__assert_fail@plt+0x1a2930>
    3f7c:	mrscs	r2, (UNDEF: 0)
    3f80:	blvc	ff8fe8c4 <__assert_fail@plt+0xff8fcd4c>
    3f84:	blls	559f4 <__assert_fail@plt+0x53e7c>
    3f88:			; <UNDEFINED> instruction: 0xf0402b00
    3f8c:	b	1424454 <__assert_fail@plt+0x14228dc>
    3f90:	cmple	r7, r1, lsl #6
    3f94:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    3f98:	rdfnee	f0, f5, f0
    3f9c:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    3fa0:	and	r4, r4, ip, lsr #13
    3fa4:	movweq	lr, #23124	; 0x5a54
    3fa8:	ldfccp	f7, [pc], #48	; 3fe0 <__assert_fail@plt+0x2468>
    3fac:	blx	3848e <__assert_fail@plt+0x36916>
    3fb0:			; <UNDEFINED> instruction: 0xf1bcf20b
    3fb4:	blx	293fba <__assert_fail@plt+0x292442>
    3fb8:	blx	fe80c7c6 <__assert_fail@plt+0xfe80ac4e>
    3fbc:	strmi	r0, [sl], #-266	; 0xfffffef6
    3fc0:			; <UNDEFINED> instruction: 0xf0004611
    3fc4:	strcs	r8, [r0], #-252	; 0xffffff04
    3fc8:	bcs	d3d0 <__assert_fail@plt+0xb858>
    3fcc:	blx	fe83837e <__assert_fail@plt+0xfe836806>
    3fd0:			; <UNDEFINED> instruction: 0xf04f670a
    3fd4:	blx	fea877de <__assert_fail@plt+0xfea85c66>
    3fd8:	ldrtmi	r2, [lr], -r2, lsl #6
    3fdc:	bl	10ca63c <__assert_fail@plt+0x10c8ac4>
    3fe0:	blcs	4c20 <__assert_fail@plt+0x30a8>
    3fe4:	strcs	sp, [r1], #-222	; 0xffffff22
    3fe8:	ldrb	r2, [fp, r0, lsl #10]
    3fec:			; <UNDEFINED> instruction: 0xf47f2a00
    3ff0:			; <UNDEFINED> instruction: 0xe7a6af19
    3ff4:			; <UNDEFINED> instruction: 0xf43f2d00
    3ff8:			; <UNDEFINED> instruction: 0xe791af72
    3ffc:	movweq	lr, #47706	; 0xba5a
    4000:	svcge	0x0066f47f
    4004:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    4008:	stmib	r9, {sl, ip, sp}^
    400c:	strb	r3, [sl, -r0, lsl #8]!
    4010:	strcc	lr, [r0], #-2525	; 0xfffff623
    4014:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    4018:	strb	r3, [r4, -r0, lsl #8]!
    401c:			; <UNDEFINED> instruction: 0x4e0ae9dd
    4020:	smlabteq	r0, sp, r9, lr
    4024:	streq	pc, [r1, #-111]!	; 0xffffff91
    4028:	tstlt	r3, r2, lsl #22
    402c:			; <UNDEFINED> instruction: 0xf8c39b02
    4030:	ldmib	sp, {sp, lr, pc}^
    4034:	strmi	r1, [fp], -r4, lsl #4
    4038:	svclt	0x00144313
    403c:	movwcs	r2, #769	; 0x301
    4040:	svceq	0x0000f1be
    4044:	movwcs	fp, #3848	; 0xf08
    4048:			; <UNDEFINED> instruction: 0xf0002b00
    404c:	blls	264320 <__assert_fail@plt+0x2627a8>
    4050:			; <UNDEFINED> instruction: 0xf8cd2001
    4054:	tstcs	r0, r4, lsr #32
    4058:	ldfccp	f7, [pc], #12	; 406c <__assert_fail@plt+0x24f4>
    405c:	strtmi	r9, [r8], r6, lsl #22
    4060:	b	13e9070 <__assert_fail@plt+0x13e74f8>
    4064:	ldrmi	r7, [sl], r3, ror #23
    4068:	b	153c080 <__assert_fail@plt+0x153a508>
    406c:			; <UNDEFINED> instruction: 0xf10c0305
    4070:			; <UNDEFINED> instruction: 0xd11d3cff
    4074:	vqdmulh.s<illegal width 8>	d15, d11, d0
    4078:	svccc	0x00fff1bc
    407c:	andcs	pc, r1, #10240	; 0x2800
    4080:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    4084:	ldrmi	r4, [r1], -sl, lsl #8
    4088:	strcs	sp, [r0], #-18	; 0xffffffee
    408c:	bcs	d494 <__assert_fail@plt+0xb91c>
    4090:	blx	fe838446 <__assert_fail@plt+0xfe8368ce>
    4094:			; <UNDEFINED> instruction: 0xf04f670a
    4098:	blx	fea878a2 <__assert_fail@plt+0xfea85d2a>
    409c:	ldrtmi	r2, [lr], -r2, lsl #6
    40a0:	bl	10ca700 <__assert_fail@plt+0x10c8b88>
    40a4:	blcs	4ce4 <__assert_fail@plt+0x316c>
    40a8:	strcs	sp, [r1], #-223	; 0xffffff21
    40ac:	ldrb	r2, [ip, r0, lsl #10]
    40b0:	smlabteq	r6, sp, r9, lr
    40b4:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    40b8:			; <UNDEFINED> instruction: 0xf04f0104
    40bc:			; <UNDEFINED> instruction: 0x9c020a0a
    40c0:	bleq	40204 <__assert_fail@plt+0x3e68c>
    40c4:			; <UNDEFINED> instruction: 0xf8dd2900
    40c8:	svclt	0x00088024
    40cc:	tstle	r1, #720896	; 0xb0000
    40d0:	movweq	lr, #43802	; 0xab1a
    40d4:	andeq	lr, fp, #76800	; 0x12c00
    40d8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    40dc:	movweq	lr, #43795	; 0xab13
    40e0:	andeq	lr, fp, #67584	; 0x10800
    40e4:	beq	fed38 <__assert_fail@plt+0xfd1c0>
    40e8:	bleq	bedf8 <__assert_fail@plt+0xbd280>
    40ec:	svclt	0x0008458b
    40f0:	mvnle	r4, #545259520	; 0x20800000
    40f4:	svceq	0x0000f1b8
    40f8:	tstcs	r0, r2, lsl r0
    40fc:	movweq	lr, #43802	; 0xab1a
    4100:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    4104:	andeq	lr, fp, #76800	; 0x12c00
    4108:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    410c:	movweq	lr, #43795	; 0xab13
    4110:	andeq	lr, fp, #67584	; 0x10800
    4114:	beq	fed68 <__assert_fail@plt+0xfd1f0>
    4118:	bleq	bee28 <__assert_fail@plt+0xbd2b0>
    411c:	mvnle	r4, r8, lsl #11
    4120:	strcs	r2, [r0, -r1, lsl #12]
    4124:	strmi	lr, [r9, #-2509]	; 0xfffff633
    4128:	strmi	lr, [r4, #-2525]	; 0xfffff623
    412c:	andsls	pc, r0, sp, asr #17
    4130:	strtmi	r4, [r9], -r0, lsr #12
    4134:	movwcs	r2, #522	; 0x20a
    4138:	blx	ff3c0144 <__assert_fail@plt+0xff3be5cc>
    413c:	strtmi	r4, [r9], -r0, lsr #12
    4140:	strmi	lr, [r2, #-2509]	; 0xfffff633
    4144:			; <UNDEFINED> instruction: 0x46994690
    4148:	movwcs	r2, #522	; 0x20a
    414c:	blx	ff140158 <__assert_fail@plt+0xff13e5e0>
    4150:	bl	11ca824 <__assert_fail@plt+0x11c8cac>
    4154:	ldmne	fp, {r0, r1, r2, sl, fp}^
    4158:			; <UNDEFINED> instruction: 0x0c0ceb4c
    415c:	bl	130a7d0 <__assert_fail@plt+0x1308c58>
    4160:	ldrtmi	r0, [r2], -r7, lsl #24
    4164:			; <UNDEFINED> instruction: 0x463b18de
    4168:	streq	lr, [ip, -ip, asr #22]
    416c:	strmi	r4, [sp], -r4, lsl #12
    4170:	svceq	0x0000f1b8
    4174:			; <UNDEFINED> instruction: 0x4650d014
    4178:			; <UNDEFINED> instruction: 0xf0014659
    417c:	strbmi	pc, [r2], -sp, lsr #21	; <UNPREDICTABLE>
    4180:			; <UNDEFINED> instruction: 0xf001464b
    4184:	strmi	pc, [fp], -r9, lsr #21
    4188:	ldmib	sp, {r1, r9, sl, lr}^
    418c:			; <UNDEFINED> instruction: 0xf0010106
    4190:	blls	42c24 <__assert_fail@plt+0x410ac>
    4194:	movwls	r1, #2075	; 0x81b
    4198:	bl	106ada4 <__assert_fail@plt+0x106922c>
    419c:	movwls	r0, #4867	; 0x1303
    41a0:	movwcs	lr, #10717	; 0x29dd
    41a4:	svclt	0x00082b00
    41a8:	sbcle	r2, r1, #40960	; 0xa000
    41ac:	strmi	lr, [r9, #-2525]	; 0xfffff623
    41b0:			; <UNDEFINED> instruction: 0x9010f8dd
    41b4:	movwcs	lr, #2525	; 0x9dd
    41b8:	movwcs	lr, #2505	; 0x9c9
    41bc:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    41c0:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    41c4:	smlabteq	r0, sp, r9, lr
    41c8:	strbmi	lr, [lr], -lr, lsr #14
    41cc:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    41d0:			; <UNDEFINED> instruction: 0x9018f8dd
    41d4:	blge	13e910 <__assert_fail@plt+0x13cd98>
    41d8:	ldrt	r9, [sl], r6, lsl #6
    41dc:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    41e0:			; <UNDEFINED> instruction: 0xf7fd4628
    41e4:	stmdacs	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    41e8:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    41ec:	blls	3dbd0 <__assert_fail@plt+0x3c058>
    41f0:	stcls	7, cr2, [r6, #-0]
    41f4:	blx	fe895a66 <__assert_fail@plt+0xfe893eee>
    41f8:	ldrmi	r2, [lr], -r5, lsl #6
    41fc:	blx	ff8eae0a <__assert_fail@plt+0xff8e9292>
    4200:	svccs	0x00006705
    4204:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    4208:	tstcs	r0, r1
    420c:	blls	bdd10 <__assert_fail@plt+0xbc198>
    4210:	blcs	15bec <__assert_fail@plt+0x14074>
    4214:	svcge	0x000af47f
    4218:	strcc	lr, [r0], #-2525	; 0xfffff623
    421c:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    4220:	strbt	r3, [r0], -r0, lsl #8
    4224:	b	ff942220 <__assert_fail@plt+0xff9406a8>
    4228:	muleq	r1, lr, r0
    422c:	andeq	r0, r0, r0, asr #3
    4230:	andeq	r2, r1, lr, lsl pc
    4234:	andeq	r2, r0, r0, ror r3
    4238:	strdeq	r2, [r0], -r6
    423c:			; <UNDEFINED> instruction: 0xf7ff2200
    4240:	svclt	0x0000bd89
    4244:	mvnsmi	lr, sp, lsr #18
    4248:	strmi	r4, [r7], -r8, lsl #13
    424c:			; <UNDEFINED> instruction: 0x4605b1d8
    4250:			; <UNDEFINED> instruction: 0xf7fde007
    4254:	rsclt	lr, r4, #83968	; 0x14800
    4258:			; <UNDEFINED> instruction: 0xf8336803
    425c:	ldreq	r3, [fp, #-20]	; 0xffffffec
    4260:	strtmi	sp, [lr], -r4, lsl #10
    4264:	blmi	826c0 <__assert_fail@plt+0x80b48>
    4268:	mvnsle	r2, r0, lsl #24
    426c:	svceq	0x0000f1b8
    4270:			; <UNDEFINED> instruction: 0xf8c8d001
    4274:	adcsmi	r6, lr, #0
    4278:			; <UNDEFINED> instruction: 0xf996d908
    427c:	andcs	r3, r1, r0
    4280:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    4284:	strdlt	r8, [r9, -r0]
    4288:	andeq	pc, r0, r8, asr #17
    428c:	ldmfd	sp!, {sp}
    4290:	svclt	0x000081f0
    4294:	mvnsmi	lr, sp, lsr #18
    4298:	strmi	r4, [r7], -r8, lsl #13
    429c:			; <UNDEFINED> instruction: 0x4605b1d8
    42a0:			; <UNDEFINED> instruction: 0xf7fde007
    42a4:	rsclt	lr, r4, #43008	; 0xa800
    42a8:			; <UNDEFINED> instruction: 0xf8336803
    42ac:	ldrbeq	r3, [fp], #20
    42b0:	strtmi	sp, [lr], -r4, lsl #10
    42b4:	blmi	82710 <__assert_fail@plt+0x80b98>
    42b8:	mvnsle	r2, r0, lsl #24
    42bc:	svceq	0x0000f1b8
    42c0:			; <UNDEFINED> instruction: 0xf8c8d001
    42c4:	adcsmi	r6, lr, #0
    42c8:			; <UNDEFINED> instruction: 0xf996d908
    42cc:	andcs	r3, r1, r0
    42d0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    42d4:	strdlt	r8, [r9, -r0]
    42d8:	andeq	pc, r0, r8, asr #17
    42dc:	ldmfd	sp!, {sp}
    42e0:	svclt	0x000081f0
    42e4:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    42e8:	strdlt	fp, [r2], r0
    42ec:	bmi	76ef10 <__assert_fail@plt+0x76d398>
    42f0:	cfstrsge	mvf4, [sl], {121}	; 0x79
    42f4:	blvc	142448 <__assert_fail@plt+0x1408d0>
    42f8:	stmpl	sl, {r1, r2, r9, sl, lr}
    42fc:	andls	r6, r1, #1179648	; 0x120000
    4300:	andeq	pc, r0, #79	; 0x4f
    4304:	and	r9, r5, r0, lsl #6
    4308:	ldrtmi	r4, [r0], -r9, lsr #12
    430c:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4310:	cmnlt	r0, r8, lsl #8
    4314:	stcne	8, cr15, [r8], {84}	; 0x54
    4318:			; <UNDEFINED> instruction: 0xf854b1b1
    431c:	strls	r5, [r0], #-3076	; 0xfffff3fc
    4320:			; <UNDEFINED> instruction: 0x4630b195
    4324:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4328:	mvnle	r2, r0, lsl #16
    432c:	bmi	38c338 <__assert_fail@plt+0x38a7c0>
    4330:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    4334:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4338:	subsmi	r9, sl, r1, lsl #22
    433c:	andlt	sp, r2, sp, lsl #2
    4340:	ldrhtmi	lr, [r0], #141	; 0x8d
    4344:	ldrbmi	fp, [r0, -r3]!
    4348:	ldrtmi	r4, [r3], -r8, lsl #16
    434c:	ldrtmi	r4, [sl], -r8, lsl #18
    4350:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    4354:			; <UNDEFINED> instruction: 0xf7fd6800
    4358:			; <UNDEFINED> instruction: 0xf7fdeb6e
    435c:	svclt	0x0000ea4a
    4360:	andeq	r2, r1, r8, lsl fp
    4364:	andeq	r0, r0, r0, asr #3
    4368:	ldrdeq	r2, [r1], -r6
    436c:			; <UNDEFINED> instruction: 0x00012cb8
    4370:	andeq	r1, r0, sl, ror #30
    4374:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    4378:	subslt	r4, r4, #16777216	; 0x1000000
    437c:	and	r4, r3, r3, lsl #12
    4380:	mulle	r8, r4, r2
    4384:	andle	r4, r5, fp, lsl #5
    4388:	mulcs	r0, r3, r9
    438c:	movwcc	r4, #5656	; 0x1618
    4390:	mvnsle	r2, r0, lsl #20
    4394:			; <UNDEFINED> instruction: 0xf85d2000
    4398:	ldrbmi	r4, [r0, -r4, lsl #22]!
    439c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    43a0:	andcs	fp, sl, #56, 10	; 0xe000000
    43a4:	strmi	r4, [sp], -r4, lsl #12
    43a8:	stc2l	7, cr15, [r0], {255}	; 0xff
    43ac:	svccc	0x0080f5b0
    43b0:	addlt	sp, r0, #268435456	; 0x10000000
    43b4:			; <UNDEFINED> instruction: 0x4629bd38
    43b8:			; <UNDEFINED> instruction: 0xf7ff4620
    43bc:	svclt	0x0000fca1
    43c0:	andscs	fp, r0, #56, 10	; 0xe000000
    43c4:	strmi	r4, [sp], -r4, lsl #12
    43c8:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    43cc:	svccc	0x0080f5b0
    43d0:	addlt	sp, r0, #268435456	; 0x10000000
    43d4:			; <UNDEFINED> instruction: 0x4629bd38
    43d8:			; <UNDEFINED> instruction: 0xf7ff4620
    43dc:	svclt	0x0000fc91
    43e0:	strt	r2, [r3], #522	; 0x20a
    43e4:	strt	r2, [r1], #528	; 0x210
    43e8:	blmi	8d6c78 <__assert_fail@plt+0x8d5100>
    43ec:	ldrblt	r4, [r0, #1146]!	; 0x47a
    43f0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    43f4:	strmi	r2, [r4], -r0, lsl #12
    43f8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    43fc:			; <UNDEFINED> instruction: 0xf04f9301
    4400:	strls	r0, [r0], -r0, lsl #6
    4404:	b	fea42400 <__assert_fail@plt+0xfea40888>
    4408:	tstlt	r4, r6
    440c:	mulcc	r0, r4, r9
    4410:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    4414:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    4418:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    441c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4420:	bl	24241c <__assert_fail@plt+0x2408a4>
    4424:	ldrtmi	r4, [r3], -r5, lsl #12
    4428:	strbtmi	r2, [r9], -sl, lsl #4
    442c:			; <UNDEFINED> instruction: 0xf7fd4620
    4430:	stmdavs	fp!, {r2, r6, r8, r9, fp, sp, lr, pc}
    4434:	blls	32a68 <__assert_fail@plt+0x30ef0>
    4438:	rscle	r4, sl, r3, lsr #5
    443c:			; <UNDEFINED> instruction: 0xf993b11b
    4440:	blcs	10448 <__assert_fail@plt+0xe8d0>
    4444:	bmi	3f8be0 <__assert_fail@plt+0x3f7068>
    4448:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    444c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4450:	subsmi	r9, sl, r1, lsl #22
    4454:	andlt	sp, r3, ip, lsl #2
    4458:	bmi	2f3c20 <__assert_fail@plt+0x2f20a8>
    445c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    4460:	bicsle	r6, r6, r0, lsl r8
    4464:	strtmi	r4, [r3], -r9, lsl #18
    4468:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    446c:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4470:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4474:	andeq	r2, r1, ip, lsl sl
    4478:	andeq	r0, r0, r0, asr #3
    447c:	andeq	r2, r1, lr, ror #23
    4480:	andeq	r1, r0, r0, lsr #29
    4484:			; <UNDEFINED> instruction: 0x000129be
    4488:	andeq	r2, r1, sl, lsr #23
    448c:	andeq	r1, r0, r2, asr lr
    4490:			; <UNDEFINED> instruction: 0x4606b5f8
    4494:			; <UNDEFINED> instruction: 0xf7ff460f
    4498:			; <UNDEFINED> instruction: 0xf110ffa7
    449c:			; <UNDEFINED> instruction: 0xf1414400
    44a0:	cfstr32cs	mvfx0, [r1, #-0]
    44a4:	stccs	15, cr11, [r0], {8}
    44a8:	lfmlt	f5, 3, [r8]
    44ac:	b	15424a8 <__assert_fail@plt+0x1540930>
    44b0:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    44b4:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    44b8:	andvs	r4, r4, sl, lsr r6
    44bc:	stmdbmi	r3, {r3, fp, sp, lr}
    44c0:			; <UNDEFINED> instruction: 0xf7fd4479
    44c4:	svclt	0x0000e9a2
    44c8:	andeq	r2, r1, r2, asr fp
    44cc:	strdeq	r1, [r0], -ip
    44d0:			; <UNDEFINED> instruction: 0x4605b538
    44d4:			; <UNDEFINED> instruction: 0xf7ff460c
    44d8:			; <UNDEFINED> instruction: 0xf500ffdb
    44dc:			; <UNDEFINED> instruction: 0xf5b34300
    44e0:	andle	r3, r1, #128, 30	; 0x200
    44e4:	lfmlt	f3, 1, [r8, #-0]
    44e8:	b	dc24e4 <__assert_fail@plt+0xdc096c>
    44ec:	strtmi	r4, [r2], -r5, lsl #18
    44f0:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    44f4:	andvs	r4, r4, fp, lsr #12
    44f8:	stmdbmi	r3, {r3, fp, sp, lr}
    44fc:			; <UNDEFINED> instruction: 0xf7fd4479
    4500:	svclt	0x0000e984
    4504:	andeq	r2, r1, r6, lsl fp
    4508:	andeq	r1, r0, r0, asr #27
    450c:			; <UNDEFINED> instruction: 0xf7ff220a
    4510:	svclt	0x0000bb9f
    4514:			; <UNDEFINED> instruction: 0xf7ff2210
    4518:	svclt	0x0000bb9b
    451c:	blmi	896da8 <__assert_fail@plt+0x895230>
    4520:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4524:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4528:	strmi	r2, [r4], -r0, lsl #12
    452c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4530:			; <UNDEFINED> instruction: 0xf04f9301
    4534:	strls	r0, [r0], -r0, lsl #6
    4538:	b	3c2534 <__assert_fail@plt+0x3c09bc>
    453c:	tstlt	r4, r6
    4540:	mulcc	r0, r4, r9
    4544:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    4548:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    454c:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4550:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4554:	b	1bc2550 <__assert_fail@plt+0x1bc09d8>
    4558:	strbtmi	r4, [r9], -r5, lsl #12
    455c:			; <UNDEFINED> instruction: 0xf7fd4620
    4560:	stmdavs	fp!, {r1, r2, r6, r9, fp, sp, lr, pc}
    4564:	blls	32b98 <__assert_fail@plt+0x31020>
    4568:	rscle	r4, ip, r3, lsr #5
    456c:			; <UNDEFINED> instruction: 0xf993b11b
    4570:	blcs	10578 <__assert_fail@plt+0xea00>
    4574:	bmi	3f8d18 <__assert_fail@plt+0x3f71a0>
    4578:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    457c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4580:	subsmi	r9, sl, r1, lsl #22
    4584:	andlt	sp, r3, ip, lsl #2
    4588:	bmi	2f3d50 <__assert_fail@plt+0x2f21d8>
    458c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    4590:	bicsle	r6, r8, r0, lsl r8
    4594:	strtmi	r4, [r3], -r9, lsl #18
    4598:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    459c:	ldmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    45a0:	stmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    45a4:	andeq	r2, r1, r8, ror #17
    45a8:	andeq	r0, r0, r0, asr #3
    45ac:			; <UNDEFINED> instruction: 0x00012aba
    45b0:	andeq	r1, r0, ip, ror #26
    45b4:	andeq	r2, r1, lr, lsl #17
    45b8:	andeq	r2, r1, sl, ror sl
    45bc:	andeq	r1, r0, r2, lsr #26
    45c0:	blmi	8d6e50 <__assert_fail@plt+0x8d52d8>
    45c4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    45c8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    45cc:	strmi	r2, [r4], -r0, lsl #12
    45d0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    45d4:			; <UNDEFINED> instruction: 0xf04f9301
    45d8:	strls	r0, [r0], -r0, lsl #6
    45dc:	ldmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    45e0:	tstlt	r4, r6
    45e4:	mulcc	r0, r4, r9
    45e8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    45ec:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    45f0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    45f4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    45f8:	b	7425f4 <__assert_fail@plt+0x740a7c>
    45fc:	andcs	r4, sl, #5242880	; 0x500000
    4600:	strtmi	r4, [r0], -r9, ror #12
    4604:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4608:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    460c:	adcmi	r9, r3, #0, 22
    4610:	tstlt	fp, fp, ror #1
    4614:	mulcc	r0, r3, r9
    4618:	mvnle	r2, r0, lsl #22
    461c:	blmi	316e60 <__assert_fail@plt+0x3152e8>
    4620:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4624:	blls	5e694 <__assert_fail@plt+0x5cb1c>
    4628:	qaddle	r4, sl, ip
    462c:	ldcllt	0, cr11, [r0, #12]!
    4630:	blcs	896e64 <__assert_fail@plt+0x8952ec>
    4634:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    4638:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    463c:	ldrtmi	r4, [sl], -r3, lsr #12
    4640:			; <UNDEFINED> instruction: 0xf7fd4479
    4644:			; <UNDEFINED> instruction: 0xf7fde8e2
    4648:	svclt	0x0000e8d4
    464c:	andeq	r2, r1, r4, asr #16
    4650:	andeq	r0, r0, r0, asr #3
    4654:	andeq	r2, r1, r6, lsl sl
    4658:	andeq	r1, r0, r8, asr #25
    465c:	andeq	r2, r1, r8, ror #15
    4660:	ldrdeq	r2, [r1], -r4
    4664:	andeq	r1, r0, ip, ror ip
    4668:	blmi	8d6ef8 <__assert_fail@plt+0x8d5380>
    466c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4670:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4674:	strmi	r2, [r4], -r0, lsl #12
    4678:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    467c:			; <UNDEFINED> instruction: 0xf04f9301
    4680:	strls	r0, [r0], -r0, lsl #6
    4684:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4688:	tstlt	r4, r6
    468c:	mulcc	r0, r4, r9
    4690:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    4694:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    4698:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    469c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    46a0:	stmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46a4:	andcs	r4, sl, #5242880	; 0x500000
    46a8:	strtmi	r4, [r0], -r9, ror #12
    46ac:	ldmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46b0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    46b4:	adcmi	r9, r3, #0, 22
    46b8:	tstlt	fp, fp, ror #1
    46bc:	mulcc	r0, r3, r9
    46c0:	mvnle	r2, r0, lsl #22
    46c4:	blmi	316f08 <__assert_fail@plt+0x315390>
    46c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    46cc:	blls	5e73c <__assert_fail@plt+0x5cbc4>
    46d0:	qaddle	r4, sl, ip
    46d4:	ldcllt	0, cr11, [r0, #12]!
    46d8:	blcs	896f0c <__assert_fail@plt+0x895394>
    46dc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    46e0:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    46e4:	ldrtmi	r4, [sl], -r3, lsr #12
    46e8:			; <UNDEFINED> instruction: 0xf7fd4479
    46ec:			; <UNDEFINED> instruction: 0xf7fde88e
    46f0:	svclt	0x0000e880
    46f4:	muleq	r1, ip, r7
    46f8:	andeq	r0, r0, r0, asr #3
    46fc:	andeq	r2, r1, lr, ror #18
    4700:	andeq	r1, r0, r0, lsr #24
    4704:	andeq	r2, r1, r0, asr #14
    4708:	andeq	r2, r1, ip, lsr #18
    470c:	ldrdeq	r1, [r0], -r4
    4710:	blmi	656f78 <__assert_fail@plt+0x655400>
    4714:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    4718:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    471c:	strbtmi	r4, [r9], -ip, lsl #12
    4720:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    4724:			; <UNDEFINED> instruction: 0xf04f9303
    4728:			; <UNDEFINED> instruction: 0xf7ff0300
    472c:	orrslt	pc, r0, r7, lsl #27
    4730:	ldmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4734:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    4738:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    473c:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    4740:	strtmi	r4, [r2], -fp, lsr #12
    4744:			; <UNDEFINED> instruction: 0xf7fd4479
    4748:	stmdbmi	lr, {r5, r6, fp, sp, lr, pc}
    474c:	strtmi	r4, [r2], -fp, lsr #12
    4750:			; <UNDEFINED> instruction: 0xf7fd4479
    4754:	bmi	33ed1c <__assert_fail@plt+0x33d1a4>
    4758:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    475c:	ldrdeq	lr, [r0, -sp]
    4760:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4764:	subsmi	r9, sl, r3, lsl #22
    4768:	andlt	sp, r5, r1, lsl #2
    476c:			; <UNDEFINED> instruction: 0xf7fdbd30
    4770:	svclt	0x0000e840
    4774:	strdeq	r2, [r1], -r4
    4778:	andeq	r0, r0, r0, asr #3
    477c:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    4780:	andeq	r1, r0, r8, ror fp
    4784:	andeq	r1, r0, ip, ror #22
    4788:	andeq	r2, r1, lr, lsr #13
    478c:			; <UNDEFINED> instruction: 0x460cb510
    4790:			; <UNDEFINED> instruction: 0xf7ff4611
    4794:	ldc	14, cr15, [pc, #780]	; 4aa8 <__assert_fail@plt+0x2f30>
    4798:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    479c:	vcvt.f64.s32	d7, s0
    47a0:	vstr	d21, [r4, #924]	; 0x39c
    47a4:	vadd.f32	s14, s0, s0
    47a8:	vnmul.f64	d0, d0, d5
    47ac:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    47b0:	vstr	d0, [r4, #768]	; 0x300
    47b4:	vldrlt	s0, [r0, #-4]
    47b8:	andeq	r0, r0, r0
    47bc:	smlawbmi	lr, r0, r4, r8
    47c0:	rsbsmi	pc, r0, #0, 8
    47c4:			; <UNDEFINED> instruction: 0xf5b24603
    47c8:			; <UNDEFINED> instruction: 0xf1014f80
    47cc:	push	{r2, sl, fp}
    47d0:	svclt	0x00044ff0
    47d4:			; <UNDEFINED> instruction: 0xf04f460a
    47d8:			; <UNDEFINED> instruction: 0xf1010a64
    47dc:			; <UNDEFINED> instruction: 0xf1010901
    47e0:			; <UNDEFINED> instruction: 0xf1010802
    47e4:			; <UNDEFINED> instruction: 0xf1010e03
    47e8:			; <UNDEFINED> instruction: 0xf1010705
    47ec:			; <UNDEFINED> instruction: 0xf1010606
    47f0:			; <UNDEFINED> instruction: 0xf1010507
    47f4:			; <UNDEFINED> instruction: 0xf1010408
    47f8:	svclt	0x00080009
    47fc:	blge	2c280c <__assert_fail@plt+0x2c0c94>
    4800:			; <UNDEFINED> instruction: 0xf5b2d03f
    4804:	svclt	0x00024f20
    4808:			; <UNDEFINED> instruction: 0xf04f460a
    480c:			; <UNDEFINED> instruction: 0xf8020a6c
    4810:	eorsle	sl, r6, sl, lsl #22
    4814:	svcpl	0x0000f5b2
    4818:	strmi	fp, [sl], -r2, lsl #30
    481c:	beq	1900960 <__assert_fail@plt+0x18fede8>
    4820:	blge	2c2830 <__assert_fail@plt+0x2c0cb8>
    4824:			; <UNDEFINED> instruction: 0xf5b2d02d
    4828:	svclt	0x00024fc0
    482c:			; <UNDEFINED> instruction: 0xf04f460a
    4830:			; <UNDEFINED> instruction: 0xf8020a62
    4834:	eorle	sl, r4, sl, lsl #22
    4838:	svcmi	0x0040f5b2
    483c:	strmi	fp, [sl], -r2, lsl #30
    4840:	beq	1d00984 <__assert_fail@plt+0x1cfee0c>
    4844:	blge	2c2854 <__assert_fail@plt+0x2c0cdc>
    4848:			; <UNDEFINED> instruction: 0xf5b2d01b
    484c:	svclt	0x00025f80
    4850:			; <UNDEFINED> instruction: 0xf04f460a
    4854:			; <UNDEFINED> instruction: 0xf8020a70
    4858:	andsle	sl, r2, sl, lsl #22
    485c:	svcmi	0x0000f5b2
    4860:	strmi	fp, [sl], -r2, lsl #30
    4864:	beq	b809a8 <__assert_fail@plt+0xb7ee30>
    4868:	blge	2c2878 <__assert_fail@plt+0x2c0d00>
    486c:	strmi	sp, [r2], -r9
    4870:	strtmi	r4, [ip], -r0, lsr #12
    4874:			; <UNDEFINED> instruction: 0x463e4635
    4878:	ldrbtmi	r4, [r4], r7, ror #12
    487c:	strbmi	r4, [r8], r6, asr #13
    4880:			; <UNDEFINED> instruction: 0xf4134689
    4884:			; <UNDEFINED> instruction: 0xf0037f80
    4888:	svclt	0x00140a40
    488c:	bleq	1cc09d0 <__assert_fail@plt+0x1cbee58>
    4890:	bleq	b809d4 <__assert_fail@plt+0xb7ee5c>
    4894:	svceq	0x0080f013
    4898:	andlt	pc, r0, r9, lsl #17
    489c:			; <UNDEFINED> instruction: 0xf04fbf14
    48a0:			; <UNDEFINED> instruction: 0xf04f0977
    48a4:			; <UNDEFINED> instruction: 0xf413092d
    48a8:			; <UNDEFINED> instruction: 0xf8886f00
    48ac:	eorsle	r9, pc, r0
    48b0:	svceq	0x0000f1ba
    48b4:			; <UNDEFINED> instruction: 0xf04fbf14
    48b8:			; <UNDEFINED> instruction: 0xf04f0873
    48bc:			; <UNDEFINED> instruction: 0xf0130853
    48c0:			; <UNDEFINED> instruction: 0xf88e0f20
    48c4:	svclt	0x00148000
    48c8:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    48cc:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    48d0:	svceq	0x0010f013
    48d4:	and	pc, r0, ip, lsl #17
    48d8:	stceq	0, cr15, [r8], {3}
    48dc:			; <UNDEFINED> instruction: 0xf04fbf14
    48e0:			; <UNDEFINED> instruction: 0xf04f0e77
    48e4:			; <UNDEFINED> instruction: 0xf4130e2d
    48e8:			; <UNDEFINED> instruction: 0xf8876f80
    48ec:	eorsle	lr, r1, r0
    48f0:	svceq	0x0000f1bc
    48f4:			; <UNDEFINED> instruction: 0x2773bf14
    48f8:			; <UNDEFINED> instruction: 0xf0132753
    48fc:	eorsvc	r0, r7, r4, lsl #30
    4900:	uhadd16cs	fp, r2, r4
    4904:			; <UNDEFINED> instruction: 0xf013262d
    4908:	eorvc	r0, lr, r2, lsl #30
    490c:	streq	pc, [r1, #-3]
    4910:	uhadd16cs	fp, r7, r4
    4914:	eorvc	r2, r6, sp, lsr #12
    4918:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    491c:	svclt	0x00142d00
    4920:	cmpcs	r4, #116, 6	; 0xd0000001
    4924:	movwcs	r7, #3
    4928:	andsvc	r4, r3, r8, lsl #12
    492c:	svchi	0x00f0e8bd
    4930:	svceq	0x0000f1ba
    4934:			; <UNDEFINED> instruction: 0xf04fbf14
    4938:			; <UNDEFINED> instruction: 0xf04f0878
    493c:	ldr	r0, [lr, sp, lsr #16]!
    4940:	svclt	0x00142d00
    4944:			; <UNDEFINED> instruction: 0x232d2378
    4948:	movwcs	r7, #3
    494c:	andsvc	r4, r3, r8, lsl #12
    4950:	svchi	0x00f0e8bd
    4954:	svceq	0x0000f1bc
    4958:			; <UNDEFINED> instruction: 0x2778bf14
    495c:	strb	r2, [ip, sp, lsr #14]
    4960:	svcmi	0x00f0e92d
    4964:			; <UNDEFINED> instruction: 0xf04fb097
    4968:	stmib	sp, {r0, sl, fp}^
    496c:	bmi	1f8d594 <__assert_fail@plt+0x1f8ba1c>
    4970:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    4974:			; <UNDEFINED> instruction: 0x078258d3
    4978:			; <UNDEFINED> instruction: 0xf10dbf54
    497c:			; <UNDEFINED> instruction: 0xf10d082c
    4980:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    4984:			; <UNDEFINED> instruction: 0xf04f9315
    4988:	svclt	0x00450300
    498c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4990:	strbmi	r2, [r6], r0, lsr #6
    4994:	eorcc	pc, ip, sp, lsl #17
    4998:			; <UNDEFINED> instruction: 0xf1a3230a
    499c:			; <UNDEFINED> instruction: 0xf1c30120
    49a0:	blx	b05228 <__assert_fail@plt+0xb036b0>
    49a4:	blx	3411b4 <__assert_fail@plt+0x33f63c>
    49a8:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    49ac:	andne	lr, r8, #3620864	; 0x374000
    49b0:	vst1.8	{d15-d16}, [r3], ip
    49b4:	svclt	0x000842aa
    49b8:			; <UNDEFINED> instruction: 0xf0c042a1
    49bc:	movwcc	r8, #41099	; 0xa08b
    49c0:	mvnle	r2, r6, asr #22
    49c4:			; <UNDEFINED> instruction: 0xf64c223c
    49c8:			; <UNDEFINED> instruction: 0xf6cc45cd
    49cc:			; <UNDEFINED> instruction: 0xf04f45cc
    49d0:			; <UNDEFINED> instruction: 0xf1a231ff
    49d4:	blx	fe946e5e <__assert_fail@plt+0xfe9452e6>
    49d8:	blx	5dde8 <__assert_fail@plt+0x5c270>
    49dc:	blx	839ec <__assert_fail@plt+0x81e74>
    49e0:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    49e4:			; <UNDEFINED> instruction: 0x0c09ea4c
    49e8:			; <UNDEFINED> instruction: 0xf1c24c61
    49ec:	svcls	0x00090920
    49f0:			; <UNDEFINED> instruction: 0xf909fa21
    49f4:	b	1315bec <__assert_fail@plt+0x1314074>
    49f8:	stmiaeq	sp!, {r0, r3, sl, fp}^
    49fc:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    4a00:	blx	194c4c <__assert_fail@plt+0x1930d4>
    4a04:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    4a08:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    4a0c:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    4a10:	streq	lr, [r1], #-2598	; 0xfffff5da
    4a14:			; <UNDEFINED> instruction: 0xf1ba40d6
    4a18:	svclt	0x000c0f42
    4a1c:			; <UNDEFINED> instruction: 0xf0002100
    4a20:	bcc	804e2c <__assert_fail@plt+0x8032b4>
    4a24:	streq	lr, [r9], -r6, asr #20
    4a28:	vpmax.s8	d15, d2, d23
    4a2c:	andge	pc, r0, lr, lsl #17
    4a30:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    4a34:	addhi	pc, r4, r0
    4a38:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    4a3c:			; <UNDEFINED> instruction: 0xf88e2269
    4a40:	subcs	r2, r2, #1
    4a44:	andcs	pc, r2, lr, lsl #17
    4a48:	andvc	r2, sl, r0, lsl #4
    4a4c:	andeq	lr, r5, #84, 20	; 0x54000
    4a50:			; <UNDEFINED> instruction: 0xf1a3d04a
    4a54:			; <UNDEFINED> instruction: 0xf1c30114
    4a58:	blx	906730 <__assert_fail@plt+0x904bb8>
    4a5c:	blx	181268 <__assert_fail@plt+0x17f6f0>
    4a60:	blcc	d42684 <__assert_fail@plt+0xd40b0c>
    4a64:	blx	955754 <__assert_fail@plt+0x953bdc>
    4a68:	blx	98167c <__assert_fail@plt+0x97fb04>
    4a6c:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    4a70:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    4a74:			; <UNDEFINED> instruction: 0xf04f1d50
    4a78:			; <UNDEFINED> instruction: 0xf1410300
    4a7c:	andcs	r0, sl, #0, 2
    4a80:	cdp2	0, 2, cr15, cr10, cr0, {0}
    4a84:	movwcs	r2, #522	; 0x20a
    4a88:	strmi	r4, [fp], r2, lsl #13
    4a8c:	cdp2	0, 2, cr15, cr4, cr0, {0}
    4a90:	subsle	r4, r8, r3, lsl r3
    4a94:	movweq	lr, #47706	; 0xba5a
    4a98:			; <UNDEFINED> instruction: 0xf7fcd026
    4a9c:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4aa0:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    4aa4:	subsle	r2, r7, r0, lsl #20
    4aa8:	mulcc	r0, r2, r9
    4aac:	bmi	c72ee0 <__assert_fail@plt+0xc71368>
    4ab0:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    4ab4:			; <UNDEFINED> instruction: 0x23204d30
    4ab8:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    4abc:	ldrmi	r4, [r9], -r0, lsr #12
    4ac0:			; <UNDEFINED> instruction: 0xf8cd2201
    4ac4:	stmib	sp, {r3, r4, pc}^
    4ac8:	strls	sl, [r1], -r4, lsl #22
    4acc:			; <UNDEFINED> instruction: 0xf7fd9500
    4ad0:	ands	lr, r5, r2, asr #16
    4ad4:	andeq	pc, sl, #-1073741780	; 0xc000002c
    4ad8:	svcge	0x0075f47f
    4adc:	movtcs	r9, #11784	; 0x2e08
    4ae0:	andcs	pc, r1, lr, lsl #17
    4ae4:	andcc	pc, r0, lr, lsl #17
    4ae8:			; <UNDEFINED> instruction: 0xac0d4a24
    4aec:	stmib	sp, {r5, r8, r9, sp}^
    4af0:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    4af4:	andls	r4, r0, #32, 12	; 0x2000000
    4af8:	andcs	r4, r1, #26214400	; 0x1900000
    4afc:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b00:			; <UNDEFINED> instruction: 0xf7fc4620
    4b04:	bmi	7c04cc <__assert_fail@plt+0x7be954>
    4b08:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    4b0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b10:	subsmi	r9, sl, r5, lsl fp
    4b14:	andslt	sp, r7, r6, lsr #2
    4b18:	svchi	0x00f0e8bd
    4b1c:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    4b20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4b24:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    4b28:			; <UNDEFINED> instruction: 0xf0002264
    4b2c:	stmdbcs	r0, {r0, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    4b30:	svclt	0x00084682
    4b34:	strmi	r2, [fp], sl, lsl #16
    4b38:	strcc	fp, [r1], -r8, lsl #30
    4b3c:	ldrb	sp, [r3, sl, lsr #3]
    4b40:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    4b44:	ldrbmi	lr, [r0], -r0, lsl #15
    4b48:	andcs	r4, sl, #93323264	; 0x5900000
    4b4c:			; <UNDEFINED> instruction: 0xf0002300
    4b50:	strmi	pc, [r2], r3, asr #27
    4b54:	ldr	r4, [sp, fp, lsl #13]
    4b58:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    4b5c:	bmi	2bea08 <__assert_fail@plt+0x2bce90>
    4b60:			; <UNDEFINED> instruction: 0xe7a6447a
    4b64:	mcr	7, 2, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4b68:	muleq	r1, r6, r4
    4b6c:	andeq	r0, r0, r0, asr #3
    4b70:	strdeq	r1, [r0], -r0
    4b74:	andeq	r1, r0, r0, lsr r8
    4b78:	andeq	r1, r0, r2, lsr r8
    4b7c:	andeq	r1, r0, r6, lsl #16
    4b80:	strdeq	r2, [r1], -lr
    4b84:	andeq	r1, r0, r6, lsl #15
    4b88:	andeq	r1, r0, r0, lsl #15
    4b8c:	suble	r2, r5, r0, lsl #16
    4b90:	mvnsmi	lr, #737280	; 0xb4000
    4b94:			; <UNDEFINED> instruction: 0xf9904698
    4b98:	orrlt	r3, r3, #0
    4b9c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    4ba0:	ldrmi	r4, [r7], -r9, lsl #13
    4ba4:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    4ba8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    4bac:	svceq	0x0000f1b8
    4bb0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    4bb4:			; <UNDEFINED> instruction: 0x4605bb1c
    4bb8:	strtmi	r2, [lr], -ip, lsr #22
    4bbc:	svccs	0x0001f915
    4bc0:	bllt	b8c28 <__assert_fail@plt+0xb70b0>
    4bc4:	adcsmi	r4, r0, #48234496	; 0x2e00000
    4bc8:	bne	c79434 <__assert_fail@plt+0xc778bc>
    4bcc:	mcrrne	7, 12, r4, r3, cr0
    4bd0:			; <UNDEFINED> instruction: 0xf849d015
    4bd4:	strcc	r0, [r1], #-36	; 0xffffffdc
    4bd8:	mulcc	r0, r6, r9
    4bdc:			; <UNDEFINED> instruction: 0xf995b1bb
    4be0:			; <UNDEFINED> instruction: 0xb1a33000
    4be4:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    4be8:	strtmi	r2, [r8], -ip, lsr #22
    4bec:			; <UNDEFINED> instruction: 0xf915462e
    4bf0:	mvnle	r2, r1, lsl #30
    4bf4:	svclt	0x00082a00
    4bf8:	adcsmi	r4, r0, #48234496	; 0x2e00000
    4bfc:			; <UNDEFINED> instruction: 0xf04fd3e5
    4c00:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    4c04:	adcmi	r8, r7, #248, 6	; 0xe0000003
    4c08:	ldrmi	sp, [r3], -r4, lsl #18
    4c0c:			; <UNDEFINED> instruction: 0x4620e7d4
    4c10:	mvnshi	lr, #12386304	; 0xbd0000
    4c14:	andeq	pc, r1, pc, rrx
    4c18:	mvnshi	lr, #12386304	; 0xbd0000
    4c1c:	rscscc	pc, pc, pc, asr #32
    4c20:	svclt	0x00004770
    4c24:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    4c28:			; <UNDEFINED> instruction: 0xf990461c
    4c2c:	blx	fed58c34 <__assert_fail@plt+0xfed570bc>
    4c30:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    4c34:	svclt	0x00082c00
    4c38:	ldmiblt	r3, {r0, r8, r9, sp}
    4c3c:	addsmi	r6, r6, #2490368	; 0x260000
    4c40:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    4c44:	eorvs	fp, r3, r1, lsl pc
    4c48:	bl	50c54 <__assert_fail@plt+0x4f0dc>
    4c4c:	blne	fe48526c <__assert_fail@plt+0xfe4836f4>
    4c50:			; <UNDEFINED> instruction: 0xf7ff9b04
    4c54:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4c58:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    4c5c:	eorvs	r4, r3, r3, lsl #8
    4c60:			; <UNDEFINED> instruction: 0xf04fbd70
    4c64:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    4c68:	rscscc	pc, pc, pc, asr #32
    4c6c:	svclt	0x00004770
    4c70:	mvnsmi	lr, #737280	; 0xb4000
    4c74:			; <UNDEFINED> instruction: 0xf381fab1
    4c78:	bcs	71ec <__assert_fail@plt+0x5674>
    4c7c:	movwcs	fp, #7944	; 0x1f08
    4c80:	svclt	0x00082800
    4c84:	blcs	d890 <__assert_fail@plt+0xbd18>
    4c88:			; <UNDEFINED> instruction: 0xf990d13d
    4c8c:	strmi	r3, [r0], r0
    4c90:	pkhbtmi	r4, r9, r6, lsl #12
    4c94:	strcs	r4, [r1, -r4, lsl #12]
    4c98:			; <UNDEFINED> instruction: 0x4625b31b
    4c9c:			; <UNDEFINED> instruction: 0xf1042b2c
    4ca0:	strbmi	r0, [r0], -r1, lsl #8
    4ca4:	mulcs	r0, r4, r9
    4ca8:	eorle	r4, r1, r0, lsr #13
    4cac:	strtmi	fp, [r5], -r2, ror #19
    4cb0:	bl	fe955758 <__assert_fail@plt+0xfe953be0>
    4cb4:	eorle	r0, r2, #0, 2
    4cb8:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    4cbc:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    4cc0:	rsceq	lr, r0, #323584	; 0x4f000
    4cc4:	vpmax.u8	d15, d3, d7
    4cc8:			; <UNDEFINED> instruction: 0xf819db0c
    4ccc:	movwmi	r1, #45058	; 0xb002
    4cd0:	andcc	pc, r2, r9, lsl #16
    4cd4:	mulcc	r0, r5, r9
    4cd8:			; <UNDEFINED> instruction: 0xf994b11b
    4cdc:	blcs	10ce4 <__assert_fail@plt+0xf16c>
    4ce0:	ldrdcs	sp, [r0], -fp
    4ce4:	mvnshi	lr, #12386304	; 0xbd0000
    4ce8:	ldrmi	r1, [r3], -ip, ror #24
    4cec:	ldrb	r4, [r4, r0, lsl #13]
    4cf0:	svclt	0x00082a00
    4cf4:	adcmi	r4, r8, #38797312	; 0x2500000
    4cf8:	smlatbeq	r0, r5, fp, lr
    4cfc:			; <UNDEFINED> instruction: 0xf04fd3dc
    4d00:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    4d04:			; <UNDEFINED> instruction: 0xf06f83f8
    4d08:			; <UNDEFINED> instruction: 0xe7eb0015
    4d0c:			; <UNDEFINED> instruction: 0xf381fab1
    4d10:	bcs	7284 <__assert_fail@plt+0x570c>
    4d14:	movwcs	fp, #7944	; 0x1f08
    4d18:	svclt	0x00082800
    4d1c:	bllt	ff0cd928 <__assert_fail@plt+0xff0cbdb0>
    4d20:	mvnsmi	lr, sp, lsr #18
    4d24:			; <UNDEFINED> instruction: 0xf9904606
    4d28:	ldrmi	r3, [r7], -r0
    4d2c:	strmi	r4, [r4], -r8, lsl #13
    4d30:	strtmi	fp, [r5], -fp, ror #3
    4d34:			; <UNDEFINED> instruction: 0xf1042b2c
    4d38:	ldrtmi	r0, [r0], -r1, lsl #8
    4d3c:	mulcs	r0, r4, r9
    4d40:	andsle	r4, fp, r6, lsr #12
    4d44:			; <UNDEFINED> instruction: 0x4625b9b2
    4d48:	bl	fe9557f0 <__assert_fail@plt+0xfe953c78>
    4d4c:	andsle	r0, ip, #0, 2
    4d50:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    4d54:			; <UNDEFINED> instruction: 0xf8d8db0c
    4d58:	tstmi	r8, #0
    4d5c:	andeq	pc, r0, r8, asr #17
    4d60:	mulcc	r0, r5, r9
    4d64:			; <UNDEFINED> instruction: 0xf994b11b
    4d68:	blcs	10d70 <__assert_fail@plt+0xf1f8>
    4d6c:	andcs	sp, r0, r1, ror #3
    4d70:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4d74:	ldrmi	r1, [r3], -ip, ror #24
    4d78:	ldrb	r4, [sl, r6, lsl #12]
    4d7c:	svclt	0x00082a00
    4d80:	adcmi	r4, r8, #38797312	; 0x2500000
    4d84:	smlatbeq	r0, r5, fp, lr
    4d88:			; <UNDEFINED> instruction: 0xf04fd3e2
    4d8c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    4d90:			; <UNDEFINED> instruction: 0xf06f81f0
    4d94:			; <UNDEFINED> instruction: 0x47700015
    4d98:	mvnsmi	lr, #737280	; 0xb4000
    4d9c:	bmi	f565f8 <__assert_fail@plt+0xf54a80>
    4da0:	blmi	f56620 <__assert_fail@plt+0xf54aa8>
    4da4:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    4da8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4dac:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4db0:			; <UNDEFINED> instruction: 0xf04f9303
    4db4:			; <UNDEFINED> instruction: 0xf8cd0300
    4db8:	tstlt	r8, #8
    4dbc:	strmi	r6, [r4], -lr
    4dc0:	strmi	r6, [r8], lr, lsr #32
    4dc4:	stcl	7, cr15, [r8, #1008]	; 0x3f0
    4dc8:	andls	pc, r0, r0, asr #17
    4dcc:			; <UNDEFINED> instruction: 0xf9944607
    4dd0:	blcs	e90dd8 <__assert_fail@plt+0xe8f260>
    4dd4:	stmdbge	r2, {r1, r5, ip, lr, pc}
    4dd8:	strtmi	r2, [r0], -sl, lsl #4
    4ddc:			; <UNDEFINED> instruction: 0xf7fc9101
    4de0:			; <UNDEFINED> instruction: 0xf8c8ec8a
    4de4:	eorvs	r0, r8, r0
    4de8:	bllt	1a1eed0 <__assert_fail@plt+0x1a1d358>
    4dec:	blcs	2b9fc <__assert_fail@plt+0x29e84>
    4df0:	adcmi	fp, r3, #24, 30	; 0x60
    4df4:			; <UNDEFINED> instruction: 0xf993d028
    4df8:	stmdbls	r1, {sp}
    4dfc:	eorle	r2, r6, sl, lsr sl
    4e00:	eorle	r2, r9, sp, lsr #20
    4e04:	bmi	94ce0c <__assert_fail@plt+0x94b294>
    4e08:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    4e0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e10:	subsmi	r9, sl, r3, lsl #22
    4e14:	andlt	sp, r5, fp, lsr r1
    4e18:	mvnshi	lr, #12386304	; 0xbd0000
    4e1c:	stmdbge	r2, {r0, sl, ip, sp}
    4e20:	strtmi	r2, [r0], -sl, lsl #4
    4e24:	stcl	7, cr15, [r6], #-1008	; 0xfffffc10
    4e28:	ldmdavs	fp!, {r3, r5, sp, lr}
    4e2c:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    4e30:			; <UNDEFINED> instruction: 0xf990b150
    4e34:	blne	10e3c <__assert_fail@plt+0xf2c4>
    4e38:			; <UNDEFINED> instruction: 0xf080fab0
    4e3c:	blcs	7344 <__assert_fail@plt+0x57cc>
    4e40:	andcs	fp, r1, r8, lsl pc
    4e44:	sbcsle	r2, sp, r0, lsl #16
    4e48:	rscscc	pc, pc, pc, asr #32
    4e4c:			; <UNDEFINED> instruction: 0xf993e7db
    4e50:	stmdblt	sl, {r0, sp}
    4e54:	ldrb	r6, [r6, lr, lsr #32]
    4e58:	andcs	r1, sl, #92, 24	; 0x5c00
    4e5c:	eorsvs	r2, fp, r0, lsl #6
    4e60:	movwls	r4, #9760	; 0x2620
    4e64:	mcrr	7, 15, pc, r6, cr12	; <UNPREDICTABLE>
    4e68:	ldmdavs	fp!, {r3, r5, sp, lr}
    4e6c:	mvnle	r2, r0, lsl #22
    4e70:	blcs	2ba80 <__assert_fail@plt+0x29f08>
    4e74:			; <UNDEFINED> instruction: 0xf993d0e8
    4e78:	blne	6cce80 <__assert_fail@plt+0x6cb308>
    4e7c:			; <UNDEFINED> instruction: 0xf383fab3
    4e80:	bcs	73f4 <__assert_fail@plt+0x587c>
    4e84:	movwcs	fp, #7960	; 0x1f18
    4e88:	adcsle	r2, fp, r0, lsl #22
    4e8c:			; <UNDEFINED> instruction: 0xf7fce7dc
    4e90:	svclt	0x0000ecb0
    4e94:	andeq	r2, r1, r2, rrx
    4e98:	andeq	r0, r0, r0, asr #3
    4e9c:	strdeq	r1, [r1], -lr
    4ea0:	mvnsmi	lr, #737280	; 0xb4000
    4ea4:	stcmi	14, cr1, [sl], #-12
    4ea8:	bmi	ab10c4 <__assert_fail@plt+0xaaf54c>
    4eac:	movwcs	fp, #7960	; 0x1f18
    4eb0:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    4eb4:	movwcs	fp, #3848	; 0xf08
    4eb8:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    4ebc:			; <UNDEFINED> instruction: 0xf04f9203
    4ec0:	blcs	56c8 <__assert_fail@plt+0x3b50>
    4ec4:	svcge	0x0001d03f
    4ec8:	strmi	sl, [sp], -r2, lsl #28
    4ecc:	blx	fed7cf20 <__assert_fail@plt+0xfed7b3a8>
    4ed0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    4ed4:	svclt	0x00082c00
    4ed8:	strbmi	r2, [r1, #769]	; 0x301
    4edc:			; <UNDEFINED> instruction: 0xf043bf18
    4ee0:	bllt	8c5aec <__assert_fail@plt+0x8c3f74>
    4ee4:	strtmi	r4, [r9], -sl, asr #12
    4ee8:			; <UNDEFINED> instruction: 0xf7fc4620
    4eec:	ldmiblt	r0!, {r1, r3, r9, sl, fp, sp, lr, pc}^
    4ef0:	andeq	lr, r9, r4, lsl #22
    4ef4:	ldrtmi	r4, [r9], -r5, asr #8
    4ef8:	mrc2	7, 2, pc, cr14, cr14, {7}
    4efc:			; <UNDEFINED> instruction: 0x46044631
    4f00:			; <UNDEFINED> instruction: 0xf7fe4628
    4f04:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    4f08:	bl	66af14 <__assert_fail@plt+0x66939c>
    4f0c:	strmi	r0, [r5], -r8, lsl #6
    4f10:	blcs	78f44 <__assert_fail@plt+0x773cc>
    4f14:			; <UNDEFINED> instruction: 0xb11cd1db
    4f18:	mulcc	r0, r4, r9
    4f1c:	andle	r2, r4, pc, lsr #22
    4f20:			; <UNDEFINED> instruction: 0xf995b12d
    4f24:	blcs	bd0f2c <__assert_fail@plt+0xbcf3b4>
    4f28:	ldrdcs	sp, [r1], -r1
    4f2c:	andcs	lr, r0, r0
    4f30:	blmi	21775c <__assert_fail@plt+0x215be4>
    4f34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4f38:	blls	defa8 <__assert_fail@plt+0xdd430>
    4f3c:	qaddle	r4, sl, r4
    4f40:	pop	{r0, r2, ip, sp, pc}
    4f44:			; <UNDEFINED> instruction: 0x461883f0
    4f48:			; <UNDEFINED> instruction: 0xf7fce7f2
    4f4c:	svclt	0x0000ec52
    4f50:	andeq	r1, r1, r8, asr pc
    4f54:	andeq	r0, r0, r0, asr #3
    4f58:	ldrdeq	r1, [r1], -r4
    4f5c:	mvnsmi	lr, #737280	; 0xb4000
    4f60:	movweq	lr, #6736	; 0x1a50
    4f64:	strmi	sp, [ip], -r5, lsr #32
    4f68:			; <UNDEFINED> instruction: 0x46054616
    4f6c:	cmnlt	r1, #56, 6	; 0xe0000000
    4f70:	ldcl	7, cr15, [sl], {252}	; 0xfc
    4f74:	addsmi	r4, lr, #201326595	; 0xc000003
    4f78:	svclt	0x00884607
    4f7c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4f80:	bl	1bafd8 <__assert_fail@plt+0x1b9460>
    4f84:			; <UNDEFINED> instruction: 0xf1090900
    4f88:			; <UNDEFINED> instruction: 0xf7fc0001
    4f8c:	strmi	lr, [r0], ip, lsl #25
    4f90:	strtmi	fp, [r9], -r0, ror #2
    4f94:			; <UNDEFINED> instruction: 0xf7fc463a
    4f98:	bl	23ffd0 <__assert_fail@plt+0x23e458>
    4f9c:	ldrtmi	r0, [r2], -r7
    4fa0:			; <UNDEFINED> instruction: 0xf7fc4621
    4fa4:	movwcs	lr, #3078	; 0xc06
    4fa8:	andcc	pc, r9, r8, lsl #16
    4fac:	pop	{r6, r9, sl, lr}
    4fb0:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    4fb4:	mvnsmi	lr, #12386304	; 0xbd0000
    4fb8:			; <UNDEFINED> instruction: 0xf7fc4478
    4fbc:			; <UNDEFINED> instruction: 0x4620bc11
    4fc0:	pop	{r0, r4, r9, sl, lr}
    4fc4:			; <UNDEFINED> instruction: 0xf7fc43f8
    4fc8:	pop	{r0, r2, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    4fcc:			; <UNDEFINED> instruction: 0xf7fc43f8
    4fd0:	svclt	0x0000bc07
    4fd4:	andeq	r0, r0, ip, asr fp
    4fd8:			; <UNDEFINED> instruction: 0x460ab538
    4fdc:	strmi	r4, [ip], -r5, lsl #12
    4fe0:			; <UNDEFINED> instruction: 0x4608b119
    4fe4:	stc	7, cr15, [r0], #1008	; 0x3f0
    4fe8:	strtmi	r4, [r1], -r2, lsl #12
    4fec:	pop	{r3, r5, r9, sl, lr}
    4ff0:			; <UNDEFINED> instruction: 0xf7ff4038
    4ff4:	svclt	0x0000bfb3
    4ff8:	tstcs	r1, lr, lsl #8
    4ffc:	addlt	fp, r5, r0, lsl r5
    5000:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5004:			; <UNDEFINED> instruction: 0xf8dfab07
    5008:	strmi	ip, [r4], -r0, rrx
    500c:			; <UNDEFINED> instruction: 0xf85344fe
    5010:	stmdage	r2, {r2, r8, r9, fp, sp}
    5014:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    5018:	ldrdgt	pc, [r0], -ip
    501c:	andgt	pc, ip, sp, asr #17
    5020:	stceq	0, cr15, [r0], {79}	; 0x4f
    5024:			; <UNDEFINED> instruction: 0xf7fc9301
    5028:	mcrne	12, 0, lr, cr2, cr8, {5}
    502c:	strcs	fp, [r0], #-4024	; 0xfffff048
    5030:	strtmi	sp, [r0], -r7, lsl #22
    5034:			; <UNDEFINED> instruction: 0xf7ff9902
    5038:			; <UNDEFINED> instruction: 0x4604ff91
    503c:			; <UNDEFINED> instruction: 0xf7fc9802
    5040:	bmi	2bfe78 <__assert_fail@plt+0x2be300>
    5044:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    5048:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    504c:	subsmi	r9, sl, r3, lsl #22
    5050:	strtmi	sp, [r0], -r5, lsl #2
    5054:	pop	{r0, r2, ip, sp, pc}
    5058:	andlt	r4, r3, r0, lsl r0
    505c:			; <UNDEFINED> instruction: 0xf7fc4770
    5060:	svclt	0x0000ebc8
    5064:	strdeq	r1, [r1], -ip
    5068:	andeq	r0, r0, r0, asr #3
    506c:	andeq	r1, r1, r2, asr #27
    5070:	mvnsmi	lr, #737280	; 0xb4000
    5074:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    5078:	bmi	d56ae4 <__assert_fail@plt+0xd54f6c>
    507c:	blmi	d71290 <__assert_fail@plt+0xd6f718>
    5080:			; <UNDEFINED> instruction: 0xf996447a
    5084:	ldmpl	r3, {lr}^
    5088:	movwls	r6, #6171	; 0x181b
    508c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5090:	eorsle	r2, r4, r0, lsl #24
    5094:	strmi	r4, [r8], r5, lsl #12
    5098:			; <UNDEFINED> instruction: 0x46394630
    509c:	stcl	7, cr15, [r6, #-1008]!	; 0xfffffc10
    50a0:			; <UNDEFINED> instruction: 0x56361834
    50a4:	suble	r2, ip, r0, lsl #28
    50a8:	svceq	0x0000f1b9
    50ac:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    50b0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    50b4:	ldc	7, cr15, [lr], #-1008	; 0xfffffc10
    50b8:	eorsle	r2, r5, r0, lsl #16
    50bc:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    50c0:	movwcs	r4, #1641	; 0x669
    50c4:	andvs	pc, r0, sp, lsl #17
    50c8:			; <UNDEFINED> instruction: 0xf88d4648
    50cc:			; <UNDEFINED> instruction: 0xf7fe3001
    50d0:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    50d4:	andeq	pc, r0, r8, asr #17
    50d8:	mulcc	r1, r3, r9
    50dc:	svclt	0x00181af6
    50e0:	blcs	e8ec <__assert_fail@plt+0xcd74>
    50e4:	strcs	fp, [r1], -r8, lsl #30
    50e8:	andcc	fp, r2, lr, asr fp
    50ec:	strtpl	r1, [r1], -r6, lsr #16
    50f0:			; <UNDEFINED> instruction: 0x4638b119
    50f4:	ldc	7, cr15, [lr], {252}	; 0xfc
    50f8:			; <UNDEFINED> instruction: 0x464cb318
    50fc:	bmi	5dd1bc <__assert_fail@plt+0x5db644>
    5100:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    5104:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5108:	subsmi	r9, sl, r1, lsl #22
    510c:			; <UNDEFINED> instruction: 0x4620d11e
    5110:	pop	{r0, r1, ip, sp, pc}
    5114:			; <UNDEFINED> instruction: 0x463983f0
    5118:			; <UNDEFINED> instruction: 0xf7fc4620
    511c:			; <UNDEFINED> instruction: 0xf8c8eaf8
    5120:	strtmi	r0, [r0], #-0
    5124:	strb	r6, [sl, r8, lsr #32]!
    5128:			; <UNDEFINED> instruction: 0x46204639
    512c:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    5130:	andeq	pc, r0, r8, asr #17
    5134:	strtpl	r1, [r1], -r6, lsr #16
    5138:			; <UNDEFINED> instruction: 0x4638b131
    513c:	bl	ffec3134 <__assert_fail@plt+0xffec15bc>
    5140:	eorvs	fp, ip, r0, lsl r9
    5144:	ldrb	r2, [sl, r0, lsl #8]
    5148:	ldrb	r6, [r8, lr, lsr #32]
    514c:	bl	1443144 <__assert_fail@plt+0x14415cc>
    5150:	andeq	r1, r1, r8, lsl #27
    5154:	andeq	r0, r0, r0, asr #3
    5158:	andeq	r1, r0, lr, asr #4
    515c:	andeq	r1, r1, r6, lsl #26
    5160:			; <UNDEFINED> instruction: 0x4604b510
    5164:	stmdacs	sl, {r0, sp, lr, pc}
    5168:	strtmi	sp, [r0], -r6
    516c:	ldc	7, cr15, [r2], #-1008	; 0xfffffc10
    5170:	mvnsle	r1, r3, asr #24
    5174:	ldclt	0, cr2, [r0, #-4]
    5178:	ldclt	0, cr2, [r0, #-0]
    517c:			; <UNDEFINED> instruction: 0xc118f8df
    5180:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    5184:	svcmi	0x00f0e92d
    5188:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    518c:	addlt	r4, fp, r3, asr #28
    5190:	bmi	10d6588 <__assert_fail@plt+0x10d4a10>
    5194:	andls	sl, r1, sl, lsl #24
    5198:	ldrbtmi	r9, [sl], #-258	; 0xfffffefe
    519c:	andls	r1, r0, #39, 30	; 0x9c
    51a0:	strpl	pc, [r0, #-1293]	; 0xfffffaf3
    51a4:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    51a8:	andcs	r4, r1, #26214400	; 0x1900000
    51ac:	rsbvs	r6, lr, #3538944	; 0x360000
    51b0:	streq	pc, [r0], -pc, asr #32
    51b4:			; <UNDEFINED> instruction: 0xf7fc4638
    51b8:	ldrtmi	lr, [r8], -lr, asr #25
    51bc:	strcc	r2, [r4, #-256]!	; 0xffffff00
    51c0:	bl	16431b8 <__assert_fail@plt+0x1641640>
    51c4:	svclt	0x00b81e06
    51c8:	blle	120e5d0 <__assert_fail@plt+0x120ca58>
    51cc:	vrhadd.s8	d18, d11, d0
    51d0:	strmi	r2, [sp], -r0, lsl #19
    51d4:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    51d8:	andpl	pc, r0, #1325400064	; 0x4f000000
    51dc:			; <UNDEFINED> instruction: 0x46a84638
    51e0:	bpl	42324 <__assert_fail@plt+0x407ac>
    51e4:			; <UNDEFINED> instruction: 0xf7fc46bb
    51e8:			; <UNDEFINED> instruction: 0xf1a4ebe4
    51ec:	movwls	r0, #21260	; 0x530c
    51f0:			; <UNDEFINED> instruction: 0x46594652
    51f4:			; <UNDEFINED> instruction: 0xf7fc4630
    51f8:	stmdacs	r0, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    51fc:	bl	feebc638 <__assert_fail@plt+0xfeebaac0>
    5200:	strmi	r0, [r3], #2560	; 0xa00
    5204:	andsle	r4, r4, r5, lsl #8
    5208:			; <UNDEFINED> instruction: 0x46594652
    520c:			; <UNDEFINED> instruction: 0xf04f4630
    5210:			; <UNDEFINED> instruction: 0xf7fc0800
    5214:	stmdacs	r0, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    5218:	strdle	sp, [r9], -r1
    521c:	bl	fe743214 <__assert_fail@plt+0xfe74169c>
    5220:	blcs	11f234 <__assert_fail@plt+0x11d6bc>
    5224:	blcs	2f4e8c <__assert_fail@plt+0x2f3314>
    5228:			; <UNDEFINED> instruction: 0xf1b8d102
    522c:	stcle	15, cr0, [r7, #-16]!
    5230:	svcne	0x0062b195
    5234:	ldrmi	r2, [r3], -r0, lsr #32
    5238:	svcne	0x0001f912
    523c:	andsvc	fp, r0, r1, lsl #18
    5240:	blne	ff6d1e50 <__assert_fail@plt+0xff6d02d8>
    5244:	mvnsle	r4, #-1342177270	; 0xb000000a
    5248:			; <UNDEFINED> instruction: 0x4638443d
    524c:			; <UNDEFINED> instruction: 0xf8052300
    5250:			; <UNDEFINED> instruction: 0xf7fc3c01
    5254:	strmi	lr, [r5], -r8, asr #21
    5258:			; <UNDEFINED> instruction: 0xf7fc4630
    525c:	ldmdbmi	r1, {r2, r5, r6, sl, fp, sp, lr, pc}
    5260:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    5264:			; <UNDEFINED> instruction: 0x33244a0d
    5268:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    526c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    5270:	qaddle	r4, r1, pc	; <UNPREDICTABLE>
    5274:			; <UNDEFINED> instruction: 0xf50d4628
    5278:	andlt	r5, fp, r0, lsl #26
    527c:	svchi	0x00f0e8bd
    5280:	tstcs	r0, r5, lsl #22
    5284:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    5288:	stmib	r3, {r3, r4, r9, sl, lr}^
    528c:			; <UNDEFINED> instruction: 0xf7fc1900
    5290:			; <UNDEFINED> instruction: 0xe7adea70
    5294:	b	feb4328c <__assert_fail@plt+0xfeb41714>
    5298:	andeq	r1, r1, r8, ror ip
    529c:	andeq	r0, r0, r0, asr #3
    52a0:	andeq	r1, r0, sl, ror #2
    52a4:	andeq	r1, r1, r0, lsr #23
    52a8:			; <UNDEFINED> instruction: 0xf5adb530
    52ac:			; <UNDEFINED> instruction: 0xf8df5d80
    52b0:	addlt	lr, r5, r8, ror r0
    52b4:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    52b8:	strpl	pc, [r0], #1293	; 0x50d
    52bc:	strdls	r4, [r0], -lr
    52c0:	vstrge	d4, [r3, #-108]	; 0xffffff94
    52c4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    52c8:	addpl	pc, r0, #1325400064	; 0x4f000000
    52cc:	tstcs	r1, fp, ror r4
    52d0:	ldrdgt	pc, [r0], -ip
    52d4:	andgt	pc, ip, r4, asr #17
    52d8:	stceq	0, cr15, [r0], {79}	; 0x4f
    52dc:			; <UNDEFINED> instruction: 0xf7fc4628
    52e0:	andcs	lr, r4, r8, asr #22
    52e4:	b	ff7c32dc <__assert_fail@plt+0xff7c1764>
    52e8:	strmi	r3, [r4], -ip, lsl #8
    52ec:	strtmi	fp, [r8], -r0, lsr #3
    52f0:	b	fed432e8 <__assert_fail@plt+0xfed41770>
    52f4:	cmnlt	r8, r0, lsr #32
    52f8:			; <UNDEFINED> instruction: 0xf50d490e
    52fc:	bmi	2da104 <__assert_fail@plt+0x2d858c>
    5300:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    5304:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    5308:	subsmi	r6, r1, sl, lsl r8
    530c:	strtmi	sp, [r0], -r9, lsl #2
    5310:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    5314:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    5318:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    531c:	b	743314 <__assert_fail@plt+0x74179c>
    5320:			; <UNDEFINED> instruction: 0xf7fce7ea
    5324:	svclt	0x0000ea66
    5328:	andeq	r1, r1, ip, asr #22
    532c:	andeq	r0, r0, r0, asr #3
    5330:	andeq	r1, r0, r4, asr #32
    5334:	andeq	r1, r1, r6, lsl #22
    5338:			; <UNDEFINED> instruction: 0x4604b510
    533c:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    5340:			; <UNDEFINED> instruction: 0xf7fcb108
    5344:			; <UNDEFINED> instruction: 0x4620ebfc
    5348:			; <UNDEFINED> instruction: 0x4010e8bd
    534c:	blt	c3344 <__assert_fail@plt+0xc17cc>
    5350:	push	{r1, r3, r5, r9, fp, lr}
    5354:	blx	fec5631c <__assert_fail@plt+0xfec547a4>
    5358:	blmi	a82564 <__assert_fail@plt+0xa809ec>
    535c:	stmdbeq	r4!, {r1, r3, r4, r5, r6, sl, lr}^
    5360:	stmdacs	r0, {r0, r1, r7, ip, sp, pc}
    5364:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    5368:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    536c:			; <UNDEFINED> instruction: 0xf04f9301
    5370:	stccs	3, cr0, [r0], {-0}
    5374:	andvs	sp, ip, sp, lsr r1
    5378:	strmi	r4, [sp], -r6, lsl #12
    537c:	b	ffb43374 <__assert_fail@plt+0xffb417fc>
    5380:	strtmi	r4, [r0], r9, ror #13
    5384:	andvs	r4, r4, r7, lsl #12
    5388:			; <UNDEFINED> instruction: 0xf7fc6830
    538c:	strmi	lr, [r4], -sl, lsl #23
    5390:			; <UNDEFINED> instruction: 0xf7fcb1f8
    5394:	vstmiavc	r2!, {s29-s206}
    5398:			; <UNDEFINED> instruction: 0xf8336803
    539c:	ldreq	r3, [fp, #-18]	; 0xffffffee
    53a0:	stmdavs	r8!, {r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}
    53a4:	ldrcc	sp, [r3], #-1297	; 0xfffffaef
    53a8:	strbmi	r2, [r9], -sl, lsl #4
    53ac:	andhi	pc, r0, r7, asr #17
    53b0:			; <UNDEFINED> instruction: 0xf7fc4620
    53b4:	eorvs	lr, r8, r0, lsr #19
    53b8:	stmdblt	fp!, {r0, r1, r3, r4, r5, fp, sp, lr}^
    53bc:	addsmi	r9, ip, #0, 22
    53c0:	tstlt	r3, sl
    53c4:	mulcc	r0, r3, r9
    53c8:	stmdacs	r0, {r0, r1, r4, r5, r8, fp, ip, sp, pc}
    53cc:	ldrdcs	sp, [r0], -ip
    53d0:	ldmdavs	fp!, {r2, sp, lr, pc}
    53d4:	tstlt	fp, r1
    53d8:	rscscc	pc, pc, pc, asr #32
    53dc:	blmi	217c08 <__assert_fail@plt+0x216090>
    53e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    53e4:	blls	5f454 <__assert_fail@plt+0x5d8dc>
    53e8:	qaddle	r4, sl, r5
    53ec:	pop	{r0, r1, ip, sp, pc}
    53f0:			; <UNDEFINED> instruction: 0xf06f83f0
    53f4:			; <UNDEFINED> instruction: 0xe7f10015
    53f8:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53fc:	andeq	r1, r1, ip, lsr #21
    5400:	andeq	r0, r0, r0, asr #3
    5404:	andeq	r1, r1, r8, lsr #20
    5408:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    540c:	svclt	0x0000e6b6
    5410:	andeq	r0, r0, r6, lsl pc
    5414:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    5418:	svclt	0x0000e6b0
    541c:	andeq	r0, r0, r2, lsl pc
    5420:	tstcs	r0, r0, lsl r5
    5424:			; <UNDEFINED> instruction: 0xf7fc2001
    5428:			; <UNDEFINED> instruction: 0x4604e936
    542c:	stmdami	r7, {r3, r4, r5, r8, ip, sp, pc}
    5430:			; <UNDEFINED> instruction: 0xf7fc4478
    5434:	eorvs	lr, r0, r4, lsl sl
    5438:	strtmi	fp, [r0], -r8, lsl #2
    543c:			; <UNDEFINED> instruction: 0x4620bd10
    5440:			; <UNDEFINED> instruction: 0xf7fc2400
    5444:	strtmi	lr, [r0], -sl, lsl #19
    5448:	svclt	0x0000bd10
    544c:	andeq	r0, r0, ip, lsr fp
    5450:			; <UNDEFINED> instruction: 0x4604b510
    5454:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    5458:			; <UNDEFINED> instruction: 0xf7fcb108
    545c:			; <UNDEFINED> instruction: 0x4620eb70
    5460:			; <UNDEFINED> instruction: 0x4010e8bd
    5464:	ldmdblt	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5468:	vmlane.f64	d7, d10, d3
    546c:	svclt	0x00186041
    5470:	vhsub.u32	d18, d2, d1
    5474:	movwvc	r0, #13056	; 0x3300
    5478:	svclt	0x00004770
    547c:	addvs	r7, r1, r3, lsl #22
    5480:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    5484:	ldrbmi	r7, [r0, -r3, lsl #6]!
    5488:	svcmi	0x00f0e92d
    548c:			; <UNDEFINED> instruction: 0xf381fab1
    5490:			; <UNDEFINED> instruction: 0xf5ad4d63
    5494:	stclmi	13, cr5, [r3], #-24	; 0xffffffe8
    5498:	ldrbtmi	fp, [sp], #-129	; 0xffffff7f
    549c:			; <UNDEFINED> instruction: 0xf50d095b
    54a0:	stmdacs	r0, {r0, r2, r9, ip, lr}
    54a4:	movwcs	fp, #7944	; 0x1f08
    54a8:	eorscc	r5, ip, #44, 18	; 0xb0000
    54ac:	andsvs	r6, r4, r4, lsr #16
    54b0:	streq	pc, [r0], #-79	; 0xffffffb1
    54b4:			; <UNDEFINED> instruction: 0xf0402b00
    54b8:	andvs	r8, fp, sp, lsr #1
    54bc:	strmi	r4, [r9], r5, lsl #12
    54c0:	b	12c34b8 <__assert_fail@plt+0x12c1940>
    54c4:	ldrdge	pc, [r0, #-143]!	; 0xffffff71
    54c8:	ldrbtmi	sl, [sl], #3935	; 0xf5f
    54cc:	stmdavs	r8!, {r7, r9, sl, lr}
    54d0:			; <UNDEFINED> instruction: 0xf8c82600
    54d4:			; <UNDEFINED> instruction: 0xf7fc6000
    54d8:	strmi	lr, [r4], -r4, ror #21
    54dc:			; <UNDEFINED> instruction: 0xf0002800
    54e0:			; <UNDEFINED> instruction: 0xf7fc8091
    54e4:	vstmiavc	r2!, {s29-s38}
    54e8:			; <UNDEFINED> instruction: 0xf8336803
    54ec:	ldreq	r3, [r9, #-18]	; 0xffffffee
    54f0:	blvc	afacac <__assert_fail@plt+0xaf9134>
    54f4:			; <UNDEFINED> instruction: 0x079a3413
    54f8:			; <UNDEFINED> instruction: 0x07dbd458
    54fc:	vst3.16	{d29,d31,d33}, [pc :128]!
    5500:	andcs	r5, r1, #0, 6
    5504:			; <UNDEFINED> instruction: 0x46384619
    5508:	strge	lr, [r0], #-2509	; 0xfffff633
    550c:	bl	8c3504 <__assert_fail@plt+0x8c198c>
    5510:			; <UNDEFINED> instruction: 0xf7fc6828
    5514:	vst1.64	{d30-d31}, [pc], ip
    5518:	ldrtmi	r2, [r9], -r0, lsl #4
    551c:	b	443514 <__assert_fail@plt+0x44199c>
    5520:	blle	ff50f528 <__assert_fail@plt+0xff50d9b0>
    5524:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
    5528:	stmia	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    552c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    5530:	strmi	sp, [r2], -sp, asr #1
    5534:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    5538:	mrcge	6, 0, r4, cr0, cr8, {1}
    553c:	ldmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5540:	ldrbmi	r4, [r8], -r3, lsl #12
    5544:	ldccc	8, cr15, [r0], #-280	; 0xfffffee8
    5548:	b	18c3540 <__assert_fail@plt+0x18c19c8>
    554c:	ldccc	8, cr15, [r0], #-344	; 0xfffffea8
    5550:	bleq	c41bf0 <__assert_fail@plt+0xc40078>
    5554:	adcsle	r2, sl, r0, lsl #22
    5558:	bge	7d7a34 <__assert_fail@plt+0x7d5ebc>
    555c:	andls	r4, r3, #56, 12	; 0x3800000
    5560:			; <UNDEFINED> instruction: 0xf7fc4479
    5564:	stmdacs	r1, {r2, r4, r9, fp, sp, lr, pc}
    5568:	bls	f9c34 <__assert_fail@plt+0xf80bc>
    556c:	ldrmi	r6, [r0], -r9, ror #16
    5570:	stmia	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5574:			; <UNDEFINED> instruction: 0xd1aa2800
    5578:	ldrbmi	r2, [r9], -r0, lsl #6
    557c:	strtmi	r2, [r0], -sl, lsl #4
    5580:	andcc	pc, r0, r8, asr #17
    5584:	ldccc	8, cr15, [r0], #-280	; 0xfffffee8
    5588:	ldm	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    558c:	andeq	pc, r0, r9, asr #17
    5590:	ldrdeq	pc, [r0], -r8
    5594:			; <UNDEFINED> instruction: 0xf856bb28
    5598:	adcmi	r3, r3, #48, 24	; 0x3000
    559c:	movwlt	sp, #45059	; 0xb003
    55a0:	mulcc	r0, r3, r9
    55a4:			; <UNDEFINED> instruction: 0xf04fb1f3
    55a8:	ldrsh	r3, [fp], -pc	; <UNPREDICTABLE>
    55ac:			; <UNDEFINED> instruction: 0xf10d6828
    55b0:			; <UNDEFINED> instruction: 0xf7fc0b10
    55b4:			; <UNDEFINED> instruction: 0x4622ea7c
    55b8:			; <UNDEFINED> instruction: 0x9600465b
    55bc:	andcs	r4, r3, r1, lsl #12
    55c0:	stmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    55c4:	orrle	r2, r2, r0, lsl #16
    55c8:			; <UNDEFINED> instruction: 0x3018f8db
    55cc:	addsmi	r6, sl, #11141120	; 0xaa0000
    55d0:	svcge	0x007df47f
    55d4:	ldrbeq	r7, [fp, fp, lsr #22]
    55d8:	cfcmpsge	sp, mvf0, mvf1
    55dc:	bleq	441a18 <__assert_fail@plt+0x43fea0>
    55e0:	submi	lr, r0, #52953088	; 0x3280000
    55e4:			; <UNDEFINED> instruction: 0xf50d4913
    55e8:	bmi	39a204 <__assert_fail@plt+0x39868c>
    55ec:	ldrbtmi	r3, [r9], #-828	; 0xfffffcc4
    55f0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    55f4:	subsmi	r6, r1, sl, lsl r8
    55f8:			; <UNDEFINED> instruction: 0xf50dd10f
    55fc:	andlt	r5, r1, r6, lsl #26
    5600:	svchi	0x00f0e8bd
    5604:	ldrdcc	pc, [r0], -r8
    5608:	blcs	d614 <__assert_fail@plt+0xba9c>
    560c:			; <UNDEFINED> instruction: 0xf04fd0ea
    5610:			; <UNDEFINED> instruction: 0xe7e730ff
    5614:	andseq	pc, r5, pc, rrx
    5618:			; <UNDEFINED> instruction: 0xf7fce7e4
    561c:	svclt	0x0000e8ea
    5620:	andeq	r1, r1, lr, ror #18
    5624:	andeq	r0, r0, r0, asr #3
    5628:	andeq	r0, r0, r6, ror #28
    562c:	andeq	r0, r0, lr, lsl r4
    5630:	ldrdeq	r0, [r0], -r8
    5634:	andeq	r1, r1, sl, lsl r8
    5638:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    563c:	svclt	0x00be2900
    5640:			; <UNDEFINED> instruction: 0xf04f2000
    5644:	and	r4, r6, r0, lsl #2
    5648:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    564c:			; <UNDEFINED> instruction: 0xf06fbf1c
    5650:			; <UNDEFINED> instruction: 0xf04f4100
    5654:			; <UNDEFINED> instruction: 0xf00030ff
    5658:			; <UNDEFINED> instruction: 0xf1adb857
    565c:	stmdb	sp!, {r3, sl, fp}^
    5660:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    5664:	blcs	3c290 <__assert_fail@plt+0x3a718>
    5668:			; <UNDEFINED> instruction: 0xf000db1a
    566c:			; <UNDEFINED> instruction: 0xf8ddf853
    5670:	ldmib	sp, {r2, sp, lr, pc}^
    5674:	andlt	r2, r4, r2, lsl #6
    5678:	submi	r4, r0, #112, 14	; 0x1c00000
    567c:	cmpeq	r1, r1, ror #22
    5680:	blle	6d0288 <__assert_fail@plt+0x6ce710>
    5684:			; <UNDEFINED> instruction: 0xf846f000
    5688:	ldrd	pc, [r4], -sp
    568c:	movwcs	lr, #10717	; 0x29dd
    5690:	submi	fp, r0, #4
    5694:	cmpeq	r1, r1, ror #22
    5698:	bl	18d5fe8 <__assert_fail@plt+0x18d4470>
    569c:	ldrbmi	r0, [r0, -r3, asr #6]!
    56a0:	bl	18d5ff0 <__assert_fail@plt+0x18d4478>
    56a4:			; <UNDEFINED> instruction: 0xf0000343
    56a8:			; <UNDEFINED> instruction: 0xf8ddf835
    56ac:	ldmib	sp, {r2, sp, lr, pc}^
    56b0:	andlt	r2, r4, r2, lsl #6
    56b4:	bl	1855fbc <__assert_fail@plt+0x1854444>
    56b8:	ldrbmi	r0, [r0, -r1, asr #2]!
    56bc:	bl	18d600c <__assert_fail@plt+0x18d4494>
    56c0:			; <UNDEFINED> instruction: 0xf0000343
    56c4:			; <UNDEFINED> instruction: 0xf8ddf827
    56c8:	ldmib	sp, {r2, sp, lr, pc}^
    56cc:	andlt	r2, r4, r2, lsl #6
    56d0:	bl	18d6020 <__assert_fail@plt+0x18d44a8>
    56d4:	ldrbmi	r0, [r0, -r3, asr #6]!
    56d8:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    56dc:	svclt	0x00082900
    56e0:	svclt	0x001c2800
    56e4:	mvnscc	pc, pc, asr #32
    56e8:	rscscc	pc, pc, pc, asr #32
    56ec:	stmdalt	ip, {ip, sp, lr, pc}
    56f0:	stfeqd	f7, [r8], {173}	; 0xad
    56f4:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    56f8:			; <UNDEFINED> instruction: 0xf80cf000
    56fc:	ldrd	pc, [r4], -sp
    5700:	movwcs	lr, #10717	; 0x29dd
    5704:	ldrbmi	fp, [r0, -r4]!
    5708:			; <UNDEFINED> instruction: 0xf04fb502
    570c:			; <UNDEFINED> instruction: 0xf7fb0008
    5710:	stclt	15, cr14, [r2, #-824]	; 0xfffffcc8
    5714:	svclt	0x00084299
    5718:	push	{r4, r7, r9, lr}
    571c:			; <UNDEFINED> instruction: 0x46044ff0
    5720:	andcs	fp, r0, r8, lsr pc
    5724:			; <UNDEFINED> instruction: 0xf8dd460d
    5728:	svclt	0x0038c024
    572c:	cmnle	fp, #1048576	; 0x100000
    5730:			; <UNDEFINED> instruction: 0x46994690
    5734:			; <UNDEFINED> instruction: 0xf283fab3
    5738:	rsbsle	r2, r0, r0, lsl #22
    573c:			; <UNDEFINED> instruction: 0xf385fab5
    5740:	rsble	r2, r8, r0, lsl #26
    5744:			; <UNDEFINED> instruction: 0xf1a21ad2
    5748:	blx	248fd0 <__assert_fail@plt+0x247458>
    574c:	blx	24435c <__assert_fail@plt+0x2427e4>
    5750:			; <UNDEFINED> instruction: 0xf1c2f30e
    5754:	b	12c73dc <__assert_fail@plt+0x12c5864>
    5758:	blx	a0836c <__assert_fail@plt+0xa067f4>
    575c:	b	1302380 <__assert_fail@plt+0x1300808>
    5760:	blx	208374 <__assert_fail@plt+0x2067fc>
    5764:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    5768:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    576c:	andcs	fp, r0, ip, lsr pc
    5770:	movwle	r4, #42497	; 0xa601
    5774:	bl	fed0d780 <__assert_fail@plt+0xfed0bc08>
    5778:	blx	67a8 <__assert_fail@plt+0x4c30>
    577c:	blx	841bbc <__assert_fail@plt+0x840044>
    5780:	bl	19823a4 <__assert_fail@plt+0x198082c>
    5784:	tstmi	r9, #46137344	; 0x2c00000
    5788:	bcs	159d0 <__assert_fail@plt+0x13e58>
    578c:	b	13f9884 <__assert_fail@plt+0x13f7d0c>
    5790:	b	13c7900 <__assert_fail@plt+0x13c5d88>
    5794:	b	1207d08 <__assert_fail@plt+0x1206190>
    5798:	ldrmi	r7, [r6], -fp, asr #17
    579c:	bl	fed3d7d0 <__assert_fail@plt+0xfed3bc58>
    57a0:	bl	19463c8 <__assert_fail@plt+0x1944850>
    57a4:	ldmne	fp, {r0, r3, r9, fp}^
    57a8:	beq	2c04d8 <__assert_fail@plt+0x2be960>
    57ac:			; <UNDEFINED> instruction: 0xf14a1c5c
    57b0:	cfsh32cc	mvfx0, mvfx1, #0
    57b4:	strbmi	sp, [sp, #-7]
    57b8:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    57bc:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    57c0:	adfccsz	f4, f1, #5.0
    57c4:	blx	179fa8 <__assert_fail@plt+0x178430>
    57c8:	blx	9433ec <__assert_fail@plt+0x941874>
    57cc:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    57d0:	vseleq.f32	s30, s28, s11
    57d4:	blx	94bbdc <__assert_fail@plt+0x94a064>
    57d8:	b	11037e8 <__assert_fail@plt+0x1101c70>
    57dc:			; <UNDEFINED> instruction: 0xf1a2040e
    57e0:			; <UNDEFINED> instruction: 0xf1c20720
    57e4:	blx	20706c <__assert_fail@plt+0x2054f4>
    57e8:	blx	1423f8 <__assert_fail@plt+0x140880>
    57ec:	blx	143410 <__assert_fail@plt+0x141898>
    57f0:	b	1102000 <__assert_fail@plt+0x1100488>
    57f4:	blx	906418 <__assert_fail@plt+0x9048a0>
    57f8:	bl	1183018 <__assert_fail@plt+0x11814a0>
    57fc:	teqmi	r3, #1073741824	; 0x40000000
    5800:	strbmi	r1, [r5], -r0, lsl #21
    5804:	tsteq	r3, r1, ror #22
    5808:	svceq	0x0000f1bc
    580c:	stmib	ip, {r0, ip, lr, pc}^
    5810:	pop	{r8, sl, lr}
    5814:	blx	fed297dc <__assert_fail@plt+0xfed27c64>
    5818:	msrcc	CPSR_, #132, 6	; 0x10000002
    581c:	blx	fee3f66c <__assert_fail@plt+0xfee3daf4>
    5820:	blx	fed82248 <__assert_fail@plt+0xfed806d0>
    5824:	eorcc	pc, r0, #335544322	; 0x14000002
    5828:	orrle	r2, fp, r0, lsl #26
    582c:	svclt	0x0000e7f3
    5830:	mvnsmi	lr, #737280	; 0xb4000
    5834:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    5838:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    583c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    5840:	svc	0x000af7fb
    5844:	blne	1d96a40 <__assert_fail@plt+0x1d94ec8>
    5848:	strhle	r1, [sl], -r6
    584c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    5850:	svccc	0x0004f855
    5854:	strbmi	r3, [sl], -r1, lsl #8
    5858:	ldrtmi	r4, [r8], -r1, asr #12
    585c:	adcmi	r4, r6, #152, 14	; 0x2600000
    5860:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5864:	svclt	0x000083f8
    5868:	andeq	r1, r1, sl, ror #4
    586c:	andeq	r1, r1, r0, ror #4
    5870:	svclt	0x00004770
    5874:	tstcs	r0, r2, lsl #22
    5878:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    587c:	ldmdalt	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5880:	andeq	r1, r1, r8, lsl #15

Disassembly of section .fini:

00005884 <.fini>:
    5884:	push	{r3, lr}
    5888:	pop	{r3, pc}
