Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Feb 13 16:21:49 2026
| Host         : 4b5dc996c03e running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file z80_top_control_sets_placed.rpt
| Design       : z80_top
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             145 |           35 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------+------------------------+------------------+----------------+--------------+
|   Clock Signal   |         Enable Signal         |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-------------------------------+------------------------+------------------+----------------+--------------+
|  CLK_b_IBUF_BUFG | execute_/HALT_b_i_2_n_0       | sequencer_/HALT_b2_out |                1 |              1 |         1.00 |
|  CLK_b_IBUF_BUFG | sequencer_/counter_reg_1      |                        |                1 |              1 |         1.00 |
|  CLK_b_IBUF_BUFG | sequencer_/T1_i_1_n_0         |                        |                1 |              4 |         4.00 |
|  CLK_b_IBUF_BUFG | execute_/flag[7]_i_1_n_0      |                        |                3 |              4 |         1.33 |
|  CLK_b_IBUF_BUFG | sequencer_/E[0]               |                        |                2 |              8 |         4.00 |
|  CLK_b_IBUF_BUFG | sequencer_/T2_reg_0[0]        |                        |                2 |              8 |         4.00 |
|  CLK_b_IBUF_BUFG | sequencer_/counter_reg_5[0]   |                        |                2 |              8 |         4.00 |
|  counter         | execute_/reg_file_/D_0        |                        |                1 |              8 |         8.00 |
|  counter         | execute_/reg_file_/E          |                        |                1 |              8 |         8.00 |
|  counter         | execute_/reg_file_/A          |                        |                1 |              8 |         8.00 |
|  counter         | execute_/reg_file_/B          |                        |                1 |              8 |         8.00 |
|  counter         | execute_/reg_file_/W          |                        |                2 |              8 |         4.00 |
|  counter         | execute_/reg_file_/C          |                        |                1 |              8 |         8.00 |
|  counter         | execute_/reg_file_/__6/i__n_0 |                        |                1 |              8 |         8.00 |
|  counter         | execute_/reg_file_/H          |                        |                1 |              8 |         8.00 |
|  CLK_b_IBUF_BUFG | sequencer_/counter_reg_2[0]   |                        |                5 |             16 |         3.20 |
|  CLK_b_IBUF_BUFG | sequencer_/counter_reg_0      |                        |                4 |             16 |         4.00 |
|  CLK_b_IBUF_BUFG | execute_/operandA[7]_i_1_n_0  |                        |                6 |             16 |         2.67 |
|  CLK_b_IBUF_BUFG |                               |                        |               12 |             21 |         1.75 |
+------------------+-------------------------------+------------------------+------------------+----------------+--------------+


