
*** Running vivado
    with args -log key_led_blck.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source key_led_blck.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in C:/Users/FJB/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/FJB/AppData/Roaming/Xilinx/Vivado/init.tcl'
source key_led_blck.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/e1_library/e1_key_led_plat2/key_led_pl_core/key_led_v2_2.cores/key_led_v2_12.cores'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/e1_library/e1_key_led_plat2/key_led_pl_core/key_led_v2_2.cores/key_led_v2_12.cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/e1_library/e1_key_led_plat2/key_led_pl_core/key_led_v2_2.cores/key_led_v2_12.cores/key_led_v2_12_core.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software_fpga/xilinx_software/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/e1_library/e1_key_led_plat2/key_led_pl_core/key_led_v2_2.cores/key_led_v2_12.cores/key_led_v2_12_core.cache/ip 
Command: synth_design -top key_led_blck -part xczu2cg-sfvc784-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6028
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1563.664 ; gain = 121.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'key_led_blck' [D:/e1_library/e1_key_led_plat2/key_led_pl_core/key_led_v2_2.cores/key_led_v2_12.cores/src/key_led_blck.v:26]
INFO: [Synth 8-6155] done synthesizing module 'key_led_blck' (1#1) [D:/e1_library/e1_key_led_plat2/key_led_pl_core/key_led_v2_2.cores/key_led_v2_12.cores/src/key_led_blck.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1612.777 ; gain = 170.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1630.688 ; gain = 188.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1630.688 ; gain = 188.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1630.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/e1_library/e1_key_led_plat2/key_led_pl_core/key_led_v2_2.cores/key_led_v2_12.cores/src/physic.xdc]
Finished Parsing XDC File [D:/e1_library/e1_key_led_plat2/key_led_pl_core/key_led_v2_2.cores/key_led_v2_12.cores/src/physic.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/e1_library/e1_key_led_plat2/key_led_pl_core/key_led_v2_2.cores/key_led_v2_12.cores/src/physic.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/key_led_blck_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/key_led_blck_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/e1_library/e1_key_led_plat2/key_led_pl_core/key_led_v2_2.cores/key_led_v2_12.cores/src/timing.xdc]
Finished Parsing XDC File [D:/e1_library/e1_key_led_plat2/key_led_pl_core/key_led_v2_2.cores/key_led_v2_12.cores/src/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1741.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1741.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1741.016 ; gain = 298.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1741.016 ; gain = 298.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1741.016 ; gain = 298.961
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'key_led_blck'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                             0000
                   START |                          1000000 |                             0001
                    MODE |                          0100000 |                             0010
                  NORMAL |                          0010000 |                             0011
                    WARN |                          0001000 |                             0100
                   ERROR |                          0000100 |                             0101
                    WAIT |                          0000010 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'one-hot' in module 'key_led_blck'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1741.016 ; gain = 298.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   7 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 10    
	   7 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1741.016 ; gain = 298.961
---------------------------------------------------------------------------------
