
*** Running vivado
    with args -log showCPU.vdi -applog -m64 -messageDb vivado.pb -mode batch -source showCPU.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source showCPU.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from D:/Vivado/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from D:/Vivado/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from D:/Vivado/Vivado/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Vivado/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Vivado/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from D:/Vivado/Vivado/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Vivado/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [F:/Vivado/CPUBasys_Mutli/CPUBasys_Mutli.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [F:/Vivado/CPUBasys_Mutli/CPUBasys_Mutli.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 451.586 ; gain = 259.047
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 451.586 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-194] Inserted BUFG Debounce/xlnx_opt_BUFG to drive 96 load(s) on clock net Debounce/O1
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14caf233b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.418 . Memory (MB): peak = 851.375 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 81 cells.
Phase 2 Constant Propagation | Checksum: 1a789c4f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.697 . Memory (MB): peak = 851.375 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 248 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 3 Sweep | Checksum: 1e5ae263e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.921 . Memory (MB): peak = 851.375 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e5ae263e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.935 . Memory (MB): peak = 851.375 ; gain = 0.000
Implement Debug Cores | Checksum: 12203a5b9
Logic Optimization | Checksum: 12203a5b9

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
Ending Power Optimization Task | Checksum: 1e5ae263e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 851.375 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 851.375 ; gain = 399.789
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 851.375 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1136fc5e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 851.375 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 851.375 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 851.375 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 739fd760

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.478 . Memory (MB): peak = 851.375 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 739fd760

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.532 . Memory (MB): peak = 851.375 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 739fd760

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.534 . Memory (MB): peak = 851.375 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 9d66c03b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.839 . Memory (MB): peak = 851.375 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 9d66c03b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.840 . Memory (MB): peak = 851.375 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 739fd760

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.911 . Memory (MB): peak = 851.375 ; gain = 0.000
WARNING: [Place 30-568] A LUT 'Debounce/CpuCLK_BUFG_inst_i_1' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DBDR/OData_reg[31] {FDRE}
	MultiCycleCPU/DBDR/OData_reg[3] {FDRE}
	MultiCycleCPU/DBDR/OData_reg[4] {FDRE}
	MultiCycleCPU/DBDR/OData_reg[5] {FDRE}
	MultiCycleCPU/DBDR/OData_reg[6] {FDRE}
WARNING: [Place 30-568] A LUT 'Debounce/regFile_reg_r1_0_31_0_5_i_1' is driving clock pin of 96 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/RegisterFile/regFile_reg_r2_0_31_24_29/RAMD {RAMS32}
	MultiCycleCPU/RegisterFile/regFile_reg_r2_0_31_24_29/RAMD_D1 {RAMS32}
	MultiCycleCPU/RegisterFile/regFile_reg_r2_0_31_24_29/RAMC {RAMD32}
	MultiCycleCPU/RegisterFile/regFile_reg_r2_0_31_24_29/RAMC_D1 {RAMD32}
	MultiCycleCPU/RegisterFile/regFile_reg_r2_0_31_24_29/RAMB {RAMD32}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/WrRegDSrc_reg_i_2' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/ControlUnit/RegDst_reg[0] {LDCE}
	MultiCycleCPU/ControlUnit/RegDst_reg[1] {LDCE}
	MultiCycleCPU/ControlUnit/WrRegDSrc_reg {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/WriteReg_reg[4]_i_2' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/RegisterFile/WriteReg_reg[0] {LDCE}
	MultiCycleCPU/RegisterFile/WriteReg_reg[1] {LDCE}
	MultiCycleCPU/RegisterFile/WriteReg_reg[2] {LDCE}
	MultiCycleCPU/RegisterFile/WriteReg_reg[3] {LDCE}
	MultiCycleCPU/RegisterFile/WriteReg_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/nextState_reg[2]_i_2' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/ControlUnit/nextState_reg[0] {LDCE}
	MultiCycleCPU/ControlUnit/nextState_reg[1] {LDCE}
	MultiCycleCPU/ControlUnit/nextState_reg[2] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[11][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[11][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[11][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[11][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[11][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[11][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[13][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[13][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[13][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[13][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[13][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[13][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[14][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[14][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[14][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[14][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[14][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[14][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[17][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[17][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[17][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[17][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[17][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[17][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[18][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[18][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[18][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[18][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[18][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[18][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[19][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[19][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[19][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[19][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[19][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[19][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[1][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[1][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[1][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[1][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[1][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[1][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[20][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[20][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[20][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[20][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[20][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[20][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[21][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[21][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[21][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[21][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[21][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[21][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[22][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[22][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[22][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[22][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[22][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[22][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[23][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[23][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[23][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[23][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[23][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[23][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[24][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[24][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[24][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[24][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[24][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[24][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[26][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[26][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[26][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[26][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[26][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[26][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[28][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[28][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[28][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[28][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[28][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[28][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[29][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[29][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[29][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[29][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[29][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[29][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[2][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[2][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[2][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[2][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[2][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[2][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[4][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[4][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[4][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[4][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[4][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[4][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[5][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[5][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[5][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[5][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[5][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[5][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[6][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[6][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[6][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[6][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[6][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[6][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[7][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[7][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[7][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[7][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[7][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[7][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/ControlUnit/ram_reg[9][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[9][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[9][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[9][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[9][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[9][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/DataMEM/ram_reg[0][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[0][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[0][5] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[0][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[0][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[0][3] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/DataMEM/ram_reg[10][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[10][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[10][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[10][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[10][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[10][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/DataMEM/ram_reg[12][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[12][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[12][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[12][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[12][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[12][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/DataMEM/ram_reg[15][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[15][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[15][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[15][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[15][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[15][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/DataMEM/ram_reg[16][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[16][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[16][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[16][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[16][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[16][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/DataMEM/ram_reg[25][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[25][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[25][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[25][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[25][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[25][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/DataMEM/ram_reg[27][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[27][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[27][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[27][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[27][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[27][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/DataMEM/ram_reg[30][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[30][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[30][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[30][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[30][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[30][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/DataMEM/ram_reg[31][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[31][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[31][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[31][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[31][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[31][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/DataMEM/ram_reg[3][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[3][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[3][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[3][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[3][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[3][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/DataMEM/ram_reg[8][7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/DataMEM/ram_reg[8][0] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[8][1] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[8][2] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[8][3] {LDCE}
	MultiCycleCPU/DataMEM/ram_reg[8][4] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/IR/ALUOp_reg[2]_i_2' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/ControlUnit/ALUOp_reg[0] {LDCE}
	MultiCycleCPU/ControlUnit/ALUOp_reg[1] {LDCE}
	MultiCycleCPU/ControlUnit/ALUOp_reg[2] {LDCE}
WARNING: [Place 30-568] A LUT 'MultiCycleCPU/IR/curPC[31]_i_4' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	MultiCycleCPU/InsMEM/IDataOut_reg[0] {LDCE}
	MultiCycleCPU/InsMEM/IDataOut_reg[10] {LDCE}
	MultiCycleCPU/InsMEM/IDataOut_reg[11] {LDCE}
	MultiCycleCPU/InsMEM/IDataOut_reg[12] {LDCE}
	MultiCycleCPU/InsMEM/IDataOut_reg[13] {LDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 739fd760

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 851.375 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 739fd760

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 851.375 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 57b54f2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 851.375 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 817c3807

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 851.375 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design
Phase 2.1.6.1 Place Init Design | Checksum: 168761888

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 851.375 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 168761888

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 851.375 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 168761888

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 851.375 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 168761888

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 851.375 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 168761888

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 851.375 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 168761888

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 851.375 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 108fa40b3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 853.430 ; gain = 2.055

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 108fa40b3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 853.430 ; gain = 2.055

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: f6bb77ae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 853.430 ; gain = 2.055

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 755a548a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 853.430 ; gain = 2.055

Phase 4.4 Commit Small Macros & Core Logic
Phase 4.4 Commit Small Macros & Core Logic | Checksum: 17a74cfe4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 858.336 ; gain = 6.961

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 17a74cfe4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 858.336 ; gain = 6.961
Phase 4 Detail Placement | Checksum: 17a74cfe4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 858.336 ; gain = 6.961

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 106fea034

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 858.336 ; gain = 6.961

Phase 5.2 Post Placement Cleanup
Phase 5.2 Post Placement Cleanup | Checksum: 106fea034

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 858.336 ; gain = 6.961

Phase 5.3 Placer Reporting
Phase 5.3 Placer Reporting | Checksum: 106fea034

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 858.336 ; gain = 6.961

Phase 5.4 Final Placement Cleanup
Phase 5.4 Final Placement Cleanup | Checksum: a33e6a22

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 858.336 ; gain = 6.961
Phase 5 Post Placement Optimization and Clean-Up | Checksum: a33e6a22

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 858.336 ; gain = 6.961
Ending Placer Task | Checksum: 6e0c4792

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 858.336 ; gain = 6.961
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 858.336 ; gain = 6.961
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.550 . Memory (MB): peak = 865.516 ; gain = 7.180
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 869.578 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fe9726f1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 998.402 ; gain = 121.285

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: eb5ebcf0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1012.352 ; gain = 135.234

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c85b4296

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1012.352 ; gain = 135.234

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 483
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 63a6398b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.352 ; gain = 135.234
Phase 4 Rip-up And Reroute | Checksum: 63a6398b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.352 ; gain = 135.234

Phase 5 Post Hold Fix
Phase 5 Post Hold Fix | Checksum: 63a6398b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.352 ; gain = 135.234

Phase 6 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.977039 %
  Global Horizontal Routing Utilization  = 1.27668 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
Phase 6 Route finalize | Checksum: 63a6398b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.352 ; gain = 135.234

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 63a6398b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.352 ; gain = 135.234

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: d3951359

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.352 ; gain = 135.234
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: d3951359

Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.352 ; gain = 135.234

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.352 ; gain = 135.234
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1012.352 ; gain = 142.773
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.660 . Memory (MB): peak = 1012.352 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Vivado/CPUBasys_Mutli/CPUBasys_Mutli.runs/impl_1/showCPU_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Power 33-232] No user defined clocks was found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 79 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./showCPU.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1356.188 ; gain = 335.078
INFO: [Common 17-206] Exiting Vivado at Sun Jun 24 17:19:12 2018...

*** Running vivado
    with args -log showCPU.vdi -applog -m64 -messageDb vivado.pb -mode batch -source showCPU.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source showCPU.tcl -notrace
Command: open_checkpoint showCPU_routed.dcp
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from D:/Vivado/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from D:/Vivado/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from D:/Vivado/Vivado/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Vivado/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Vivado/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from D:/Vivado/Vivado/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Vivado/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
Parsing XDC File [F:/Vivado/CPUBasys_Mutli/CPUBasys_Mutli.runs/impl_1/.Xil/Vivado-8240-DESKTOP-RR7E78I/dcp/showCPU.xdc]
Finished Parsing XDC File [F:/Vivado/CPUBasys_Mutli/CPUBasys_Mutli.runs/impl_1/.Xil/Vivado-8240-DESKTOP-RR7E78I/dcp/showCPU.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 451.789 ; gain = 0.000
Restoring placement.
Restored 603 out of 603 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Project 1-484] Checkpoint was created with build 932637
open_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 451.789 ; gain = 269.281
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 79 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./showCPU.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 790.133 ; gain = 338.344
INFO: [Common 17-206] Exiting Vivado at Mon Jun 25 00:04:28 2018...
