udp_rx_ram_8_2048.v,verilog,xil_defaultlib,../../../../src/eth/sources_1/ip/udp_rx_ram_8_2048/sim/udp_rx_ram_8_2048.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
