/********************************************************************
 * Copyright (C) 2018 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_dmpac.h
*/
#ifndef CSLR_DMPAC_H_
#define CSLR_DMPAC_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <stdint.h>

/**************************************************************************
* Module Base Offset Values
**************************************************************************/

#define CSL_DMPAC_CBASS_FW_REGS_BASE                                       (0x00000000U)
#define CSL_DMPAC_CBASS_GLB_REGS_BASE                                      (0x00000000U)
#define CSL_DMPAC_CBASS_ISC_REGS_BASE                                      (0x00000000U)
#define CSL_DMPAC_CTSET2_CFG_REGS_BASE                                     (0x00020000U)
#define CSL_DMPAC_DMPAC_EXT_REGS_BASE                                      (0x00000000U)
#define CSL_DMPAC_DMPAC_FOCO_CORE_REGS_0_BASE                              (0x00024000U)
#define CSL_DMPAC_DMPAC_FOCO_CORE_REGS_1_BASE                              (0x00028000U)
#define CSL_DMPAC_DMPAC_REGS_BASE                                          (0x00000000U)
#define CSL_DMPAC_DMPAC_DOF_INFRA_DMPAC_BASE_MEM_SLV_CBASS_STRIPE_MSRAM_SLV_REGS_BASE (0x00000000U)
#define CSL_DMPAC_DOF_MEM_REGS_BASE                                        (0x000C0000U)
#define CSL_DMPAC_DOF_REGS_BASE                                            (0x00080000U)
#define CSL_DMPAC_DRU_ATOMIC_REGS_BASE                                     (0x00280000U)
#define CSL_DMPAC_DRU_CAUSE_REGS_BASE                                      (0x002E0000U)
#define CSL_DMPAC_DRU_CHNRT_REGS_BASE                                      (0x00240000U)
#define CSL_DMPAC_DRU_CHRT_REGS_BASE                                       (0x00260000U)
#define CSL_DMPAC_DRU_QUEUE_REGS_BASE                                      (0x00208000U)
#define CSL_DMPAC_DRU_REGS_BASE                                            (0x00200000U)
#define CSL_DMPAC_DRU_SET_REGS_BASE                                        (0x00204000U)
#define CSL_DMPAC_ECC_AGGR_REGS_BASE                                       (0x00000000U)
#define CSL_DMPAC_HTS_REGS_BASE                                            (0x00008000U)
#define CSL_DMPAC_INTD_CFG_REGS_BASE                                       (0x00001000U)
#define CSL_DMPAC_LSE_REGS_0_BASE                                          (0x00024200U)
#define CSL_DMPAC_LSE_REGS_1_BASE                                          (0x00028200U)
#define CSL_DMPAC_SDE_MEM_REGS_BASE                                        (0x00140000U)
#define CSL_DMPAC_SDE_REGS_BASE                                            (0x00100000U)


/**************************************************************************
* Hardware Region  : System Control MMR Registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;                       /* PID */
    volatile uint8_t  Resv_24[20];
    volatile uint32_t ENABLE;                    /* ENABLE */
    volatile uint32_t CG_ENABLE_OVERRIDE;        /* CG_ENABLE_OVERRIDE */
} CSL_dmpacRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_DMPAC_PID                                                          (0x00000000U)
#define CSL_DMPAC_ENABLE                                                       (0x00000018U)
#define CSL_DMPAC_CG_ENABLE_OVERRIDE                                           (0x0000001CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_DMPAC_PID_SCHEME_MASK                                              (0xC0000000U)
#define CSL_DMPAC_PID_SCHEME_SHIFT                                             (0x0000001EU)
#define CSL_DMPAC_PID_SCHEME_MAX                                               (0x00000003U)

#define CSL_DMPAC_PID_BU_MASK                                                  (0x30000000U)
#define CSL_DMPAC_PID_BU_SHIFT                                                 (0x0000001CU)
#define CSL_DMPAC_PID_BU_MAX                                                   (0x00000003U)

#define CSL_DMPAC_PID_FUNC_MASK                                                (0x0FFF0000U)
#define CSL_DMPAC_PID_FUNC_SHIFT                                               (0x00000010U)
#define CSL_DMPAC_PID_FUNC_MAX                                                 (0x00000FFFU)

#define CSL_DMPAC_PID_RTL_MASK                                                 (0x0000F800U)
#define CSL_DMPAC_PID_RTL_SHIFT                                                (0x0000000BU)
#define CSL_DMPAC_PID_RTL_MAX                                                  (0x0000001FU)

#define CSL_DMPAC_PID_MAJOR_MASK                                               (0x00000700U)
#define CSL_DMPAC_PID_MAJOR_SHIFT                                              (0x00000008U)
#define CSL_DMPAC_PID_MAJOR_MAX                                                (0x00000007U)

#define CSL_DMPAC_PID_CUSTOM_MASK                                              (0x000000C0U)
#define CSL_DMPAC_PID_CUSTOM_SHIFT                                             (0x00000006U)
#define CSL_DMPAC_PID_CUSTOM_MAX                                               (0x00000003U)

#define CSL_DMPAC_PID_MINOR_MASK                                               (0x0000003FU)
#define CSL_DMPAC_PID_MINOR_SHIFT                                              (0x00000000U)
#define CSL_DMPAC_PID_MINOR_MAX                                                (0x0000003FU)

/* ENABLE */

#define CSL_DMPAC_ENABLE_RSVD_MASK                                             (0xFFFFFFF8U)
#define CSL_DMPAC_ENABLE_RSVD_SHIFT                                            (0x00000003U)
#define CSL_DMPAC_ENABLE_RSVD_MAX                                              (0x1FFFFFFFU)

#define CSL_DMPAC_ENABLE_SDE_EN_MASK                                           (0x00000004U)
#define CSL_DMPAC_ENABLE_SDE_EN_SHIFT                                          (0x00000002U)
#define CSL_DMPAC_ENABLE_SDE_EN_MAX                                            (0x00000001U)

#define CSL_DMPAC_ENABLE_DOF_EN_MASK                                           (0x00000002U)
#define CSL_DMPAC_ENABLE_DOF_EN_SHIFT                                          (0x00000001U)
#define CSL_DMPAC_ENABLE_DOF_EN_MAX                                            (0x00000001U)

#define CSL_DMPAC_ENABLE_DMPAC_EN_MASK                                         (0x00000001U)
#define CSL_DMPAC_ENABLE_DMPAC_EN_SHIFT                                        (0x00000000U)
#define CSL_DMPAC_ENABLE_DMPAC_EN_MAX                                          (0x00000001U)

/* CG_ENABLE_OVERRIDE */

#define CSL_DMPAC_CG_ENABLE_OVERRIDE_RSVD_MASK                                 (0xFFFFFFFEU)
#define CSL_DMPAC_CG_ENABLE_OVERRIDE_RSVD_SHIFT                                (0x00000001U)
#define CSL_DMPAC_CG_ENABLE_OVERRIDE_RSVD_MAX                                  (0x7FFFFFFFU)

#define CSL_DMPAC_CG_ENABLE_OVERRIDE_CG_OVERRIDE_MASK                          (0x00000001U)
#define CSL_DMPAC_CG_ENABLE_OVERRIDE_CG_OVERRIDE_SHIFT                         (0x00000000U)
#define CSL_DMPAC_CG_ENABLE_OVERRIDE_CG_OVERRIDE_MAX                           (0x00000001U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t REVISION;
    volatile uint8_t  Resv_16[12];
    volatile uint32_t EOI_REG;
    volatile uint32_t INTR_VECTOR_REG;
    volatile uint8_t  Resv_256[232];
    volatile uint32_t ENABLE_REG_LEVEL_DMPAC_OUT[2][7];
    volatile uint32_t ENABLE_REG_PULSE_DMPAC_OUT[2][7];
    volatile uint8_t  Resv_768[400];
    volatile uint32_t ENABLE_CLR_REG_LEVEL_DMPAC_OUT[2][7];
    volatile uint32_t ENABLE_CLR_REG_PULSE_DMPAC_OUT[2][7];
    volatile uint8_t  Resv_1280[400];
    volatile uint32_t STATUS_REG_LEVEL_DMPAC_OUT[2][7];
    volatile uint32_t STATUS_REG_PULSE_DMPAC_OUT[2][7];
    volatile uint8_t  Resv_1792[400];
    volatile uint32_t STATUS_CLR_REG_LEVEL_DMPAC_OUT[2][7];
    volatile uint32_t STATUS_CLR_REG_PULSE_DMPAC_OUT[2][7];
    volatile uint8_t  Resv_2688[784];
    volatile uint32_t INTR_VECTOR_REG_LEVEL_DMPAC_OUT[2];
    volatile uint32_t INTR_VECTOR_REG_PULSE_DMPAC_OUT[2];
} CSL_dmpac_intd_cfgRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_DMPAC_INTD_CFG_REVISION                                                  (0x00000000U)
#define CSL_DMPAC_INTD_CFG_EOI_REG                                                   (0x00000010U)
#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG                                           (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0                            (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1                            (0x00000104U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_2                            (0x00000108U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3                            (0x0000010CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4                            (0x00000110U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5                            (0x00000114U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_6                            (0x00000118U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0                            (0x0000011CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1                            (0x00000120U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_2                            (0x00000124U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3                            (0x00000128U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4                            (0x0000012CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5                            (0x00000130U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_6                            (0x00000134U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0                            (0x00000138U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1                            (0x0000013CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_2                            (0x00000140U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3                            (0x00000144U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4                            (0x00000148U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5                            (0x0000014CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_6                            (0x00000150U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0                            (0x00000154U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1                            (0x00000158U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_2                            (0x0000015CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3                            (0x00000160U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4                            (0x00000164U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5                            (0x00000168U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_6                            (0x0000016CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0                        (0x00000300U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1                        (0x00000304U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_2                        (0x00000308U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3                        (0x0000030CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4                        (0x00000310U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5                        (0x00000314U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_6                        (0x00000318U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0                        (0x0000031CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1                        (0x00000320U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_2                        (0x00000324U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3                        (0x00000328U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4                        (0x0000032CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5                        (0x00000330U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_6                        (0x00000334U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0                        (0x00000338U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1                        (0x0000033CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_2                        (0x00000340U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3                        (0x00000344U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4                        (0x00000348U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5                        (0x0000034CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_6                        (0x00000350U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0                        (0x00000354U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1                        (0x00000358U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_2                        (0x0000035CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3                        (0x00000360U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4                        (0x00000364U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5                        (0x00000368U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_6                        (0x0000036CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0                            (0x00000500U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1                            (0x00000504U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_2                            (0x00000508U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3                            (0x0000050CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4                            (0x00000510U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5                            (0x00000514U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_6                            (0x00000518U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0                            (0x0000051CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1                            (0x00000520U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_2                            (0x00000524U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3                            (0x00000528U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4                            (0x0000052CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5                            (0x00000530U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_6                            (0x00000534U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0                            (0x00000538U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1                            (0x0000053CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_2                            (0x00000540U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3                            (0x00000544U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4                            (0x00000548U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5                            (0x0000054CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_6                            (0x00000550U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0                            (0x00000554U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1                            (0x00000558U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_2                            (0x0000055CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3                            (0x00000560U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4                            (0x00000564U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5                            (0x00000568U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_6                            (0x0000056CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0                        (0x00000700U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1                        (0x00000704U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_2                        (0x00000708U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3                        (0x0000070CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4                        (0x00000710U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5                        (0x00000714U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_6                        (0x00000718U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0                        (0x0000071CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1                        (0x00000720U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_2                        (0x00000724U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3                        (0x00000728U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4                        (0x0000072CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5                        (0x00000730U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_6                        (0x00000734U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0                        (0x00000738U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1                        (0x0000073CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_2                        (0x00000740U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3                        (0x00000744U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4                        (0x00000748U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5                        (0x0000074CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_6                        (0x00000750U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0                        (0x00000754U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1                        (0x00000758U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_2                        (0x0000075CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3                        (0x00000760U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4                        (0x00000764U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5                        (0x00000768U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_6                        (0x0000076CU)
#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_DMPAC_OUT_0                         (0x00000A80U)
#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_DMPAC_OUT_1                         (0x00000A84U)
#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_DMPAC_OUT_0                         (0x00000A88U)
#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_DMPAC_OUT_1                         (0x00000A8CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* REVISION */

#define CSL_DMPAC_INTD_CFG_REVISION_SCHEME_MASK                                      (0xC0000000U)
#define CSL_DMPAC_INTD_CFG_REVISION_SCHEME_SHIFT                                     (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_REVISION_SCHEME_MAX                                       (0x00000003U)

#define CSL_DMPAC_INTD_CFG_REVISION_BU_MASK                                          (0x30000000U)
#define CSL_DMPAC_INTD_CFG_REVISION_BU_SHIFT                                         (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_REVISION_BU_MAX                                           (0x00000003U)

#define CSL_DMPAC_INTD_CFG_REVISION_FUNCTION_MASK                                    (0x0FFF0000U)
#define CSL_DMPAC_INTD_CFG_REVISION_FUNCTION_SHIFT                                   (0x00000010U)
#define CSL_DMPAC_INTD_CFG_REVISION_FUNCTION_MAX                                     (0x00000FFFU)

#define CSL_DMPAC_INTD_CFG_REVISION_RTLVER_MASK                                      (0x0000F800U)
#define CSL_DMPAC_INTD_CFG_REVISION_RTLVER_SHIFT                                     (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_REVISION_RTLVER_MAX                                       (0x0000001FU)

#define CSL_DMPAC_INTD_CFG_REVISION_MAJREV_MASK                                      (0x00000700U)
#define CSL_DMPAC_INTD_CFG_REVISION_MAJREV_SHIFT                                     (0x00000008U)
#define CSL_DMPAC_INTD_CFG_REVISION_MAJREV_MAX                                       (0x00000007U)

#define CSL_DMPAC_INTD_CFG_REVISION_CUSTOM_MASK                                      (0x000000C0U)
#define CSL_DMPAC_INTD_CFG_REVISION_CUSTOM_SHIFT                                     (0x00000006U)
#define CSL_DMPAC_INTD_CFG_REVISION_CUSTOM_MAX                                       (0x00000003U)

#define CSL_DMPAC_INTD_CFG_REVISION_MINREV_MASK                                      (0x0000003FU)
#define CSL_DMPAC_INTD_CFG_REVISION_MINREV_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_INTD_CFG_REVISION_MINREV_MAX                                       (0x0000003FU)

/* EOI_REG */

#define CSL_DMPAC_INTD_CFG_EOI_REG_EOI_VECTOR_MASK                                   (0x000000FFU)
#define CSL_DMPAC_INTD_CFG_EOI_REG_EOI_VECTOR_SHIFT                                  (0x00000000U)
#define CSL_DMPAC_INTD_CFG_EOI_REG_EOI_VECTOR_MAX                                    (0x000000FFU)

/* INTR_VECTOR_REG */

#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_INTR_VECTOR_MASK                          (0xFFFFFFFFU)
#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_INTR_VECTOR_SHIFT                         (0x00000000U)
#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_INTR_VECTOR_MAX                           (0xFFFFFFFFU)

/* ENABLE_REG_LEVEL_DMPAC_OUT_0_0 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_FRAME_DONE_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_FRAME_DONE_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_FRAME_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_MP0_RD_STATUS_ERROR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_MP0_RD_STATUS_ERROR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_MP0_RD_STATUS_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_READ_ERROR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_READ_ERROR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_READ_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_ROW_DONE_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_ROW_DONE_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_ROW_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_WRITE_ERROR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_WRITE_ERROR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_WRITE_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_FR_DONE_EVT_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_FR_DONE_EVT_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_SL2_RD_ERR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_SL2_RD_ERR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_SL2_WR_ERR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_SL2_WR_ERR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_BLK_DONE_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_BLK_DONE_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_BLK_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_FRAME_DONE_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_FRAME_DONE_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_FRAME_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_READ_ERROR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_READ_ERROR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_READ_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_WRITE_ERROR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_WRITE_ERROR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_WRITE_ERROR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_DMPAC_OUT_0_1 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_DEC_0_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_DEC_0_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_DEC_1_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_DEC_1_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_0_L_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_0_L_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_0_L_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_0_P_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_0_P_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_0_P_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_1_L_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_1_L_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_1_L_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_1_P_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_1_P_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_1_P_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_0_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_0_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_1_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_1_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_7_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_7_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_8_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_8_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_8_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_DMPAC_OUT_0_2 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_7_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_7_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_8_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_8_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_8_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_DMPAC_OUT_0_3 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_9_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_DMPAC_OUT_0_4 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_9_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_DMPAC_OUT_0_5 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_9_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_DMPAC_OUT_0_6 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_6_ENABLE_LEVEL_DMPAC_OUT_0_EN_CTM_PULSE_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_6_ENABLE_LEVEL_DMPAC_OUT_0_EN_CTM_PULSE_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_6_ENABLE_LEVEL_DMPAC_OUT_0_EN_CTM_PULSE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_6_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_PROT_ERR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_6_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_PROT_ERR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_0_6_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_PROT_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_DMPAC_OUT_1_0 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_FRAME_DONE_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_FRAME_DONE_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_FRAME_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_MP0_RD_STATUS_ERROR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_MP0_RD_STATUS_ERROR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_MP0_RD_STATUS_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_READ_ERROR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_READ_ERROR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_READ_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_ROW_DONE_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_ROW_DONE_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_ROW_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_WRITE_ERROR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_WRITE_ERROR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_WRITE_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_FR_DONE_EVT_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_FR_DONE_EVT_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_SL2_RD_ERR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_SL2_RD_ERR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_SL2_WR_ERR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_SL2_WR_ERR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_BLK_DONE_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_BLK_DONE_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_BLK_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_FRAME_DONE_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_FRAME_DONE_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_FRAME_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_READ_ERROR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_READ_ERROR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_READ_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_WRITE_ERROR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_WRITE_ERROR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_WRITE_ERROR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_DMPAC_OUT_1_1 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_DEC_0_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_DEC_0_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_DEC_1_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_DEC_1_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_0_L_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_0_L_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_0_L_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_0_P_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_0_P_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_0_P_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_1_L_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_1_L_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_1_L_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_1_P_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_1_P_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_1_P_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_0_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_0_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_1_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_1_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_7_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_7_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_8_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_8_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_8_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_DMPAC_OUT_1_2 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_7_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_7_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_8_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_8_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_8_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_DMPAC_OUT_1_3 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_9_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_DMPAC_OUT_1_4 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_9_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_DMPAC_OUT_1_5 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_9_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_DMPAC_OUT_1_6 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_6_ENABLE_LEVEL_DMPAC_OUT_1_EN_CTM_PULSE_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_6_ENABLE_LEVEL_DMPAC_OUT_1_EN_CTM_PULSE_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_6_ENABLE_LEVEL_DMPAC_OUT_1_EN_CTM_PULSE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_6_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_PROT_ERR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_6_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_PROT_ERR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_LEVEL_DMPAC_OUT_1_6_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_PROT_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_DMPAC_OUT_0_0 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_FRAME_DONE_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_FRAME_DONE_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_FRAME_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_MP0_RD_STATUS_ERROR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_MP0_RD_STATUS_ERROR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_MP0_RD_STATUS_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_READ_ERROR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_READ_ERROR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_READ_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_ROW_DONE_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_ROW_DONE_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_ROW_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_WRITE_ERROR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_WRITE_ERROR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_WRITE_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_FR_DONE_EVT_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_FR_DONE_EVT_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_SL2_RD_ERR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_SL2_RD_ERR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_SL2_WR_ERR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_SL2_WR_ERR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_BLK_DONE_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_BLK_DONE_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_BLK_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_FRAME_DONE_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_FRAME_DONE_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_FRAME_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_READ_ERROR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_READ_ERROR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_READ_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_WRITE_ERROR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_WRITE_ERROR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_WRITE_ERROR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_DMPAC_OUT_0_1 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_DEC_0_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_DEC_0_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_DEC_1_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_DEC_1_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_0_L_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_0_L_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_0_L_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_0_P_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_0_P_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_0_P_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_1_L_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_1_L_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_1_L_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_1_P_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_1_P_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_1_P_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_0_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_0_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_1_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_1_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_7_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_7_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_8_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_8_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_8_MAX (0x00000001U)

/* ENABLE_REG_PULSE_DMPAC_OUT_0_2 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_7_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_7_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_8_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_8_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_8_MAX (0x00000001U)

/* ENABLE_REG_PULSE_DMPAC_OUT_0_3 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_9_MAX (0x00000001U)

/* ENABLE_REG_PULSE_DMPAC_OUT_0_4 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_9_MAX (0x00000001U)

/* ENABLE_REG_PULSE_DMPAC_OUT_0_5 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_9_MAX (0x00000001U)

/* ENABLE_REG_PULSE_DMPAC_OUT_0_6 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_6_ENABLE_PULSE_DMPAC_OUT_0_EN_CTM_PULSE_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_6_ENABLE_PULSE_DMPAC_OUT_0_EN_CTM_PULSE_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_6_ENABLE_PULSE_DMPAC_OUT_0_EN_CTM_PULSE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_6_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_PROT_ERR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_6_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_PROT_ERR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_0_6_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_PROT_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_DMPAC_OUT_1_0 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_FRAME_DONE_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_FRAME_DONE_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_FRAME_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_MP0_RD_STATUS_ERROR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_MP0_RD_STATUS_ERROR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_MP0_RD_STATUS_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_READ_ERROR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_READ_ERROR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_READ_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_ROW_DONE_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_ROW_DONE_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_ROW_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_WRITE_ERROR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_WRITE_ERROR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_WRITE_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_FR_DONE_EVT_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_FR_DONE_EVT_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_SL2_RD_ERR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_SL2_RD_ERR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_SL2_WR_ERR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_SL2_WR_ERR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_BLK_DONE_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_BLK_DONE_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_BLK_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_FRAME_DONE_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_FRAME_DONE_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_FRAME_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_READ_ERROR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_READ_ERROR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_READ_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_WRITE_ERROR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_WRITE_ERROR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_WRITE_ERROR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_DMPAC_OUT_1_1 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_DEC_0_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_DEC_0_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_DEC_1_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_DEC_1_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_0_L_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_0_L_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_0_L_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_0_P_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_0_P_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_0_P_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_1_L_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_1_L_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_1_L_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_1_P_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_1_P_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_1_P_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_0_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_0_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_1_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_1_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_7_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_7_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_8_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_8_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_8_MAX (0x00000001U)

/* ENABLE_REG_PULSE_DMPAC_OUT_1_2 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_7_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_7_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_8_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_8_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_8_MAX (0x00000001U)

/* ENABLE_REG_PULSE_DMPAC_OUT_1_3 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_9_MAX (0x00000001U)

/* ENABLE_REG_PULSE_DMPAC_OUT_1_4 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_9_MAX (0x00000001U)

/* ENABLE_REG_PULSE_DMPAC_OUT_1_5 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_9_MAX (0x00000001U)

/* ENABLE_REG_PULSE_DMPAC_OUT_1_6 */

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_6_ENABLE_PULSE_DMPAC_OUT_1_EN_CTM_PULSE_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_6_ENABLE_PULSE_DMPAC_OUT_1_EN_CTM_PULSE_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_6_ENABLE_PULSE_DMPAC_OUT_1_EN_CTM_PULSE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_6_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_PROT_ERR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_6_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_PROT_ERR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_REG_PULSE_DMPAC_OUT_1_6_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_PROT_ERR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_FRAME_DONE_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_FRAME_DONE_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_FRAME_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_MP0_RD_STATUS_ERROR_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_MP0_RD_STATUS_ERROR_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_MP0_RD_STATUS_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_READ_ERROR_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_READ_ERROR_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_READ_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_ROW_DONE_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_ROW_DONE_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_ROW_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_WRITE_ERROR_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_WRITE_ERROR_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_DOF_WRITE_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_FR_DONE_EVT_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_FR_DONE_EVT_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_SL2_RD_ERR_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_SL2_RD_ERR_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_SL2_WR_ERR_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_SL2_WR_ERR_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_FOCO_1_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_BLK_DONE_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_BLK_DONE_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_BLK_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_FRAME_DONE_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_FRAME_DONE_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_FRAME_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_READ_ERROR_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_READ_ERROR_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_READ_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_WRITE_ERROR_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_WRITE_ERROR_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_0_ENABLE_LEVEL_DMPAC_OUT_0_EN_SDE_WRITE_ERROR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_DEC_0_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_DEC_0_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_DEC_1_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_DEC_1_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_0_L_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_0_L_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_0_L_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_0_P_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_0_P_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_0_P_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_1_L_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_1_L_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_1_L_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_1_P_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_1_P_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_SPARE_PEND_1_P_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_0_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_0_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_1_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_1_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_7_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_7_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_8_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_8_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_1_ENABLE_LEVEL_DMPAC_OUT_0_EN_TDONE_8_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_2 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_7_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_7_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_8_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_8_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_2_ENABLE_LEVEL_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_8_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_3_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_ERROR_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_4_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_COMPLETE_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_5_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_6 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_6_ENABLE_LEVEL_DMPAC_OUT_0_EN_CTM_PULSE_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_6_ENABLE_LEVEL_DMPAC_OUT_0_EN_CTM_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_6_ENABLE_LEVEL_DMPAC_OUT_0_EN_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_6_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_PROT_ERR_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_6_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_PROT_ERR_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_0_6_ENABLE_LEVEL_DMPAC_OUT_0_EN_DRU_PROT_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_FRAME_DONE_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_FRAME_DONE_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_FRAME_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_MP0_RD_STATUS_ERROR_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_MP0_RD_STATUS_ERROR_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_MP0_RD_STATUS_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_READ_ERROR_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_READ_ERROR_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_READ_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_ROW_DONE_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_ROW_DONE_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_ROW_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_WRITE_ERROR_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_WRITE_ERROR_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_DOF_WRITE_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_FR_DONE_EVT_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_FR_DONE_EVT_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_SL2_RD_ERR_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_SL2_RD_ERR_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_SL2_WR_ERR_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_SL2_WR_ERR_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_FOCO_1_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_BLK_DONE_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_BLK_DONE_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_BLK_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_FRAME_DONE_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_FRAME_DONE_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_FRAME_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_READ_ERROR_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_READ_ERROR_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_READ_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_WRITE_ERROR_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_WRITE_ERROR_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_0_ENABLE_LEVEL_DMPAC_OUT_1_EN_SDE_WRITE_ERROR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_DEC_0_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_DEC_0_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_DEC_1_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_DEC_1_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_0_L_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_0_L_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_0_L_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_0_P_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_0_P_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_0_P_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_1_L_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_1_L_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_1_L_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_1_P_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_1_P_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_SPARE_PEND_1_P_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_0_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_0_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_1_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_1_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_7_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_7_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_8_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_8_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_1_ENABLE_LEVEL_DMPAC_OUT_1_EN_TDONE_8_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_2 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_7_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_7_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_8_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_8_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_2_ENABLE_LEVEL_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_8_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_3_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_ERROR_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_4_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_COMPLETE_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_5_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_6 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_6_ENABLE_LEVEL_DMPAC_OUT_1_EN_CTM_PULSE_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_6_ENABLE_LEVEL_DMPAC_OUT_1_EN_CTM_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_6_ENABLE_LEVEL_DMPAC_OUT_1_EN_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_6_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_PROT_ERR_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_6_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_PROT_ERR_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_DMPAC_OUT_1_6_ENABLE_LEVEL_DMPAC_OUT_1_EN_DRU_PROT_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_FRAME_DONE_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_FRAME_DONE_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_FRAME_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_MP0_RD_STATUS_ERROR_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_MP0_RD_STATUS_ERROR_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_MP0_RD_STATUS_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_READ_ERROR_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_READ_ERROR_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_READ_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_ROW_DONE_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_ROW_DONE_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_ROW_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_WRITE_ERROR_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_WRITE_ERROR_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_DOF_WRITE_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_FR_DONE_EVT_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_FR_DONE_EVT_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_SL2_RD_ERR_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_SL2_RD_ERR_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_SL2_WR_ERR_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_SL2_WR_ERR_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_FOCO_1_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_BLK_DONE_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_BLK_DONE_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_BLK_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_FRAME_DONE_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_FRAME_DONE_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_FRAME_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_READ_ERROR_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_READ_ERROR_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_READ_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_WRITE_ERROR_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_WRITE_ERROR_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_0_ENABLE_PULSE_DMPAC_OUT_0_EN_SDE_WRITE_ERROR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_DEC_0_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_DEC_0_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_DEC_1_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_DEC_1_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_0_L_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_0_L_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_0_L_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_0_P_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_0_P_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_0_P_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_1_L_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_1_L_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_1_L_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_1_P_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_1_P_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_SPARE_PEND_1_P_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_0_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_0_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_1_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_1_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_7_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_7_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_8_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_8_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_1_ENABLE_PULSE_DMPAC_OUT_0_EN_TDONE_8_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_2 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_7_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_7_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_8_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_8_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_2_ENABLE_PULSE_DMPAC_OUT_0_EN_WATCHDOGTIMER_ERR_8_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_3_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_ERROR_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_4_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_COMPLETE_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_5_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_LOCAL_OUT_EVENT_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_6 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_6_ENABLE_PULSE_DMPAC_OUT_0_EN_CTM_PULSE_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_6_ENABLE_PULSE_DMPAC_OUT_0_EN_CTM_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_6_ENABLE_PULSE_DMPAC_OUT_0_EN_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_6_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_PROT_ERR_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_6_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_PROT_ERR_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_0_6_ENABLE_PULSE_DMPAC_OUT_0_EN_DRU_PROT_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_FRAME_DONE_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_FRAME_DONE_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_FRAME_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_MP0_RD_STATUS_ERROR_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_MP0_RD_STATUS_ERROR_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_MP0_RD_STATUS_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_READ_ERROR_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_READ_ERROR_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_READ_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_ROW_DONE_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_ROW_DONE_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_ROW_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_WRITE_ERROR_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_WRITE_ERROR_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_DOF_WRITE_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_FR_DONE_EVT_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_FR_DONE_EVT_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_SL2_RD_ERR_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_SL2_RD_ERR_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_SL2_WR_ERR_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_SL2_WR_ERR_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_FOCO_1_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_BLK_DONE_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_BLK_DONE_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_BLK_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_FRAME_DONE_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_FRAME_DONE_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_FRAME_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_READ_ERROR_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_READ_ERROR_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_READ_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_WRITE_ERROR_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_WRITE_ERROR_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_0_ENABLE_PULSE_DMPAC_OUT_1_EN_SDE_WRITE_ERROR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_DEC_0_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_DEC_0_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_DEC_1_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_DEC_1_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_0_L_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_0_L_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_0_L_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_0_P_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_0_P_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_0_P_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_1_L_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_1_L_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_1_L_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_1_P_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_1_P_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_SPARE_PEND_1_P_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_0_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_0_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_1_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_1_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_7_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_7_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_8_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_8_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_1_ENABLE_PULSE_DMPAC_OUT_1_EN_TDONE_8_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_2 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_7_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_7_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_8_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_8_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_2_ENABLE_PULSE_DMPAC_OUT_1_EN_WATCHDOGTIMER_ERR_8_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_3_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_ERROR_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_4_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_COMPLETE_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_5_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_LOCAL_OUT_EVENT_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_6 */

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_6_ENABLE_PULSE_DMPAC_OUT_1_EN_CTM_PULSE_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_6_ENABLE_PULSE_DMPAC_OUT_1_EN_CTM_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_6_ENABLE_PULSE_DMPAC_OUT_1_EN_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_6_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_PROT_ERR_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_6_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_PROT_ERR_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_DMPAC_OUT_1_6_ENABLE_PULSE_DMPAC_OUT_1_EN_DRU_PROT_ERR_CLR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_DMPAC_OUT_0_0 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_FRAME_DONE_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_FRAME_DONE_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_FRAME_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_MP0_RD_STATUS_ERROR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_MP0_RD_STATUS_ERROR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_MP0_RD_STATUS_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_READ_ERROR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_READ_ERROR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_READ_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_ROW_DONE_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_ROW_DONE_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_ROW_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_WRITE_ERROR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_WRITE_ERROR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_WRITE_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_FR_DONE_EVT_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_FR_DONE_EVT_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_SL2_RD_ERR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_SL2_RD_ERR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_SL2_WR_ERR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_SL2_WR_ERR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_BLK_DONE_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_BLK_DONE_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_BLK_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_FRAME_DONE_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_FRAME_DONE_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_FRAME_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_READ_ERROR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_READ_ERROR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_READ_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_WRITE_ERROR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_WRITE_ERROR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_WRITE_ERROR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_DMPAC_OUT_0_1 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_DEC_0_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_DEC_0_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_DEC_1_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_DEC_1_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_PEND_0_L_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_PEND_0_L_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_PEND_0_L_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_PEND_0_P_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_PEND_0_P_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_PEND_0_P_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_PEND_1_L_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_PEND_1_L_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_PEND_1_L_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_PEND_1_P_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_PEND_1_P_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_PEND_1_P_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_0_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_0_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_1_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_1_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_7_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_7_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_8_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_8_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_8_MAX (0x00000001U)

/* STATUS_REG_LEVEL_DMPAC_OUT_0_2 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_7_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_7_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_8_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_8_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_8_MAX (0x00000001U)

/* STATUS_REG_LEVEL_DMPAC_OUT_0_3 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_9_MAX (0x00000001U)

/* STATUS_REG_LEVEL_DMPAC_OUT_0_4 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_9_MAX (0x00000001U)

/* STATUS_REG_LEVEL_DMPAC_OUT_0_5 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_9_MAX (0x00000001U)

/* STATUS_REG_LEVEL_DMPAC_OUT_0_6 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_6_STATUS_LEVEL_DMPAC_OUT_0_CTM_PULSE_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_6_STATUS_LEVEL_DMPAC_OUT_0_CTM_PULSE_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_6_STATUS_LEVEL_DMPAC_OUT_0_CTM_PULSE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_6_STATUS_LEVEL_DMPAC_OUT_0_DRU_PROT_ERR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_6_STATUS_LEVEL_DMPAC_OUT_0_DRU_PROT_ERR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_0_6_STATUS_LEVEL_DMPAC_OUT_0_DRU_PROT_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_DMPAC_OUT_1_0 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_FRAME_DONE_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_FRAME_DONE_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_FRAME_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_MP0_RD_STATUS_ERROR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_MP0_RD_STATUS_ERROR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_MP0_RD_STATUS_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_READ_ERROR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_READ_ERROR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_READ_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_ROW_DONE_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_ROW_DONE_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_ROW_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_WRITE_ERROR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_WRITE_ERROR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_WRITE_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_FR_DONE_EVT_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_FR_DONE_EVT_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_SL2_RD_ERR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_SL2_RD_ERR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_SL2_WR_ERR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_SL2_WR_ERR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_BLK_DONE_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_BLK_DONE_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_BLK_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_FRAME_DONE_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_FRAME_DONE_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_FRAME_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_READ_ERROR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_READ_ERROR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_READ_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_WRITE_ERROR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_WRITE_ERROR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_WRITE_ERROR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_DMPAC_OUT_1_1 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_DEC_0_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_DEC_0_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_DEC_1_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_DEC_1_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_PEND_0_L_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_PEND_0_L_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_PEND_0_L_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_PEND_0_P_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_PEND_0_P_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_PEND_0_P_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_PEND_1_L_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_PEND_1_L_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_PEND_1_L_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_PEND_1_P_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_PEND_1_P_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_PEND_1_P_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_0_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_0_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_1_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_1_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_7_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_7_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_8_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_8_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_8_MAX (0x00000001U)

/* STATUS_REG_LEVEL_DMPAC_OUT_1_2 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_7_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_7_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_8_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_8_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_8_MAX (0x00000001U)

/* STATUS_REG_LEVEL_DMPAC_OUT_1_3 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_9_MAX (0x00000001U)

/* STATUS_REG_LEVEL_DMPAC_OUT_1_4 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_9_MAX (0x00000001U)

/* STATUS_REG_LEVEL_DMPAC_OUT_1_5 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_9_MAX (0x00000001U)

/* STATUS_REG_LEVEL_DMPAC_OUT_1_6 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_6_STATUS_LEVEL_DMPAC_OUT_1_CTM_PULSE_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_6_STATUS_LEVEL_DMPAC_OUT_1_CTM_PULSE_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_6_STATUS_LEVEL_DMPAC_OUT_1_CTM_PULSE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_6_STATUS_LEVEL_DMPAC_OUT_1_DRU_PROT_ERR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_6_STATUS_LEVEL_DMPAC_OUT_1_DRU_PROT_ERR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_LEVEL_DMPAC_OUT_1_6_STATUS_LEVEL_DMPAC_OUT_1_DRU_PROT_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_DMPAC_OUT_0_0 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_FRAME_DONE_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_FRAME_DONE_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_FRAME_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_MP0_RD_STATUS_ERROR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_MP0_RD_STATUS_ERROR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_MP0_RD_STATUS_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_READ_ERROR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_READ_ERROR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_READ_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_ROW_DONE_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_ROW_DONE_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_ROW_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_WRITE_ERROR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_WRITE_ERROR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_WRITE_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_FR_DONE_EVT_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_FR_DONE_EVT_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_SL2_RD_ERR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_SL2_RD_ERR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_SL2_WR_ERR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_SL2_WR_ERR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_BLK_DONE_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_BLK_DONE_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_BLK_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_FRAME_DONE_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_FRAME_DONE_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_FRAME_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_READ_ERROR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_READ_ERROR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_READ_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_WRITE_ERROR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_WRITE_ERROR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_WRITE_ERROR_MAX (0x00000001U)

/* STATUS_REG_PULSE_DMPAC_OUT_0_1 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_DEC_0_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_DEC_0_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_DEC_1_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_DEC_1_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_PEND_0_L_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_PEND_0_L_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_PEND_0_L_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_PEND_0_P_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_PEND_0_P_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_PEND_0_P_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_PEND_1_L_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_PEND_1_L_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_PEND_1_L_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_PEND_1_P_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_PEND_1_P_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_PEND_1_P_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_0_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_0_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_1_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_1_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_7_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_7_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_8_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_8_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_8_MAX (0x00000001U)

/* STATUS_REG_PULSE_DMPAC_OUT_0_2 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_7_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_7_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_8_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_8_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_8_MAX (0x00000001U)

/* STATUS_REG_PULSE_DMPAC_OUT_0_3 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_9_MAX (0x00000001U)

/* STATUS_REG_PULSE_DMPAC_OUT_0_4 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_9_MAX (0x00000001U)

/* STATUS_REG_PULSE_DMPAC_OUT_0_5 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_9_MAX (0x00000001U)

/* STATUS_REG_PULSE_DMPAC_OUT_0_6 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_6_STATUS_PULSE_DMPAC_OUT_0_CTM_PULSE_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_6_STATUS_PULSE_DMPAC_OUT_0_CTM_PULSE_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_6_STATUS_PULSE_DMPAC_OUT_0_CTM_PULSE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_6_STATUS_PULSE_DMPAC_OUT_0_DRU_PROT_ERR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_6_STATUS_PULSE_DMPAC_OUT_0_DRU_PROT_ERR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_0_6_STATUS_PULSE_DMPAC_OUT_0_DRU_PROT_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_DMPAC_OUT_1_0 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_FRAME_DONE_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_FRAME_DONE_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_FRAME_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_MP0_RD_STATUS_ERROR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_MP0_RD_STATUS_ERROR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_MP0_RD_STATUS_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_READ_ERROR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_READ_ERROR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_READ_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_ROW_DONE_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_ROW_DONE_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_ROW_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_WRITE_ERROR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_WRITE_ERROR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_WRITE_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_FR_DONE_EVT_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_FR_DONE_EVT_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_SL2_RD_ERR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_SL2_RD_ERR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_SL2_WR_ERR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_SL2_WR_ERR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_BLK_DONE_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_BLK_DONE_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_BLK_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_FRAME_DONE_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_FRAME_DONE_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_FRAME_DONE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_READ_ERROR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_READ_ERROR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_READ_ERROR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_WRITE_ERROR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_WRITE_ERROR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_WRITE_ERROR_MAX (0x00000001U)

/* STATUS_REG_PULSE_DMPAC_OUT_1_1 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_DEC_0_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_DEC_0_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_DEC_1_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_DEC_1_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_PEND_0_L_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_PEND_0_L_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_PEND_0_L_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_PEND_0_P_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_PEND_0_P_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_PEND_0_P_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_PEND_1_L_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_PEND_1_L_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_PEND_1_L_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_PEND_1_P_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_PEND_1_P_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_PEND_1_P_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_0_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_0_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_1_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_1_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_7_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_7_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_8_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_8_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_8_MAX (0x00000001U)

/* STATUS_REG_PULSE_DMPAC_OUT_1_2 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_7_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_7_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_8_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_8_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_8_MAX (0x00000001U)

/* STATUS_REG_PULSE_DMPAC_OUT_1_3 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_9_MAX (0x00000001U)

/* STATUS_REG_PULSE_DMPAC_OUT_1_4 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_9_MAX (0x00000001U)

/* STATUS_REG_PULSE_DMPAC_OUT_1_5 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_0_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_0_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_1_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_1_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_1_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_10_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_10_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_10_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_11_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_11_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_11_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_12_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_12_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_12_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_13_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_13_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_13_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_14_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_14_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_14_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_15_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_15_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_15_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_16_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_16_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_16_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_17_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_17_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_17_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_18_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_18_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_18_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_19_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_19_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_19_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_2_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_2_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_2_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_20_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_20_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_20_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_21_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_21_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_21_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_22_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_22_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_22_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_23_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_23_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_23_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_24_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_24_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_24_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_25_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_25_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_25_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_26_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_26_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_26_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_27_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_27_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_27_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_28_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_28_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_28_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_29_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_29_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_29_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_3_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_3_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_3_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_30_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_30_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_30_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_31_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_31_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_31_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_4_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_4_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_4_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_5_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_5_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_5_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_6_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_6_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_6_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_7_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_7_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_7_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_8_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_8_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_8_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_9_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_9_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_9_MAX (0x00000001U)

/* STATUS_REG_PULSE_DMPAC_OUT_1_6 */

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_6_STATUS_PULSE_DMPAC_OUT_1_CTM_PULSE_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_6_STATUS_PULSE_DMPAC_OUT_1_CTM_PULSE_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_6_STATUS_PULSE_DMPAC_OUT_1_CTM_PULSE_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_6_STATUS_PULSE_DMPAC_OUT_1_DRU_PROT_ERR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_6_STATUS_PULSE_DMPAC_OUT_1_DRU_PROT_ERR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_REG_PULSE_DMPAC_OUT_1_6_STATUS_PULSE_DMPAC_OUT_1_DRU_PROT_ERR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_FRAME_DONE_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_FRAME_DONE_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_FRAME_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_MP0_RD_STATUS_ERROR_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_MP0_RD_STATUS_ERROR_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_MP0_RD_STATUS_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_READ_ERROR_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_READ_ERROR_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_READ_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_ROW_DONE_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_ROW_DONE_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_ROW_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_WRITE_ERROR_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_WRITE_ERROR_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_DOF_WRITE_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_FR_DONE_EVT_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_FR_DONE_EVT_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_SL2_RD_ERR_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_SL2_RD_ERR_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_SL2_WR_ERR_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_SL2_WR_ERR_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_FOCO_1_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_BLK_DONE_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_BLK_DONE_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_BLK_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_FRAME_DONE_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_FRAME_DONE_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_FRAME_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_READ_ERROR_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_READ_ERROR_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_READ_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_WRITE_ERROR_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_WRITE_ERROR_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_0_STATUS_LEVEL_DMPAC_OUT_0_SDE_WRITE_ERROR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_DEC_0_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_DEC_0_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_DEC_1_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_DEC_1_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_0_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_0_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_1_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_1_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_7_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_7_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_8_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_8_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_1_STATUS_LEVEL_DMPAC_OUT_0_TDONE_8_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_2 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_7_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_7_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_8_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_8_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_2_STATUS_LEVEL_DMPAC_OUT_0_WATCHDOGTIMER_ERR_8_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_3_STATUS_LEVEL_DMPAC_OUT_0_DRU_ERROR_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_4_STATUS_LEVEL_DMPAC_OUT_0_DRU_COMPLETE_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_5_STATUS_LEVEL_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_6 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_6_STATUS_LEVEL_DMPAC_OUT_0_CTM_PULSE_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_6_STATUS_LEVEL_DMPAC_OUT_0_CTM_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_6_STATUS_LEVEL_DMPAC_OUT_0_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_6_STATUS_LEVEL_DMPAC_OUT_0_DRU_PROT_ERR_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_6_STATUS_LEVEL_DMPAC_OUT_0_DRU_PROT_ERR_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_0_6_STATUS_LEVEL_DMPAC_OUT_0_DRU_PROT_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_FRAME_DONE_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_FRAME_DONE_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_FRAME_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_MP0_RD_STATUS_ERROR_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_MP0_RD_STATUS_ERROR_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_MP0_RD_STATUS_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_READ_ERROR_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_READ_ERROR_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_READ_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_ROW_DONE_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_ROW_DONE_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_ROW_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_WRITE_ERROR_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_WRITE_ERROR_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_DOF_WRITE_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_FR_DONE_EVT_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_FR_DONE_EVT_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_SL2_RD_ERR_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_SL2_RD_ERR_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_SL2_WR_ERR_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_SL2_WR_ERR_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_FOCO_1_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_BLK_DONE_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_BLK_DONE_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_BLK_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_FRAME_DONE_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_FRAME_DONE_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_FRAME_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_READ_ERROR_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_READ_ERROR_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_READ_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_WRITE_ERROR_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_WRITE_ERROR_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_0_STATUS_LEVEL_DMPAC_OUT_1_SDE_WRITE_ERROR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_DEC_0_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_DEC_0_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_DEC_1_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_DEC_1_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_0_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_0_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_1_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_1_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_7_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_7_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_8_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_8_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_1_STATUS_LEVEL_DMPAC_OUT_1_TDONE_8_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_2 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_7_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_7_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_8_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_8_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_2_STATUS_LEVEL_DMPAC_OUT_1_WATCHDOGTIMER_ERR_8_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_3_STATUS_LEVEL_DMPAC_OUT_1_DRU_ERROR_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_4_STATUS_LEVEL_DMPAC_OUT_1_DRU_COMPLETE_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_5_STATUS_LEVEL_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_6 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_6_STATUS_LEVEL_DMPAC_OUT_1_CTM_PULSE_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_6_STATUS_LEVEL_DMPAC_OUT_1_CTM_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_6_STATUS_LEVEL_DMPAC_OUT_1_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_6_STATUS_LEVEL_DMPAC_OUT_1_DRU_PROT_ERR_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_6_STATUS_LEVEL_DMPAC_OUT_1_DRU_PROT_ERR_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_DMPAC_OUT_1_6_STATUS_LEVEL_DMPAC_OUT_1_DRU_PROT_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_FRAME_DONE_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_FRAME_DONE_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_FRAME_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_MP0_RD_STATUS_ERROR_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_MP0_RD_STATUS_ERROR_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_MP0_RD_STATUS_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_READ_ERROR_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_READ_ERROR_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_READ_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_ROW_DONE_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_ROW_DONE_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_ROW_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_WRITE_ERROR_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_WRITE_ERROR_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_DOF_WRITE_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_FR_DONE_EVT_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_FR_DONE_EVT_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_SL2_RD_ERR_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_SL2_RD_ERR_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_SL2_WR_ERR_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_SL2_WR_ERR_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_FOCO_1_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_BLK_DONE_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_BLK_DONE_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_BLK_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_FRAME_DONE_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_FRAME_DONE_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_FRAME_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_READ_ERROR_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_READ_ERROR_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_READ_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_WRITE_ERROR_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_WRITE_ERROR_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_0_STATUS_PULSE_DMPAC_OUT_0_SDE_WRITE_ERROR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_DEC_0_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_DEC_0_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_DEC_1_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_DEC_1_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_0_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_0_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_1_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_1_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_7_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_7_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_8_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_8_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_1_STATUS_PULSE_DMPAC_OUT_0_TDONE_8_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_DMPAC_OUT_0_2 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_7_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_7_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_8_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_8_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_2_STATUS_PULSE_DMPAC_OUT_0_WATCHDOGTIMER_ERR_8_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_3_STATUS_PULSE_DMPAC_OUT_0_DRU_ERROR_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_4_STATUS_PULSE_DMPAC_OUT_0_DRU_COMPLETE_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_5_STATUS_PULSE_DMPAC_OUT_0_DRU_LOCAL_OUT_EVENT_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_DMPAC_OUT_0_6 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_6_STATUS_PULSE_DMPAC_OUT_0_CTM_PULSE_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_6_STATUS_PULSE_DMPAC_OUT_0_CTM_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_6_STATUS_PULSE_DMPAC_OUT_0_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_6_STATUS_PULSE_DMPAC_OUT_0_DRU_PROT_ERR_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_6_STATUS_PULSE_DMPAC_OUT_0_DRU_PROT_ERR_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_0_6_STATUS_PULSE_DMPAC_OUT_0_DRU_PROT_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_FRAME_DONE_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_FRAME_DONE_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_FRAME_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_MP0_RD_STATUS_ERROR_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_MP0_RD_STATUS_ERROR_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_MP0_RD_STATUS_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_READ_ERROR_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_READ_ERROR_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_READ_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_ROW_DONE_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_ROW_DONE_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_ROW_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_WRITE_ERROR_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_WRITE_ERROR_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_DOF_WRITE_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_FR_DONE_EVT_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_FR_DONE_EVT_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_SL2_RD_ERR_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_SL2_RD_ERR_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_SL2_WR_ERR_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_SL2_WR_ERR_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_FOCO_1_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_BLK_DONE_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_BLK_DONE_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_BLK_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_FRAME_DONE_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_FRAME_DONE_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_FRAME_DONE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_READ_ERROR_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_READ_ERROR_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_READ_ERROR_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_WRITE_ERROR_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_WRITE_ERROR_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_0_STATUS_PULSE_DMPAC_OUT_1_SDE_WRITE_ERROR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_DEC_0_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_DEC_0_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_DEC_1_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_DEC_1_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_0_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_0_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_1_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_1_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_7_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_7_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_8_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_8_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_1_STATUS_PULSE_DMPAC_OUT_1_TDONE_8_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_DMPAC_OUT_1_2 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_7_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_7_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_8_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_8_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_2_STATUS_PULSE_DMPAC_OUT_1_WATCHDOGTIMER_ERR_8_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_3_STATUS_PULSE_DMPAC_OUT_1_DRU_ERROR_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_4_STATUS_PULSE_DMPAC_OUT_1_DRU_COMPLETE_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_0_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_0_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_0_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_1_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_1_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_1_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_10_CLR_MASK (0x00000400U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_10_CLR_SHIFT (0x0000000AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_10_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_11_CLR_MASK (0x00000800U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_11_CLR_SHIFT (0x0000000BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_11_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_12_CLR_MASK (0x00001000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_12_CLR_SHIFT (0x0000000CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_12_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_13_CLR_MASK (0x00002000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_13_CLR_SHIFT (0x0000000DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_13_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_14_CLR_MASK (0x00004000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_14_CLR_SHIFT (0x0000000EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_14_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_15_CLR_MASK (0x00008000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_15_CLR_SHIFT (0x0000000FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_15_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_16_CLR_MASK (0x00010000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_16_CLR_SHIFT (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_16_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_17_CLR_MASK (0x00020000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_17_CLR_SHIFT (0x00000011U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_17_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_18_CLR_MASK (0x00040000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_18_CLR_SHIFT (0x00000012U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_18_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_19_CLR_MASK (0x00080000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_19_CLR_SHIFT (0x00000013U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_19_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_2_CLR_MASK (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_2_CLR_SHIFT (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_2_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_20_CLR_MASK (0x00100000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_20_CLR_SHIFT (0x00000014U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_20_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_21_CLR_MASK (0x00200000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_21_CLR_SHIFT (0x00000015U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_21_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_22_CLR_MASK (0x00400000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_22_CLR_SHIFT (0x00000016U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_22_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_23_CLR_MASK (0x00800000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_23_CLR_SHIFT (0x00000017U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_23_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_24_CLR_MASK (0x01000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_24_CLR_SHIFT (0x00000018U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_24_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_25_CLR_MASK (0x02000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_25_CLR_SHIFT (0x00000019U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_25_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_26_CLR_MASK (0x04000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_26_CLR_SHIFT (0x0000001AU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_26_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_27_CLR_MASK (0x08000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_27_CLR_SHIFT (0x0000001BU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_27_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_28_CLR_MASK (0x10000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_28_CLR_SHIFT (0x0000001CU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_28_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_29_CLR_MASK (0x20000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_29_CLR_SHIFT (0x0000001DU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_29_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_3_CLR_MASK (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_3_CLR_SHIFT (0x00000003U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_3_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_30_CLR_MASK (0x40000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_30_CLR_SHIFT (0x0000001EU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_30_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_31_CLR_MASK (0x80000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_31_CLR_SHIFT (0x0000001FU)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_31_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_4_CLR_MASK (0x00000010U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_4_CLR_SHIFT (0x00000004U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_4_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_5_CLR_MASK (0x00000020U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_5_CLR_SHIFT (0x00000005U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_5_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_6_CLR_MASK (0x00000040U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_6_CLR_SHIFT (0x00000006U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_6_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_7_CLR_MASK (0x00000080U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_7_CLR_SHIFT (0x00000007U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_7_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_8_CLR_MASK (0x00000100U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_8_CLR_SHIFT (0x00000008U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_8_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_9_CLR_MASK (0x00000200U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_9_CLR_SHIFT (0x00000009U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_5_STATUS_PULSE_DMPAC_OUT_1_DRU_LOCAL_OUT_EVENT_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_DMPAC_OUT_1_6 */

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_6_STATUS_PULSE_DMPAC_OUT_1_CTM_PULSE_CLR_MASK (0x00000002U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_6_STATUS_PULSE_DMPAC_OUT_1_CTM_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_6_STATUS_PULSE_DMPAC_OUT_1_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_6_STATUS_PULSE_DMPAC_OUT_1_DRU_PROT_ERR_CLR_MASK (0x00000001U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_6_STATUS_PULSE_DMPAC_OUT_1_DRU_PROT_ERR_CLR_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_STATUS_CLR_REG_PULSE_DMPAC_OUT_1_6_STATUS_PULSE_DMPAC_OUT_1_DRU_PROT_ERR_CLR_MAX (0x00000001U)

/* INTR_VECTOR_REG_LEVEL_DMPAC_OUT_0 */

#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_DMPAC_OUT_0_INTR_VECTOR_LEVEL_DMPAC_OUT_0_MASK (0xFFFFFFFFU)
#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_DMPAC_OUT_0_INTR_VECTOR_LEVEL_DMPAC_OUT_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_DMPAC_OUT_0_INTR_VECTOR_LEVEL_DMPAC_OUT_0_MAX (0xFFFFFFFFU)

/* INTR_VECTOR_REG_LEVEL_DMPAC_OUT_1 */

#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_DMPAC_OUT_1_INTR_VECTOR_LEVEL_DMPAC_OUT_1_MASK (0xFFFFFFFFU)
#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_DMPAC_OUT_1_INTR_VECTOR_LEVEL_DMPAC_OUT_1_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_DMPAC_OUT_1_INTR_VECTOR_LEVEL_DMPAC_OUT_1_MAX (0xFFFFFFFFU)

/* INTR_VECTOR_REG_PULSE_DMPAC_OUT_0 */

#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_DMPAC_OUT_0_INTR_VECTOR_PULSE_DMPAC_OUT_0_MASK (0xFFFFFFFFU)
#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_DMPAC_OUT_0_INTR_VECTOR_PULSE_DMPAC_OUT_0_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_DMPAC_OUT_0_INTR_VECTOR_PULSE_DMPAC_OUT_0_MAX (0xFFFFFFFFU)

/* INTR_VECTOR_REG_PULSE_DMPAC_OUT_1 */

#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_DMPAC_OUT_1_INTR_VECTOR_PULSE_DMPAC_OUT_1_MASK (0xFFFFFFFFU)
#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_DMPAC_OUT_1_INTR_VECTOR_PULSE_DMPAC_OUT_1_SHIFT (0x00000000U)
#define CSL_DMPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_DMPAC_OUT_1_INTR_VECTOR_PULSE_DMPAC_OUT_1_MAX (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  : FOCO Core MMR Registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t CH_CTRL;                   /* Format Conversion Control */
    volatile uint32_t CH_COUNT;                  /* Format Conversion Trigger Counts */
    volatile uint8_t  Resv_16[8];
} CSL_dmpac_foco_coreRegs_foco_ctrl;


typedef struct {
    CSL_dmpac_foco_coreRegs_foco_ctrl FOCO_CTRL[4];
} CSL_dmpac_foco_coreRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL(FOCO_CTRL)                       (0x00000000U+((FOCO_CTRL)*0x10U))
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_COUNT(FOCO_CTRL)                      (0x00000004U+((FOCO_CTRL)*0x10U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* CH_CTRL */

#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_MASK_MASK                        (0xFFFF0000U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_MASK_SHIFT                       (0x00000010U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_MASK_MAX                         (0x0000FFFFU)

#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_ROUND_MASK                       (0x0000F000U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_ROUND_SHIFT                      (0x0000000CU)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_ROUND_MAX                        (0x0000000FU)

#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_RSVD1_MASK                       (0x00000E00U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_RSVD1_SHIFT                      (0x00000009U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_RSVD1_MAX                        (0x00000007U)

#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_DIR_MASK                         (0x00000100U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_DIR_SHIFT                        (0x00000008U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_DIR_MAX                          (0x00000001U)

#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_SHIFT_M1_MASK                    (0x000000E0U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_SHIFT_M1_SHIFT                   (0x00000005U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_SHIFT_M1_MAX                     (0x00000007U)

#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_SHIFT_EN_MASK                    (0x00000010U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_SHIFT_EN_SHIFT                   (0x00000004U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_SHIFT_EN_MAX                     (0x00000001U)

#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_RSVD_MASK                        (0x0000000EU)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_RSVD_SHIFT                       (0x00000001U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_RSVD_MAX                         (0x00000007U)

#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_CH_EN_MASK                       (0x00000001U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_CH_EN_SHIFT                      (0x00000000U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_CTRL_CH_EN_MAX                        (0x00000001U)

/* CH_COUNT */

#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_COUNT_TRIG_MASK                       (0xFFFF0000U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_COUNT_TRIG_SHIFT                      (0x00000010U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_COUNT_TRIG_MAX                        (0x0000FFFFU)

#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_COUNT_POSTLOAD_MASK                   (0x0000FF00U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_COUNT_POSTLOAD_SHIFT                  (0x00000008U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_COUNT_POSTLOAD_MAX                    (0x000000FFU)

#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_COUNT_PRELOAD_MASK                    (0x000000FFU)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_COUNT_PRELOAD_SHIFT                   (0x00000000U)
#define CSL_DMPAC_FOCO_CORE_FOCO_CTRL_CH_COUNT_PRELOAD_MAX                     (0x000000FFU)

/**************************************************************************
* Hardware Region  : DMPAC Optical Flow Memory Mapped Register
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t TH0;                       /* Decision Tree Threshold 0 */
    volatile uint32_t TH10;                      /* Decision Tree Threshold 10 */
    volatile uint32_t TH11;                      /* Decision Tree Threshold 11 */
    volatile uint32_t WT00;                      /* Decision Tree Weight 00 */
    volatile uint32_t WT01;                      /* Decision Tree Weight 01 */
    volatile uint32_t WT10;                      /* Decision Tree Weight 10 */
    volatile uint32_t WT11;                      /* Decision Tree Weight 11 */
    volatile uint32_t FIDS;                      /* Decision Tree Feature Indices */
} CSL_dmpac_dofRegs_tree;


typedef struct {
    volatile uint32_t PID;                       /* PID */
    volatile uint32_t CR;                        /* DOF Control Register */
    volatile uint32_t STAT;                      /* DOF Status Register */
    volatile uint8_t  Resv_16[4];
    volatile uint32_t RES;                       /* DOF Frame Resolution Register */
    volatile uint32_t SR;                        /* DOF Search Range Register */
    volatile uint32_t SOF;                       /* Sparse optical flow Register */
    volatile uint8_t  Resv_32[4];
    volatile uint32_t CFGWBASE;                  /* Current Frame Growing Window Base Addr  */
    volatile uint32_t CFGWWIDTH;                 /* Current Frame Growing Window Width */
    volatile uint32_t CFGWHEIGHT;                /* Current Frame Growing Window Height */
    volatile uint8_t  Resv_48[4];
    volatile uint32_t RFGWBASE;                  /* Reference Frame Growing Window Base Addr */
    volatile uint32_t RFGWWIDTH;                 /* Reference Frame Growing Window Width */
    volatile uint32_t RFGWHEIGHT;                /* Reference Frame Growing Window Height */
    volatile uint8_t  Resv_64[4];
    volatile uint32_t SPBUFBASE;                 /* Spatial predictor Buffer Base Address  */
    volatile uint32_t TPBUFBASE;                 /* Temporal Predictor Buffer Base Address */
    volatile uint32_t BMBUFBASE;                 /* Binary Map for sparse flow vector generation Buffer Base Address */
    volatile uint32_t FVBUFBASE;                 /* Output Flow Vector Buffer Base Address */
    volatile uint8_t  Resv_96[16];
    volatile uint32_t MSFR;                      /* Motion Smoothness Factor Register */
    volatile uint32_t CSCFGR;                    /* Confidence Score Configuration  Register */
    volatile uint8_t  Resv_112[8];
    volatile uint32_t PSA_CTRL;                  /* PSA Control */
    volatile uint32_t PSA_SIGNATURE;             /* PSA Signature */
    volatile uint8_t  Resv_128[8];
    CSL_dmpac_dofRegs_tree TREE[16];
    volatile uint8_t  Resv_768[128];
    volatile uint32_t DOFCSHIST[16];             /* CS Histogram */
} CSL_dmpac_dofRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_DMPAC_DOF_PID                                                            (0x00000000U)
#define CSL_DMPAC_DOF_CR                                                             (0x00000004U)
#define CSL_DMPAC_DOF_STAT                                                           (0x00000008U)
#define CSL_DMPAC_DOF_RES                                                            (0x00000010U)
#define CSL_DMPAC_DOF_SR                                                             (0x00000014U)
#define CSL_DMPAC_DOF_SOF                                                            (0x00000018U)
#define CSL_DMPAC_DOF_CFGWBASE                                                       (0x00000020U)
#define CSL_DMPAC_DOF_CFGWWIDTH                                                      (0x00000024U)
#define CSL_DMPAC_DOF_CFGWHEIGHT                                                     (0x00000028U)
#define CSL_DMPAC_DOF_RFGWBASE                                                       (0x00000030U)
#define CSL_DMPAC_DOF_RFGWWIDTH                                                      (0x00000034U)
#define CSL_DMPAC_DOF_RFGWHEIGHT                                                     (0x00000038U)
#define CSL_DMPAC_DOF_SPBUFBASE                                                      (0x00000040U)
#define CSL_DMPAC_DOF_TPBUFBASE                                                      (0x00000044U)
#define CSL_DMPAC_DOF_BMBUFBASE                                                      (0x00000048U)
#define CSL_DMPAC_DOF_FVBUFBASE                                                      (0x0000004CU)
#define CSL_DMPAC_DOF_MSFR                                                           (0x00000060U)
#define CSL_DMPAC_DOF_CSCFGR                                                         (0x00000064U)
#define CSL_DMPAC_DOF_PSA_CTRL                                                       (0x00000070U)
#define CSL_DMPAC_DOF_PSA_SIGNATURE                                                  (0x00000074U)
#define CSL_DMPAC_DOF_TREE_TH0(TREE)                                                 (0x00000080U+((TREE)*0x20U))
#define CSL_DMPAC_DOF_TREE_TH10(TREE)                                                (0x00000084U+((TREE)*0x20U))
#define CSL_DMPAC_DOF_TREE_TH11(TREE)                                                (0x00000088U+((TREE)*0x20U))
#define CSL_DMPAC_DOF_TREE_WT00(TREE)                                                (0x0000008CU+((TREE)*0x20U))
#define CSL_DMPAC_DOF_TREE_WT01(TREE)                                                (0x00000090U+((TREE)*0x20U))
#define CSL_DMPAC_DOF_TREE_WT10(TREE)                                                (0x00000094U+((TREE)*0x20U))
#define CSL_DMPAC_DOF_TREE_WT11(TREE)                                                (0x00000098U+((TREE)*0x20U))
#define CSL_DMPAC_DOF_TREE_FIDS(TREE)                                                (0x0000009CU+((TREE)*0x20U))
#define CSL_DMPAC_DOF_DOFCSHIST(DOFCSHIST)                                           (0x00000300U+((DOFCSHIST)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* TH0 */

#define CSL_DMPAC_DOF_TREE_TH0_RSVD_MASK                                             (0xFFFF0000U)
#define CSL_DMPAC_DOF_TREE_TH0_RSVD_SHIFT                                            (0x00000010U)
#define CSL_DMPAC_DOF_TREE_TH0_RSVD_MAX                                              (0x0000FFFFU)

#define CSL_DMPAC_DOF_TREE_TH0_THRESHOLD_CFG_MASK                                    (0x0000FFFFU)
#define CSL_DMPAC_DOF_TREE_TH0_THRESHOLD_CFG_SHIFT                                   (0x00000000U)
#define CSL_DMPAC_DOF_TREE_TH0_THRESHOLD_CFG_MAX                                     (0x0000FFFFU)

/* TH10 */

#define CSL_DMPAC_DOF_TREE_TH10_RSVD_MASK                                            (0xFFFF0000U)
#define CSL_DMPAC_DOF_TREE_TH10_RSVD_SHIFT                                           (0x00000010U)
#define CSL_DMPAC_DOF_TREE_TH10_RSVD_MAX                                             (0x0000FFFFU)

#define CSL_DMPAC_DOF_TREE_TH10_THRESHOLD_CFG_MASK                                   (0x0000FFFFU)
#define CSL_DMPAC_DOF_TREE_TH10_THRESHOLD_CFG_SHIFT                                  (0x00000000U)
#define CSL_DMPAC_DOF_TREE_TH10_THRESHOLD_CFG_MAX                                    (0x0000FFFFU)

/* TH11 */

#define CSL_DMPAC_DOF_TREE_TH11_RSVD_MASK                                            (0xFFFF0000U)
#define CSL_DMPAC_DOF_TREE_TH11_RSVD_SHIFT                                           (0x00000010U)
#define CSL_DMPAC_DOF_TREE_TH11_RSVD_MAX                                             (0x0000FFFFU)

#define CSL_DMPAC_DOF_TREE_TH11_THRESHOLD_CFG_MASK                                   (0x0000FFFFU)
#define CSL_DMPAC_DOF_TREE_TH11_THRESHOLD_CFG_SHIFT                                  (0x00000000U)
#define CSL_DMPAC_DOF_TREE_TH11_THRESHOLD_CFG_MAX                                    (0x0000FFFFU)

/* WT00 */

#define CSL_DMPAC_DOF_TREE_WT00_RSVD_MASK                                            (0xFFFF0000U)
#define CSL_DMPAC_DOF_TREE_WT00_RSVD_SHIFT                                           (0x00000010U)
#define CSL_DMPAC_DOF_TREE_WT00_RSVD_MAX                                             (0x0000FFFFU)

#define CSL_DMPAC_DOF_TREE_WT00_WEIGHT_CFG_MASK                                      (0x0000FFFFU)
#define CSL_DMPAC_DOF_TREE_WT00_WEIGHT_CFG_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_DOF_TREE_WT00_WEIGHT_CFG_MAX                                       (0x0000FFFFU)

/* WT01 */

#define CSL_DMPAC_DOF_TREE_WT01_RSVD_MASK                                            (0xFFFF0000U)
#define CSL_DMPAC_DOF_TREE_WT01_RSVD_SHIFT                                           (0x00000010U)
#define CSL_DMPAC_DOF_TREE_WT01_RSVD_MAX                                             (0x0000FFFFU)

#define CSL_DMPAC_DOF_TREE_WT01_WEIGHT_CFG_MASK                                      (0x0000FFFFU)
#define CSL_DMPAC_DOF_TREE_WT01_WEIGHT_CFG_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_DOF_TREE_WT01_WEIGHT_CFG_MAX                                       (0x0000FFFFU)

/* WT10 */

#define CSL_DMPAC_DOF_TREE_WT10_RSVD_MASK                                            (0xFFFF0000U)
#define CSL_DMPAC_DOF_TREE_WT10_RSVD_SHIFT                                           (0x00000010U)
#define CSL_DMPAC_DOF_TREE_WT10_RSVD_MAX                                             (0x0000FFFFU)

#define CSL_DMPAC_DOF_TREE_WT10_WEIGHT_CFG_MASK                                      (0x0000FFFFU)
#define CSL_DMPAC_DOF_TREE_WT10_WEIGHT_CFG_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_DOF_TREE_WT10_WEIGHT_CFG_MAX                                       (0x0000FFFFU)

/* WT11 */

#define CSL_DMPAC_DOF_TREE_WT11_RSVD_MASK                                            (0xFFFF0000U)
#define CSL_DMPAC_DOF_TREE_WT11_RSVD_SHIFT                                           (0x00000010U)
#define CSL_DMPAC_DOF_TREE_WT11_RSVD_MAX                                             (0x0000FFFFU)

#define CSL_DMPAC_DOF_TREE_WT11_WEIGHT_CFG_MASK                                      (0x0000FFFFU)
#define CSL_DMPAC_DOF_TREE_WT11_WEIGHT_CFG_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_DOF_TREE_WT11_WEIGHT_CFG_MAX                                       (0x0000FFFFU)

/* FIDS */

#define CSL_DMPAC_DOF_TREE_FIDS_RSVD_MASK                                            (0xFFFFFE00U)
#define CSL_DMPAC_DOF_TREE_FIDS_RSVD_SHIFT                                           (0x00000009U)
#define CSL_DMPAC_DOF_TREE_FIDS_RSVD_MAX                                             (0x007FFFFFU)

#define CSL_DMPAC_DOF_TREE_FIDS_INDEX2_CFG_MASK                                      (0x000001C0U)
#define CSL_DMPAC_DOF_TREE_FIDS_INDEX2_CFG_SHIFT                                     (0x00000006U)
#define CSL_DMPAC_DOF_TREE_FIDS_INDEX2_CFG_MAX                                       (0x00000007U)

#define CSL_DMPAC_DOF_TREE_FIDS_INDEX1_CFG_MASK                                      (0x00000038U)
#define CSL_DMPAC_DOF_TREE_FIDS_INDEX1_CFG_SHIFT                                     (0x00000003U)
#define CSL_DMPAC_DOF_TREE_FIDS_INDEX1_CFG_MAX                                       (0x00000007U)

#define CSL_DMPAC_DOF_TREE_FIDS_INDEX0_CFG_MASK                                      (0x00000007U)
#define CSL_DMPAC_DOF_TREE_FIDS_INDEX0_CFG_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_DOF_TREE_FIDS_INDEX0_CFG_MAX                                       (0x00000007U)

/* PID */

#define CSL_DMPAC_DOF_PID_SCHEME_MASK                                                (0xC0000000U)
#define CSL_DMPAC_DOF_PID_SCHEME_SHIFT                                               (0x0000001EU)
#define CSL_DMPAC_DOF_PID_SCHEME_MAX                                                 (0x00000003U)

#define CSL_DMPAC_DOF_PID_BU_MASK                                                    (0x30000000U)
#define CSL_DMPAC_DOF_PID_BU_SHIFT                                                   (0x0000001CU)
#define CSL_DMPAC_DOF_PID_BU_MAX                                                     (0x00000003U)

#define CSL_DMPAC_DOF_PID_FUNC_MASK                                                  (0x0FFF0000U)
#define CSL_DMPAC_DOF_PID_FUNC_SHIFT                                                 (0x00000010U)
#define CSL_DMPAC_DOF_PID_FUNC_MAX                                                   (0x00000FFFU)

#define CSL_DMPAC_DOF_PID_RTL_MASK                                                   (0x0000F800U)
#define CSL_DMPAC_DOF_PID_RTL_SHIFT                                                  (0x0000000BU)
#define CSL_DMPAC_DOF_PID_RTL_MAX                                                    (0x0000001FU)

#define CSL_DMPAC_DOF_PID_MAJOR_MASK                                                 (0x00000700U)
#define CSL_DMPAC_DOF_PID_MAJOR_SHIFT                                                (0x00000008U)
#define CSL_DMPAC_DOF_PID_MAJOR_MAX                                                  (0x00000007U)

#define CSL_DMPAC_DOF_PID_CUSTOM_MASK                                                (0x000000C0U)
#define CSL_DMPAC_DOF_PID_CUSTOM_SHIFT                                               (0x00000006U)
#define CSL_DMPAC_DOF_PID_CUSTOM_MAX                                                 (0x00000003U)

#define CSL_DMPAC_DOF_PID_MINOR_MASK                                                 (0x0000003FU)
#define CSL_DMPAC_DOF_PID_MINOR_SHIFT                                                (0x00000000U)
#define CSL_DMPAC_DOF_PID_MINOR_MAX                                                  (0x0000003FU)

/* CR */

#define CSL_DMPAC_DOF_CR_RSVD2_MASK                                                  (0xFC000000U)
#define CSL_DMPAC_DOF_CR_RSVD2_SHIFT                                                 (0x0000001AU)
#define CSL_DMPAC_DOF_CR_RSVD2_MAX                                                   (0x0000003FU)

#define CSL_DMPAC_DOF_CR_REF_CT_TYPE_CFG_MASK                                        (0x02000000U)
#define CSL_DMPAC_DOF_CR_REF_CT_TYPE_CFG_SHIFT                                       (0x00000019U)
#define CSL_DMPAC_DOF_CR_REF_CT_TYPE_CFG_MAX                                         (0x00000001U)

#define CSL_DMPAC_DOF_CR_CUR_CT_TYPE_CFG_MASK                                        (0x01000000U)
#define CSL_DMPAC_DOF_CR_CUR_CT_TYPE_CFG_SHIFT                                       (0x00000018U)
#define CSL_DMPAC_DOF_CR_CUR_CT_TYPE_CFG_MAX                                         (0x00000001U)

#define CSL_DMPAC_DOF_CR_RSVD1_MASK                                                  (0x00F80000U)
#define CSL_DMPAC_DOF_CR_RSVD1_SHIFT                                                 (0x00000013U)
#define CSL_DMPAC_DOF_CR_RSVD1_MAX                                                   (0x0000001FU)

#define CSL_DMPAC_DOF_CR_SOFSPARSEEN_CFG_MASK                                        (0x00040000U)
#define CSL_DMPAC_DOF_CR_SOFSPARSEEN_CFG_SHIFT                                       (0x00000012U)
#define CSL_DMPAC_DOF_CR_SOFSPARSEEN_CFG_MAX                                         (0x00000001U)

#define CSL_DMPAC_DOF_CR_MF_EN_CFG_MASK                                              (0x00020000U)
#define CSL_DMPAC_DOF_CR_MF_EN_CFG_SHIFT                                             (0x00000011U)
#define CSL_DMPAC_DOF_CR_MF_EN_CFG_MAX                                               (0x00000001U)

#define CSL_DMPAC_DOF_CR_LK_CS_EN_CFG_MASK                                           (0x00010000U)
#define CSL_DMPAC_DOF_CR_LK_CS_EN_CFG_SHIFT                                          (0x00000010U)
#define CSL_DMPAC_DOF_CR_LK_CS_EN_CFG_MAX                                            (0x00000001U)

#define CSL_DMPAC_DOF_CR_RSVD_MASK                                                   (0x0000FFE0U)
#define CSL_DMPAC_DOF_CR_RSVD_SHIFT                                                  (0x00000005U)
#define CSL_DMPAC_DOF_CR_RSVD_MAX                                                    (0x000007FFU)

#define CSL_DMPAC_DOF_CR_DL_EN_CFG_MASK                                              (0x00000010U)
#define CSL_DMPAC_DOF_CR_DL_EN_CFG_SHIFT                                             (0x00000004U)
#define CSL_DMPAC_DOF_CR_DL_EN_CFG_MAX                                               (0x00000001U)

#define CSL_DMPAC_DOF_CR_TP_EN_CFG_MASK                                              (0x00000008U)
#define CSL_DMPAC_DOF_CR_TP_EN_CFG_SHIFT                                             (0x00000003U)
#define CSL_DMPAC_DOF_CR_TP_EN_CFG_MAX                                               (0x00000001U)

#define CSL_DMPAC_DOF_CR_PYL_EN_CFG_MASK                                             (0x00000004U)
#define CSL_DMPAC_DOF_CR_PYL_EN_CFG_SHIFT                                            (0x00000002U)
#define CSL_DMPAC_DOF_CR_PYL_EN_CFG_MAX                                              (0x00000001U)

#define CSL_DMPAC_DOF_CR_PYC_EN_CFG_MASK                                             (0x00000002U)
#define CSL_DMPAC_DOF_CR_PYC_EN_CFG_SHIFT                                            (0x00000001U)
#define CSL_DMPAC_DOF_CR_PYC_EN_CFG_MAX                                              (0x00000001U)

#define CSL_DMPAC_DOF_CR_DOF_EN_CFG_MASK                                             (0x00000001U)
#define CSL_DMPAC_DOF_CR_DOF_EN_CFG_SHIFT                                            (0x00000000U)
#define CSL_DMPAC_DOF_CR_DOF_EN_CFG_MAX                                              (0x00000001U)

/* STAT */

#define CSL_DMPAC_DOF_STAT_RSVD_MASK                                                 (0xFFF00000U)
#define CSL_DMPAC_DOF_STAT_RSVD_SHIFT                                                (0x00000014U)
#define CSL_DMPAC_DOF_STAT_RSVD_MAX                                                  (0x00000FFFU)

#define CSL_DMPAC_DOF_STAT_CURPAXADDRX_STS_MASK                                      (0x000FFC00U)
#define CSL_DMPAC_DOF_STAT_CURPAXADDRX_STS_SHIFT                                     (0x0000000AU)
#define CSL_DMPAC_DOF_STAT_CURPAXADDRX_STS_MAX                                       (0x000003FFU)

#define CSL_DMPAC_DOF_STAT_CURPAXADDRY_STS_MASK                                      (0x000003FEU)
#define CSL_DMPAC_DOF_STAT_CURPAXADDRY_STS_SHIFT                                     (0x00000001U)
#define CSL_DMPAC_DOF_STAT_CURPAXADDRY_STS_MAX                                       (0x000001FFU)

#define CSL_DMPAC_DOF_STAT_DOFACT_STS_MASK                                           (0x00000001U)
#define CSL_DMPAC_DOF_STAT_DOFACT_STS_SHIFT                                          (0x00000000U)
#define CSL_DMPAC_DOF_STAT_DOFACT_STS_MAX                                            (0x00000001U)

/* RES */

#define CSL_DMPAC_DOF_RES_RSVD1_MASK                                                 (0xF8000000U)
#define CSL_DMPAC_DOF_RES_RSVD1_SHIFT                                                (0x0000001BU)
#define CSL_DMPAC_DOF_RES_RSVD1_MAX                                                  (0x0000001FU)

#define CSL_DMPAC_DOF_RES_HEIGHT_CFG_MASK                                            (0x07FF0000U)
#define CSL_DMPAC_DOF_RES_HEIGHT_CFG_SHIFT                                           (0x00000010U)
#define CSL_DMPAC_DOF_RES_HEIGHT_CFG_MAX                                             (0x000007FFU)

#define CSL_DMPAC_DOF_RES_RSVD_MASK                                                  (0x0000F000U)
#define CSL_DMPAC_DOF_RES_RSVD_SHIFT                                                 (0x0000000CU)
#define CSL_DMPAC_DOF_RES_RSVD_MAX                                                   (0x0000000FU)

#define CSL_DMPAC_DOF_RES_WIDTH_CFG_MASK                                             (0x00000FFFU)
#define CSL_DMPAC_DOF_RES_WIDTH_CFG_SHIFT                                            (0x00000000U)
#define CSL_DMPAC_DOF_RES_WIDTH_CFG_MAX                                              (0x00000FFFU)

/* SR */

#define CSL_DMPAC_DOF_SR_RSVD2_MASK                                                  (0xC0000000U)
#define CSL_DMPAC_DOF_SR_RSVD2_SHIFT                                                 (0x0000001EU)
#define CSL_DMPAC_DOF_SR_RSVD2_MAX                                                   (0x00000003U)

#define CSL_DMPAC_DOF_SR_VSR_N_CFG_MASK                                              (0x3F000000U)
#define CSL_DMPAC_DOF_SR_VSR_N_CFG_SHIFT                                             (0x00000018U)
#define CSL_DMPAC_DOF_SR_VSR_N_CFG_MAX                                               (0x0000003FU)

#define CSL_DMPAC_DOF_SR_RSVD1_MASK                                                  (0x00C00000U)
#define CSL_DMPAC_DOF_SR_RSVD1_SHIFT                                                 (0x00000016U)
#define CSL_DMPAC_DOF_SR_RSVD1_MAX                                                   (0x00000003U)

#define CSL_DMPAC_DOF_SR_VSR_P_CFG_MASK                                              (0x003F0000U)
#define CSL_DMPAC_DOF_SR_VSR_P_CFG_SHIFT                                             (0x00000010U)
#define CSL_DMPAC_DOF_SR_VSR_P_CFG_MAX                                               (0x0000003FU)

#define CSL_DMPAC_DOF_SR_RSVD_MASK                                                   (0x0000FF00U)
#define CSL_DMPAC_DOF_SR_RSVD_SHIFT                                                  (0x00000008U)
#define CSL_DMPAC_DOF_SR_RSVD_MAX                                                    (0x000000FFU)

#define CSL_DMPAC_DOF_SR_HSR_CFG_MASK                                                (0x000000FFU)
#define CSL_DMPAC_DOF_SR_HSR_CFG_SHIFT                                               (0x00000000U)
#define CSL_DMPAC_DOF_SR_HSR_CFG_MAX                                                 (0x000000FFU)

/* SOF */

#define CSL_DMPAC_DOF_SOF_RSVD_MASK                                                  (0xFFFFF000U)
#define CSL_DMPAC_DOF_SOF_RSVD_SHIFT                                                 (0x0000000CU)
#define CSL_DMPAC_DOF_SOF_RSVD_MAX                                                   (0x000FFFFFU)

#define CSL_DMPAC_DOF_SOF_MAX_OUTPUT_COUNT_PER_LINE_CFG_MASK                         (0x00000FFFU)
#define CSL_DMPAC_DOF_SOF_MAX_OUTPUT_COUNT_PER_LINE_CFG_SHIFT                        (0x00000000U)
#define CSL_DMPAC_DOF_SOF_MAX_OUTPUT_COUNT_PER_LINE_CFG_MAX                          (0x00000FFFU)

/* CFGWBASE */

#define CSL_DMPAC_DOF_CFGWBASE_RSVD_MASK                                             (0xFFF00000U)
#define CSL_DMPAC_DOF_CFGWBASE_RSVD_SHIFT                                            (0x00000014U)
#define CSL_DMPAC_DOF_CFGWBASE_RSVD_MAX                                              (0x00000FFFU)

#define CSL_DMPAC_DOF_CFGWBASE_ADDR_CFG_MASK                                         (0x000FFFFFU)
#define CSL_DMPAC_DOF_CFGWBASE_ADDR_CFG_SHIFT                                        (0x00000000U)
#define CSL_DMPAC_DOF_CFGWBASE_ADDR_CFG_MAX                                          (0x000FFFFFU)

/* CFGWWIDTH */

#define CSL_DMPAC_DOF_CFGWWIDTH_RSVD_MASK                                            (0xFFFFE000U)
#define CSL_DMPAC_DOF_CFGWWIDTH_RSVD_SHIFT                                           (0x0000000DU)
#define CSL_DMPAC_DOF_CFGWWIDTH_RSVD_MAX                                             (0x0007FFFFU)

#define CSL_DMPAC_DOF_CFGWWIDTH_WIDTH_CFG_MASK                                       (0x00001FFFU)
#define CSL_DMPAC_DOF_CFGWWIDTH_WIDTH_CFG_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_DOF_CFGWWIDTH_WIDTH_CFG_MAX                                        (0x00001FFFU)

/* CFGWHEIGHT */

#define CSL_DMPAC_DOF_CFGWHEIGHT_RSVD_MASK                                           (0xFFFFFFE0U)
#define CSL_DMPAC_DOF_CFGWHEIGHT_RSVD_SHIFT                                          (0x00000005U)
#define CSL_DMPAC_DOF_CFGWHEIGHT_RSVD_MAX                                            (0x07FFFFFFU)

#define CSL_DMPAC_DOF_CFGWHEIGHT_HEIGHT_CFG_MASK                                     (0x0000001FU)
#define CSL_DMPAC_DOF_CFGWHEIGHT_HEIGHT_CFG_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_DOF_CFGWHEIGHT_HEIGHT_CFG_MAX                                      (0x0000001FU)

/* RFGWBASE */

#define CSL_DMPAC_DOF_RFGWBASE_RSVD_MASK                                             (0xFFF00000U)
#define CSL_DMPAC_DOF_RFGWBASE_RSVD_SHIFT                                            (0x00000014U)
#define CSL_DMPAC_DOF_RFGWBASE_RSVD_MAX                                              (0x00000FFFU)

#define CSL_DMPAC_DOF_RFGWBASE_ADDR_CFG_MASK                                         (0x000FFFFFU)
#define CSL_DMPAC_DOF_RFGWBASE_ADDR_CFG_SHIFT                                        (0x00000000U)
#define CSL_DMPAC_DOF_RFGWBASE_ADDR_CFG_MAX                                          (0x000FFFFFU)

/* RFGWWIDTH */

#define CSL_DMPAC_DOF_RFGWWIDTH_RSVD_MASK                                            (0xFFFFE000U)
#define CSL_DMPAC_DOF_RFGWWIDTH_RSVD_SHIFT                                           (0x0000000DU)
#define CSL_DMPAC_DOF_RFGWWIDTH_RSVD_MAX                                             (0x0007FFFFU)

#define CSL_DMPAC_DOF_RFGWWIDTH_WIDTH_CFG_MASK                                       (0x00001FFFU)
#define CSL_DMPAC_DOF_RFGWWIDTH_WIDTH_CFG_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_DOF_RFGWWIDTH_WIDTH_CFG_MAX                                        (0x00001FFFU)

/* RFGWHEIGHT */

#define CSL_DMPAC_DOF_RFGWHEIGHT_RSVD_MASK                                           (0xFFFFFF00U)
#define CSL_DMPAC_DOF_RFGWHEIGHT_RSVD_SHIFT                                          (0x00000008U)
#define CSL_DMPAC_DOF_RFGWHEIGHT_RSVD_MAX                                            (0x00FFFFFFU)

#define CSL_DMPAC_DOF_RFGWHEIGHT_HEIGHT_CFG_MASK                                     (0x000000FFU)
#define CSL_DMPAC_DOF_RFGWHEIGHT_HEIGHT_CFG_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_DOF_RFGWHEIGHT_HEIGHT_CFG_MAX                                      (0x000000FFU)

/* SPBUFBASE */

#define CSL_DMPAC_DOF_SPBUFBASE_RSVD1_MASK                                           (0xF8000000U)
#define CSL_DMPAC_DOF_SPBUFBASE_RSVD1_SHIFT                                          (0x0000001BU)
#define CSL_DMPAC_DOF_SPBUFBASE_RSVD1_MAX                                            (0x0000001FU)

#define CSL_DMPAC_DOF_SPBUFBASE_DEPTH_CFG_MASK                                       (0x07000000U)
#define CSL_DMPAC_DOF_SPBUFBASE_DEPTH_CFG_SHIFT                                      (0x00000018U)
#define CSL_DMPAC_DOF_SPBUFBASE_DEPTH_CFG_MAX                                        (0x00000007U)

#define CSL_DMPAC_DOF_SPBUFBASE_RSVD_MASK                                            (0x00F00000U)
#define CSL_DMPAC_DOF_SPBUFBASE_RSVD_SHIFT                                           (0x00000014U)
#define CSL_DMPAC_DOF_SPBUFBASE_RSVD_MAX                                             (0x0000000FU)

#define CSL_DMPAC_DOF_SPBUFBASE_ADDR_CFG_MASK                                        (0x000FFFFFU)
#define CSL_DMPAC_DOF_SPBUFBASE_ADDR_CFG_SHIFT                                       (0x00000000U)
#define CSL_DMPAC_DOF_SPBUFBASE_ADDR_CFG_MAX                                         (0x000FFFFFU)

/* TPBUFBASE */

#define CSL_DMPAC_DOF_TPBUFBASE_RSVD1_MASK                                           (0xF8000000U)
#define CSL_DMPAC_DOF_TPBUFBASE_RSVD1_SHIFT                                          (0x0000001BU)
#define CSL_DMPAC_DOF_TPBUFBASE_RSVD1_MAX                                            (0x0000001FU)

#define CSL_DMPAC_DOF_TPBUFBASE_DEPTH_CFG_MASK                                       (0x07000000U)
#define CSL_DMPAC_DOF_TPBUFBASE_DEPTH_CFG_SHIFT                                      (0x00000018U)
#define CSL_DMPAC_DOF_TPBUFBASE_DEPTH_CFG_MAX                                        (0x00000007U)

#define CSL_DMPAC_DOF_TPBUFBASE_RSVD_MASK                                            (0x00F00000U)
#define CSL_DMPAC_DOF_TPBUFBASE_RSVD_SHIFT                                           (0x00000014U)
#define CSL_DMPAC_DOF_TPBUFBASE_RSVD_MAX                                             (0x0000000FU)

#define CSL_DMPAC_DOF_TPBUFBASE_ADDR_CFG_MASK                                        (0x000FFFFFU)
#define CSL_DMPAC_DOF_TPBUFBASE_ADDR_CFG_SHIFT                                       (0x00000000U)
#define CSL_DMPAC_DOF_TPBUFBASE_ADDR_CFG_MAX                                         (0x000FFFFFU)

/* BMBUFBASE */

#define CSL_DMPAC_DOF_BMBUFBASE_RSVD1_MASK                                           (0xF8000000U)
#define CSL_DMPAC_DOF_BMBUFBASE_RSVD1_SHIFT                                          (0x0000001BU)
#define CSL_DMPAC_DOF_BMBUFBASE_RSVD1_MAX                                            (0x0000001FU)

#define CSL_DMPAC_DOF_BMBUFBASE_DEPTH_CFG_MASK                                       (0x07000000U)
#define CSL_DMPAC_DOF_BMBUFBASE_DEPTH_CFG_SHIFT                                      (0x00000018U)
#define CSL_DMPAC_DOF_BMBUFBASE_DEPTH_CFG_MAX                                        (0x00000007U)

#define CSL_DMPAC_DOF_BMBUFBASE_RSVD_MASK                                            (0x00F00000U)
#define CSL_DMPAC_DOF_BMBUFBASE_RSVD_SHIFT                                           (0x00000014U)
#define CSL_DMPAC_DOF_BMBUFBASE_RSVD_MAX                                             (0x0000000FU)

#define CSL_DMPAC_DOF_BMBUFBASE_ADDR_CFG_MASK                                        (0x000FFFFFU)
#define CSL_DMPAC_DOF_BMBUFBASE_ADDR_CFG_SHIFT                                       (0x00000000U)
#define CSL_DMPAC_DOF_BMBUFBASE_ADDR_CFG_MAX                                         (0x000FFFFFU)

/* FVBUFBASE */

#define CSL_DMPAC_DOF_FVBUFBASE_RSVD1_MASK                                           (0xF8000000U)
#define CSL_DMPAC_DOF_FVBUFBASE_RSVD1_SHIFT                                          (0x0000001BU)
#define CSL_DMPAC_DOF_FVBUFBASE_RSVD1_MAX                                            (0x0000001FU)

#define CSL_DMPAC_DOF_FVBUFBASE_DEPTH_CFG_MASK                                       (0x07000000U)
#define CSL_DMPAC_DOF_FVBUFBASE_DEPTH_CFG_SHIFT                                      (0x00000018U)
#define CSL_DMPAC_DOF_FVBUFBASE_DEPTH_CFG_MAX                                        (0x00000007U)

#define CSL_DMPAC_DOF_FVBUFBASE_RSVD_MASK                                            (0x00F00000U)
#define CSL_DMPAC_DOF_FVBUFBASE_RSVD_SHIFT                                           (0x00000014U)
#define CSL_DMPAC_DOF_FVBUFBASE_RSVD_MAX                                             (0x0000000FU)

#define CSL_DMPAC_DOF_FVBUFBASE_ADDR_CFG_MASK                                        (0x000FFFFFU)
#define CSL_DMPAC_DOF_FVBUFBASE_ADDR_CFG_SHIFT                                       (0x00000000U)
#define CSL_DMPAC_DOF_FVBUFBASE_ADDR_CFG_MAX                                         (0x000FFFFFU)

/* MSFR */

#define CSL_DMPAC_DOF_MSFR_RSVD_MASK                                                 (0xFFFFFFE0U)
#define CSL_DMPAC_DOF_MSFR_RSVD_SHIFT                                                (0x00000005U)
#define CSL_DMPAC_DOF_MSFR_RSVD_MAX                                                  (0x07FFFFFFU)

#define CSL_DMPAC_DOF_MSFR_MSF_CFG_MASK                                              (0x0000001FU)
#define CSL_DMPAC_DOF_MSFR_MSF_CFG_SHIFT                                             (0x00000000U)
#define CSL_DMPAC_DOF_MSFR_MSF_CFG_MAX                                               (0x0000001FU)

/* CSCFGR */

#define CSL_DMPAC_DOF_CSCFGR_RSVD1_MASK                                              (0xFC000000U)
#define CSL_DMPAC_DOF_CSCFGR_RSVD1_SHIFT                                             (0x0000001AU)
#define CSL_DMPAC_DOF_CSCFGR_RSVD1_MAX                                               (0x0000003FU)

#define CSL_DMPAC_DOF_CSCFGR_CS_GAIN_CFG_MASK                                        (0x03FF0000U)
#define CSL_DMPAC_DOF_CSCFGR_CS_GAIN_CFG_SHIFT                                       (0x00000010U)
#define CSL_DMPAC_DOF_CSCFGR_CS_GAIN_CFG_MAX                                         (0x000003FFU)

#define CSL_DMPAC_DOF_CSCFGR_RSVD_MASK                                               (0x0000FF00U)
#define CSL_DMPAC_DOF_CSCFGR_RSVD_SHIFT                                              (0x00000008U)
#define CSL_DMPAC_DOF_CSCFGR_RSVD_MAX                                                (0x000000FFU)

#define CSL_DMPAC_DOF_CSCFGR_IIR_ALPHA_CFG_MASK                                      (0x000000FFU)
#define CSL_DMPAC_DOF_CSCFGR_IIR_ALPHA_CFG_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_DOF_CSCFGR_IIR_ALPHA_CFG_MAX                                       (0x000000FFU)

/* PSA_CTRL */

#define CSL_DMPAC_DOF_PSA_CTRL_RSVD_MASK                                             (0xFFFFFFFEU)
#define CSL_DMPAC_DOF_PSA_CTRL_RSVD_SHIFT                                            (0x00000001U)
#define CSL_DMPAC_DOF_PSA_CTRL_RSVD_MAX                                              (0x7FFFFFFFU)

#define CSL_DMPAC_DOF_PSA_CTRL_PSA_EN_CFG_MASK                                       (0x00000001U)
#define CSL_DMPAC_DOF_PSA_CTRL_PSA_EN_CFG_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_DOF_PSA_CTRL_PSA_EN_CFG_MAX                                        (0x00000001U)

/* PSA_SIGNATURE */

#define CSL_DMPAC_DOF_PSA_SIGNATURE_CRC_STS_MASK                                     (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_PSA_SIGNATURE_CRC_STS_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_DOF_PSA_SIGNATURE_CRC_STS_MAX                                      (0xFFFFFFFFU)

/* DOFCSHIST */

#define CSL_DMPAC_DOF_DOFCSHIST_RSVD_MASK                                            (0xFF000000U)
#define CSL_DMPAC_DOF_DOFCSHIST_RSVD_SHIFT                                           (0x00000018U)
#define CSL_DMPAC_DOF_DOFCSHIST_RSVD_MAX                                             (0x000000FFU)

#define CSL_DMPAC_DOF_DOFCSHIST_BIN_STS_MASK                                         (0x00FFFFFFU)
#define CSL_DMPAC_DOF_DOFCSHIST_BIN_STS_SHIFT                                        (0x00000000U)
#define CSL_DMPAC_DOF_DOFCSHIST_BIN_STS_MAX                                          (0x00FFFFFFU)

/**************************************************************************
* Hardware Region  : MMR Registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PSE_MEM_RAM[2048];         /*          pse_mem_ram */
    volatile uint32_t SRB_MEM0_RAM[2048];        /*         srb_mem0_ram */
    volatile uint32_t SRB_MEM1_RAM[2048];        /*         srb_mem1_ram */
    volatile uint32_t SRB_MEM2_RAM[2048];        /*         srb_mem2_ram */
    volatile uint32_t SRB_MEM3_RAM[2048];        /*         srb_mem3_ram */
    volatile uint32_t SRB_MEM4_RAM[2048];        /*         srb_mem4_ram */
    volatile uint32_t SRB_MEM5_RAM[2048];        /*         srb_mem5_ram */
    volatile uint32_t SRB_MEM6_RAM[2048];        /*         srb_mem6_ram */
    volatile uint32_t SRB_MEM7_RAM[2048];        /*         srb_mem7_ram */
    volatile uint32_t SRB_MEM8_RAM[2048];        /*         srb_mem8_ram */
    volatile uint32_t SRB_MEM9_RAM[2048];        /*         srb_mem9_ram */
    volatile uint32_t SRB_MEM10_RAM[2048];       /*        srb_mem10_ram */
    volatile uint32_t SRB_MEM11_RAM[2048];       /*        srb_mem11_ram */
    volatile uint32_t SRB_MEM12_RAM[2048];       /*        srb_mem12_ram */
    volatile uint32_t SRB_MEM13_RAM[2048];       /*        srb_mem13_ram */
    volatile uint32_t SRB_MEM14_RAM[2048];       /*        srb_mem14_ram */
    volatile uint32_t SRB_MEM15_RAM[2048];       /*        srb_mem15_ram */
    volatile uint32_t CSRAMGRD_RAM[2048];        /*         csRamGrd_ram */
    volatile uint32_t CSRAMIIR_RAM[4096];        /*         csRamIir_ram */
    volatile uint32_t MFRAM0_RAM[4096];          /*           mfRam0_ram */
    volatile uint32_t MFRAM1_RAM[4096];          /*           mfRam1_ram */
} CSL_dmpac_dof_memRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_DMPAC_DOF_MEM_PSE_MEM_RAM(PSE_MEM_RAM)                                   (0x00000000U+((PSE_MEM_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_SRB_MEM0_RAM(SRB_MEM0_RAM)                                 (0x00002000U+((SRB_MEM0_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_SRB_MEM1_RAM(SRB_MEM1_RAM)                                 (0x00004000U+((SRB_MEM1_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_SRB_MEM2_RAM(SRB_MEM2_RAM)                                 (0x00006000U+((SRB_MEM2_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_SRB_MEM3_RAM(SRB_MEM3_RAM)                                 (0x00008000U+((SRB_MEM3_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_SRB_MEM4_RAM(SRB_MEM4_RAM)                                 (0x0000A000U+((SRB_MEM4_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_SRB_MEM5_RAM(SRB_MEM5_RAM)                                 (0x0000C000U+((SRB_MEM5_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_SRB_MEM6_RAM(SRB_MEM6_RAM)                                 (0x0000E000U+((SRB_MEM6_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_SRB_MEM7_RAM(SRB_MEM7_RAM)                                 (0x00010000U+((SRB_MEM7_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_SRB_MEM8_RAM(SRB_MEM8_RAM)                                 (0x00012000U+((SRB_MEM8_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_SRB_MEM9_RAM(SRB_MEM9_RAM)                                 (0x00014000U+((SRB_MEM9_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_SRB_MEM10_RAM(SRB_MEM10_RAM)                               (0x00016000U+((SRB_MEM10_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_SRB_MEM11_RAM(SRB_MEM11_RAM)                               (0x00018000U+((SRB_MEM11_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_SRB_MEM12_RAM(SRB_MEM12_RAM)                               (0x0001A000U+((SRB_MEM12_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_SRB_MEM13_RAM(SRB_MEM13_RAM)                               (0x0001C000U+((SRB_MEM13_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_SRB_MEM14_RAM(SRB_MEM14_RAM)                               (0x0001E000U+((SRB_MEM14_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_SRB_MEM15_RAM(SRB_MEM15_RAM)                               (0x00020000U+((SRB_MEM15_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_CSRAMGRD_RAM(CSRAMGRD_RAM)                                 (0x00022000U+((CSRAMGRD_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_CSRAMIIR_RAM(CSRAMIIR_RAM)                                 (0x00024000U+((CSRAMIIR_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_MFRAM0_RAM(MFRAM0_RAM)                                     (0x00028000U+((MFRAM0_RAM)*0x4U))
#define CSL_DMPAC_DOF_MEM_MFRAM1_RAM(MFRAM1_RAM)                                     (0x0002C000U+((MFRAM1_RAM)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PSE_MEM_RAM */

#define CSL_DMPAC_DOF_MEM_PSE_MEM_RAM_DATA_MASK                                      (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_PSE_MEM_RAM_DATA_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_DOF_MEM_PSE_MEM_RAM_DATA_MAX                                       (0xFFFFFFFFU)

/* SRB_MEM0_RAM */

#define CSL_DMPAC_DOF_MEM_SRB_MEM0_RAM_DATA_MASK                                     (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_SRB_MEM0_RAM_DATA_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_DOF_MEM_SRB_MEM0_RAM_DATA_MAX                                      (0xFFFFFFFFU)

/* SRB_MEM1_RAM */

#define CSL_DMPAC_DOF_MEM_SRB_MEM1_RAM_DATA_MASK                                     (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_SRB_MEM1_RAM_DATA_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_DOF_MEM_SRB_MEM1_RAM_DATA_MAX                                      (0xFFFFFFFFU)

/* SRB_MEM2_RAM */

#define CSL_DMPAC_DOF_MEM_SRB_MEM2_RAM_DATA_MASK                                     (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_SRB_MEM2_RAM_DATA_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_DOF_MEM_SRB_MEM2_RAM_DATA_MAX                                      (0xFFFFFFFFU)

/* SRB_MEM3_RAM */

#define CSL_DMPAC_DOF_MEM_SRB_MEM3_RAM_DATA_MASK                                     (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_SRB_MEM3_RAM_DATA_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_DOF_MEM_SRB_MEM3_RAM_DATA_MAX                                      (0xFFFFFFFFU)

/* SRB_MEM4_RAM */

#define CSL_DMPAC_DOF_MEM_SRB_MEM4_RAM_DATA_MASK                                     (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_SRB_MEM4_RAM_DATA_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_DOF_MEM_SRB_MEM4_RAM_DATA_MAX                                      (0xFFFFFFFFU)

/* SRB_MEM5_RAM */

#define CSL_DMPAC_DOF_MEM_SRB_MEM5_RAM_DATA_MASK                                     (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_SRB_MEM5_RAM_DATA_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_DOF_MEM_SRB_MEM5_RAM_DATA_MAX                                      (0xFFFFFFFFU)

/* SRB_MEM6_RAM */

#define CSL_DMPAC_DOF_MEM_SRB_MEM6_RAM_DATA_MASK                                     (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_SRB_MEM6_RAM_DATA_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_DOF_MEM_SRB_MEM6_RAM_DATA_MAX                                      (0xFFFFFFFFU)

/* SRB_MEM7_RAM */

#define CSL_DMPAC_DOF_MEM_SRB_MEM7_RAM_DATA_MASK                                     (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_SRB_MEM7_RAM_DATA_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_DOF_MEM_SRB_MEM7_RAM_DATA_MAX                                      (0xFFFFFFFFU)

/* SRB_MEM8_RAM */

#define CSL_DMPAC_DOF_MEM_SRB_MEM8_RAM_DATA_MASK                                     (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_SRB_MEM8_RAM_DATA_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_DOF_MEM_SRB_MEM8_RAM_DATA_MAX                                      (0xFFFFFFFFU)

/* SRB_MEM9_RAM */

#define CSL_DMPAC_DOF_MEM_SRB_MEM9_RAM_DATA_MASK                                     (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_SRB_MEM9_RAM_DATA_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_DOF_MEM_SRB_MEM9_RAM_DATA_MAX                                      (0xFFFFFFFFU)

/* SRB_MEM10_RAM */

#define CSL_DMPAC_DOF_MEM_SRB_MEM10_RAM_DATA_MASK                                    (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_SRB_MEM10_RAM_DATA_SHIFT                                   (0x00000000U)
#define CSL_DMPAC_DOF_MEM_SRB_MEM10_RAM_DATA_MAX                                     (0xFFFFFFFFU)

/* SRB_MEM11_RAM */

#define CSL_DMPAC_DOF_MEM_SRB_MEM11_RAM_DATA_MASK                                    (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_SRB_MEM11_RAM_DATA_SHIFT                                   (0x00000000U)
#define CSL_DMPAC_DOF_MEM_SRB_MEM11_RAM_DATA_MAX                                     (0xFFFFFFFFU)

/* SRB_MEM12_RAM */

#define CSL_DMPAC_DOF_MEM_SRB_MEM12_RAM_DATA_MASK                                    (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_SRB_MEM12_RAM_DATA_SHIFT                                   (0x00000000U)
#define CSL_DMPAC_DOF_MEM_SRB_MEM12_RAM_DATA_MAX                                     (0xFFFFFFFFU)

/* SRB_MEM13_RAM */

#define CSL_DMPAC_DOF_MEM_SRB_MEM13_RAM_DATA_MASK                                    (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_SRB_MEM13_RAM_DATA_SHIFT                                   (0x00000000U)
#define CSL_DMPAC_DOF_MEM_SRB_MEM13_RAM_DATA_MAX                                     (0xFFFFFFFFU)

/* SRB_MEM14_RAM */

#define CSL_DMPAC_DOF_MEM_SRB_MEM14_RAM_DATA_MASK                                    (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_SRB_MEM14_RAM_DATA_SHIFT                                   (0x00000000U)
#define CSL_DMPAC_DOF_MEM_SRB_MEM14_RAM_DATA_MAX                                     (0xFFFFFFFFU)

/* SRB_MEM15_RAM */

#define CSL_DMPAC_DOF_MEM_SRB_MEM15_RAM_DATA_MASK                                    (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_SRB_MEM15_RAM_DATA_SHIFT                                   (0x00000000U)
#define CSL_DMPAC_DOF_MEM_SRB_MEM15_RAM_DATA_MAX                                     (0xFFFFFFFFU)

/* CSRAMGRD_RAM */

#define CSL_DMPAC_DOF_MEM_CSRAMGRD_RAM_RSVD_MASK                                     (0xFFF00000U)
#define CSL_DMPAC_DOF_MEM_CSRAMGRD_RAM_RSVD_SHIFT                                    (0x00000014U)
#define CSL_DMPAC_DOF_MEM_CSRAMGRD_RAM_RSVD_MAX                                      (0x00000FFFU)

#define CSL_DMPAC_DOF_MEM_CSRAMGRD_RAM_DATA_MASK                                     (0x000FFFFFU)
#define CSL_DMPAC_DOF_MEM_CSRAMGRD_RAM_DATA_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_DOF_MEM_CSRAMGRD_RAM_DATA_MAX                                      (0x000FFFFFU)

/* CSRAMIIR_RAM */

#define CSL_DMPAC_DOF_MEM_CSRAMIIR_RAM_DATA_MASK                                     (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_CSRAMIIR_RAM_DATA_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_DOF_MEM_CSRAMIIR_RAM_DATA_MAX                                      (0xFFFFFFFFU)

/* MFRAM0_RAM */

#define CSL_DMPAC_DOF_MEM_MFRAM0_RAM_DATA_MASK                                       (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_MFRAM0_RAM_DATA_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_DOF_MEM_MFRAM0_RAM_DATA_MAX                                        (0xFFFFFFFFU)

/* MFRAM1_RAM */

#define CSL_DMPAC_DOF_MEM_MFRAM1_RAM_DATA_MASK                                       (0xFFFFFFFFU)
#define CSL_DMPAC_DOF_MEM_MFRAM1_RAM_DATA_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_DOF_MEM_MFRAM1_RAM_DATA_MAX                                        (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  : MMR Registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;                       /* PID */
    volatile uint32_t CTRL;                      /* SDE control register */
    volatile uint32_t STATUS;                    /* SDE status register */
    volatile uint32_t IMGRES;                    /* SDE image resolution register */
    volatile uint32_t SRCHRNG;                   /* SDE search range register */
    volatile uint32_t LRCHCK;                    /* SDE left-right consistence check register */
    volatile uint32_t TXTFLT;                    /* SDE texture based filtering control register */
    volatile uint32_t PNLTY;                     /* SDE cost penalty configuration register */
    volatile uint32_t CONFMAPG0;                 /* SDE confidence score mapping register 0 */
    volatile uint32_t CONFMAPG1;                 /* SDE confidence score mapping register 1 */
    volatile uint32_t CONFMAPG2;                 /* SDE confidence score mapping register 2 */
    volatile uint32_t CONFMAPG3;                 /* SDE confidence score mapping register 3 */
    volatile uint32_t BASEIMGADDR;               /* SDE base image buffer start address register */
    volatile uint32_t BASEIMGWD;                 /* SDE base image buffer width register  */
    volatile uint32_t REFIMGADDR;                /* SDE reference image buffer start address register */
    volatile uint32_t REFIMGWD;                  /* SDE reference image buffer width register */
    volatile uint32_t DISPBUFCFG;                /* SDE disparity block buffer configuration register */
    volatile uint32_t IRCBUF;                    /* SDE image row cost buffer configuration register */
    volatile uint8_t  Resv_80[8];
    volatile uint32_t PSA_CTRL;                  /* PSA Control */
    volatile uint32_t PSA_SIGNATURE;             /* PSA Signature */
    volatile uint8_t  Resv_96[8];
    volatile uint32_t HIST[128];                 /* SDE Histogram */
} CSL_dmpac_sdeRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_DMPAC_SDE_PID                                                            (0x00000000U)
#define CSL_DMPAC_SDE_CTRL                                                           (0x00000004U)
#define CSL_DMPAC_SDE_STATUS                                                         (0x00000008U)
#define CSL_DMPAC_SDE_IMGRES                                                         (0x0000000CU)
#define CSL_DMPAC_SDE_SRCHRNG                                                        (0x00000010U)
#define CSL_DMPAC_SDE_LRCHCK                                                         (0x00000014U)
#define CSL_DMPAC_SDE_TXTFLT                                                         (0x00000018U)
#define CSL_DMPAC_SDE_PNLTY                                                          (0x0000001CU)
#define CSL_DMPAC_SDE_CONFMAPG0                                                      (0x00000020U)
#define CSL_DMPAC_SDE_CONFMAPG1                                                      (0x00000024U)
#define CSL_DMPAC_SDE_CONFMAPG2                                                      (0x00000028U)
#define CSL_DMPAC_SDE_CONFMAPG3                                                      (0x0000002CU)
#define CSL_DMPAC_SDE_BASEIMGADDR                                                    (0x00000030U)
#define CSL_DMPAC_SDE_BASEIMGWD                                                      (0x00000034U)
#define CSL_DMPAC_SDE_REFIMGADDR                                                     (0x00000038U)
#define CSL_DMPAC_SDE_REFIMGWD                                                       (0x0000003CU)
#define CSL_DMPAC_SDE_DISPBUFCFG                                                     (0x00000040U)
#define CSL_DMPAC_SDE_IRCBUF                                                         (0x00000044U)
#define CSL_DMPAC_SDE_PSA_CTRL                                                       (0x00000050U)
#define CSL_DMPAC_SDE_PSA_SIGNATURE                                                  (0x00000054U)
#define CSL_DMPAC_SDE_HIST(HIST)                                                     (0x00000060U+((HIST)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_DMPAC_SDE_PID_SCHEME_MASK                                                (0xC0000000U)
#define CSL_DMPAC_SDE_PID_SCHEME_SHIFT                                               (0x0000001EU)
#define CSL_DMPAC_SDE_PID_SCHEME_MAX                                                 (0x00000003U)

#define CSL_DMPAC_SDE_PID_BU_MASK                                                    (0x30000000U)
#define CSL_DMPAC_SDE_PID_BU_SHIFT                                                   (0x0000001CU)
#define CSL_DMPAC_SDE_PID_BU_MAX                                                     (0x00000003U)

#define CSL_DMPAC_SDE_PID_FUNC_MASK                                                  (0x0FFF0000U)
#define CSL_DMPAC_SDE_PID_FUNC_SHIFT                                                 (0x00000010U)
#define CSL_DMPAC_SDE_PID_FUNC_MAX                                                   (0x00000FFFU)

#define CSL_DMPAC_SDE_PID_RTL_MASK                                                   (0x0000F800U)
#define CSL_DMPAC_SDE_PID_RTL_SHIFT                                                  (0x0000000BU)
#define CSL_DMPAC_SDE_PID_RTL_MAX                                                    (0x0000001FU)

#define CSL_DMPAC_SDE_PID_MAJOR_MASK                                                 (0x00000700U)
#define CSL_DMPAC_SDE_PID_MAJOR_SHIFT                                                (0x00000008U)
#define CSL_DMPAC_SDE_PID_MAJOR_MAX                                                  (0x00000007U)

#define CSL_DMPAC_SDE_PID_CUSTOM_MASK                                                (0x000000C0U)
#define CSL_DMPAC_SDE_PID_CUSTOM_SHIFT                                               (0x00000006U)
#define CSL_DMPAC_SDE_PID_CUSTOM_MAX                                                 (0x00000003U)

#define CSL_DMPAC_SDE_PID_MINOR_MASK                                                 (0x0000003FU)
#define CSL_DMPAC_SDE_PID_MINOR_SHIFT                                                (0x00000000U)
#define CSL_DMPAC_SDE_PID_MINOR_MAX                                                  (0x0000003FU)

/* CTRL */

#define CSL_DMPAC_SDE_CTRL_RSVD_MASK                                                 (0xFFFFFFF0U)
#define CSL_DMPAC_SDE_CTRL_RSVD_SHIFT                                                (0x00000004U)
#define CSL_DMPAC_SDE_CTRL_RSVD_MAX                                                  (0x0FFFFFFFU)

#define CSL_DMPAC_SDE_CTRL_RRSRCHEN_MASK                                             (0x00000008U)
#define CSL_DMPAC_SDE_CTRL_RRSRCHEN_SHIFT                                            (0x00000003U)
#define CSL_DMPAC_SDE_CTRL_RRSRCHEN_MAX                                              (0x00000001U)

#define CSL_DMPAC_SDE_CTRL_MEDFEN_MASK                                               (0x00000004U)
#define CSL_DMPAC_SDE_CTRL_MEDFEN_SHIFT                                              (0x00000002U)
#define CSL_DMPAC_SDE_CTRL_MEDFEN_MAX                                                (0x00000001U)

#define CSL_DMPAC_SDE_CTRL_SDEEN_MASK                                                (0x00000002U)
#define CSL_DMPAC_SDE_CTRL_SDEEN_SHIFT                                               (0x00000001U)
#define CSL_DMPAC_SDE_CTRL_SDEEN_MAX                                                 (0x00000001U)

#define CSL_DMPAC_SDE_CTRL_RSVD1_MASK                                                (0x00000001U)
#define CSL_DMPAC_SDE_CTRL_RSVD1_SHIFT                                               (0x00000000U)
#define CSL_DMPAC_SDE_CTRL_RSVD1_MAX                                                 (0x00000001U)

/* STATUS */

#define CSL_DMPAC_SDE_STATUS_RSVD_MASK                                               (0xFFFFF800U)
#define CSL_DMPAC_SDE_STATUS_RSVD_SHIFT                                              (0x0000000BU)
#define CSL_DMPAC_SDE_STATUS_RSVD_MAX                                                (0x001FFFFFU)

#define CSL_DMPAC_SDE_STATUS_SDEIDLE_MASK                                            (0x00000400U)
#define CSL_DMPAC_SDE_STATUS_SDEIDLE_SHIFT                                           (0x0000000AU)
#define CSL_DMPAC_SDE_STATUS_SDEIDLE_MAX                                             (0x00000001U)

#define CSL_DMPAC_SDE_STATUS_LCCSTAT_MASK                                            (0x00000300U)
#define CSL_DMPAC_SDE_STATUS_LCCSTAT_SHIFT                                           (0x00000008U)
#define CSL_DMPAC_SDE_STATUS_LCCSTAT_MAX                                             (0x00000003U)

#define CSL_DMPAC_SDE_STATUS_SCASTAT_MASK                                            (0x000000C0U)
#define CSL_DMPAC_SDE_STATUS_SCASTAT_SHIFT                                           (0x00000006U)
#define CSL_DMPAC_SDE_STATUS_SCASTAT_MAX                                             (0x00000003U)

#define CSL_DMPAC_SDE_STATUS_DRCGSTAT_MASK                                           (0x00000030U)
#define CSL_DMPAC_SDE_STATUS_DRCGSTAT_SHIFT                                          (0x00000004U)
#define CSL_DMPAC_SDE_STATUS_DRCGSTAT_MAX                                            (0x00000003U)

#define CSL_DMPAC_SDE_STATUS_MEDFCGSTAT_MASK                                         (0x0000000CU)
#define CSL_DMPAC_SDE_STATUS_MEDFCGSTAT_SHIFT                                        (0x00000002U)
#define CSL_DMPAC_SDE_STATUS_MEDFCGSTAT_MAX                                          (0x00000003U)

#define CSL_DMPAC_SDE_STATUS_DPACKSTAT_MASK                                          (0x00000003U)
#define CSL_DMPAC_SDE_STATUS_DPACKSTAT_SHIFT                                         (0x00000000U)
#define CSL_DMPAC_SDE_STATUS_DPACKSTAT_MAX                                           (0x00000003U)

/* IMGRES */

#define CSL_DMPAC_SDE_IMGRES_RSVD_MASK                                               (0xFF800000U)
#define CSL_DMPAC_SDE_IMGRES_RSVD_SHIFT                                              (0x00000017U)
#define CSL_DMPAC_SDE_IMGRES_RSVD_MAX                                                (0x000001FFU)

#define CSL_DMPAC_SDE_IMGRES_IWINC_MASK                                              (0x007F0000U)
#define CSL_DMPAC_SDE_IMGRES_IWINC_SHIFT                                             (0x00000010U)
#define CSL_DMPAC_SDE_IMGRES_IWINC_MAX                                               (0x0000007FU)

#define CSL_DMPAC_SDE_IMGRES_RSVD1_MASK                                              (0x0000FFC0U)
#define CSL_DMPAC_SDE_IMGRES_RSVD1_SHIFT                                             (0x00000006U)
#define CSL_DMPAC_SDE_IMGRES_RSVD1_MAX                                               (0x000003FFU)

#define CSL_DMPAC_SDE_IMGRES_IHINC_MASK                                              (0x0000003FU)
#define CSL_DMPAC_SDE_IMGRES_IHINC_SHIFT                                             (0x00000000U)
#define CSL_DMPAC_SDE_IMGRES_IHINC_MAX                                               (0x0000003FU)

/* SRCHRNG */

#define CSL_DMPAC_SDE_SRCHRNG_RSVD_MASK                                              (0xFFFFFFF8U)
#define CSL_DMPAC_SDE_SRCHRNG_RSVD_SHIFT                                             (0x00000003U)
#define CSL_DMPAC_SDE_SRCHRNG_RSVD_MAX                                               (0x1FFFFFFFU)

#define CSL_DMPAC_SDE_SRCHRNG_CFGDRANGE_MASK                                         (0x00000006U)
#define CSL_DMPAC_SDE_SRCHRNG_CFGDRANGE_SHIFT                                        (0x00000001U)
#define CSL_DMPAC_SDE_SRCHRNG_CFGDRANGE_MAX                                          (0x00000003U)

#define CSL_DMPAC_SDE_SRCHRNG_CFGDMIN_MASK                                           (0x00000001U)
#define CSL_DMPAC_SDE_SRCHRNG_CFGDMIN_SHIFT                                          (0x00000000U)
#define CSL_DMPAC_SDE_SRCHRNG_CFGDMIN_MAX                                            (0x00000001U)

/* LRCHCK */

#define CSL_DMPAC_SDE_LRCHCK_RSVD_MASK                                               (0xFFFFFF00U)
#define CSL_DMPAC_SDE_LRCHCK_RSVD_SHIFT                                              (0x00000008U)
#define CSL_DMPAC_SDE_LRCHCK_RSVD_MAX                                                (0x00FFFFFFU)

#define CSL_DMPAC_SDE_LRCHCK_DIFFTHLD_MASK                                           (0x000000FFU)
#define CSL_DMPAC_SDE_LRCHCK_DIFFTHLD_SHIFT                                          (0x00000000U)
#define CSL_DMPAC_SDE_LRCHCK_DIFFTHLD_MAX                                            (0x000000FFU)

/* TXTFLT */

#define CSL_DMPAC_SDE_TXTFLT_RSVD_MASK                                               (0xFFFFFE00U)
#define CSL_DMPAC_SDE_TXTFLT_RSVD_SHIFT                                              (0x00000009U)
#define CSL_DMPAC_SDE_TXTFLT_RSVD_MAX                                                (0x007FFFFFU)

#define CSL_DMPAC_SDE_TXTFLT_TXTTHLD_MASK                                            (0x000001FEU)
#define CSL_DMPAC_SDE_TXTFLT_TXTTHLD_SHIFT                                           (0x00000001U)
#define CSL_DMPAC_SDE_TXTFLT_TXTTHLD_MAX                                             (0x000000FFU)

#define CSL_DMPAC_SDE_TXTFLT_TXTFLTEN_MASK                                           (0x00000001U)
#define CSL_DMPAC_SDE_TXTFLT_TXTFLTEN_SHIFT                                          (0x00000000U)
#define CSL_DMPAC_SDE_TXTFLT_TXTFLTEN_MAX                                            (0x00000001U)

/* PNLTY */

#define CSL_DMPAC_SDE_PNLTY_RSVD_MASK                                                (0xFF800000U)
#define CSL_DMPAC_SDE_PNLTY_RSVD_SHIFT                                               (0x00000017U)
#define CSL_DMPAC_SDE_PNLTY_RSVD_MAX                                                 (0x000001FFU)

#define CSL_DMPAC_SDE_PNLTY_P1_MASK                                                  (0x007F0000U)
#define CSL_DMPAC_SDE_PNLTY_P1_SHIFT                                                 (0x00000010U)
#define CSL_DMPAC_SDE_PNLTY_P1_MAX                                                   (0x0000007FU)

#define CSL_DMPAC_SDE_PNLTY_RSVD1_MASK                                               (0x00007F00U)
#define CSL_DMPAC_SDE_PNLTY_RSVD1_SHIFT                                              (0x00000008U)
#define CSL_DMPAC_SDE_PNLTY_RSVD1_MAX                                                (0x0000007FU)

#define CSL_DMPAC_SDE_PNLTY_P2_MASK                                                  (0x000000FFU)
#define CSL_DMPAC_SDE_PNLTY_P2_SHIFT                                                 (0x00000000U)
#define CSL_DMPAC_SDE_PNLTY_P2_MAX                                                   (0x000000FFU)

/* CONFMAPG0 */

#define CSL_DMPAC_SDE_CONFMAPG0_RSVD0_MASK                                           (0xFF800000U)
#define CSL_DMPAC_SDE_CONFMAPG0_RSVD0_SHIFT                                          (0x00000017U)
#define CSL_DMPAC_SDE_CONFMAPG0_RSVD0_MAX                                            (0x000001FFU)

#define CSL_DMPAC_SDE_CONFMAPG0_CONFMAP_0_MASK                                       (0x007F0000U)
#define CSL_DMPAC_SDE_CONFMAPG0_CONFMAP_0_SHIFT                                      (0x00000010U)
#define CSL_DMPAC_SDE_CONFMAPG0_CONFMAP_0_MAX                                        (0x0000007FU)

#define CSL_DMPAC_SDE_CONFMAPG0_RSVD1_MASK                                           (0x0000FF80U)
#define CSL_DMPAC_SDE_CONFMAPG0_RSVD1_SHIFT                                          (0x00000007U)
#define CSL_DMPAC_SDE_CONFMAPG0_RSVD1_MAX                                            (0x000001FFU)

#define CSL_DMPAC_SDE_CONFMAPG0_CONFMAP_1_MASK                                       (0x0000007FU)
#define CSL_DMPAC_SDE_CONFMAPG0_CONFMAP_1_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_SDE_CONFMAPG0_CONFMAP_1_MAX                                        (0x0000007FU)

/* CONFMAPG1 */

#define CSL_DMPAC_SDE_CONFMAPG1_RSVD0_MASK                                           (0xFF800000U)
#define CSL_DMPAC_SDE_CONFMAPG1_RSVD0_SHIFT                                          (0x00000017U)
#define CSL_DMPAC_SDE_CONFMAPG1_RSVD0_MAX                                            (0x000001FFU)

#define CSL_DMPAC_SDE_CONFMAPG1_CONFMAP_2_MASK                                       (0x007F0000U)
#define CSL_DMPAC_SDE_CONFMAPG1_CONFMAP_2_SHIFT                                      (0x00000010U)
#define CSL_DMPAC_SDE_CONFMAPG1_CONFMAP_2_MAX                                        (0x0000007FU)

#define CSL_DMPAC_SDE_CONFMAPG1_RSVD1_MASK                                           (0x0000FF80U)
#define CSL_DMPAC_SDE_CONFMAPG1_RSVD1_SHIFT                                          (0x00000007U)
#define CSL_DMPAC_SDE_CONFMAPG1_RSVD1_MAX                                            (0x000001FFU)

#define CSL_DMPAC_SDE_CONFMAPG1_CONFMAP_3_MASK                                       (0x0000007FU)
#define CSL_DMPAC_SDE_CONFMAPG1_CONFMAP_3_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_SDE_CONFMAPG1_CONFMAP_3_MAX                                        (0x0000007FU)

/* CONFMAPG2 */

#define CSL_DMPAC_SDE_CONFMAPG2_RSVD0_MASK                                           (0xFF800000U)
#define CSL_DMPAC_SDE_CONFMAPG2_RSVD0_SHIFT                                          (0x00000017U)
#define CSL_DMPAC_SDE_CONFMAPG2_RSVD0_MAX                                            (0x000001FFU)

#define CSL_DMPAC_SDE_CONFMAPG2_CONFMAP_4_MASK                                       (0x007F0000U)
#define CSL_DMPAC_SDE_CONFMAPG2_CONFMAP_4_SHIFT                                      (0x00000010U)
#define CSL_DMPAC_SDE_CONFMAPG2_CONFMAP_4_MAX                                        (0x0000007FU)

#define CSL_DMPAC_SDE_CONFMAPG2_RSVD1_MASK                                           (0x0000FF80U)
#define CSL_DMPAC_SDE_CONFMAPG2_RSVD1_SHIFT                                          (0x00000007U)
#define CSL_DMPAC_SDE_CONFMAPG2_RSVD1_MAX                                            (0x000001FFU)

#define CSL_DMPAC_SDE_CONFMAPG2_CONFMAP_5_MASK                                       (0x0000007FU)
#define CSL_DMPAC_SDE_CONFMAPG2_CONFMAP_5_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_SDE_CONFMAPG2_CONFMAP_5_MAX                                        (0x0000007FU)

/* CONFMAPG3 */

#define CSL_DMPAC_SDE_CONFMAPG3_RSVD0_MASK                                           (0xFF800000U)
#define CSL_DMPAC_SDE_CONFMAPG3_RSVD0_SHIFT                                          (0x00000017U)
#define CSL_DMPAC_SDE_CONFMAPG3_RSVD0_MAX                                            (0x000001FFU)

#define CSL_DMPAC_SDE_CONFMAPG3_CONFMAP_6_MASK                                       (0x007F0000U)
#define CSL_DMPAC_SDE_CONFMAPG3_CONFMAP_6_SHIFT                                      (0x00000010U)
#define CSL_DMPAC_SDE_CONFMAPG3_CONFMAP_6_MAX                                        (0x0000007FU)

#define CSL_DMPAC_SDE_CONFMAPG3_RSVD1_MASK                                           (0x0000FFFFU)
#define CSL_DMPAC_SDE_CONFMAPG3_RSVD1_SHIFT                                          (0x00000000U)
#define CSL_DMPAC_SDE_CONFMAPG3_RSVD1_MAX                                            (0x0000FFFFU)

/* BASEIMGADDR */

#define CSL_DMPAC_SDE_BASEIMGADDR_RSVD_MASK                                          (0xFFF00000U)
#define CSL_DMPAC_SDE_BASEIMGADDR_RSVD_SHIFT                                         (0x00000014U)
#define CSL_DMPAC_SDE_BASEIMGADDR_RSVD_MAX                                           (0x00000FFFU)

#define CSL_DMPAC_SDE_BASEIMGADDR_BASEAD_MASK                                        (0x000FFFFFU)
#define CSL_DMPAC_SDE_BASEIMGADDR_BASEAD_SHIFT                                       (0x00000000U)
#define CSL_DMPAC_SDE_BASEIMGADDR_BASEAD_MAX                                         (0x000FFFFFU)

/* BASEIMGWD */

#define CSL_DMPAC_SDE_BASEIMGWD_RSVD_MASK                                            (0xFFFFF000U)
#define CSL_DMPAC_SDE_BASEIMGWD_RSVD_SHIFT                                           (0x0000000CU)
#define CSL_DMPAC_SDE_BASEIMGWD_RSVD_MAX                                             (0x000FFFFFU)

#define CSL_DMPAC_SDE_BASEIMGWD_BWIDTH_MASK                                          (0x00000FFFU)
#define CSL_DMPAC_SDE_BASEIMGWD_BWIDTH_SHIFT                                         (0x00000000U)
#define CSL_DMPAC_SDE_BASEIMGWD_BWIDTH_MAX                                           (0x00000FFFU)

/* REFIMGADDR */

#define CSL_DMPAC_SDE_REFIMGADDR_RSVD_MASK                                           (0xFFF00000U)
#define CSL_DMPAC_SDE_REFIMGADDR_RSVD_SHIFT                                          (0x00000014U)
#define CSL_DMPAC_SDE_REFIMGADDR_RSVD_MAX                                            (0x00000FFFU)

#define CSL_DMPAC_SDE_REFIMGADDR_REFAD_MASK                                          (0x000FFFFFU)
#define CSL_DMPAC_SDE_REFIMGADDR_REFAD_SHIFT                                         (0x00000000U)
#define CSL_DMPAC_SDE_REFIMGADDR_REFAD_MAX                                           (0x000FFFFFU)

/* REFIMGWD */

#define CSL_DMPAC_SDE_REFIMGWD_RSVD_MASK                                             (0xFFFFF000U)
#define CSL_DMPAC_SDE_REFIMGWD_RSVD_SHIFT                                            (0x0000000CU)
#define CSL_DMPAC_SDE_REFIMGWD_RSVD_MAX                                              (0x000FFFFFU)

#define CSL_DMPAC_SDE_REFIMGWD_RWIDTH_MASK                                           (0x00000FFFU)
#define CSL_DMPAC_SDE_REFIMGWD_RWIDTH_SHIFT                                          (0x00000000U)
#define CSL_DMPAC_SDE_REFIMGWD_RWIDTH_MAX                                            (0x00000FFFU)

/* DISPBUFCFG */

#define CSL_DMPAC_SDE_DISPBUFCFG_RSVD0_MASK                                          (0xE0000000U)
#define CSL_DMPAC_SDE_DISPBUFCFG_RSVD0_SHIFT                                         (0x0000001DU)
#define CSL_DMPAC_SDE_DISPBUFCFG_RSVD0_MAX                                           (0x00000007U)

#define CSL_DMPAC_SDE_DISPBUFCFG_NUMDISPBUF_M1_MASK                                  (0x1F000000U)
#define CSL_DMPAC_SDE_DISPBUFCFG_NUMDISPBUF_M1_SHIFT                                 (0x00000018U)
#define CSL_DMPAC_SDE_DISPBUFCFG_NUMDISPBUF_M1_MAX                                   (0x0000001FU)

#define CSL_DMPAC_SDE_DISPBUFCFG_RSVD1_MASK                                          (0x00F00000U)
#define CSL_DMPAC_SDE_DISPBUFCFG_RSVD1_SHIFT                                         (0x00000014U)
#define CSL_DMPAC_SDE_DISPBUFCFG_RSVD1_MAX                                           (0x0000000FU)

#define CSL_DMPAC_SDE_DISPBUFCFG_DISPBUFAD_MASK                                      (0x000FFFFFU)
#define CSL_DMPAC_SDE_DISPBUFCFG_DISPBUFAD_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_SDE_DISPBUFCFG_DISPBUFAD_MAX                                       (0x000FFFFFU)

/* IRCBUF */

#define CSL_DMPAC_SDE_IRCBUF_RSVD1_MASK                                              (0xFFF00000U)
#define CSL_DMPAC_SDE_IRCBUF_RSVD1_SHIFT                                             (0x00000014U)
#define CSL_DMPAC_SDE_IRCBUF_RSVD1_MAX                                               (0x00000FFFU)

#define CSL_DMPAC_SDE_IRCBUF_IRCBUFAD_MASK                                           (0x000FFFFFU)
#define CSL_DMPAC_SDE_IRCBUF_IRCBUFAD_SHIFT                                          (0x00000000U)
#define CSL_DMPAC_SDE_IRCBUF_IRCBUFAD_MAX                                            (0x000FFFFFU)

/* PSA_CTRL */

#define CSL_DMPAC_SDE_PSA_CTRL_RSVD_MASK                                             (0xFFFFFFFEU)
#define CSL_DMPAC_SDE_PSA_CTRL_RSVD_SHIFT                                            (0x00000001U)
#define CSL_DMPAC_SDE_PSA_CTRL_RSVD_MAX                                              (0x7FFFFFFFU)

#define CSL_DMPAC_SDE_PSA_CTRL_PSA_EN_CFG_MASK                                       (0x00000001U)
#define CSL_DMPAC_SDE_PSA_CTRL_PSA_EN_CFG_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_SDE_PSA_CTRL_PSA_EN_CFG_MAX                                        (0x00000001U)

/* PSA_SIGNATURE */

#define CSL_DMPAC_SDE_PSA_SIGNATURE_CRC_STS_MASK                                     (0xFFFFFFFFU)
#define CSL_DMPAC_SDE_PSA_SIGNATURE_CRC_STS_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_SDE_PSA_SIGNATURE_CRC_STS_MAX                                      (0xFFFFFFFFU)

/* HIST */

#define CSL_DMPAC_SDE_HIST_RSVD_MASK                                                 (0xFFE00000U)
#define CSL_DMPAC_SDE_HIST_RSVD_SHIFT                                                (0x00000015U)
#define CSL_DMPAC_SDE_HIST_RSVD_MAX                                                  (0x000007FFU)

#define CSL_DMPAC_SDE_HIST_BIN_STS_MASK                                              (0x001FFFFFU)
#define CSL_DMPAC_SDE_HIST_BIN_STS_SHIFT                                             (0x00000000U)
#define CSL_DMPAC_SDE_HIST_BIN_STS_MAX                                               (0x001FFFFFU)

/**************************************************************************
* Hardware Region  : MMR Registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t CS_HIST_RAM[128];          /*          cs_hist_ram */
    volatile uint8_t  Resv_1024[512];
    volatile uint32_t SRB_S0_RAM[256];           /*           srb_s0_ram */
    volatile uint32_t SRB_S1_RAM[256];           /*           srb_s1_ram */
    volatile uint8_t  Resv_4096[1024];
    volatile uint32_t SRB_L0_RAM[512];           /*           srb_l0_ram */
    volatile uint32_t SRB_L1_RAM[512];           /*           srb_l1_ram */
    volatile uint32_t SRB_L2_RAM[512];           /*           srb_l2_ram */
    volatile uint32_t SRB_L3_RAM[512];           /*           srb_l3_ram */
    volatile uint32_t SRB_L4_RAM[512];           /*           srb_l4_ram */
    volatile uint32_t SRB_L5_RAM[512];           /*           srb_l5_ram */
    volatile uint32_t SRB_L6_RAM[512];           /*           srb_l6_ram */
    volatile uint8_t  Resv_24576[6144];
    volatile uint32_t DRCG_FAST_LR_RAM[1536];    /*     drcg_fast_lr_ram */
    volatile uint8_t  Resv_32768[2048];
    volatile uint32_t LCC_OP0_RAM[2560];         /*          lcc_op0_ram */
    volatile uint8_t  Resv_49152[6144];
    volatile uint32_t LCC_OP1_RAM[2560];         /*          lcc_op1_ram */
    volatile uint8_t  Resv_65536[6144];
    volatile uint32_t LCC_OP2_RAM[2560];         /*          lcc_op2_ram */
    volatile uint8_t  Resv_81920[6144];
    volatile uint32_t LCC_OP3_RAM[2560];         /*          lcc_op3_ram */
    volatile uint8_t  Resv_98304[6144];
    volatile uint32_t LCC_OP4_RAM[2560];         /*          lcc_op4_ram */
    volatile uint8_t  Resv_114688[6144];
    volatile uint32_t DRCG_DISP_RAM[3072];       /*        drcg_disp_ram */
    volatile uint8_t  Resv_131072[4096];
    volatile uint32_t MF_LINE_RAM[4096];         /*          mf_line_ram */
    volatile uint8_t  Resv_163840[16384];
    volatile uint32_t SCA_BRC_RAM[8192];         /*          sca_brc_ram */
    volatile uint32_t SCA_BPCC_RAM[10240];       /*         sca_bpcc_ram */
} CSL_dmpac_sde_memRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_DMPAC_SDE_MEM_CS_HIST_RAM(CS_HIST_RAM)                                   (0x00000000U+((CS_HIST_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_SRB_S0_RAM(SRB_S0_RAM)                                     (0x00000400U+((SRB_S0_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_SRB_S1_RAM(SRB_S1_RAM)                                     (0x00000800U+((SRB_S1_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_SRB_L0_RAM(SRB_L0_RAM)                                     (0x00001000U+((SRB_L0_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_SRB_L1_RAM(SRB_L1_RAM)                                     (0x00001800U+((SRB_L1_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_SRB_L2_RAM(SRB_L2_RAM)                                     (0x00002000U+((SRB_L2_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_SRB_L3_RAM(SRB_L3_RAM)                                     (0x00002800U+((SRB_L3_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_SRB_L4_RAM(SRB_L4_RAM)                                     (0x00003000U+((SRB_L4_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_SRB_L5_RAM(SRB_L5_RAM)                                     (0x00003800U+((SRB_L5_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_SRB_L6_RAM(SRB_L6_RAM)                                     (0x00004000U+((SRB_L6_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_DRCG_FAST_LR_RAM(DRCG_FAST_LR_RAM)                         (0x00006000U+((DRCG_FAST_LR_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_LCC_OP0_RAM(LCC_OP0_RAM)                                   (0x00008000U+((LCC_OP0_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_LCC_OP1_RAM(LCC_OP1_RAM)                                   (0x0000C000U+((LCC_OP1_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_LCC_OP2_RAM(LCC_OP2_RAM)                                   (0x00010000U+((LCC_OP2_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_LCC_OP3_RAM(LCC_OP3_RAM)                                   (0x00014000U+((LCC_OP3_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_LCC_OP4_RAM(LCC_OP4_RAM)                                   (0x00018000U+((LCC_OP4_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_DRCG_DISP_RAM(DRCG_DISP_RAM)                               (0x0001C000U+((DRCG_DISP_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_MF_LINE_RAM(MF_LINE_RAM)                                   (0x00020000U+((MF_LINE_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_SCA_BRC_RAM(SCA_BRC_RAM)                                   (0x00028000U+((SCA_BRC_RAM)*0x4U))
#define CSL_DMPAC_SDE_MEM_SCA_BPCC_RAM(SCA_BPCC_RAM)                                 (0x00030000U+((SCA_BPCC_RAM)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* CS_HIST_RAM */

#define CSL_DMPAC_SDE_MEM_CS_HIST_RAM_RSVD_MASK                                      (0xFFE00000U)
#define CSL_DMPAC_SDE_MEM_CS_HIST_RAM_RSVD_SHIFT                                     (0x00000015U)
#define CSL_DMPAC_SDE_MEM_CS_HIST_RAM_RSVD_MAX                                       (0x000007FFU)

#define CSL_DMPAC_SDE_MEM_CS_HIST_RAM_DATA_MASK                                      (0x001FFFFFU)
#define CSL_DMPAC_SDE_MEM_CS_HIST_RAM_DATA_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_SDE_MEM_CS_HIST_RAM_DATA_MAX                                       (0x001FFFFFU)

/* SRB_S0_RAM */

#define CSL_DMPAC_SDE_MEM_SRB_S0_RAM_RSVD_MASK                                       (0xFF000000U)
#define CSL_DMPAC_SDE_MEM_SRB_S0_RAM_RSVD_SHIFT                                      (0x00000018U)
#define CSL_DMPAC_SDE_MEM_SRB_S0_RAM_RSVD_MAX                                        (0x000000FFU)

#define CSL_DMPAC_SDE_MEM_SRB_S0_RAM_DATA_MASK                                       (0x00FFFFFFU)
#define CSL_DMPAC_SDE_MEM_SRB_S0_RAM_DATA_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_SDE_MEM_SRB_S0_RAM_DATA_MAX                                        (0x00FFFFFFU)

/* SRB_S1_RAM */

#define CSL_DMPAC_SDE_MEM_SRB_S1_RAM_RSVD_MASK                                       (0xFF000000U)
#define CSL_DMPAC_SDE_MEM_SRB_S1_RAM_RSVD_SHIFT                                      (0x00000018U)
#define CSL_DMPAC_SDE_MEM_SRB_S1_RAM_RSVD_MAX                                        (0x000000FFU)

#define CSL_DMPAC_SDE_MEM_SRB_S1_RAM_DATA_MASK                                       (0x00FFFFFFU)
#define CSL_DMPAC_SDE_MEM_SRB_S1_RAM_DATA_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_SDE_MEM_SRB_S1_RAM_DATA_MAX                                        (0x00FFFFFFU)

/* SRB_L0_RAM */

#define CSL_DMPAC_SDE_MEM_SRB_L0_RAM_RSVD_MASK                                       (0xFF000000U)
#define CSL_DMPAC_SDE_MEM_SRB_L0_RAM_RSVD_SHIFT                                      (0x00000018U)
#define CSL_DMPAC_SDE_MEM_SRB_L0_RAM_RSVD_MAX                                        (0x000000FFU)

#define CSL_DMPAC_SDE_MEM_SRB_L0_RAM_DATA_MASK                                       (0x00FFFFFFU)
#define CSL_DMPAC_SDE_MEM_SRB_L0_RAM_DATA_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_SDE_MEM_SRB_L0_RAM_DATA_MAX                                        (0x00FFFFFFU)

/* SRB_L1_RAM */

#define CSL_DMPAC_SDE_MEM_SRB_L1_RAM_RSVD_MASK                                       (0xFF000000U)
#define CSL_DMPAC_SDE_MEM_SRB_L1_RAM_RSVD_SHIFT                                      (0x00000018U)
#define CSL_DMPAC_SDE_MEM_SRB_L1_RAM_RSVD_MAX                                        (0x000000FFU)

#define CSL_DMPAC_SDE_MEM_SRB_L1_RAM_DATA_MASK                                       (0x00FFFFFFU)
#define CSL_DMPAC_SDE_MEM_SRB_L1_RAM_DATA_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_SDE_MEM_SRB_L1_RAM_DATA_MAX                                        (0x00FFFFFFU)

/* SRB_L2_RAM */

#define CSL_DMPAC_SDE_MEM_SRB_L2_RAM_RSVD_MASK                                       (0xFF000000U)
#define CSL_DMPAC_SDE_MEM_SRB_L2_RAM_RSVD_SHIFT                                      (0x00000018U)
#define CSL_DMPAC_SDE_MEM_SRB_L2_RAM_RSVD_MAX                                        (0x000000FFU)

#define CSL_DMPAC_SDE_MEM_SRB_L2_RAM_DATA_MASK                                       (0x00FFFFFFU)
#define CSL_DMPAC_SDE_MEM_SRB_L2_RAM_DATA_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_SDE_MEM_SRB_L2_RAM_DATA_MAX                                        (0x00FFFFFFU)

/* SRB_L3_RAM */

#define CSL_DMPAC_SDE_MEM_SRB_L3_RAM_RSVD_MASK                                       (0xFF000000U)
#define CSL_DMPAC_SDE_MEM_SRB_L3_RAM_RSVD_SHIFT                                      (0x00000018U)
#define CSL_DMPAC_SDE_MEM_SRB_L3_RAM_RSVD_MAX                                        (0x000000FFU)

#define CSL_DMPAC_SDE_MEM_SRB_L3_RAM_DATA_MASK                                       (0x00FFFFFFU)
#define CSL_DMPAC_SDE_MEM_SRB_L3_RAM_DATA_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_SDE_MEM_SRB_L3_RAM_DATA_MAX                                        (0x00FFFFFFU)

/* SRB_L4_RAM */

#define CSL_DMPAC_SDE_MEM_SRB_L4_RAM_RSVD_MASK                                       (0xFF000000U)
#define CSL_DMPAC_SDE_MEM_SRB_L4_RAM_RSVD_SHIFT                                      (0x00000018U)
#define CSL_DMPAC_SDE_MEM_SRB_L4_RAM_RSVD_MAX                                        (0x000000FFU)

#define CSL_DMPAC_SDE_MEM_SRB_L4_RAM_DATA_MASK                                       (0x00FFFFFFU)
#define CSL_DMPAC_SDE_MEM_SRB_L4_RAM_DATA_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_SDE_MEM_SRB_L4_RAM_DATA_MAX                                        (0x00FFFFFFU)

/* SRB_L5_RAM */

#define CSL_DMPAC_SDE_MEM_SRB_L5_RAM_RSVD_MASK                                       (0xFF000000U)
#define CSL_DMPAC_SDE_MEM_SRB_L5_RAM_RSVD_SHIFT                                      (0x00000018U)
#define CSL_DMPAC_SDE_MEM_SRB_L5_RAM_RSVD_MAX                                        (0x000000FFU)

#define CSL_DMPAC_SDE_MEM_SRB_L5_RAM_DATA_MASK                                       (0x00FFFFFFU)
#define CSL_DMPAC_SDE_MEM_SRB_L5_RAM_DATA_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_SDE_MEM_SRB_L5_RAM_DATA_MAX                                        (0x00FFFFFFU)

/* SRB_L6_RAM */

#define CSL_DMPAC_SDE_MEM_SRB_L6_RAM_RSVD_MASK                                       (0xFF000000U)
#define CSL_DMPAC_SDE_MEM_SRB_L6_RAM_RSVD_SHIFT                                      (0x00000018U)
#define CSL_DMPAC_SDE_MEM_SRB_L6_RAM_RSVD_MAX                                        (0x000000FFU)

#define CSL_DMPAC_SDE_MEM_SRB_L6_RAM_DATA_MASK                                       (0x00FFFFFFU)
#define CSL_DMPAC_SDE_MEM_SRB_L6_RAM_DATA_SHIFT                                      (0x00000000U)
#define CSL_DMPAC_SDE_MEM_SRB_L6_RAM_DATA_MAX                                        (0x00FFFFFFU)

/* DRCG_FAST_LR_RAM */

#define CSL_DMPAC_SDE_MEM_DRCG_FAST_LR_RAM_DATA_MASK                                 (0xFFFFFFFFU)
#define CSL_DMPAC_SDE_MEM_DRCG_FAST_LR_RAM_DATA_SHIFT                                (0x00000000U)
#define CSL_DMPAC_SDE_MEM_DRCG_FAST_LR_RAM_DATA_MAX                                  (0xFFFFFFFFU)

/* LCC_OP0_RAM */

#define CSL_DMPAC_SDE_MEM_LCC_OP0_RAM_DATA_MASK                                      (0xFFFFFFFFU)
#define CSL_DMPAC_SDE_MEM_LCC_OP0_RAM_DATA_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_SDE_MEM_LCC_OP0_RAM_DATA_MAX                                       (0xFFFFFFFFU)

/* LCC_OP1_RAM */

#define CSL_DMPAC_SDE_MEM_LCC_OP1_RAM_DATA_MASK                                      (0xFFFFFFFFU)
#define CSL_DMPAC_SDE_MEM_LCC_OP1_RAM_DATA_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_SDE_MEM_LCC_OP1_RAM_DATA_MAX                                       (0xFFFFFFFFU)

/* LCC_OP2_RAM */

#define CSL_DMPAC_SDE_MEM_LCC_OP2_RAM_DATA_MASK                                      (0xFFFFFFFFU)
#define CSL_DMPAC_SDE_MEM_LCC_OP2_RAM_DATA_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_SDE_MEM_LCC_OP2_RAM_DATA_MAX                                       (0xFFFFFFFFU)

/* LCC_OP3_RAM */

#define CSL_DMPAC_SDE_MEM_LCC_OP3_RAM_DATA_MASK                                      (0xFFFFFFFFU)
#define CSL_DMPAC_SDE_MEM_LCC_OP3_RAM_DATA_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_SDE_MEM_LCC_OP3_RAM_DATA_MAX                                       (0xFFFFFFFFU)

/* LCC_OP4_RAM */

#define CSL_DMPAC_SDE_MEM_LCC_OP4_RAM_DATA_MASK                                      (0xFFFFFFFFU)
#define CSL_DMPAC_SDE_MEM_LCC_OP4_RAM_DATA_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_SDE_MEM_LCC_OP4_RAM_DATA_MAX                                       (0xFFFFFFFFU)

/* DRCG_DISP_RAM */

#define CSL_DMPAC_SDE_MEM_DRCG_DISP_RAM_RSVD_MASK                                    (0xFFF00000U)
#define CSL_DMPAC_SDE_MEM_DRCG_DISP_RAM_RSVD_SHIFT                                   (0x00000014U)
#define CSL_DMPAC_SDE_MEM_DRCG_DISP_RAM_RSVD_MAX                                     (0x00000FFFU)

#define CSL_DMPAC_SDE_MEM_DRCG_DISP_RAM_DATA_MASK                                    (0x000FFFFFU)
#define CSL_DMPAC_SDE_MEM_DRCG_DISP_RAM_DATA_SHIFT                                   (0x00000000U)
#define CSL_DMPAC_SDE_MEM_DRCG_DISP_RAM_DATA_MAX                                     (0x000FFFFFU)

/* MF_LINE_RAM */

#define CSL_DMPAC_SDE_MEM_MF_LINE_RAM_RSVD_MASK                                      (0xC0000000U)
#define CSL_DMPAC_SDE_MEM_MF_LINE_RAM_RSVD_SHIFT                                     (0x0000001EU)
#define CSL_DMPAC_SDE_MEM_MF_LINE_RAM_RSVD_MAX                                       (0x00000003U)

#define CSL_DMPAC_SDE_MEM_MF_LINE_RAM_DATA_MASK                                      (0x3FFFFFFFU)
#define CSL_DMPAC_SDE_MEM_MF_LINE_RAM_DATA_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_SDE_MEM_MF_LINE_RAM_DATA_MAX                                       (0x3FFFFFFFU)

/* SCA_BRC_RAM */

#define CSL_DMPAC_SDE_MEM_SCA_BRC_RAM_DATA_MASK                                      (0xFFFFFFFFU)
#define CSL_DMPAC_SDE_MEM_SCA_BRC_RAM_DATA_SHIFT                                     (0x00000000U)
#define CSL_DMPAC_SDE_MEM_SCA_BRC_RAM_DATA_MAX                                       (0xFFFFFFFFU)

/* SCA_BPCC_RAM */

#define CSL_DMPAC_SDE_MEM_SCA_BPCC_RAM_DATA_MASK                                     (0xFFFFFFFFU)
#define CSL_DMPAC_SDE_MEM_SCA_BPCC_RAM_DATA_SHIFT                                    (0x00000000U)
#define CSL_DMPAC_SDE_MEM_SCA_BPCC_RAM_DATA_MAX                                      (0xFFFFFFFFU)

#ifdef __cplusplus
}
#endif
#endif
