{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519590773464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519590773471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 25 14:32:53 2018 " "Processing started: Sun Feb 25 14:32:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519590773471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590773471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HELEN -c HELEN " "Command: quartus_map --read_settings_files=on --write_settings_files=off HELEN -c HELEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590773471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519590777142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519590777142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/helen.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/helen.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen " "Found entity 1: helen" {  } { { "helen/synthesis/helen.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/helen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "helen/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "helen/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_irq_mapper " "Found entity 1: helen_irq_mapper" {  } { { "helen/synthesis/submodules/helen_irq_mapper.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0 " "Found entity 1: helen_mm_interconnect_0" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: helen_mm_interconnect_0_avalon_st_adapter_007" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_avalon_st_adapter " "Found entity 1: helen_mm_interconnect_0_avalon_st_adapter" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "helen/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "helen/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "helen/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "helen/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "helen/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "helen/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_rsp_mux_001 " "Found entity 1: helen_mm_interconnect_0_rsp_mux_001" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "helen/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799535 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "helen/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_rsp_mux " "Found entity 1: helen_mm_interconnect_0_rsp_mux" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_rsp_demux_005 " "Found entity 1: helen_mm_interconnect_0_rsp_demux_005" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_rsp_demux_003 " "Found entity 1: helen_mm_interconnect_0_rsp_demux_003" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_rsp_demux " "Found entity 1: helen_mm_interconnect_0_rsp_demux" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_cmd_mux_003 " "Found entity 1: helen_mm_interconnect_0_cmd_mux_003" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_cmd_mux " "Found entity 1: helen_mm_interconnect_0_cmd_mux" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_cmd_demux_001 " "Found entity 1: helen_mm_interconnect_0_cmd_demux_001" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_cmd_demux " "Found entity 1: helen_mm_interconnect_0_cmd_demux" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799636 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799636 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799636 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799636 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519590799650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "helen/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "helen/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519590799671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "helen/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "helen/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "helen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel helen_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519590799700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel helen_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519590799701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_router_009_default_decode " "Found entity 1: helen_mm_interconnect_0_router_009_default_decode" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799705 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_mm_interconnect_0_router_009 " "Found entity 2: helen_mm_interconnect_0_router_009" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel helen_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519590799711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel helen_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519590799712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_router_005_default_decode " "Found entity 1: helen_mm_interconnect_0_router_005_default_decode" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799717 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_mm_interconnect_0_router_005 " "Found entity 2: helen_mm_interconnect_0_router_005" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel helen_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519590799721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel helen_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519590799722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_router_002_default_decode " "Found entity 1: helen_mm_interconnect_0_router_002_default_decode" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799726 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_mm_interconnect_0_router_002 " "Found entity 2: helen_mm_interconnect_0_router_002" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel helen_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519590799730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel helen_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519590799731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_router_001_default_decode " "Found entity 1: helen_mm_interconnect_0_router_001_default_decode" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799734 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_mm_interconnect_0_router_001 " "Found entity 2: helen_mm_interconnect_0_router_001" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel helen_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519590799738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel helen_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519590799738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_router_default_decode " "Found entity 1: helen_mm_interconnect_0_router_default_decode" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799744 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_mm_interconnect_0_router " "Found entity 2: helen_mm_interconnect_0_router" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "helen/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "helen/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "helen/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "helen/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "helen/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file helen/synthesis/submodules/helen_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_uart_tx " "Found entity 1: helen_uart_tx" {  } { { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799801 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_uart_rx_stimulus_source " "Found entity 2: helen_uart_rx_stimulus_source" {  } { { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799801 ""} { "Info" "ISGN_ENTITY_NAME" "3 helen_uart_rx " "Found entity 3: helen_uart_rx" {  } { { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799801 ""} { "Info" "ISGN_ENTITY_NAME" "4 helen_uart_regs " "Found entity 4: helen_uart_regs" {  } { { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799801 ""} { "Info" "ISGN_ENTITY_NAME" "5 helen_uart " "Found entity 5: helen_uart" {  } { { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_sysid_qsys_0 " "Found entity 1: helen_sysid_qsys_0" {  } { { "helen/synthesis/submodules/helen_sysid_qsys_0.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_sdram_input_efifo_module " "Found entity 1: helen_sdram_input_efifo_module" {  } { { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799822 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_sdram " "Found entity 2: helen_sdram" {  } { { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799822 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "helen_sdram_test_component.v(236) " "Verilog HDL warning at helen_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "helen/synthesis/submodules/helen_sdram_test_component.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1519590799827 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "helen_sdram_test_component.v(237) " "Verilog HDL warning at helen_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "helen/synthesis/submodules/helen_sdram_test_component.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1519590799827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_sdram_test_component_ram_module " "Found entity 1: helen_sdram_test_component_ram_module" {  } { { "helen/synthesis/submodules/helen_sdram_test_component.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799830 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_sdram_test_component " "Found entity 2: helen_sdram_test_component" {  } { { "helen/synthesis/submodules/helen_sdram_test_component.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_onchip.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_onchip.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_onchip " "Found entity 1: helen_onchip" {  } { { "helen/synthesis/submodules/helen_onchip.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_onchip.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios " "Found entity 1: helen_nios" {  } { { "helen/synthesis/submodules/helen_nios.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file helen/synthesis/submodules/helen_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_cpu_register_bank_a_module " "Found entity 1: helen_nios_cpu_register_bank_a_module" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_nios_cpu_register_bank_b_module " "Found entity 2: helen_nios_cpu_register_bank_b_module" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "3 helen_nios_cpu_nios2_oci_debug " "Found entity 3: helen_nios_cpu_nios2_oci_debug" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "4 helen_nios_cpu_nios2_oci_break " "Found entity 4: helen_nios_cpu_nios2_oci_break" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "5 helen_nios_cpu_nios2_oci_xbrk " "Found entity 5: helen_nios_cpu_nios2_oci_xbrk" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "6 helen_nios_cpu_nios2_oci_dbrk " "Found entity 6: helen_nios_cpu_nios2_oci_dbrk" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "7 helen_nios_cpu_nios2_oci_itrace " "Found entity 7: helen_nios_cpu_nios2_oci_itrace" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "8 helen_nios_cpu_nios2_oci_td_mode " "Found entity 8: helen_nios_cpu_nios2_oci_td_mode" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "9 helen_nios_cpu_nios2_oci_dtrace " "Found entity 9: helen_nios_cpu_nios2_oci_dtrace" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "10 helen_nios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: helen_nios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "11 helen_nios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: helen_nios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "12 helen_nios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: helen_nios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "13 helen_nios_cpu_nios2_oci_fifo " "Found entity 13: helen_nios_cpu_nios2_oci_fifo" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "14 helen_nios_cpu_nios2_oci_pib " "Found entity 14: helen_nios_cpu_nios2_oci_pib" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "15 helen_nios_cpu_nios2_oci_im " "Found entity 15: helen_nios_cpu_nios2_oci_im" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "16 helen_nios_cpu_nios2_performance_monitors " "Found entity 16: helen_nios_cpu_nios2_performance_monitors" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "17 helen_nios_cpu_nios2_avalon_reg " "Found entity 17: helen_nios_cpu_nios2_avalon_reg" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "18 helen_nios_cpu_ociram_sp_ram_module " "Found entity 18: helen_nios_cpu_ociram_sp_ram_module" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "19 helen_nios_cpu_nios2_ocimem " "Found entity 19: helen_nios_cpu_nios2_ocimem" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "20 helen_nios_cpu_nios2_oci " "Found entity 20: helen_nios_cpu_nios2_oci" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""} { "Info" "ISGN_ENTITY_NAME" "21 helen_nios_cpu " "Found entity 21: helen_nios_cpu" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_cpu_debug_slave_sysclk " "Found entity 1: helen_nios_cpu_debug_slave_sysclk" {  } { { "helen/synthesis/submodules/helen_nios_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_cpu_debug_slave_tck " "Found entity 1: helen_nios_cpu_debug_slave_tck" {  } { { "helen/synthesis/submodules/helen_nios_cpu_debug_slave_tck.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_cpu_debug_slave_wrapper " "Found entity 1: helen_nios_cpu_debug_slave_wrapper" {  } { { "helen/synthesis/submodules/helen_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_cpu_test_bench " "Found entity 1: helen_nios_cpu_test_bench" {  } { { "helen/synthesis/submodules/helen_nios_cpu_test_bench.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_led.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_led " "Found entity 1: helen_led" {  } { { "helen/synthesis/submodules/helen_led.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file helen/synthesis/submodules/helen_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_jtag_uart_0_sim_scfifo_w " "Found entity 1: helen_jtag_uart_0_sim_scfifo_w" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799968 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_jtag_uart_0_scfifo_w " "Found entity 2: helen_jtag_uart_0_scfifo_w" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799968 ""} { "Info" "ISGN_ENTITY_NAME" "3 helen_jtag_uart_0_sim_scfifo_r " "Found entity 3: helen_jtag_uart_0_sim_scfifo_r" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799968 ""} { "Info" "ISGN_ENTITY_NAME" "4 helen_jtag_uart_0_scfifo_r " "Found entity 4: helen_jtag_uart_0_scfifo_r" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799968 ""} { "Info" "ISGN_ENTITY_NAME" "5 helen_jtag_uart_0 " "Found entity 5: helen_jtag_uart_0" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_flash.v 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_flash_sub " "Found entity 1: helen_flash_sub" {  } { { "helen/synthesis/submodules/helen_flash.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_flash.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799981 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_flash " "Found entity 2: helen_flash" {  } { { "helen/synthesis/submodules/helen_flash.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_flash.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file helen/synthesis/submodules/helen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_altpll_dffpipe_l2c " "Found entity 1: helen_altpll_dffpipe_l2c" {  } { { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_altpll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799993 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_altpll_stdsync_sv6 " "Found entity 2: helen_altpll_stdsync_sv6" {  } { { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_altpll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799993 ""} { "Info" "ISGN_ENTITY_NAME" "3 helen_altpll_altpll_8ra2 " "Found entity 3: helen_altpll_altpll_8ra2" {  } { { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_altpll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799993 ""} { "Info" "ISGN_ENTITY_NAME" "4 helen_altpll " "Found entity 4: helen_altpll" {  } { { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_altpll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590799993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590799993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "helen/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590800007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590800007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_adc " "Found entity 1: helen_adc" {  } { { "helen/synthesis/submodules/helen_adc.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_adc.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590800019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590800019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "C:/Users/smw0025/Documents/HELEN/QuartusPrime/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590800023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590800023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590800031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590800031 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "helen_flash.v(402) " "Verilog HDL or VHDL warning at helen_flash.v(402): conditional expression evaluates to a constant" {  } { { "helen/synthesis/submodules/helen_flash.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_flash.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1519590800042 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "helen_sdram.v(318) " "Verilog HDL or VHDL warning at helen_sdram.v(318): conditional expression evaluates to a constant" {  } { { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1519590800070 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "helen_sdram.v(328) " "Verilog HDL or VHDL warning at helen_sdram.v(328): conditional expression evaluates to a constant" {  } { { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1519590800070 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "helen_sdram.v(338) " "Verilog HDL or VHDL warning at helen_sdram.v(338): conditional expression evaluates to a constant" {  } { { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1519590800070 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "helen_sdram.v(682) " "Verilog HDL or VHDL warning at helen_sdram.v(682): conditional expression evaluates to a constant" {  } { { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1519590800072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519590800377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen helen:inst " "Elaborating entity \"helen\" for hierarchy \"helen:inst\"" {  } { { "top.bdf" "inst" { Schematic "C:/Users/smw0025/Documents/HELEN/QuartusPrime/top.bdf" { { 184 536 920 848 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590800407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_adc helen:inst\|helen_adc:adc " "Elaborating entity \"helen_adc\" for hierarchy \"helen:inst\|helen_adc:adc\"" {  } { { "helen/synthesis/helen.v" "adc" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/helen.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590800486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "helen/synthesis/submodules/helen_adc.v" "ADC_CTRL" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_adc.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590800530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_altpll helen:inst\|helen_altpll:altpll " "Elaborating entity \"helen_altpll\" for hierarchy \"helen:inst\|helen_altpll:altpll\"" {  } { { "helen/synthesis/helen.v" "altpll" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/helen.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590800594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_altpll_stdsync_sv6 helen:inst\|helen_altpll:altpll\|helen_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"helen_altpll_stdsync_sv6\" for hierarchy \"helen:inst\|helen_altpll:altpll\|helen_altpll_stdsync_sv6:stdsync2\"" {  } { { "helen/synthesis/submodules/helen_altpll.v" "stdsync2" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_altpll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590800623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_altpll_dffpipe_l2c helen:inst\|helen_altpll:altpll\|helen_altpll_stdsync_sv6:stdsync2\|helen_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"helen_altpll_dffpipe_l2c\" for hierarchy \"helen:inst\|helen_altpll:altpll\|helen_altpll_stdsync_sv6:stdsync2\|helen_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "helen/synthesis/submodules/helen_altpll.v" "dffpipe3" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_altpll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590800654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_altpll_altpll_8ra2 helen:inst\|helen_altpll:altpll\|helen_altpll_altpll_8ra2:sd1 " "Elaborating entity \"helen_altpll_altpll_8ra2\" for hierarchy \"helen:inst\|helen_altpll:altpll\|helen_altpll_altpll_8ra2:sd1\"" {  } { { "helen/synthesis/submodules/helen_altpll.v" "sd1" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_altpll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590800680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_flash helen:inst\|helen_flash:flash " "Elaborating entity \"helen_flash\" for hierarchy \"helen:inst\|helen_flash:flash\"" {  } { { "helen/synthesis/helen.v" "flash" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/helen.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590800711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_flash_sub helen:inst\|helen_flash:flash\|helen_flash_sub:the_helen_flash_sub " "Elaborating entity \"helen_flash_sub\" for hierarchy \"helen:inst\|helen_flash:flash\|helen_flash_sub:the_helen_flash_sub\"" {  } { { "helen/synthesis/submodules/helen_flash.v" "the_helen_flash_sub" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_flash.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590800743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram helen:inst\|helen_flash:flash\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"helen:inst\|helen_flash:flash\|altsyncram:the_boot_copier_rom\"" {  } { { "helen/synthesis/submodules/helen_flash.v" "the_boot_copier_rom" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_flash.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590800930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_flash:flash\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"helen:inst\|helen_flash:flash\|altsyncram:the_boot_copier_rom\"" {  } { { "helen/synthesis/submodules/helen_flash.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_flash.v" 551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590800958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_flash:flash\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"helen:inst\|helen_flash:flash\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590800959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file helen_flash_boot_rom.hex " "Parameter \"init_file\" = \"helen_flash_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590800959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590800959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590800959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590800959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590800959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590800959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590800959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590800959 ""}  } { { "helen/synthesis/submodules/helen_flash.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_flash.v" 551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519590800959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4841 " "Found entity 1: altsyncram_4841" {  } { { "db/altsyncram_4841.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/altsyncram_4841.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590801062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590801062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4841 helen:inst\|helen_flash:flash\|altsyncram:the_boot_copier_rom\|altsyncram_4841:auto_generated " "Elaborating entity \"altsyncram_4841\" for hierarchy \"helen:inst\|helen_flash:flash\|altsyncram:the_boot_copier_rom\|altsyncram_4841:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590801066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_jtag_uart_0 helen:inst\|helen_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"helen_jtag_uart_0\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\"" {  } { { "helen/synthesis/helen.v" "jtag_uart_0" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/helen.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590801408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_jtag_uart_0_scfifo_w helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w " "Elaborating entity \"helen_jtag_uart_0_scfifo_w\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\"" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "the_helen_jtag_uart_0_scfifo_w" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590801450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "wfifo" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590801886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590801911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590801911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590801911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590801911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590801911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590801911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590801911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590801911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590801911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590801911 ""}  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519590801911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590802025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590802025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590802032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590802071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590802071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590802079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590802124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590802124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590802131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590802243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590802243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590802255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590802363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590802363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590802371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590802494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590802494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590802505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_jtag_uart_0_scfifo_r helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r " "Elaborating entity \"helen_jtag_uart_0_scfifo_r\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r\"" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "the_helen_jtag_uart_0_scfifo_r" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590802588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "helen_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590803210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590803261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590803261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590803261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590803261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590803261 ""}  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519590803261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590804133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590804149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590804195 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590804228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_led helen:inst\|helen_led:led " "Elaborating entity \"helen_led\" for hierarchy \"helen:inst\|helen_led:led\"" {  } { { "helen/synthesis/helen.v" "led" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/helen.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590804257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios helen:inst\|helen_nios:nios " "Elaborating entity \"helen_nios\" for hierarchy \"helen:inst\|helen_nios:nios\"" {  } { { "helen/synthesis/helen.v" "nios" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/helen.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590804293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu " "Elaborating entity \"helen_nios_cpu\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\"" {  } { { "helen/synthesis/submodules/helen_nios.v" "cpu" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590804350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_test_bench helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_test_bench:the_helen_nios_cpu_test_bench " "Elaborating entity \"helen_nios_cpu_test_bench\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_test_bench:the_helen_nios_cpu_test_bench\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_test_bench" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590804599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_register_bank_a_module helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a " "Elaborating entity \"helen_nios_cpu_register_bank_a_module\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "helen_nios_cpu_register_bank_a" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590804634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_altsyncram" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590804673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590804698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590804699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590804699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590804699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590804699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590804699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590804699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590804699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590804699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590804699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590804699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590804699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590804699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590804699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590804699 ""}  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519590804699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590804803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590804803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590804810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_register_bank_b_module helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_register_bank_b_module:helen_nios_cpu_register_bank_b " "Elaborating entity \"helen_nios_cpu_register_bank_b_module\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_register_bank_b_module:helen_nios_cpu_register_bank_b\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "helen_nios_cpu_register_bank_b" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590804885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_nios2_oci helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci " "Elaborating entity \"helen_nios_cpu_nios2_oci\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_nios2_oci" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590804959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_nios2_oci_debug helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug " "Elaborating entity \"helen_nios_cpu_nios2_oci_debug\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_nios2_oci_debug" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590805121 ""}  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519590805121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_nios2_oci_break helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_break:the_helen_nios_cpu_nios2_oci_break " "Elaborating entity \"helen_nios_cpu_nios2_oci_break\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_break:the_helen_nios_cpu_nios2_oci_break\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_nios2_oci_break" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_nios2_oci_xbrk helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_xbrk:the_helen_nios_cpu_nios2_oci_xbrk " "Elaborating entity \"helen_nios_cpu_nios2_oci_xbrk\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_xbrk:the_helen_nios_cpu_nios2_oci_xbrk\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_nios2_oci_xbrk" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_nios2_oci_dbrk helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_dbrk:the_helen_nios_cpu_nios2_oci_dbrk " "Elaborating entity \"helen_nios_cpu_nios2_oci_dbrk\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_dbrk:the_helen_nios_cpu_nios2_oci_dbrk\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_nios2_oci_dbrk" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_nios2_oci_itrace helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_itrace:the_helen_nios_cpu_nios2_oci_itrace " "Elaborating entity \"helen_nios_cpu_nios2_oci_itrace\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_itrace:the_helen_nios_cpu_nios2_oci_itrace\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_nios2_oci_itrace" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_nios2_oci_dtrace helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_dtrace:the_helen_nios_cpu_nios2_oci_dtrace " "Elaborating entity \"helen_nios_cpu_nios2_oci_dtrace\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_dtrace:the_helen_nios_cpu_nios2_oci_dtrace\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_nios2_oci_dtrace" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_nios2_oci_td_mode helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_dtrace:the_helen_nios_cpu_nios2_oci_dtrace\|helen_nios_cpu_nios2_oci_td_mode:helen_nios_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"helen_nios_cpu_nios2_oci_td_mode\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_dtrace:the_helen_nios_cpu_nios2_oci_dtrace\|helen_nios_cpu_nios2_oci_td_mode:helen_nios_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "helen_nios_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_nios2_oci_fifo helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_fifo:the_helen_nios_cpu_nios2_oci_fifo " "Elaborating entity \"helen_nios_cpu_nios2_oci_fifo\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_fifo:the_helen_nios_cpu_nios2_oci_fifo\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_nios2_oci_fifo" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_nios2_oci_compute_input_tm_cnt helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_fifo:the_helen_nios_cpu_nios2_oci_fifo\|helen_nios_cpu_nios2_oci_compute_input_tm_cnt:the_helen_nios_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"helen_nios_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_fifo:the_helen_nios_cpu_nios2_oci_fifo\|helen_nios_cpu_nios2_oci_compute_input_tm_cnt:the_helen_nios_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_nios2_oci_fifo_wrptr_inc helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_fifo:the_helen_nios_cpu_nios2_oci_fifo\|helen_nios_cpu_nios2_oci_fifo_wrptr_inc:the_helen_nios_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"helen_nios_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_fifo:the_helen_nios_cpu_nios2_oci_fifo\|helen_nios_cpu_nios2_oci_fifo_wrptr_inc:the_helen_nios_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_nios2_oci_fifo_cnt_inc helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_fifo:the_helen_nios_cpu_nios2_oci_fifo\|helen_nios_cpu_nios2_oci_fifo_cnt_inc:the_helen_nios_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"helen_nios_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_fifo:the_helen_nios_cpu_nios2_oci_fifo\|helen_nios_cpu_nios2_oci_fifo_cnt_inc:the_helen_nios_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_nios2_oci_pib helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_pib:the_helen_nios_cpu_nios2_oci_pib " "Elaborating entity \"helen_nios_cpu_nios2_oci_pib\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_pib:the_helen_nios_cpu_nios2_oci_pib\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_nios2_oci_pib" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_nios2_oci_im helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_im:the_helen_nios_cpu_nios2_oci_im " "Elaborating entity \"helen_nios_cpu_nios2_oci_im\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_im:the_helen_nios_cpu_nios2_oci_im\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_nios2_oci_im" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_nios2_avalon_reg helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_avalon_reg:the_helen_nios_cpu_nios2_avalon_reg " "Elaborating entity \"helen_nios_cpu_nios2_avalon_reg\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_avalon_reg:the_helen_nios_cpu_nios2_avalon_reg\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_nios2_avalon_reg" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_nios2_ocimem helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_ocimem:the_helen_nios_cpu_nios2_ocimem " "Elaborating entity \"helen_nios_cpu_nios2_ocimem\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_ocimem:the_helen_nios_cpu_nios2_ocimem\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_nios2_ocimem" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_ociram_sp_ram_module helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_ocimem:the_helen_nios_cpu_nios2_ocimem\|helen_nios_cpu_ociram_sp_ram_module:helen_nios_cpu_ociram_sp_ram " "Elaborating entity \"helen_nios_cpu_ociram_sp_ram_module\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_ocimem:the_helen_nios_cpu_nios2_ocimem\|helen_nios_cpu_ociram_sp_ram_module:helen_nios_cpu_ociram_sp_ram\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "helen_nios_cpu_ociram_sp_ram" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_ocimem:the_helen_nios_cpu_nios2_ocimem\|helen_nios_cpu_ociram_sp_ram_module:helen_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_ocimem:the_helen_nios_cpu_nios2_ocimem\|helen_nios_cpu_ociram_sp_ram_module:helen_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_altsyncram" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_ocimem:the_helen_nios_cpu_nios2_ocimem\|helen_nios_cpu_ociram_sp_ram_module:helen_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_ocimem:the_helen_nios_cpu_nios2_ocimem\|helen_nios_cpu_ociram_sp_ram_module:helen_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590805953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_ocimem:the_helen_nios_cpu_nios2_ocimem\|helen_nios_cpu_ociram_sp_ram_module:helen_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_ocimem:the_helen_nios_cpu_nios2_ocimem\|helen_nios_cpu_ociram_sp_ram_module:helen_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590805953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590805953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590805953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590805953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590805953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590805953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590805953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590805953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590805953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590805953 ""}  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519590805953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590806071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590806071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_ocimem:the_helen_nios_cpu_nios2_ocimem\|helen_nios_cpu_ociram_sp_ram_module:helen_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_ocimem:the_helen_nios_cpu_nios2_ocimem\|helen_nios_cpu_ociram_sp_ram_module:helen_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590806079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_debug_slave_wrapper helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper " "Elaborating entity \"helen_nios_cpu_debug_slave_wrapper\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu.v" "the_helen_nios_cpu_debug_slave_wrapper" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590806141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_debug_slave_tck helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck " "Elaborating entity \"helen_nios_cpu_debug_slave_tck\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu_debug_slave_wrapper.v" "the_helen_nios_cpu_debug_slave_tck" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590806181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_cpu_debug_slave_sysclk helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_sysclk:the_helen_nios_cpu_debug_slave_sysclk " "Elaborating entity \"helen_nios_cpu_debug_slave_sysclk\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_sysclk:the_helen_nios_cpu_debug_slave_sysclk\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu_debug_slave_wrapper.v" "the_helen_nios_cpu_debug_slave_sysclk" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590806302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_cpu_debug_slave_phy\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu_debug_slave_wrapper.v" "helen_nios_cpu_debug_slave_phy" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590806462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_cpu_debug_slave_phy\"" {  } { { "helen/synthesis/submodules/helen_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590806484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_cpu_debug_slave_phy " "Instantiated megafunction \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590806484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590806484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590806484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590806484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590806484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590806484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590806484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590806484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590806484 ""}  } { { "helen/synthesis/submodules/helen_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519590806484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590806496 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "helen/synthesis/submodules/helen_nios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590806516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590806684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"helen:inst\|helen_nios:nios\|helen_nios_cpu:cpu\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590806967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_onchip helen:inst\|helen_onchip:onchip " "Elaborating entity \"helen_onchip\" for hierarchy \"helen:inst\|helen_onchip:onchip\"" {  } { { "helen/synthesis/helen.v" "onchip" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/helen.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590807069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram helen:inst\|helen_onchip:onchip\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"helen:inst\|helen_onchip:onchip\|altsyncram:the_altsyncram\"" {  } { { "helen/synthesis/submodules/helen_onchip.v" "the_altsyncram" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_onchip.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590807110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_onchip:onchip\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"helen:inst\|helen_onchip:onchip\|altsyncram:the_altsyncram\"" {  } { { "helen/synthesis/submodules/helen_onchip.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_onchip.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590807155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_onchip:onchip\|altsyncram:the_altsyncram " "Instantiated megafunction \"helen:inst\|helen_onchip:onchip\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590807156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file helen_onchip.hex " "Parameter \"init_file\" = \"helen_onchip.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590807156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590807156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590807156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590807156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590807156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590807156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590807156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590807156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590807156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590807156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590807156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519590807156 ""}  } { { "helen/synthesis/submodules/helen_onchip.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_onchip.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519590807156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0g1 " "Found entity 1: altsyncram_m0g1" {  } { { "db/altsyncram_m0g1.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/altsyncram_m0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590807278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590807278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m0g1 helen:inst\|helen_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_m0g1:auto_generated " "Elaborating entity \"altsyncram_m0g1\" for hierarchy \"helen:inst\|helen_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_m0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590807282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_sdram helen:inst\|helen_sdram:sdram " "Elaborating entity \"helen_sdram\" for hierarchy \"helen:inst\|helen_sdram:sdram\"" {  } { { "helen/synthesis/helen.v" "sdram" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/helen.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590807857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_sdram_input_efifo_module helen:inst\|helen_sdram:sdram\|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module " "Elaborating entity \"helen_sdram_input_efifo_module\" for hierarchy \"helen:inst\|helen_sdram:sdram\|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module\"" {  } { { "helen/synthesis/submodules/helen_sdram.v" "the_helen_sdram_input_efifo_module" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590808007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_sysid_qsys_0 helen:inst\|helen_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"helen_sysid_qsys_0\" for hierarchy \"helen:inst\|helen_sysid_qsys_0:sysid_qsys_0\"" {  } { { "helen/synthesis/helen.v" "sysid_qsys_0" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/helen.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590808057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_uart helen:inst\|helen_uart:uart " "Elaborating entity \"helen_uart\" for hierarchy \"helen:inst\|helen_uart:uart\"" {  } { { "helen/synthesis/helen.v" "uart" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/helen.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590808107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_uart_tx helen:inst\|helen_uart:uart\|helen_uart_tx:the_helen_uart_tx " "Elaborating entity \"helen_uart_tx\" for hierarchy \"helen:inst\|helen_uart:uart\|helen_uart_tx:the_helen_uart_tx\"" {  } { { "helen/synthesis/submodules/helen_uart.v" "the_helen_uart_tx" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590808148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_uart_rx helen:inst\|helen_uart:uart\|helen_uart_rx:the_helen_uart_rx " "Elaborating entity \"helen_uart_rx\" for hierarchy \"helen:inst\|helen_uart:uart\|helen_uart_rx:the_helen_uart_rx\"" {  } { { "helen/synthesis/submodules/helen_uart.v" "the_helen_uart_rx" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590808188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_uart_rx_stimulus_source helen:inst\|helen_uart:uart\|helen_uart_rx:the_helen_uart_rx\|helen_uart_rx_stimulus_source:the_helen_uart_rx_stimulus_source " "Elaborating entity \"helen_uart_rx_stimulus_source\" for hierarchy \"helen:inst\|helen_uart:uart\|helen_uart_rx:the_helen_uart_rx\|helen_uart_rx_stimulus_source:the_helen_uart_rx_stimulus_source\"" {  } { { "helen/synthesis/submodules/helen_uart.v" "the_helen_uart_rx_stimulus_source" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590808231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_uart_regs helen:inst\|helen_uart:uart\|helen_uart_regs:the_helen_uart_regs " "Elaborating entity \"helen_uart_regs\" for hierarchy \"helen:inst\|helen_uart:uart\|helen_uart_regs:the_helen_uart_regs\"" {  } { { "helen/synthesis/submodules/helen_uart.v" "the_helen_uart_regs" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590808278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"helen_mm_interconnect_0\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\"" {  } { { "helen/synthesis/helen.v" "mm_interconnect_0" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/helen.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590808328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "nios_data_master_translator" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_adc_slave_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "adc_adc_slave_translator" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "nios_debug_mem_slave_translator" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flash_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flash_epcs_control_port_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "flash_epcs_control_port_translator" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_pll_slave_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "altpll_pll_slave_translator" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_s1_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "onchip_s1_translator" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "nios_data_master_agent" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "adc_adc_slave_agent" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "helen/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "adc_adc_slave_agent_rsp_fifo" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590809950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "altpll_pll_slave_agent_rdata_fifo" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 2513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590810153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 2722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590810238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "helen/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590810299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 2763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590810361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 2804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590810547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router:router " "Elaborating entity \"helen_mm_interconnect_0_router\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router:router\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "router" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590810655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_default_decode helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router:router\|helen_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"helen_mm_interconnect_0_router_default_decode\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router:router\|helen_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590810725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_001 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"helen_mm_interconnect_0_router_001\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_001:router_001\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "router_001" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590810762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_001_default_decode helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_001:router_001\|helen_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"helen_mm_interconnect_0_router_001_default_decode\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_001:router_001\|helen_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590810823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_002 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"helen_mm_interconnect_0_router_002\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_002:router_002\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "router_002" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590810858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_002_default_decode helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_002:router_002\|helen_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"helen_mm_interconnect_0_router_002_default_decode\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_002:router_002\|helen_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590810901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_005 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"helen_mm_interconnect_0_router_005\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_005:router_005\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "router_005" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590810981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_005_default_decode helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_005:router_005\|helen_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"helen_mm_interconnect_0_router_005_default_decode\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_005:router_005\|helen_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590811020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_009 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"helen_mm_interconnect_0_router_009\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_009:router_009\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "router_009" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590811115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_009_default_decode helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_009:router_009\|helen_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"helen_mm_interconnect_0_router_009_default_decode\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_009:router_009\|helen_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590811154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590811221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590811258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_cmd_demux helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"helen_mm_interconnect_0_cmd_demux\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590811305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_cmd_demux_001 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"helen_mm_interconnect_0_cmd_demux_001\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590811361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_cmd_mux helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"helen_mm_interconnect_0_cmd_mux\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590811404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_cmd_mux_003 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"helen_mm_interconnect_0_cmd_mux_003\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590811455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590811521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "helen/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590811554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_rsp_demux helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"helen_mm_interconnect_0_rsp_demux\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590811691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_rsp_demux_003 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"helen_mm_interconnect_0_rsp_demux_003\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590811748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_rsp_demux_005 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"helen_mm_interconnect_0_rsp_demux_005\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590811790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_rsp_mux helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"helen_mm_interconnect_0_rsp_mux\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590811858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590811998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "helen/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590812031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_rsp_mux_001 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"helen_mm_interconnect_0_rsp_mux_001\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590812065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590812128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "helen/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590812163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590812198 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "helen/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519590812212 "|top|helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "helen/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519590812215 "|top|helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "helen/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519590812215 "|top|helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590812331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "crosser" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590812431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590812479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "helen/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590812632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_avalon_st_adapter helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"helen_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590812714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590812752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_avalon_st_adapter_007 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 " "Elaborating entity \"helen_mm_interconnect_0_avalon_st_adapter_007\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "avalon_st_adapter_007" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590812857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0 " "Elaborating entity \"helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007.v" "error_adapter_0" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590812887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_irq_mapper helen:inst\|helen_irq_mapper:irq_mapper " "Elaborating entity \"helen_irq_mapper\" for hierarchy \"helen:inst\|helen_irq_mapper:irq_mapper\"" {  } { { "helen/synthesis/helen.v" "irq_mapper" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/helen.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590812942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller helen:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"helen:inst\|altera_reset_controller:rst_controller\"" {  } { { "helen/synthesis/helen.v" "rst_controller" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/helen.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590812998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer helen:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"helen:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "helen/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590813037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer helen:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"helen:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "helen/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590813087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller helen:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"helen:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "helen/synthesis/helen.v" "rst_controller_001" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/helen.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590813147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o124 " "Found entity 1: altsyncram_o124" {  } { { "db/altsyncram_o124.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/altsyncram_o124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590818307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590818307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590818782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590818782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590819078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590819078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590819460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590819460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590819806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590819806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590819922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590819922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590820177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590820177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590820310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590820310 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590820897 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1519590821230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.02.25.14:33:50 Progress: Loading slde6b69bbc/alt_sld_fab_wrapper_hw.tcl " "2018.02.25.14:33:50 Progress: Loading slde6b69bbc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590830662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590835587 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590835967 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590838455 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590838708 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590838977 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590839266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590839279 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590839295 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1519590840071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde6b69bbc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde6b69bbc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde6b69bbc/alt_sld_fab.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/ip/slde6b69bbc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590840449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590840449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590840672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590840672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590840692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590840692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590840817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590840817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590841011 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590841011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590841011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519590841166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590841166 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "helen/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1519590847052 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1519590847052 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1519590852013 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "helen/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_up_avalon_adv_adc.v" 28 -1 0 } } { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_sdram.v" 442 -1 0 } } { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_uart.v" 44 -1 0 } } { "helen/synthesis/submodules/helen_flash.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_flash.v" 243 -1 0 } } { "helen/synthesis/submodules/helen_flash.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_flash.v" 132 -1 0 } } { "helen/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_up_avalon_adv_adc.v" 615 -1 0 } } { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_sdram.v" 356 -1 0 } } { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_uart.v" 61 -1 0 } } { "helen/synthesis/submodules/helen_flash.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_flash.v" 253 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2878 -1 0 } } { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 3878 -1 0 } } { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_sdram.v" 306 -1 0 } } { "helen/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 352 -1 0 } } { "helen/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 3500 -1 0 } } { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_jtag_uart_0.v" 398 -1 0 } } { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_uart.v" 42 -1 0 } } { "helen/synthesis/submodules/helen_nios_cpu.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_nios_cpu.v" 2099 -1 0 } } { "helen/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_uart.v" 43 -1 0 } } { "helen/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/helen_altpll.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1519590852361 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1519590852362 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\] helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~_emulated helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 " "Register \"helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]\" is converted into an equivalent circuit using register \"helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~_emulated\" and latch \"helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1\"" {  } { { "helen/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/smw0025/Documents/HELEN/QuartusPrime/helen/synthesis/submodules/altera_up_avalon_adv_adc.v" 615 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519590852364 "|top|helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1519590852364 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top.bdf" "" { Schematic "C:/Users/smw0025/Documents/HELEN/QuartusPrime/top.bdf" { { 672 360 536 688 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519590855471 "|top|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1519590855471 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590855995 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "338 " "338 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1519590860629 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1519590860921 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1519590860921 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590861327 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/smw0025/Documents/HELEN/QuartusPrime/HELEN.map.smsg " "Generated suppressed messages file C:/Users/smw0025/Documents/HELEN/QuartusPrime/HELEN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590863275 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 35 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 35 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1519590868962 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519590869091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519590869091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4444 " "Implemented 4444 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519590869827 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519590869827 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1519590869827 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4201 " "Implemented 4201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519590869827 ""} { "Info" "ICUT_CUT_TM_RAMS" "177 " "Implemented 177 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1519590869827 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1519590869827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519590869827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "881 " "Peak virtual memory: 881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519590869972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 25 14:34:29 2018 " "Processing ended: Sun Feb 25 14:34:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519590869972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519590869972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:19 " "Total CPU time (on all processors): 00:02:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519590869972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519590869972 ""}
