
Thermostat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003668  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08003728  08003728  00013728  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003838  08003838  00013838  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800383c  0800383c  0001383c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000006c  20000000  08003840  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000cdc  20000070  080038ac  00020070  2**3
                  ALLOC
  7 ._user_heap_stack 00000080  20000d4c  080038ac  00020d4c  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00005a85  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001305  00000000  00000000  00025b19  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000003a0  00000000  00000000  00026e20  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002e0  00000000  00000000  000271c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001e51  00000000  00000000  000274a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001296  00000000  00000000  000292f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002a587  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000c98  00000000  00000000  0002a604  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002b29c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003710 	.word	0x08003710

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08003710 	.word	0x08003710

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cdrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	1c10      	adds	r0, r2, #0
 8000224:	4662      	mov	r2, ip
 8000226:	468c      	mov	ip, r1
 8000228:	1c19      	adds	r1, r3, #0
 800022a:	4663      	mov	r3, ip
 800022c:	e000      	b.n	8000230 <__aeabi_cdcmpeq>
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_cdcmpeq>:
 8000230:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000232:	f000 fc05 	bl	8000a40 <__ledf2>
 8000236:	2800      	cmp	r0, #0
 8000238:	d401      	bmi.n	800023e <__aeabi_cdcmpeq+0xe>
 800023a:	2100      	movs	r1, #0
 800023c:	42c8      	cmn	r0, r1
 800023e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000240 <__aeabi_dcmpeq>:
 8000240:	b510      	push	{r4, lr}
 8000242:	f000 fb5f 	bl	8000904 <__eqdf2>
 8000246:	4240      	negs	r0, r0
 8000248:	3001      	adds	r0, #1
 800024a:	bd10      	pop	{r4, pc}

0800024c <__aeabi_dcmplt>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f000 fbf7 	bl	8000a40 <__ledf2>
 8000252:	2800      	cmp	r0, #0
 8000254:	db01      	blt.n	800025a <__aeabi_dcmplt+0xe>
 8000256:	2000      	movs	r0, #0
 8000258:	bd10      	pop	{r4, pc}
 800025a:	2001      	movs	r0, #1
 800025c:	bd10      	pop	{r4, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_dcmple>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f000 fbed 	bl	8000a40 <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	dd01      	ble.n	800026e <__aeabi_dcmple+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmpgt>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f000 fb7f 	bl	8000978 <__gedf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dc01      	bgt.n	8000282 <__aeabi_dcmpgt+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpge>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f000 fb75 	bl	8000978 <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	da01      	bge.n	8000296 <__aeabi_dcmpge+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_ddiv>:
 800029c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800029e:	4657      	mov	r7, sl
 80002a0:	4645      	mov	r5, r8
 80002a2:	46de      	mov	lr, fp
 80002a4:	464e      	mov	r6, r9
 80002a6:	b5e0      	push	{r5, r6, r7, lr}
 80002a8:	004c      	lsls	r4, r1, #1
 80002aa:	030e      	lsls	r6, r1, #12
 80002ac:	b087      	sub	sp, #28
 80002ae:	4683      	mov	fp, r0
 80002b0:	4692      	mov	sl, r2
 80002b2:	001d      	movs	r5, r3
 80002b4:	4680      	mov	r8, r0
 80002b6:	0b36      	lsrs	r6, r6, #12
 80002b8:	0d64      	lsrs	r4, r4, #21
 80002ba:	0fcf      	lsrs	r7, r1, #31
 80002bc:	2c00      	cmp	r4, #0
 80002be:	d04f      	beq.n	8000360 <__aeabi_ddiv+0xc4>
 80002c0:	4b6f      	ldr	r3, [pc, #444]	; (8000480 <__aeabi_ddiv+0x1e4>)
 80002c2:	429c      	cmp	r4, r3
 80002c4:	d035      	beq.n	8000332 <__aeabi_ddiv+0x96>
 80002c6:	2380      	movs	r3, #128	; 0x80
 80002c8:	0f42      	lsrs	r2, r0, #29
 80002ca:	041b      	lsls	r3, r3, #16
 80002cc:	00f6      	lsls	r6, r6, #3
 80002ce:	4313      	orrs	r3, r2
 80002d0:	4333      	orrs	r3, r6
 80002d2:	4699      	mov	r9, r3
 80002d4:	00c3      	lsls	r3, r0, #3
 80002d6:	4698      	mov	r8, r3
 80002d8:	4b6a      	ldr	r3, [pc, #424]	; (8000484 <__aeabi_ddiv+0x1e8>)
 80002da:	2600      	movs	r6, #0
 80002dc:	469c      	mov	ip, r3
 80002de:	2300      	movs	r3, #0
 80002e0:	4464      	add	r4, ip
 80002e2:	9303      	str	r3, [sp, #12]
 80002e4:	032b      	lsls	r3, r5, #12
 80002e6:	0b1b      	lsrs	r3, r3, #12
 80002e8:	469b      	mov	fp, r3
 80002ea:	006b      	lsls	r3, r5, #1
 80002ec:	0fed      	lsrs	r5, r5, #31
 80002ee:	4650      	mov	r0, sl
 80002f0:	0d5b      	lsrs	r3, r3, #21
 80002f2:	9501      	str	r5, [sp, #4]
 80002f4:	d05e      	beq.n	80003b4 <__aeabi_ddiv+0x118>
 80002f6:	4a62      	ldr	r2, [pc, #392]	; (8000480 <__aeabi_ddiv+0x1e4>)
 80002f8:	4293      	cmp	r3, r2
 80002fa:	d053      	beq.n	80003a4 <__aeabi_ddiv+0x108>
 80002fc:	465a      	mov	r2, fp
 80002fe:	00d1      	lsls	r1, r2, #3
 8000300:	2280      	movs	r2, #128	; 0x80
 8000302:	0f40      	lsrs	r0, r0, #29
 8000304:	0412      	lsls	r2, r2, #16
 8000306:	4302      	orrs	r2, r0
 8000308:	430a      	orrs	r2, r1
 800030a:	4693      	mov	fp, r2
 800030c:	4652      	mov	r2, sl
 800030e:	00d1      	lsls	r1, r2, #3
 8000310:	4a5c      	ldr	r2, [pc, #368]	; (8000484 <__aeabi_ddiv+0x1e8>)
 8000312:	4694      	mov	ip, r2
 8000314:	2200      	movs	r2, #0
 8000316:	4463      	add	r3, ip
 8000318:	0038      	movs	r0, r7
 800031a:	4068      	eors	r0, r5
 800031c:	4684      	mov	ip, r0
 800031e:	9002      	str	r0, [sp, #8]
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	4316      	orrs	r6, r2
 8000324:	2e0f      	cmp	r6, #15
 8000326:	d900      	bls.n	800032a <__aeabi_ddiv+0x8e>
 8000328:	e0b4      	b.n	8000494 <__aeabi_ddiv+0x1f8>
 800032a:	4b57      	ldr	r3, [pc, #348]	; (8000488 <__aeabi_ddiv+0x1ec>)
 800032c:	00b6      	lsls	r6, r6, #2
 800032e:	599b      	ldr	r3, [r3, r6]
 8000330:	469f      	mov	pc, r3
 8000332:	0003      	movs	r3, r0
 8000334:	4333      	orrs	r3, r6
 8000336:	4699      	mov	r9, r3
 8000338:	d16c      	bne.n	8000414 <__aeabi_ddiv+0x178>
 800033a:	2300      	movs	r3, #0
 800033c:	4698      	mov	r8, r3
 800033e:	3302      	adds	r3, #2
 8000340:	2608      	movs	r6, #8
 8000342:	9303      	str	r3, [sp, #12]
 8000344:	e7ce      	b.n	80002e4 <__aeabi_ddiv+0x48>
 8000346:	46cb      	mov	fp, r9
 8000348:	4641      	mov	r1, r8
 800034a:	9a03      	ldr	r2, [sp, #12]
 800034c:	9701      	str	r7, [sp, #4]
 800034e:	2a02      	cmp	r2, #2
 8000350:	d165      	bne.n	800041e <__aeabi_ddiv+0x182>
 8000352:	9b01      	ldr	r3, [sp, #4]
 8000354:	4c4a      	ldr	r4, [pc, #296]	; (8000480 <__aeabi_ddiv+0x1e4>)
 8000356:	469c      	mov	ip, r3
 8000358:	2300      	movs	r3, #0
 800035a:	2200      	movs	r2, #0
 800035c:	4698      	mov	r8, r3
 800035e:	e06b      	b.n	8000438 <__aeabi_ddiv+0x19c>
 8000360:	0003      	movs	r3, r0
 8000362:	4333      	orrs	r3, r6
 8000364:	4699      	mov	r9, r3
 8000366:	d04e      	beq.n	8000406 <__aeabi_ddiv+0x16a>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d100      	bne.n	800036e <__aeabi_ddiv+0xd2>
 800036c:	e1bc      	b.n	80006e8 <__aeabi_ddiv+0x44c>
 800036e:	0030      	movs	r0, r6
 8000370:	f000 fede 	bl	8001130 <__clzsi2>
 8000374:	0003      	movs	r3, r0
 8000376:	3b0b      	subs	r3, #11
 8000378:	2b1c      	cmp	r3, #28
 800037a:	dd00      	ble.n	800037e <__aeabi_ddiv+0xe2>
 800037c:	e1ac      	b.n	80006d8 <__aeabi_ddiv+0x43c>
 800037e:	221d      	movs	r2, #29
 8000380:	1ad3      	subs	r3, r2, r3
 8000382:	465a      	mov	r2, fp
 8000384:	0001      	movs	r1, r0
 8000386:	40da      	lsrs	r2, r3
 8000388:	3908      	subs	r1, #8
 800038a:	408e      	lsls	r6, r1
 800038c:	0013      	movs	r3, r2
 800038e:	4333      	orrs	r3, r6
 8000390:	4699      	mov	r9, r3
 8000392:	465b      	mov	r3, fp
 8000394:	408b      	lsls	r3, r1
 8000396:	4698      	mov	r8, r3
 8000398:	2300      	movs	r3, #0
 800039a:	4c3c      	ldr	r4, [pc, #240]	; (800048c <__aeabi_ddiv+0x1f0>)
 800039c:	2600      	movs	r6, #0
 800039e:	1a24      	subs	r4, r4, r0
 80003a0:	9303      	str	r3, [sp, #12]
 80003a2:	e79f      	b.n	80002e4 <__aeabi_ddiv+0x48>
 80003a4:	4651      	mov	r1, sl
 80003a6:	465a      	mov	r2, fp
 80003a8:	4311      	orrs	r1, r2
 80003aa:	d129      	bne.n	8000400 <__aeabi_ddiv+0x164>
 80003ac:	2200      	movs	r2, #0
 80003ae:	4693      	mov	fp, r2
 80003b0:	3202      	adds	r2, #2
 80003b2:	e7b1      	b.n	8000318 <__aeabi_ddiv+0x7c>
 80003b4:	4659      	mov	r1, fp
 80003b6:	4301      	orrs	r1, r0
 80003b8:	d01e      	beq.n	80003f8 <__aeabi_ddiv+0x15c>
 80003ba:	465b      	mov	r3, fp
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d100      	bne.n	80003c2 <__aeabi_ddiv+0x126>
 80003c0:	e19e      	b.n	8000700 <__aeabi_ddiv+0x464>
 80003c2:	4658      	mov	r0, fp
 80003c4:	f000 feb4 	bl	8001130 <__clzsi2>
 80003c8:	0003      	movs	r3, r0
 80003ca:	3b0b      	subs	r3, #11
 80003cc:	2b1c      	cmp	r3, #28
 80003ce:	dd00      	ble.n	80003d2 <__aeabi_ddiv+0x136>
 80003d0:	e18f      	b.n	80006f2 <__aeabi_ddiv+0x456>
 80003d2:	0002      	movs	r2, r0
 80003d4:	4659      	mov	r1, fp
 80003d6:	3a08      	subs	r2, #8
 80003d8:	4091      	lsls	r1, r2
 80003da:	468b      	mov	fp, r1
 80003dc:	211d      	movs	r1, #29
 80003de:	1acb      	subs	r3, r1, r3
 80003e0:	4651      	mov	r1, sl
 80003e2:	40d9      	lsrs	r1, r3
 80003e4:	000b      	movs	r3, r1
 80003e6:	4659      	mov	r1, fp
 80003e8:	430b      	orrs	r3, r1
 80003ea:	4651      	mov	r1, sl
 80003ec:	469b      	mov	fp, r3
 80003ee:	4091      	lsls	r1, r2
 80003f0:	4b26      	ldr	r3, [pc, #152]	; (800048c <__aeabi_ddiv+0x1f0>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	1a1b      	subs	r3, r3, r0
 80003f6:	e78f      	b.n	8000318 <__aeabi_ddiv+0x7c>
 80003f8:	2300      	movs	r3, #0
 80003fa:	2201      	movs	r2, #1
 80003fc:	469b      	mov	fp, r3
 80003fe:	e78b      	b.n	8000318 <__aeabi_ddiv+0x7c>
 8000400:	4651      	mov	r1, sl
 8000402:	2203      	movs	r2, #3
 8000404:	e788      	b.n	8000318 <__aeabi_ddiv+0x7c>
 8000406:	2300      	movs	r3, #0
 8000408:	4698      	mov	r8, r3
 800040a:	3301      	adds	r3, #1
 800040c:	2604      	movs	r6, #4
 800040e:	2400      	movs	r4, #0
 8000410:	9303      	str	r3, [sp, #12]
 8000412:	e767      	b.n	80002e4 <__aeabi_ddiv+0x48>
 8000414:	2303      	movs	r3, #3
 8000416:	46b1      	mov	r9, r6
 8000418:	9303      	str	r3, [sp, #12]
 800041a:	260c      	movs	r6, #12
 800041c:	e762      	b.n	80002e4 <__aeabi_ddiv+0x48>
 800041e:	2a03      	cmp	r2, #3
 8000420:	d100      	bne.n	8000424 <__aeabi_ddiv+0x188>
 8000422:	e25c      	b.n	80008de <__aeabi_ddiv+0x642>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	2a01      	cmp	r2, #1
 8000428:	d000      	beq.n	800042c <__aeabi_ddiv+0x190>
 800042a:	e1e4      	b.n	80007f6 <__aeabi_ddiv+0x55a>
 800042c:	4013      	ands	r3, r2
 800042e:	469c      	mov	ip, r3
 8000430:	2300      	movs	r3, #0
 8000432:	2400      	movs	r4, #0
 8000434:	2200      	movs	r2, #0
 8000436:	4698      	mov	r8, r3
 8000438:	2100      	movs	r1, #0
 800043a:	0312      	lsls	r2, r2, #12
 800043c:	0b13      	lsrs	r3, r2, #12
 800043e:	0d0a      	lsrs	r2, r1, #20
 8000440:	0512      	lsls	r2, r2, #20
 8000442:	431a      	orrs	r2, r3
 8000444:	0523      	lsls	r3, r4, #20
 8000446:	4c12      	ldr	r4, [pc, #72]	; (8000490 <__aeabi_ddiv+0x1f4>)
 8000448:	4640      	mov	r0, r8
 800044a:	4022      	ands	r2, r4
 800044c:	4313      	orrs	r3, r2
 800044e:	4662      	mov	r2, ip
 8000450:	005b      	lsls	r3, r3, #1
 8000452:	07d2      	lsls	r2, r2, #31
 8000454:	085b      	lsrs	r3, r3, #1
 8000456:	4313      	orrs	r3, r2
 8000458:	0019      	movs	r1, r3
 800045a:	b007      	add	sp, #28
 800045c:	bc3c      	pop	{r2, r3, r4, r5}
 800045e:	4690      	mov	r8, r2
 8000460:	4699      	mov	r9, r3
 8000462:	46a2      	mov	sl, r4
 8000464:	46ab      	mov	fp, r5
 8000466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000468:	2300      	movs	r3, #0
 800046a:	2280      	movs	r2, #128	; 0x80
 800046c:	469c      	mov	ip, r3
 800046e:	0312      	lsls	r2, r2, #12
 8000470:	4698      	mov	r8, r3
 8000472:	4c03      	ldr	r4, [pc, #12]	; (8000480 <__aeabi_ddiv+0x1e4>)
 8000474:	e7e0      	b.n	8000438 <__aeabi_ddiv+0x19c>
 8000476:	2300      	movs	r3, #0
 8000478:	4c01      	ldr	r4, [pc, #4]	; (8000480 <__aeabi_ddiv+0x1e4>)
 800047a:	2200      	movs	r2, #0
 800047c:	4698      	mov	r8, r3
 800047e:	e7db      	b.n	8000438 <__aeabi_ddiv+0x19c>
 8000480:	000007ff 	.word	0x000007ff
 8000484:	fffffc01 	.word	0xfffffc01
 8000488:	08003728 	.word	0x08003728
 800048c:	fffffc0d 	.word	0xfffffc0d
 8000490:	800fffff 	.word	0x800fffff
 8000494:	45d9      	cmp	r9, fp
 8000496:	d900      	bls.n	800049a <__aeabi_ddiv+0x1fe>
 8000498:	e139      	b.n	800070e <__aeabi_ddiv+0x472>
 800049a:	d100      	bne.n	800049e <__aeabi_ddiv+0x202>
 800049c:	e134      	b.n	8000708 <__aeabi_ddiv+0x46c>
 800049e:	2300      	movs	r3, #0
 80004a0:	4646      	mov	r6, r8
 80004a2:	464d      	mov	r5, r9
 80004a4:	469a      	mov	sl, r3
 80004a6:	3c01      	subs	r4, #1
 80004a8:	465b      	mov	r3, fp
 80004aa:	0e0a      	lsrs	r2, r1, #24
 80004ac:	021b      	lsls	r3, r3, #8
 80004ae:	431a      	orrs	r2, r3
 80004b0:	020b      	lsls	r3, r1, #8
 80004b2:	0c17      	lsrs	r7, r2, #16
 80004b4:	9303      	str	r3, [sp, #12]
 80004b6:	0413      	lsls	r3, r2, #16
 80004b8:	0c1b      	lsrs	r3, r3, #16
 80004ba:	0039      	movs	r1, r7
 80004bc:	0028      	movs	r0, r5
 80004be:	4690      	mov	r8, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	f7ff fe21 	bl	8000108 <__udivsi3>
 80004c6:	0002      	movs	r2, r0
 80004c8:	9b01      	ldr	r3, [sp, #4]
 80004ca:	4683      	mov	fp, r0
 80004cc:	435a      	muls	r2, r3
 80004ce:	0028      	movs	r0, r5
 80004d0:	0039      	movs	r1, r7
 80004d2:	4691      	mov	r9, r2
 80004d4:	f7ff fe9e 	bl	8000214 <__aeabi_uidivmod>
 80004d8:	0c35      	lsrs	r5, r6, #16
 80004da:	0409      	lsls	r1, r1, #16
 80004dc:	430d      	orrs	r5, r1
 80004de:	45a9      	cmp	r9, r5
 80004e0:	d90d      	bls.n	80004fe <__aeabi_ddiv+0x262>
 80004e2:	465b      	mov	r3, fp
 80004e4:	4445      	add	r5, r8
 80004e6:	3b01      	subs	r3, #1
 80004e8:	45a8      	cmp	r8, r5
 80004ea:	d900      	bls.n	80004ee <__aeabi_ddiv+0x252>
 80004ec:	e13a      	b.n	8000764 <__aeabi_ddiv+0x4c8>
 80004ee:	45a9      	cmp	r9, r5
 80004f0:	d800      	bhi.n	80004f4 <__aeabi_ddiv+0x258>
 80004f2:	e137      	b.n	8000764 <__aeabi_ddiv+0x4c8>
 80004f4:	2302      	movs	r3, #2
 80004f6:	425b      	negs	r3, r3
 80004f8:	469c      	mov	ip, r3
 80004fa:	4445      	add	r5, r8
 80004fc:	44e3      	add	fp, ip
 80004fe:	464b      	mov	r3, r9
 8000500:	1aeb      	subs	r3, r5, r3
 8000502:	0039      	movs	r1, r7
 8000504:	0018      	movs	r0, r3
 8000506:	9304      	str	r3, [sp, #16]
 8000508:	f7ff fdfe 	bl	8000108 <__udivsi3>
 800050c:	9b01      	ldr	r3, [sp, #4]
 800050e:	0005      	movs	r5, r0
 8000510:	4343      	muls	r3, r0
 8000512:	0039      	movs	r1, r7
 8000514:	9804      	ldr	r0, [sp, #16]
 8000516:	4699      	mov	r9, r3
 8000518:	f7ff fe7c 	bl	8000214 <__aeabi_uidivmod>
 800051c:	0433      	lsls	r3, r6, #16
 800051e:	0409      	lsls	r1, r1, #16
 8000520:	0c1b      	lsrs	r3, r3, #16
 8000522:	430b      	orrs	r3, r1
 8000524:	4599      	cmp	r9, r3
 8000526:	d909      	bls.n	800053c <__aeabi_ddiv+0x2a0>
 8000528:	4443      	add	r3, r8
 800052a:	1e6a      	subs	r2, r5, #1
 800052c:	4598      	cmp	r8, r3
 800052e:	d900      	bls.n	8000532 <__aeabi_ddiv+0x296>
 8000530:	e11a      	b.n	8000768 <__aeabi_ddiv+0x4cc>
 8000532:	4599      	cmp	r9, r3
 8000534:	d800      	bhi.n	8000538 <__aeabi_ddiv+0x29c>
 8000536:	e117      	b.n	8000768 <__aeabi_ddiv+0x4cc>
 8000538:	3d02      	subs	r5, #2
 800053a:	4443      	add	r3, r8
 800053c:	464a      	mov	r2, r9
 800053e:	1a9b      	subs	r3, r3, r2
 8000540:	465a      	mov	r2, fp
 8000542:	0412      	lsls	r2, r2, #16
 8000544:	432a      	orrs	r2, r5
 8000546:	9903      	ldr	r1, [sp, #12]
 8000548:	4693      	mov	fp, r2
 800054a:	0c10      	lsrs	r0, r2, #16
 800054c:	0c0a      	lsrs	r2, r1, #16
 800054e:	4691      	mov	r9, r2
 8000550:	0409      	lsls	r1, r1, #16
 8000552:	465a      	mov	r2, fp
 8000554:	0c09      	lsrs	r1, r1, #16
 8000556:	464e      	mov	r6, r9
 8000558:	000d      	movs	r5, r1
 800055a:	0412      	lsls	r2, r2, #16
 800055c:	0c12      	lsrs	r2, r2, #16
 800055e:	4345      	muls	r5, r0
 8000560:	9105      	str	r1, [sp, #20]
 8000562:	4351      	muls	r1, r2
 8000564:	4372      	muls	r2, r6
 8000566:	4370      	muls	r0, r6
 8000568:	1952      	adds	r2, r2, r5
 800056a:	0c0e      	lsrs	r6, r1, #16
 800056c:	18b2      	adds	r2, r6, r2
 800056e:	4295      	cmp	r5, r2
 8000570:	d903      	bls.n	800057a <__aeabi_ddiv+0x2de>
 8000572:	2580      	movs	r5, #128	; 0x80
 8000574:	026d      	lsls	r5, r5, #9
 8000576:	46ac      	mov	ip, r5
 8000578:	4460      	add	r0, ip
 800057a:	0c15      	lsrs	r5, r2, #16
 800057c:	0409      	lsls	r1, r1, #16
 800057e:	0412      	lsls	r2, r2, #16
 8000580:	0c09      	lsrs	r1, r1, #16
 8000582:	1828      	adds	r0, r5, r0
 8000584:	1852      	adds	r2, r2, r1
 8000586:	4283      	cmp	r3, r0
 8000588:	d200      	bcs.n	800058c <__aeabi_ddiv+0x2f0>
 800058a:	e0ce      	b.n	800072a <__aeabi_ddiv+0x48e>
 800058c:	d100      	bne.n	8000590 <__aeabi_ddiv+0x2f4>
 800058e:	e0c8      	b.n	8000722 <__aeabi_ddiv+0x486>
 8000590:	1a1d      	subs	r5, r3, r0
 8000592:	4653      	mov	r3, sl
 8000594:	1a9e      	subs	r6, r3, r2
 8000596:	45b2      	cmp	sl, r6
 8000598:	4192      	sbcs	r2, r2
 800059a:	4252      	negs	r2, r2
 800059c:	1aab      	subs	r3, r5, r2
 800059e:	469a      	mov	sl, r3
 80005a0:	4598      	cmp	r8, r3
 80005a2:	d100      	bne.n	80005a6 <__aeabi_ddiv+0x30a>
 80005a4:	e117      	b.n	80007d6 <__aeabi_ddiv+0x53a>
 80005a6:	0039      	movs	r1, r7
 80005a8:	0018      	movs	r0, r3
 80005aa:	f7ff fdad 	bl	8000108 <__udivsi3>
 80005ae:	9b01      	ldr	r3, [sp, #4]
 80005b0:	0005      	movs	r5, r0
 80005b2:	4343      	muls	r3, r0
 80005b4:	0039      	movs	r1, r7
 80005b6:	4650      	mov	r0, sl
 80005b8:	9304      	str	r3, [sp, #16]
 80005ba:	f7ff fe2b 	bl	8000214 <__aeabi_uidivmod>
 80005be:	9804      	ldr	r0, [sp, #16]
 80005c0:	040b      	lsls	r3, r1, #16
 80005c2:	0c31      	lsrs	r1, r6, #16
 80005c4:	4319      	orrs	r1, r3
 80005c6:	4288      	cmp	r0, r1
 80005c8:	d909      	bls.n	80005de <__aeabi_ddiv+0x342>
 80005ca:	4441      	add	r1, r8
 80005cc:	1e6b      	subs	r3, r5, #1
 80005ce:	4588      	cmp	r8, r1
 80005d0:	d900      	bls.n	80005d4 <__aeabi_ddiv+0x338>
 80005d2:	e107      	b.n	80007e4 <__aeabi_ddiv+0x548>
 80005d4:	4288      	cmp	r0, r1
 80005d6:	d800      	bhi.n	80005da <__aeabi_ddiv+0x33e>
 80005d8:	e104      	b.n	80007e4 <__aeabi_ddiv+0x548>
 80005da:	3d02      	subs	r5, #2
 80005dc:	4441      	add	r1, r8
 80005de:	9b04      	ldr	r3, [sp, #16]
 80005e0:	1acb      	subs	r3, r1, r3
 80005e2:	0018      	movs	r0, r3
 80005e4:	0039      	movs	r1, r7
 80005e6:	9304      	str	r3, [sp, #16]
 80005e8:	f7ff fd8e 	bl	8000108 <__udivsi3>
 80005ec:	9b01      	ldr	r3, [sp, #4]
 80005ee:	4682      	mov	sl, r0
 80005f0:	4343      	muls	r3, r0
 80005f2:	0039      	movs	r1, r7
 80005f4:	9804      	ldr	r0, [sp, #16]
 80005f6:	9301      	str	r3, [sp, #4]
 80005f8:	f7ff fe0c 	bl	8000214 <__aeabi_uidivmod>
 80005fc:	9801      	ldr	r0, [sp, #4]
 80005fe:	040b      	lsls	r3, r1, #16
 8000600:	0431      	lsls	r1, r6, #16
 8000602:	0c09      	lsrs	r1, r1, #16
 8000604:	4319      	orrs	r1, r3
 8000606:	4288      	cmp	r0, r1
 8000608:	d90d      	bls.n	8000626 <__aeabi_ddiv+0x38a>
 800060a:	4653      	mov	r3, sl
 800060c:	4441      	add	r1, r8
 800060e:	3b01      	subs	r3, #1
 8000610:	4588      	cmp	r8, r1
 8000612:	d900      	bls.n	8000616 <__aeabi_ddiv+0x37a>
 8000614:	e0e8      	b.n	80007e8 <__aeabi_ddiv+0x54c>
 8000616:	4288      	cmp	r0, r1
 8000618:	d800      	bhi.n	800061c <__aeabi_ddiv+0x380>
 800061a:	e0e5      	b.n	80007e8 <__aeabi_ddiv+0x54c>
 800061c:	2302      	movs	r3, #2
 800061e:	425b      	negs	r3, r3
 8000620:	469c      	mov	ip, r3
 8000622:	4441      	add	r1, r8
 8000624:	44e2      	add	sl, ip
 8000626:	9b01      	ldr	r3, [sp, #4]
 8000628:	042d      	lsls	r5, r5, #16
 800062a:	1ace      	subs	r6, r1, r3
 800062c:	4651      	mov	r1, sl
 800062e:	4329      	orrs	r1, r5
 8000630:	9d05      	ldr	r5, [sp, #20]
 8000632:	464f      	mov	r7, r9
 8000634:	002a      	movs	r2, r5
 8000636:	040b      	lsls	r3, r1, #16
 8000638:	0c08      	lsrs	r0, r1, #16
 800063a:	0c1b      	lsrs	r3, r3, #16
 800063c:	435a      	muls	r2, r3
 800063e:	4345      	muls	r5, r0
 8000640:	437b      	muls	r3, r7
 8000642:	4378      	muls	r0, r7
 8000644:	195b      	adds	r3, r3, r5
 8000646:	0c17      	lsrs	r7, r2, #16
 8000648:	18fb      	adds	r3, r7, r3
 800064a:	429d      	cmp	r5, r3
 800064c:	d903      	bls.n	8000656 <__aeabi_ddiv+0x3ba>
 800064e:	2580      	movs	r5, #128	; 0x80
 8000650:	026d      	lsls	r5, r5, #9
 8000652:	46ac      	mov	ip, r5
 8000654:	4460      	add	r0, ip
 8000656:	0c1d      	lsrs	r5, r3, #16
 8000658:	0412      	lsls	r2, r2, #16
 800065a:	041b      	lsls	r3, r3, #16
 800065c:	0c12      	lsrs	r2, r2, #16
 800065e:	1828      	adds	r0, r5, r0
 8000660:	189b      	adds	r3, r3, r2
 8000662:	4286      	cmp	r6, r0
 8000664:	d200      	bcs.n	8000668 <__aeabi_ddiv+0x3cc>
 8000666:	e093      	b.n	8000790 <__aeabi_ddiv+0x4f4>
 8000668:	d100      	bne.n	800066c <__aeabi_ddiv+0x3d0>
 800066a:	e08e      	b.n	800078a <__aeabi_ddiv+0x4ee>
 800066c:	2301      	movs	r3, #1
 800066e:	4319      	orrs	r1, r3
 8000670:	4ba0      	ldr	r3, [pc, #640]	; (80008f4 <__aeabi_ddiv+0x658>)
 8000672:	18e3      	adds	r3, r4, r3
 8000674:	2b00      	cmp	r3, #0
 8000676:	dc00      	bgt.n	800067a <__aeabi_ddiv+0x3de>
 8000678:	e099      	b.n	80007ae <__aeabi_ddiv+0x512>
 800067a:	074a      	lsls	r2, r1, #29
 800067c:	d000      	beq.n	8000680 <__aeabi_ddiv+0x3e4>
 800067e:	e09e      	b.n	80007be <__aeabi_ddiv+0x522>
 8000680:	465a      	mov	r2, fp
 8000682:	01d2      	lsls	r2, r2, #7
 8000684:	d506      	bpl.n	8000694 <__aeabi_ddiv+0x3f8>
 8000686:	465a      	mov	r2, fp
 8000688:	4b9b      	ldr	r3, [pc, #620]	; (80008f8 <__aeabi_ddiv+0x65c>)
 800068a:	401a      	ands	r2, r3
 800068c:	2380      	movs	r3, #128	; 0x80
 800068e:	4693      	mov	fp, r2
 8000690:	00db      	lsls	r3, r3, #3
 8000692:	18e3      	adds	r3, r4, r3
 8000694:	4a99      	ldr	r2, [pc, #612]	; (80008fc <__aeabi_ddiv+0x660>)
 8000696:	4293      	cmp	r3, r2
 8000698:	dd68      	ble.n	800076c <__aeabi_ddiv+0x4d0>
 800069a:	2301      	movs	r3, #1
 800069c:	9a02      	ldr	r2, [sp, #8]
 800069e:	4c98      	ldr	r4, [pc, #608]	; (8000900 <__aeabi_ddiv+0x664>)
 80006a0:	401a      	ands	r2, r3
 80006a2:	2300      	movs	r3, #0
 80006a4:	4694      	mov	ip, r2
 80006a6:	4698      	mov	r8, r3
 80006a8:	2200      	movs	r2, #0
 80006aa:	e6c5      	b.n	8000438 <__aeabi_ddiv+0x19c>
 80006ac:	2280      	movs	r2, #128	; 0x80
 80006ae:	464b      	mov	r3, r9
 80006b0:	0312      	lsls	r2, r2, #12
 80006b2:	4213      	tst	r3, r2
 80006b4:	d00a      	beq.n	80006cc <__aeabi_ddiv+0x430>
 80006b6:	465b      	mov	r3, fp
 80006b8:	4213      	tst	r3, r2
 80006ba:	d106      	bne.n	80006ca <__aeabi_ddiv+0x42e>
 80006bc:	431a      	orrs	r2, r3
 80006be:	0312      	lsls	r2, r2, #12
 80006c0:	0b12      	lsrs	r2, r2, #12
 80006c2:	46ac      	mov	ip, r5
 80006c4:	4688      	mov	r8, r1
 80006c6:	4c8e      	ldr	r4, [pc, #568]	; (8000900 <__aeabi_ddiv+0x664>)
 80006c8:	e6b6      	b.n	8000438 <__aeabi_ddiv+0x19c>
 80006ca:	464b      	mov	r3, r9
 80006cc:	431a      	orrs	r2, r3
 80006ce:	0312      	lsls	r2, r2, #12
 80006d0:	0b12      	lsrs	r2, r2, #12
 80006d2:	46bc      	mov	ip, r7
 80006d4:	4c8a      	ldr	r4, [pc, #552]	; (8000900 <__aeabi_ddiv+0x664>)
 80006d6:	e6af      	b.n	8000438 <__aeabi_ddiv+0x19c>
 80006d8:	0003      	movs	r3, r0
 80006da:	465a      	mov	r2, fp
 80006dc:	3b28      	subs	r3, #40	; 0x28
 80006de:	409a      	lsls	r2, r3
 80006e0:	2300      	movs	r3, #0
 80006e2:	4691      	mov	r9, r2
 80006e4:	4698      	mov	r8, r3
 80006e6:	e657      	b.n	8000398 <__aeabi_ddiv+0xfc>
 80006e8:	4658      	mov	r0, fp
 80006ea:	f000 fd21 	bl	8001130 <__clzsi2>
 80006ee:	3020      	adds	r0, #32
 80006f0:	e640      	b.n	8000374 <__aeabi_ddiv+0xd8>
 80006f2:	0003      	movs	r3, r0
 80006f4:	4652      	mov	r2, sl
 80006f6:	3b28      	subs	r3, #40	; 0x28
 80006f8:	409a      	lsls	r2, r3
 80006fa:	2100      	movs	r1, #0
 80006fc:	4693      	mov	fp, r2
 80006fe:	e677      	b.n	80003f0 <__aeabi_ddiv+0x154>
 8000700:	f000 fd16 	bl	8001130 <__clzsi2>
 8000704:	3020      	adds	r0, #32
 8000706:	e65f      	b.n	80003c8 <__aeabi_ddiv+0x12c>
 8000708:	4588      	cmp	r8, r1
 800070a:	d200      	bcs.n	800070e <__aeabi_ddiv+0x472>
 800070c:	e6c7      	b.n	800049e <__aeabi_ddiv+0x202>
 800070e:	464b      	mov	r3, r9
 8000710:	07de      	lsls	r6, r3, #31
 8000712:	085d      	lsrs	r5, r3, #1
 8000714:	4643      	mov	r3, r8
 8000716:	085b      	lsrs	r3, r3, #1
 8000718:	431e      	orrs	r6, r3
 800071a:	4643      	mov	r3, r8
 800071c:	07db      	lsls	r3, r3, #31
 800071e:	469a      	mov	sl, r3
 8000720:	e6c2      	b.n	80004a8 <__aeabi_ddiv+0x20c>
 8000722:	2500      	movs	r5, #0
 8000724:	4592      	cmp	sl, r2
 8000726:	d300      	bcc.n	800072a <__aeabi_ddiv+0x48e>
 8000728:	e733      	b.n	8000592 <__aeabi_ddiv+0x2f6>
 800072a:	9e03      	ldr	r6, [sp, #12]
 800072c:	4659      	mov	r1, fp
 800072e:	46b4      	mov	ip, r6
 8000730:	44e2      	add	sl, ip
 8000732:	45b2      	cmp	sl, r6
 8000734:	41ad      	sbcs	r5, r5
 8000736:	426d      	negs	r5, r5
 8000738:	4445      	add	r5, r8
 800073a:	18eb      	adds	r3, r5, r3
 800073c:	3901      	subs	r1, #1
 800073e:	4598      	cmp	r8, r3
 8000740:	d207      	bcs.n	8000752 <__aeabi_ddiv+0x4b6>
 8000742:	4298      	cmp	r0, r3
 8000744:	d900      	bls.n	8000748 <__aeabi_ddiv+0x4ac>
 8000746:	e07f      	b.n	8000848 <__aeabi_ddiv+0x5ac>
 8000748:	d100      	bne.n	800074c <__aeabi_ddiv+0x4b0>
 800074a:	e0bc      	b.n	80008c6 <__aeabi_ddiv+0x62a>
 800074c:	1a1d      	subs	r5, r3, r0
 800074e:	468b      	mov	fp, r1
 8000750:	e71f      	b.n	8000592 <__aeabi_ddiv+0x2f6>
 8000752:	4598      	cmp	r8, r3
 8000754:	d1fa      	bne.n	800074c <__aeabi_ddiv+0x4b0>
 8000756:	9d03      	ldr	r5, [sp, #12]
 8000758:	4555      	cmp	r5, sl
 800075a:	d9f2      	bls.n	8000742 <__aeabi_ddiv+0x4a6>
 800075c:	4643      	mov	r3, r8
 800075e:	468b      	mov	fp, r1
 8000760:	1a1d      	subs	r5, r3, r0
 8000762:	e716      	b.n	8000592 <__aeabi_ddiv+0x2f6>
 8000764:	469b      	mov	fp, r3
 8000766:	e6ca      	b.n	80004fe <__aeabi_ddiv+0x262>
 8000768:	0015      	movs	r5, r2
 800076a:	e6e7      	b.n	800053c <__aeabi_ddiv+0x2a0>
 800076c:	465a      	mov	r2, fp
 800076e:	08c9      	lsrs	r1, r1, #3
 8000770:	0752      	lsls	r2, r2, #29
 8000772:	430a      	orrs	r2, r1
 8000774:	055b      	lsls	r3, r3, #21
 8000776:	4690      	mov	r8, r2
 8000778:	0d5c      	lsrs	r4, r3, #21
 800077a:	465a      	mov	r2, fp
 800077c:	2301      	movs	r3, #1
 800077e:	9902      	ldr	r1, [sp, #8]
 8000780:	0252      	lsls	r2, r2, #9
 8000782:	4019      	ands	r1, r3
 8000784:	0b12      	lsrs	r2, r2, #12
 8000786:	468c      	mov	ip, r1
 8000788:	e656      	b.n	8000438 <__aeabi_ddiv+0x19c>
 800078a:	2b00      	cmp	r3, #0
 800078c:	d100      	bne.n	8000790 <__aeabi_ddiv+0x4f4>
 800078e:	e76f      	b.n	8000670 <__aeabi_ddiv+0x3d4>
 8000790:	4446      	add	r6, r8
 8000792:	1e4a      	subs	r2, r1, #1
 8000794:	45b0      	cmp	r8, r6
 8000796:	d929      	bls.n	80007ec <__aeabi_ddiv+0x550>
 8000798:	0011      	movs	r1, r2
 800079a:	4286      	cmp	r6, r0
 800079c:	d000      	beq.n	80007a0 <__aeabi_ddiv+0x504>
 800079e:	e765      	b.n	800066c <__aeabi_ddiv+0x3d0>
 80007a0:	9a03      	ldr	r2, [sp, #12]
 80007a2:	4293      	cmp	r3, r2
 80007a4:	d000      	beq.n	80007a8 <__aeabi_ddiv+0x50c>
 80007a6:	e761      	b.n	800066c <__aeabi_ddiv+0x3d0>
 80007a8:	e762      	b.n	8000670 <__aeabi_ddiv+0x3d4>
 80007aa:	2101      	movs	r1, #1
 80007ac:	4249      	negs	r1, r1
 80007ae:	2001      	movs	r0, #1
 80007b0:	1ac2      	subs	r2, r0, r3
 80007b2:	2a38      	cmp	r2, #56	; 0x38
 80007b4:	dd21      	ble.n	80007fa <__aeabi_ddiv+0x55e>
 80007b6:	9b02      	ldr	r3, [sp, #8]
 80007b8:	4003      	ands	r3, r0
 80007ba:	469c      	mov	ip, r3
 80007bc:	e638      	b.n	8000430 <__aeabi_ddiv+0x194>
 80007be:	220f      	movs	r2, #15
 80007c0:	400a      	ands	r2, r1
 80007c2:	2a04      	cmp	r2, #4
 80007c4:	d100      	bne.n	80007c8 <__aeabi_ddiv+0x52c>
 80007c6:	e75b      	b.n	8000680 <__aeabi_ddiv+0x3e4>
 80007c8:	000a      	movs	r2, r1
 80007ca:	1d11      	adds	r1, r2, #4
 80007cc:	4291      	cmp	r1, r2
 80007ce:	4192      	sbcs	r2, r2
 80007d0:	4252      	negs	r2, r2
 80007d2:	4493      	add	fp, r2
 80007d4:	e754      	b.n	8000680 <__aeabi_ddiv+0x3e4>
 80007d6:	4b47      	ldr	r3, [pc, #284]	; (80008f4 <__aeabi_ddiv+0x658>)
 80007d8:	18e3      	adds	r3, r4, r3
 80007da:	2b00      	cmp	r3, #0
 80007dc:	dde5      	ble.n	80007aa <__aeabi_ddiv+0x50e>
 80007de:	2201      	movs	r2, #1
 80007e0:	4252      	negs	r2, r2
 80007e2:	e7f2      	b.n	80007ca <__aeabi_ddiv+0x52e>
 80007e4:	001d      	movs	r5, r3
 80007e6:	e6fa      	b.n	80005de <__aeabi_ddiv+0x342>
 80007e8:	469a      	mov	sl, r3
 80007ea:	e71c      	b.n	8000626 <__aeabi_ddiv+0x38a>
 80007ec:	42b0      	cmp	r0, r6
 80007ee:	d839      	bhi.n	8000864 <__aeabi_ddiv+0x5c8>
 80007f0:	d06e      	beq.n	80008d0 <__aeabi_ddiv+0x634>
 80007f2:	0011      	movs	r1, r2
 80007f4:	e73a      	b.n	800066c <__aeabi_ddiv+0x3d0>
 80007f6:	9302      	str	r3, [sp, #8]
 80007f8:	e73a      	b.n	8000670 <__aeabi_ddiv+0x3d4>
 80007fa:	2a1f      	cmp	r2, #31
 80007fc:	dc3c      	bgt.n	8000878 <__aeabi_ddiv+0x5dc>
 80007fe:	2320      	movs	r3, #32
 8000800:	1a9b      	subs	r3, r3, r2
 8000802:	000c      	movs	r4, r1
 8000804:	4658      	mov	r0, fp
 8000806:	4099      	lsls	r1, r3
 8000808:	4098      	lsls	r0, r3
 800080a:	1e4b      	subs	r3, r1, #1
 800080c:	4199      	sbcs	r1, r3
 800080e:	465b      	mov	r3, fp
 8000810:	40d4      	lsrs	r4, r2
 8000812:	40d3      	lsrs	r3, r2
 8000814:	4320      	orrs	r0, r4
 8000816:	4308      	orrs	r0, r1
 8000818:	001a      	movs	r2, r3
 800081a:	0743      	lsls	r3, r0, #29
 800081c:	d009      	beq.n	8000832 <__aeabi_ddiv+0x596>
 800081e:	230f      	movs	r3, #15
 8000820:	4003      	ands	r3, r0
 8000822:	2b04      	cmp	r3, #4
 8000824:	d005      	beq.n	8000832 <__aeabi_ddiv+0x596>
 8000826:	0001      	movs	r1, r0
 8000828:	1d08      	adds	r0, r1, #4
 800082a:	4288      	cmp	r0, r1
 800082c:	419b      	sbcs	r3, r3
 800082e:	425b      	negs	r3, r3
 8000830:	18d2      	adds	r2, r2, r3
 8000832:	0213      	lsls	r3, r2, #8
 8000834:	d53a      	bpl.n	80008ac <__aeabi_ddiv+0x610>
 8000836:	2301      	movs	r3, #1
 8000838:	9a02      	ldr	r2, [sp, #8]
 800083a:	2401      	movs	r4, #1
 800083c:	401a      	ands	r2, r3
 800083e:	2300      	movs	r3, #0
 8000840:	4694      	mov	ip, r2
 8000842:	4698      	mov	r8, r3
 8000844:	2200      	movs	r2, #0
 8000846:	e5f7      	b.n	8000438 <__aeabi_ddiv+0x19c>
 8000848:	2102      	movs	r1, #2
 800084a:	4249      	negs	r1, r1
 800084c:	468c      	mov	ip, r1
 800084e:	9d03      	ldr	r5, [sp, #12]
 8000850:	44e3      	add	fp, ip
 8000852:	46ac      	mov	ip, r5
 8000854:	44e2      	add	sl, ip
 8000856:	45aa      	cmp	sl, r5
 8000858:	41ad      	sbcs	r5, r5
 800085a:	426d      	negs	r5, r5
 800085c:	4445      	add	r5, r8
 800085e:	18ed      	adds	r5, r5, r3
 8000860:	1a2d      	subs	r5, r5, r0
 8000862:	e696      	b.n	8000592 <__aeabi_ddiv+0x2f6>
 8000864:	1e8a      	subs	r2, r1, #2
 8000866:	9903      	ldr	r1, [sp, #12]
 8000868:	004d      	lsls	r5, r1, #1
 800086a:	428d      	cmp	r5, r1
 800086c:	4189      	sbcs	r1, r1
 800086e:	4249      	negs	r1, r1
 8000870:	4441      	add	r1, r8
 8000872:	1876      	adds	r6, r6, r1
 8000874:	9503      	str	r5, [sp, #12]
 8000876:	e78f      	b.n	8000798 <__aeabi_ddiv+0x4fc>
 8000878:	201f      	movs	r0, #31
 800087a:	4240      	negs	r0, r0
 800087c:	1ac3      	subs	r3, r0, r3
 800087e:	4658      	mov	r0, fp
 8000880:	40d8      	lsrs	r0, r3
 8000882:	0003      	movs	r3, r0
 8000884:	2a20      	cmp	r2, #32
 8000886:	d028      	beq.n	80008da <__aeabi_ddiv+0x63e>
 8000888:	2040      	movs	r0, #64	; 0x40
 800088a:	465d      	mov	r5, fp
 800088c:	1a82      	subs	r2, r0, r2
 800088e:	4095      	lsls	r5, r2
 8000890:	4329      	orrs	r1, r5
 8000892:	1e4a      	subs	r2, r1, #1
 8000894:	4191      	sbcs	r1, r2
 8000896:	4319      	orrs	r1, r3
 8000898:	2307      	movs	r3, #7
 800089a:	2200      	movs	r2, #0
 800089c:	400b      	ands	r3, r1
 800089e:	d009      	beq.n	80008b4 <__aeabi_ddiv+0x618>
 80008a0:	230f      	movs	r3, #15
 80008a2:	2200      	movs	r2, #0
 80008a4:	400b      	ands	r3, r1
 80008a6:	0008      	movs	r0, r1
 80008a8:	2b04      	cmp	r3, #4
 80008aa:	d1bd      	bne.n	8000828 <__aeabi_ddiv+0x58c>
 80008ac:	0001      	movs	r1, r0
 80008ae:	0753      	lsls	r3, r2, #29
 80008b0:	0252      	lsls	r2, r2, #9
 80008b2:	0b12      	lsrs	r2, r2, #12
 80008b4:	08c9      	lsrs	r1, r1, #3
 80008b6:	4319      	orrs	r1, r3
 80008b8:	2301      	movs	r3, #1
 80008ba:	4688      	mov	r8, r1
 80008bc:	9902      	ldr	r1, [sp, #8]
 80008be:	2400      	movs	r4, #0
 80008c0:	4019      	ands	r1, r3
 80008c2:	468c      	mov	ip, r1
 80008c4:	e5b8      	b.n	8000438 <__aeabi_ddiv+0x19c>
 80008c6:	4552      	cmp	r2, sl
 80008c8:	d8be      	bhi.n	8000848 <__aeabi_ddiv+0x5ac>
 80008ca:	468b      	mov	fp, r1
 80008cc:	2500      	movs	r5, #0
 80008ce:	e660      	b.n	8000592 <__aeabi_ddiv+0x2f6>
 80008d0:	9d03      	ldr	r5, [sp, #12]
 80008d2:	429d      	cmp	r5, r3
 80008d4:	d3c6      	bcc.n	8000864 <__aeabi_ddiv+0x5c8>
 80008d6:	0011      	movs	r1, r2
 80008d8:	e762      	b.n	80007a0 <__aeabi_ddiv+0x504>
 80008da:	2500      	movs	r5, #0
 80008dc:	e7d8      	b.n	8000890 <__aeabi_ddiv+0x5f4>
 80008de:	2280      	movs	r2, #128	; 0x80
 80008e0:	465b      	mov	r3, fp
 80008e2:	0312      	lsls	r2, r2, #12
 80008e4:	431a      	orrs	r2, r3
 80008e6:	9b01      	ldr	r3, [sp, #4]
 80008e8:	0312      	lsls	r2, r2, #12
 80008ea:	0b12      	lsrs	r2, r2, #12
 80008ec:	469c      	mov	ip, r3
 80008ee:	4688      	mov	r8, r1
 80008f0:	4c03      	ldr	r4, [pc, #12]	; (8000900 <__aeabi_ddiv+0x664>)
 80008f2:	e5a1      	b.n	8000438 <__aeabi_ddiv+0x19c>
 80008f4:	000003ff 	.word	0x000003ff
 80008f8:	feffffff 	.word	0xfeffffff
 80008fc:	000007fe 	.word	0x000007fe
 8000900:	000007ff 	.word	0x000007ff

08000904 <__eqdf2>:
 8000904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000906:	464f      	mov	r7, r9
 8000908:	4646      	mov	r6, r8
 800090a:	46d6      	mov	lr, sl
 800090c:	005c      	lsls	r4, r3, #1
 800090e:	b5c0      	push	{r6, r7, lr}
 8000910:	031f      	lsls	r7, r3, #12
 8000912:	0fdb      	lsrs	r3, r3, #31
 8000914:	469a      	mov	sl, r3
 8000916:	4b17      	ldr	r3, [pc, #92]	; (8000974 <__eqdf2+0x70>)
 8000918:	030e      	lsls	r6, r1, #12
 800091a:	004d      	lsls	r5, r1, #1
 800091c:	4684      	mov	ip, r0
 800091e:	4680      	mov	r8, r0
 8000920:	0b36      	lsrs	r6, r6, #12
 8000922:	0d6d      	lsrs	r5, r5, #21
 8000924:	0fc9      	lsrs	r1, r1, #31
 8000926:	4691      	mov	r9, r2
 8000928:	0b3f      	lsrs	r7, r7, #12
 800092a:	0d64      	lsrs	r4, r4, #21
 800092c:	2001      	movs	r0, #1
 800092e:	429d      	cmp	r5, r3
 8000930:	d008      	beq.n	8000944 <__eqdf2+0x40>
 8000932:	429c      	cmp	r4, r3
 8000934:	d001      	beq.n	800093a <__eqdf2+0x36>
 8000936:	42a5      	cmp	r5, r4
 8000938:	d00b      	beq.n	8000952 <__eqdf2+0x4e>
 800093a:	bc1c      	pop	{r2, r3, r4}
 800093c:	4690      	mov	r8, r2
 800093e:	4699      	mov	r9, r3
 8000940:	46a2      	mov	sl, r4
 8000942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000944:	4663      	mov	r3, ip
 8000946:	4333      	orrs	r3, r6
 8000948:	d1f7      	bne.n	800093a <__eqdf2+0x36>
 800094a:	42ac      	cmp	r4, r5
 800094c:	d1f5      	bne.n	800093a <__eqdf2+0x36>
 800094e:	433a      	orrs	r2, r7
 8000950:	d1f3      	bne.n	800093a <__eqdf2+0x36>
 8000952:	2001      	movs	r0, #1
 8000954:	42be      	cmp	r6, r7
 8000956:	d1f0      	bne.n	800093a <__eqdf2+0x36>
 8000958:	45c8      	cmp	r8, r9
 800095a:	d1ee      	bne.n	800093a <__eqdf2+0x36>
 800095c:	4551      	cmp	r1, sl
 800095e:	d007      	beq.n	8000970 <__eqdf2+0x6c>
 8000960:	2d00      	cmp	r5, #0
 8000962:	d1ea      	bne.n	800093a <__eqdf2+0x36>
 8000964:	4663      	mov	r3, ip
 8000966:	431e      	orrs	r6, r3
 8000968:	0030      	movs	r0, r6
 800096a:	1e46      	subs	r6, r0, #1
 800096c:	41b0      	sbcs	r0, r6
 800096e:	e7e4      	b.n	800093a <__eqdf2+0x36>
 8000970:	2000      	movs	r0, #0
 8000972:	e7e2      	b.n	800093a <__eqdf2+0x36>
 8000974:	000007ff 	.word	0x000007ff

08000978 <__gedf2>:
 8000978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800097a:	4645      	mov	r5, r8
 800097c:	46de      	mov	lr, fp
 800097e:	4657      	mov	r7, sl
 8000980:	464e      	mov	r6, r9
 8000982:	b5e0      	push	{r5, r6, r7, lr}
 8000984:	031f      	lsls	r7, r3, #12
 8000986:	0b3d      	lsrs	r5, r7, #12
 8000988:	4f2c      	ldr	r7, [pc, #176]	; (8000a3c <__gedf2+0xc4>)
 800098a:	030e      	lsls	r6, r1, #12
 800098c:	004c      	lsls	r4, r1, #1
 800098e:	46ab      	mov	fp, r5
 8000990:	005d      	lsls	r5, r3, #1
 8000992:	4684      	mov	ip, r0
 8000994:	0b36      	lsrs	r6, r6, #12
 8000996:	0d64      	lsrs	r4, r4, #21
 8000998:	0fc9      	lsrs	r1, r1, #31
 800099a:	4690      	mov	r8, r2
 800099c:	0d6d      	lsrs	r5, r5, #21
 800099e:	0fdb      	lsrs	r3, r3, #31
 80009a0:	42bc      	cmp	r4, r7
 80009a2:	d02a      	beq.n	80009fa <__gedf2+0x82>
 80009a4:	4f25      	ldr	r7, [pc, #148]	; (8000a3c <__gedf2+0xc4>)
 80009a6:	42bd      	cmp	r5, r7
 80009a8:	d02d      	beq.n	8000a06 <__gedf2+0x8e>
 80009aa:	2c00      	cmp	r4, #0
 80009ac:	d10f      	bne.n	80009ce <__gedf2+0x56>
 80009ae:	4330      	orrs	r0, r6
 80009b0:	0007      	movs	r7, r0
 80009b2:	4681      	mov	r9, r0
 80009b4:	4278      	negs	r0, r7
 80009b6:	4178      	adcs	r0, r7
 80009b8:	b2c0      	uxtb	r0, r0
 80009ba:	2d00      	cmp	r5, #0
 80009bc:	d117      	bne.n	80009ee <__gedf2+0x76>
 80009be:	465f      	mov	r7, fp
 80009c0:	433a      	orrs	r2, r7
 80009c2:	d114      	bne.n	80009ee <__gedf2+0x76>
 80009c4:	464b      	mov	r3, r9
 80009c6:	2000      	movs	r0, #0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d00a      	beq.n	80009e2 <__gedf2+0x6a>
 80009cc:	e006      	b.n	80009dc <__gedf2+0x64>
 80009ce:	2d00      	cmp	r5, #0
 80009d0:	d102      	bne.n	80009d8 <__gedf2+0x60>
 80009d2:	4658      	mov	r0, fp
 80009d4:	4302      	orrs	r2, r0
 80009d6:	d001      	beq.n	80009dc <__gedf2+0x64>
 80009d8:	4299      	cmp	r1, r3
 80009da:	d018      	beq.n	8000a0e <__gedf2+0x96>
 80009dc:	4248      	negs	r0, r1
 80009de:	2101      	movs	r1, #1
 80009e0:	4308      	orrs	r0, r1
 80009e2:	bc3c      	pop	{r2, r3, r4, r5}
 80009e4:	4690      	mov	r8, r2
 80009e6:	4699      	mov	r9, r3
 80009e8:	46a2      	mov	sl, r4
 80009ea:	46ab      	mov	fp, r5
 80009ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009ee:	2800      	cmp	r0, #0
 80009f0:	d0f2      	beq.n	80009d8 <__gedf2+0x60>
 80009f2:	2001      	movs	r0, #1
 80009f4:	3b01      	subs	r3, #1
 80009f6:	4318      	orrs	r0, r3
 80009f8:	e7f3      	b.n	80009e2 <__gedf2+0x6a>
 80009fa:	0037      	movs	r7, r6
 80009fc:	4307      	orrs	r7, r0
 80009fe:	d0d1      	beq.n	80009a4 <__gedf2+0x2c>
 8000a00:	2002      	movs	r0, #2
 8000a02:	4240      	negs	r0, r0
 8000a04:	e7ed      	b.n	80009e2 <__gedf2+0x6a>
 8000a06:	465f      	mov	r7, fp
 8000a08:	4317      	orrs	r7, r2
 8000a0a:	d0ce      	beq.n	80009aa <__gedf2+0x32>
 8000a0c:	e7f8      	b.n	8000a00 <__gedf2+0x88>
 8000a0e:	42ac      	cmp	r4, r5
 8000a10:	dce4      	bgt.n	80009dc <__gedf2+0x64>
 8000a12:	da03      	bge.n	8000a1c <__gedf2+0xa4>
 8000a14:	1e48      	subs	r0, r1, #1
 8000a16:	2101      	movs	r1, #1
 8000a18:	4308      	orrs	r0, r1
 8000a1a:	e7e2      	b.n	80009e2 <__gedf2+0x6a>
 8000a1c:	455e      	cmp	r6, fp
 8000a1e:	d8dd      	bhi.n	80009dc <__gedf2+0x64>
 8000a20:	d006      	beq.n	8000a30 <__gedf2+0xb8>
 8000a22:	2000      	movs	r0, #0
 8000a24:	455e      	cmp	r6, fp
 8000a26:	d2dc      	bcs.n	80009e2 <__gedf2+0x6a>
 8000a28:	2301      	movs	r3, #1
 8000a2a:	1e48      	subs	r0, r1, #1
 8000a2c:	4318      	orrs	r0, r3
 8000a2e:	e7d8      	b.n	80009e2 <__gedf2+0x6a>
 8000a30:	45c4      	cmp	ip, r8
 8000a32:	d8d3      	bhi.n	80009dc <__gedf2+0x64>
 8000a34:	2000      	movs	r0, #0
 8000a36:	45c4      	cmp	ip, r8
 8000a38:	d3f6      	bcc.n	8000a28 <__gedf2+0xb0>
 8000a3a:	e7d2      	b.n	80009e2 <__gedf2+0x6a>
 8000a3c:	000007ff 	.word	0x000007ff

08000a40 <__ledf2>:
 8000a40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a42:	464e      	mov	r6, r9
 8000a44:	4645      	mov	r5, r8
 8000a46:	46de      	mov	lr, fp
 8000a48:	4657      	mov	r7, sl
 8000a4a:	005c      	lsls	r4, r3, #1
 8000a4c:	b5e0      	push	{r5, r6, r7, lr}
 8000a4e:	031f      	lsls	r7, r3, #12
 8000a50:	0fdb      	lsrs	r3, r3, #31
 8000a52:	4699      	mov	r9, r3
 8000a54:	4b2a      	ldr	r3, [pc, #168]	; (8000b00 <__ledf2+0xc0>)
 8000a56:	030e      	lsls	r6, r1, #12
 8000a58:	004d      	lsls	r5, r1, #1
 8000a5a:	0fc9      	lsrs	r1, r1, #31
 8000a5c:	4684      	mov	ip, r0
 8000a5e:	0b36      	lsrs	r6, r6, #12
 8000a60:	0d6d      	lsrs	r5, r5, #21
 8000a62:	468b      	mov	fp, r1
 8000a64:	4690      	mov	r8, r2
 8000a66:	0b3f      	lsrs	r7, r7, #12
 8000a68:	0d64      	lsrs	r4, r4, #21
 8000a6a:	429d      	cmp	r5, r3
 8000a6c:	d020      	beq.n	8000ab0 <__ledf2+0x70>
 8000a6e:	4b24      	ldr	r3, [pc, #144]	; (8000b00 <__ledf2+0xc0>)
 8000a70:	429c      	cmp	r4, r3
 8000a72:	d022      	beq.n	8000aba <__ledf2+0x7a>
 8000a74:	2d00      	cmp	r5, #0
 8000a76:	d112      	bne.n	8000a9e <__ledf2+0x5e>
 8000a78:	4330      	orrs	r0, r6
 8000a7a:	4243      	negs	r3, r0
 8000a7c:	4143      	adcs	r3, r0
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	2c00      	cmp	r4, #0
 8000a82:	d01f      	beq.n	8000ac4 <__ledf2+0x84>
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d00c      	beq.n	8000aa2 <__ledf2+0x62>
 8000a88:	464b      	mov	r3, r9
 8000a8a:	2001      	movs	r0, #1
 8000a8c:	3b01      	subs	r3, #1
 8000a8e:	4303      	orrs	r3, r0
 8000a90:	0018      	movs	r0, r3
 8000a92:	bc3c      	pop	{r2, r3, r4, r5}
 8000a94:	4690      	mov	r8, r2
 8000a96:	4699      	mov	r9, r3
 8000a98:	46a2      	mov	sl, r4
 8000a9a:	46ab      	mov	fp, r5
 8000a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a9e:	2c00      	cmp	r4, #0
 8000aa0:	d016      	beq.n	8000ad0 <__ledf2+0x90>
 8000aa2:	45cb      	cmp	fp, r9
 8000aa4:	d017      	beq.n	8000ad6 <__ledf2+0x96>
 8000aa6:	465b      	mov	r3, fp
 8000aa8:	4259      	negs	r1, r3
 8000aaa:	2301      	movs	r3, #1
 8000aac:	430b      	orrs	r3, r1
 8000aae:	e7ef      	b.n	8000a90 <__ledf2+0x50>
 8000ab0:	0031      	movs	r1, r6
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	4301      	orrs	r1, r0
 8000ab6:	d1eb      	bne.n	8000a90 <__ledf2+0x50>
 8000ab8:	e7d9      	b.n	8000a6e <__ledf2+0x2e>
 8000aba:	0039      	movs	r1, r7
 8000abc:	2302      	movs	r3, #2
 8000abe:	4311      	orrs	r1, r2
 8000ac0:	d1e6      	bne.n	8000a90 <__ledf2+0x50>
 8000ac2:	e7d7      	b.n	8000a74 <__ledf2+0x34>
 8000ac4:	433a      	orrs	r2, r7
 8000ac6:	d1dd      	bne.n	8000a84 <__ledf2+0x44>
 8000ac8:	2300      	movs	r3, #0
 8000aca:	2800      	cmp	r0, #0
 8000acc:	d0e0      	beq.n	8000a90 <__ledf2+0x50>
 8000ace:	e7ea      	b.n	8000aa6 <__ledf2+0x66>
 8000ad0:	433a      	orrs	r2, r7
 8000ad2:	d1e6      	bne.n	8000aa2 <__ledf2+0x62>
 8000ad4:	e7e7      	b.n	8000aa6 <__ledf2+0x66>
 8000ad6:	42a5      	cmp	r5, r4
 8000ad8:	dce5      	bgt.n	8000aa6 <__ledf2+0x66>
 8000ada:	db05      	blt.n	8000ae8 <__ledf2+0xa8>
 8000adc:	42be      	cmp	r6, r7
 8000ade:	d8e2      	bhi.n	8000aa6 <__ledf2+0x66>
 8000ae0:	d007      	beq.n	8000af2 <__ledf2+0xb2>
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	42be      	cmp	r6, r7
 8000ae6:	d2d3      	bcs.n	8000a90 <__ledf2+0x50>
 8000ae8:	4659      	mov	r1, fp
 8000aea:	2301      	movs	r3, #1
 8000aec:	3901      	subs	r1, #1
 8000aee:	430b      	orrs	r3, r1
 8000af0:	e7ce      	b.n	8000a90 <__ledf2+0x50>
 8000af2:	45c4      	cmp	ip, r8
 8000af4:	d8d7      	bhi.n	8000aa6 <__ledf2+0x66>
 8000af6:	2300      	movs	r3, #0
 8000af8:	45c4      	cmp	ip, r8
 8000afa:	d3f5      	bcc.n	8000ae8 <__ledf2+0xa8>
 8000afc:	e7c8      	b.n	8000a90 <__ledf2+0x50>
 8000afe:	46c0      	nop			; (mov r8, r8)
 8000b00:	000007ff 	.word	0x000007ff

08000b04 <__aeabi_dmul>:
 8000b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b06:	4657      	mov	r7, sl
 8000b08:	4645      	mov	r5, r8
 8000b0a:	46de      	mov	lr, fp
 8000b0c:	464e      	mov	r6, r9
 8000b0e:	b5e0      	push	{r5, r6, r7, lr}
 8000b10:	030c      	lsls	r4, r1, #12
 8000b12:	4698      	mov	r8, r3
 8000b14:	004e      	lsls	r6, r1, #1
 8000b16:	0b23      	lsrs	r3, r4, #12
 8000b18:	b087      	sub	sp, #28
 8000b1a:	0007      	movs	r7, r0
 8000b1c:	4692      	mov	sl, r2
 8000b1e:	469b      	mov	fp, r3
 8000b20:	0d76      	lsrs	r6, r6, #21
 8000b22:	0fcd      	lsrs	r5, r1, #31
 8000b24:	2e00      	cmp	r6, #0
 8000b26:	d06b      	beq.n	8000c00 <__aeabi_dmul+0xfc>
 8000b28:	4b6d      	ldr	r3, [pc, #436]	; (8000ce0 <__aeabi_dmul+0x1dc>)
 8000b2a:	429e      	cmp	r6, r3
 8000b2c:	d035      	beq.n	8000b9a <__aeabi_dmul+0x96>
 8000b2e:	2480      	movs	r4, #128	; 0x80
 8000b30:	465b      	mov	r3, fp
 8000b32:	0f42      	lsrs	r2, r0, #29
 8000b34:	0424      	lsls	r4, r4, #16
 8000b36:	00db      	lsls	r3, r3, #3
 8000b38:	4314      	orrs	r4, r2
 8000b3a:	431c      	orrs	r4, r3
 8000b3c:	00c3      	lsls	r3, r0, #3
 8000b3e:	4699      	mov	r9, r3
 8000b40:	4b68      	ldr	r3, [pc, #416]	; (8000ce4 <__aeabi_dmul+0x1e0>)
 8000b42:	46a3      	mov	fp, r4
 8000b44:	469c      	mov	ip, r3
 8000b46:	2300      	movs	r3, #0
 8000b48:	2700      	movs	r7, #0
 8000b4a:	4466      	add	r6, ip
 8000b4c:	9302      	str	r3, [sp, #8]
 8000b4e:	4643      	mov	r3, r8
 8000b50:	031c      	lsls	r4, r3, #12
 8000b52:	005a      	lsls	r2, r3, #1
 8000b54:	0fdb      	lsrs	r3, r3, #31
 8000b56:	4650      	mov	r0, sl
 8000b58:	0b24      	lsrs	r4, r4, #12
 8000b5a:	0d52      	lsrs	r2, r2, #21
 8000b5c:	4698      	mov	r8, r3
 8000b5e:	d100      	bne.n	8000b62 <__aeabi_dmul+0x5e>
 8000b60:	e076      	b.n	8000c50 <__aeabi_dmul+0x14c>
 8000b62:	4b5f      	ldr	r3, [pc, #380]	; (8000ce0 <__aeabi_dmul+0x1dc>)
 8000b64:	429a      	cmp	r2, r3
 8000b66:	d06d      	beq.n	8000c44 <__aeabi_dmul+0x140>
 8000b68:	2380      	movs	r3, #128	; 0x80
 8000b6a:	0f41      	lsrs	r1, r0, #29
 8000b6c:	041b      	lsls	r3, r3, #16
 8000b6e:	430b      	orrs	r3, r1
 8000b70:	495c      	ldr	r1, [pc, #368]	; (8000ce4 <__aeabi_dmul+0x1e0>)
 8000b72:	00e4      	lsls	r4, r4, #3
 8000b74:	468c      	mov	ip, r1
 8000b76:	431c      	orrs	r4, r3
 8000b78:	00c3      	lsls	r3, r0, #3
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	4462      	add	r2, ip
 8000b7e:	4641      	mov	r1, r8
 8000b80:	18b6      	adds	r6, r6, r2
 8000b82:	4069      	eors	r1, r5
 8000b84:	1c72      	adds	r2, r6, #1
 8000b86:	9101      	str	r1, [sp, #4]
 8000b88:	4694      	mov	ip, r2
 8000b8a:	4307      	orrs	r7, r0
 8000b8c:	2f0f      	cmp	r7, #15
 8000b8e:	d900      	bls.n	8000b92 <__aeabi_dmul+0x8e>
 8000b90:	e0b0      	b.n	8000cf4 <__aeabi_dmul+0x1f0>
 8000b92:	4a55      	ldr	r2, [pc, #340]	; (8000ce8 <__aeabi_dmul+0x1e4>)
 8000b94:	00bf      	lsls	r7, r7, #2
 8000b96:	59d2      	ldr	r2, [r2, r7]
 8000b98:	4697      	mov	pc, r2
 8000b9a:	465b      	mov	r3, fp
 8000b9c:	4303      	orrs	r3, r0
 8000b9e:	4699      	mov	r9, r3
 8000ba0:	d000      	beq.n	8000ba4 <__aeabi_dmul+0xa0>
 8000ba2:	e087      	b.n	8000cb4 <__aeabi_dmul+0x1b0>
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	469b      	mov	fp, r3
 8000ba8:	3302      	adds	r3, #2
 8000baa:	2708      	movs	r7, #8
 8000bac:	9302      	str	r3, [sp, #8]
 8000bae:	e7ce      	b.n	8000b4e <__aeabi_dmul+0x4a>
 8000bb0:	4642      	mov	r2, r8
 8000bb2:	9201      	str	r2, [sp, #4]
 8000bb4:	2802      	cmp	r0, #2
 8000bb6:	d067      	beq.n	8000c88 <__aeabi_dmul+0x184>
 8000bb8:	2803      	cmp	r0, #3
 8000bba:	d100      	bne.n	8000bbe <__aeabi_dmul+0xba>
 8000bbc:	e20e      	b.n	8000fdc <__aeabi_dmul+0x4d8>
 8000bbe:	2801      	cmp	r0, #1
 8000bc0:	d000      	beq.n	8000bc4 <__aeabi_dmul+0xc0>
 8000bc2:	e162      	b.n	8000e8a <__aeabi_dmul+0x386>
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	2400      	movs	r4, #0
 8000bc8:	2200      	movs	r2, #0
 8000bca:	4699      	mov	r9, r3
 8000bcc:	9901      	ldr	r1, [sp, #4]
 8000bce:	4001      	ands	r1, r0
 8000bd0:	b2cd      	uxtb	r5, r1
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	0312      	lsls	r2, r2, #12
 8000bd6:	0d0b      	lsrs	r3, r1, #20
 8000bd8:	0b12      	lsrs	r2, r2, #12
 8000bda:	051b      	lsls	r3, r3, #20
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	4a43      	ldr	r2, [pc, #268]	; (8000cec <__aeabi_dmul+0x1e8>)
 8000be0:	0524      	lsls	r4, r4, #20
 8000be2:	4013      	ands	r3, r2
 8000be4:	431c      	orrs	r4, r3
 8000be6:	0064      	lsls	r4, r4, #1
 8000be8:	07ed      	lsls	r5, r5, #31
 8000bea:	0864      	lsrs	r4, r4, #1
 8000bec:	432c      	orrs	r4, r5
 8000bee:	4648      	mov	r0, r9
 8000bf0:	0021      	movs	r1, r4
 8000bf2:	b007      	add	sp, #28
 8000bf4:	bc3c      	pop	{r2, r3, r4, r5}
 8000bf6:	4690      	mov	r8, r2
 8000bf8:	4699      	mov	r9, r3
 8000bfa:	46a2      	mov	sl, r4
 8000bfc:	46ab      	mov	fp, r5
 8000bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c00:	4303      	orrs	r3, r0
 8000c02:	4699      	mov	r9, r3
 8000c04:	d04f      	beq.n	8000ca6 <__aeabi_dmul+0x1a2>
 8000c06:	465b      	mov	r3, fp
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d100      	bne.n	8000c0e <__aeabi_dmul+0x10a>
 8000c0c:	e189      	b.n	8000f22 <__aeabi_dmul+0x41e>
 8000c0e:	4658      	mov	r0, fp
 8000c10:	f000 fa8e 	bl	8001130 <__clzsi2>
 8000c14:	0003      	movs	r3, r0
 8000c16:	3b0b      	subs	r3, #11
 8000c18:	2b1c      	cmp	r3, #28
 8000c1a:	dd00      	ble.n	8000c1e <__aeabi_dmul+0x11a>
 8000c1c:	e17a      	b.n	8000f14 <__aeabi_dmul+0x410>
 8000c1e:	221d      	movs	r2, #29
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	003a      	movs	r2, r7
 8000c24:	0001      	movs	r1, r0
 8000c26:	465c      	mov	r4, fp
 8000c28:	40da      	lsrs	r2, r3
 8000c2a:	3908      	subs	r1, #8
 8000c2c:	408c      	lsls	r4, r1
 8000c2e:	0013      	movs	r3, r2
 8000c30:	408f      	lsls	r7, r1
 8000c32:	4323      	orrs	r3, r4
 8000c34:	469b      	mov	fp, r3
 8000c36:	46b9      	mov	r9, r7
 8000c38:	2300      	movs	r3, #0
 8000c3a:	4e2d      	ldr	r6, [pc, #180]	; (8000cf0 <__aeabi_dmul+0x1ec>)
 8000c3c:	2700      	movs	r7, #0
 8000c3e:	1a36      	subs	r6, r6, r0
 8000c40:	9302      	str	r3, [sp, #8]
 8000c42:	e784      	b.n	8000b4e <__aeabi_dmul+0x4a>
 8000c44:	4653      	mov	r3, sl
 8000c46:	4323      	orrs	r3, r4
 8000c48:	d12a      	bne.n	8000ca0 <__aeabi_dmul+0x19c>
 8000c4a:	2400      	movs	r4, #0
 8000c4c:	2002      	movs	r0, #2
 8000c4e:	e796      	b.n	8000b7e <__aeabi_dmul+0x7a>
 8000c50:	4653      	mov	r3, sl
 8000c52:	4323      	orrs	r3, r4
 8000c54:	d020      	beq.n	8000c98 <__aeabi_dmul+0x194>
 8000c56:	2c00      	cmp	r4, #0
 8000c58:	d100      	bne.n	8000c5c <__aeabi_dmul+0x158>
 8000c5a:	e157      	b.n	8000f0c <__aeabi_dmul+0x408>
 8000c5c:	0020      	movs	r0, r4
 8000c5e:	f000 fa67 	bl	8001130 <__clzsi2>
 8000c62:	0003      	movs	r3, r0
 8000c64:	3b0b      	subs	r3, #11
 8000c66:	2b1c      	cmp	r3, #28
 8000c68:	dd00      	ble.n	8000c6c <__aeabi_dmul+0x168>
 8000c6a:	e149      	b.n	8000f00 <__aeabi_dmul+0x3fc>
 8000c6c:	211d      	movs	r1, #29
 8000c6e:	1acb      	subs	r3, r1, r3
 8000c70:	4651      	mov	r1, sl
 8000c72:	0002      	movs	r2, r0
 8000c74:	40d9      	lsrs	r1, r3
 8000c76:	4653      	mov	r3, sl
 8000c78:	3a08      	subs	r2, #8
 8000c7a:	4094      	lsls	r4, r2
 8000c7c:	4093      	lsls	r3, r2
 8000c7e:	430c      	orrs	r4, r1
 8000c80:	4a1b      	ldr	r2, [pc, #108]	; (8000cf0 <__aeabi_dmul+0x1ec>)
 8000c82:	1a12      	subs	r2, r2, r0
 8000c84:	2000      	movs	r0, #0
 8000c86:	e77a      	b.n	8000b7e <__aeabi_dmul+0x7a>
 8000c88:	2501      	movs	r5, #1
 8000c8a:	9b01      	ldr	r3, [sp, #4]
 8000c8c:	4c14      	ldr	r4, [pc, #80]	; (8000ce0 <__aeabi_dmul+0x1dc>)
 8000c8e:	401d      	ands	r5, r3
 8000c90:	2300      	movs	r3, #0
 8000c92:	2200      	movs	r2, #0
 8000c94:	4699      	mov	r9, r3
 8000c96:	e79c      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000c98:	2400      	movs	r4, #0
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	e76e      	b.n	8000b7e <__aeabi_dmul+0x7a>
 8000ca0:	4653      	mov	r3, sl
 8000ca2:	2003      	movs	r0, #3
 8000ca4:	e76b      	b.n	8000b7e <__aeabi_dmul+0x7a>
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	469b      	mov	fp, r3
 8000caa:	3301      	adds	r3, #1
 8000cac:	2704      	movs	r7, #4
 8000cae:	2600      	movs	r6, #0
 8000cb0:	9302      	str	r3, [sp, #8]
 8000cb2:	e74c      	b.n	8000b4e <__aeabi_dmul+0x4a>
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	4681      	mov	r9, r0
 8000cb8:	270c      	movs	r7, #12
 8000cba:	9302      	str	r3, [sp, #8]
 8000cbc:	e747      	b.n	8000b4e <__aeabi_dmul+0x4a>
 8000cbe:	2280      	movs	r2, #128	; 0x80
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	2500      	movs	r5, #0
 8000cc4:	0312      	lsls	r2, r2, #12
 8000cc6:	4699      	mov	r9, r3
 8000cc8:	4c05      	ldr	r4, [pc, #20]	; (8000ce0 <__aeabi_dmul+0x1dc>)
 8000cca:	e782      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000ccc:	465c      	mov	r4, fp
 8000cce:	464b      	mov	r3, r9
 8000cd0:	9802      	ldr	r0, [sp, #8]
 8000cd2:	e76f      	b.n	8000bb4 <__aeabi_dmul+0xb0>
 8000cd4:	465c      	mov	r4, fp
 8000cd6:	464b      	mov	r3, r9
 8000cd8:	9501      	str	r5, [sp, #4]
 8000cda:	9802      	ldr	r0, [sp, #8]
 8000cdc:	e76a      	b.n	8000bb4 <__aeabi_dmul+0xb0>
 8000cde:	46c0      	nop			; (mov r8, r8)
 8000ce0:	000007ff 	.word	0x000007ff
 8000ce4:	fffffc01 	.word	0xfffffc01
 8000ce8:	08003768 	.word	0x08003768
 8000cec:	800fffff 	.word	0x800fffff
 8000cf0:	fffffc0d 	.word	0xfffffc0d
 8000cf4:	464a      	mov	r2, r9
 8000cf6:	4649      	mov	r1, r9
 8000cf8:	0c17      	lsrs	r7, r2, #16
 8000cfa:	0c1a      	lsrs	r2, r3, #16
 8000cfc:	041b      	lsls	r3, r3, #16
 8000cfe:	0c1b      	lsrs	r3, r3, #16
 8000d00:	0408      	lsls	r0, r1, #16
 8000d02:	0019      	movs	r1, r3
 8000d04:	0c00      	lsrs	r0, r0, #16
 8000d06:	4341      	muls	r1, r0
 8000d08:	0015      	movs	r5, r2
 8000d0a:	4688      	mov	r8, r1
 8000d0c:	0019      	movs	r1, r3
 8000d0e:	437d      	muls	r5, r7
 8000d10:	4379      	muls	r1, r7
 8000d12:	9503      	str	r5, [sp, #12]
 8000d14:	4689      	mov	r9, r1
 8000d16:	0029      	movs	r1, r5
 8000d18:	0015      	movs	r5, r2
 8000d1a:	4345      	muls	r5, r0
 8000d1c:	444d      	add	r5, r9
 8000d1e:	9502      	str	r5, [sp, #8]
 8000d20:	4645      	mov	r5, r8
 8000d22:	0c2d      	lsrs	r5, r5, #16
 8000d24:	46aa      	mov	sl, r5
 8000d26:	9d02      	ldr	r5, [sp, #8]
 8000d28:	4455      	add	r5, sl
 8000d2a:	45a9      	cmp	r9, r5
 8000d2c:	d906      	bls.n	8000d3c <__aeabi_dmul+0x238>
 8000d2e:	468a      	mov	sl, r1
 8000d30:	2180      	movs	r1, #128	; 0x80
 8000d32:	0249      	lsls	r1, r1, #9
 8000d34:	4689      	mov	r9, r1
 8000d36:	44ca      	add	sl, r9
 8000d38:	4651      	mov	r1, sl
 8000d3a:	9103      	str	r1, [sp, #12]
 8000d3c:	0c29      	lsrs	r1, r5, #16
 8000d3e:	9104      	str	r1, [sp, #16]
 8000d40:	4641      	mov	r1, r8
 8000d42:	0409      	lsls	r1, r1, #16
 8000d44:	042d      	lsls	r5, r5, #16
 8000d46:	0c09      	lsrs	r1, r1, #16
 8000d48:	4688      	mov	r8, r1
 8000d4a:	0029      	movs	r1, r5
 8000d4c:	0c25      	lsrs	r5, r4, #16
 8000d4e:	0424      	lsls	r4, r4, #16
 8000d50:	4441      	add	r1, r8
 8000d52:	0c24      	lsrs	r4, r4, #16
 8000d54:	9105      	str	r1, [sp, #20]
 8000d56:	0021      	movs	r1, r4
 8000d58:	4341      	muls	r1, r0
 8000d5a:	4688      	mov	r8, r1
 8000d5c:	0021      	movs	r1, r4
 8000d5e:	4379      	muls	r1, r7
 8000d60:	468a      	mov	sl, r1
 8000d62:	4368      	muls	r0, r5
 8000d64:	4641      	mov	r1, r8
 8000d66:	4450      	add	r0, sl
 8000d68:	4681      	mov	r9, r0
 8000d6a:	0c08      	lsrs	r0, r1, #16
 8000d6c:	4448      	add	r0, r9
 8000d6e:	436f      	muls	r7, r5
 8000d70:	4582      	cmp	sl, r0
 8000d72:	d903      	bls.n	8000d7c <__aeabi_dmul+0x278>
 8000d74:	2180      	movs	r1, #128	; 0x80
 8000d76:	0249      	lsls	r1, r1, #9
 8000d78:	4689      	mov	r9, r1
 8000d7a:	444f      	add	r7, r9
 8000d7c:	0c01      	lsrs	r1, r0, #16
 8000d7e:	4689      	mov	r9, r1
 8000d80:	0039      	movs	r1, r7
 8000d82:	4449      	add	r1, r9
 8000d84:	9102      	str	r1, [sp, #8]
 8000d86:	4641      	mov	r1, r8
 8000d88:	040f      	lsls	r7, r1, #16
 8000d8a:	9904      	ldr	r1, [sp, #16]
 8000d8c:	0c3f      	lsrs	r7, r7, #16
 8000d8e:	4688      	mov	r8, r1
 8000d90:	0400      	lsls	r0, r0, #16
 8000d92:	19c0      	adds	r0, r0, r7
 8000d94:	4480      	add	r8, r0
 8000d96:	4641      	mov	r1, r8
 8000d98:	9104      	str	r1, [sp, #16]
 8000d9a:	4659      	mov	r1, fp
 8000d9c:	0c0f      	lsrs	r7, r1, #16
 8000d9e:	0409      	lsls	r1, r1, #16
 8000da0:	0c09      	lsrs	r1, r1, #16
 8000da2:	4688      	mov	r8, r1
 8000da4:	4359      	muls	r1, r3
 8000da6:	468a      	mov	sl, r1
 8000da8:	0039      	movs	r1, r7
 8000daa:	4351      	muls	r1, r2
 8000dac:	4689      	mov	r9, r1
 8000dae:	4641      	mov	r1, r8
 8000db0:	434a      	muls	r2, r1
 8000db2:	4651      	mov	r1, sl
 8000db4:	0c09      	lsrs	r1, r1, #16
 8000db6:	468b      	mov	fp, r1
 8000db8:	437b      	muls	r3, r7
 8000dba:	18d2      	adds	r2, r2, r3
 8000dbc:	445a      	add	r2, fp
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d903      	bls.n	8000dca <__aeabi_dmul+0x2c6>
 8000dc2:	2380      	movs	r3, #128	; 0x80
 8000dc4:	025b      	lsls	r3, r3, #9
 8000dc6:	469b      	mov	fp, r3
 8000dc8:	44d9      	add	r9, fp
 8000dca:	4651      	mov	r1, sl
 8000dcc:	0409      	lsls	r1, r1, #16
 8000dce:	0c09      	lsrs	r1, r1, #16
 8000dd0:	468a      	mov	sl, r1
 8000dd2:	4641      	mov	r1, r8
 8000dd4:	4361      	muls	r1, r4
 8000dd6:	437c      	muls	r4, r7
 8000dd8:	0c13      	lsrs	r3, r2, #16
 8000dda:	0412      	lsls	r2, r2, #16
 8000ddc:	444b      	add	r3, r9
 8000dde:	4452      	add	r2, sl
 8000de0:	46a1      	mov	r9, r4
 8000de2:	468a      	mov	sl, r1
 8000de4:	003c      	movs	r4, r7
 8000de6:	4641      	mov	r1, r8
 8000de8:	436c      	muls	r4, r5
 8000dea:	434d      	muls	r5, r1
 8000dec:	4651      	mov	r1, sl
 8000dee:	444d      	add	r5, r9
 8000df0:	0c0f      	lsrs	r7, r1, #16
 8000df2:	197d      	adds	r5, r7, r5
 8000df4:	45a9      	cmp	r9, r5
 8000df6:	d903      	bls.n	8000e00 <__aeabi_dmul+0x2fc>
 8000df8:	2180      	movs	r1, #128	; 0x80
 8000dfa:	0249      	lsls	r1, r1, #9
 8000dfc:	4688      	mov	r8, r1
 8000dfe:	4444      	add	r4, r8
 8000e00:	9f04      	ldr	r7, [sp, #16]
 8000e02:	9903      	ldr	r1, [sp, #12]
 8000e04:	46b8      	mov	r8, r7
 8000e06:	4441      	add	r1, r8
 8000e08:	468b      	mov	fp, r1
 8000e0a:	4583      	cmp	fp, r0
 8000e0c:	4180      	sbcs	r0, r0
 8000e0e:	4241      	negs	r1, r0
 8000e10:	4688      	mov	r8, r1
 8000e12:	4651      	mov	r1, sl
 8000e14:	0408      	lsls	r0, r1, #16
 8000e16:	042f      	lsls	r7, r5, #16
 8000e18:	0c00      	lsrs	r0, r0, #16
 8000e1a:	183f      	adds	r7, r7, r0
 8000e1c:	4658      	mov	r0, fp
 8000e1e:	9902      	ldr	r1, [sp, #8]
 8000e20:	1810      	adds	r0, r2, r0
 8000e22:	4689      	mov	r9, r1
 8000e24:	4290      	cmp	r0, r2
 8000e26:	4192      	sbcs	r2, r2
 8000e28:	444f      	add	r7, r9
 8000e2a:	46ba      	mov	sl, r7
 8000e2c:	4252      	negs	r2, r2
 8000e2e:	4699      	mov	r9, r3
 8000e30:	4693      	mov	fp, r2
 8000e32:	44c2      	add	sl, r8
 8000e34:	44d1      	add	r9, sl
 8000e36:	44cb      	add	fp, r9
 8000e38:	428f      	cmp	r7, r1
 8000e3a:	41bf      	sbcs	r7, r7
 8000e3c:	45c2      	cmp	sl, r8
 8000e3e:	4189      	sbcs	r1, r1
 8000e40:	4599      	cmp	r9, r3
 8000e42:	419b      	sbcs	r3, r3
 8000e44:	4593      	cmp	fp, r2
 8000e46:	4192      	sbcs	r2, r2
 8000e48:	427f      	negs	r7, r7
 8000e4a:	4249      	negs	r1, r1
 8000e4c:	0c2d      	lsrs	r5, r5, #16
 8000e4e:	4252      	negs	r2, r2
 8000e50:	430f      	orrs	r7, r1
 8000e52:	425b      	negs	r3, r3
 8000e54:	4313      	orrs	r3, r2
 8000e56:	197f      	adds	r7, r7, r5
 8000e58:	18ff      	adds	r7, r7, r3
 8000e5a:	465b      	mov	r3, fp
 8000e5c:	193c      	adds	r4, r7, r4
 8000e5e:	0ddb      	lsrs	r3, r3, #23
 8000e60:	9a05      	ldr	r2, [sp, #20]
 8000e62:	0264      	lsls	r4, r4, #9
 8000e64:	431c      	orrs	r4, r3
 8000e66:	0243      	lsls	r3, r0, #9
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	1e5d      	subs	r5, r3, #1
 8000e6c:	41ab      	sbcs	r3, r5
 8000e6e:	465a      	mov	r2, fp
 8000e70:	0dc0      	lsrs	r0, r0, #23
 8000e72:	4303      	orrs	r3, r0
 8000e74:	0252      	lsls	r2, r2, #9
 8000e76:	4313      	orrs	r3, r2
 8000e78:	01e2      	lsls	r2, r4, #7
 8000e7a:	d556      	bpl.n	8000f2a <__aeabi_dmul+0x426>
 8000e7c:	2001      	movs	r0, #1
 8000e7e:	085a      	lsrs	r2, r3, #1
 8000e80:	4003      	ands	r3, r0
 8000e82:	4313      	orrs	r3, r2
 8000e84:	07e2      	lsls	r2, r4, #31
 8000e86:	4313      	orrs	r3, r2
 8000e88:	0864      	lsrs	r4, r4, #1
 8000e8a:	485a      	ldr	r0, [pc, #360]	; (8000ff4 <__aeabi_dmul+0x4f0>)
 8000e8c:	4460      	add	r0, ip
 8000e8e:	2800      	cmp	r0, #0
 8000e90:	dd4d      	ble.n	8000f2e <__aeabi_dmul+0x42a>
 8000e92:	075a      	lsls	r2, r3, #29
 8000e94:	d009      	beq.n	8000eaa <__aeabi_dmul+0x3a6>
 8000e96:	220f      	movs	r2, #15
 8000e98:	401a      	ands	r2, r3
 8000e9a:	2a04      	cmp	r2, #4
 8000e9c:	d005      	beq.n	8000eaa <__aeabi_dmul+0x3a6>
 8000e9e:	1d1a      	adds	r2, r3, #4
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	419b      	sbcs	r3, r3
 8000ea4:	425b      	negs	r3, r3
 8000ea6:	18e4      	adds	r4, r4, r3
 8000ea8:	0013      	movs	r3, r2
 8000eaa:	01e2      	lsls	r2, r4, #7
 8000eac:	d504      	bpl.n	8000eb8 <__aeabi_dmul+0x3b4>
 8000eae:	2080      	movs	r0, #128	; 0x80
 8000eb0:	4a51      	ldr	r2, [pc, #324]	; (8000ff8 <__aeabi_dmul+0x4f4>)
 8000eb2:	00c0      	lsls	r0, r0, #3
 8000eb4:	4014      	ands	r4, r2
 8000eb6:	4460      	add	r0, ip
 8000eb8:	4a50      	ldr	r2, [pc, #320]	; (8000ffc <__aeabi_dmul+0x4f8>)
 8000eba:	4290      	cmp	r0, r2
 8000ebc:	dd00      	ble.n	8000ec0 <__aeabi_dmul+0x3bc>
 8000ebe:	e6e3      	b.n	8000c88 <__aeabi_dmul+0x184>
 8000ec0:	2501      	movs	r5, #1
 8000ec2:	08db      	lsrs	r3, r3, #3
 8000ec4:	0762      	lsls	r2, r4, #29
 8000ec6:	431a      	orrs	r2, r3
 8000ec8:	0264      	lsls	r4, r4, #9
 8000eca:	9b01      	ldr	r3, [sp, #4]
 8000ecc:	4691      	mov	r9, r2
 8000ece:	0b22      	lsrs	r2, r4, #12
 8000ed0:	0544      	lsls	r4, r0, #21
 8000ed2:	0d64      	lsrs	r4, r4, #21
 8000ed4:	401d      	ands	r5, r3
 8000ed6:	e67c      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000ed8:	2280      	movs	r2, #128	; 0x80
 8000eda:	4659      	mov	r1, fp
 8000edc:	0312      	lsls	r2, r2, #12
 8000ede:	4211      	tst	r1, r2
 8000ee0:	d008      	beq.n	8000ef4 <__aeabi_dmul+0x3f0>
 8000ee2:	4214      	tst	r4, r2
 8000ee4:	d106      	bne.n	8000ef4 <__aeabi_dmul+0x3f0>
 8000ee6:	4322      	orrs	r2, r4
 8000ee8:	0312      	lsls	r2, r2, #12
 8000eea:	0b12      	lsrs	r2, r2, #12
 8000eec:	4645      	mov	r5, r8
 8000eee:	4699      	mov	r9, r3
 8000ef0:	4c43      	ldr	r4, [pc, #268]	; (8001000 <__aeabi_dmul+0x4fc>)
 8000ef2:	e66e      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000ef4:	465b      	mov	r3, fp
 8000ef6:	431a      	orrs	r2, r3
 8000ef8:	0312      	lsls	r2, r2, #12
 8000efa:	0b12      	lsrs	r2, r2, #12
 8000efc:	4c40      	ldr	r4, [pc, #256]	; (8001000 <__aeabi_dmul+0x4fc>)
 8000efe:	e668      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000f00:	0003      	movs	r3, r0
 8000f02:	4654      	mov	r4, sl
 8000f04:	3b28      	subs	r3, #40	; 0x28
 8000f06:	409c      	lsls	r4, r3
 8000f08:	2300      	movs	r3, #0
 8000f0a:	e6b9      	b.n	8000c80 <__aeabi_dmul+0x17c>
 8000f0c:	f000 f910 	bl	8001130 <__clzsi2>
 8000f10:	3020      	adds	r0, #32
 8000f12:	e6a6      	b.n	8000c62 <__aeabi_dmul+0x15e>
 8000f14:	0003      	movs	r3, r0
 8000f16:	3b28      	subs	r3, #40	; 0x28
 8000f18:	409f      	lsls	r7, r3
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	46bb      	mov	fp, r7
 8000f1e:	4699      	mov	r9, r3
 8000f20:	e68a      	b.n	8000c38 <__aeabi_dmul+0x134>
 8000f22:	f000 f905 	bl	8001130 <__clzsi2>
 8000f26:	3020      	adds	r0, #32
 8000f28:	e674      	b.n	8000c14 <__aeabi_dmul+0x110>
 8000f2a:	46b4      	mov	ip, r6
 8000f2c:	e7ad      	b.n	8000e8a <__aeabi_dmul+0x386>
 8000f2e:	2501      	movs	r5, #1
 8000f30:	1a2a      	subs	r2, r5, r0
 8000f32:	2a38      	cmp	r2, #56	; 0x38
 8000f34:	dd06      	ble.n	8000f44 <__aeabi_dmul+0x440>
 8000f36:	9b01      	ldr	r3, [sp, #4]
 8000f38:	2400      	movs	r4, #0
 8000f3a:	401d      	ands	r5, r3
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	2200      	movs	r2, #0
 8000f40:	4699      	mov	r9, r3
 8000f42:	e646      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000f44:	2a1f      	cmp	r2, #31
 8000f46:	dc21      	bgt.n	8000f8c <__aeabi_dmul+0x488>
 8000f48:	2520      	movs	r5, #32
 8000f4a:	0020      	movs	r0, r4
 8000f4c:	1aad      	subs	r5, r5, r2
 8000f4e:	001e      	movs	r6, r3
 8000f50:	40ab      	lsls	r3, r5
 8000f52:	40a8      	lsls	r0, r5
 8000f54:	40d6      	lsrs	r6, r2
 8000f56:	1e5d      	subs	r5, r3, #1
 8000f58:	41ab      	sbcs	r3, r5
 8000f5a:	4330      	orrs	r0, r6
 8000f5c:	4318      	orrs	r0, r3
 8000f5e:	40d4      	lsrs	r4, r2
 8000f60:	0743      	lsls	r3, r0, #29
 8000f62:	d009      	beq.n	8000f78 <__aeabi_dmul+0x474>
 8000f64:	230f      	movs	r3, #15
 8000f66:	4003      	ands	r3, r0
 8000f68:	2b04      	cmp	r3, #4
 8000f6a:	d005      	beq.n	8000f78 <__aeabi_dmul+0x474>
 8000f6c:	0003      	movs	r3, r0
 8000f6e:	1d18      	adds	r0, r3, #4
 8000f70:	4298      	cmp	r0, r3
 8000f72:	419b      	sbcs	r3, r3
 8000f74:	425b      	negs	r3, r3
 8000f76:	18e4      	adds	r4, r4, r3
 8000f78:	0223      	lsls	r3, r4, #8
 8000f7a:	d521      	bpl.n	8000fc0 <__aeabi_dmul+0x4bc>
 8000f7c:	2501      	movs	r5, #1
 8000f7e:	9b01      	ldr	r3, [sp, #4]
 8000f80:	2401      	movs	r4, #1
 8000f82:	401d      	ands	r5, r3
 8000f84:	2300      	movs	r3, #0
 8000f86:	2200      	movs	r2, #0
 8000f88:	4699      	mov	r9, r3
 8000f8a:	e622      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000f8c:	251f      	movs	r5, #31
 8000f8e:	0021      	movs	r1, r4
 8000f90:	426d      	negs	r5, r5
 8000f92:	1a28      	subs	r0, r5, r0
 8000f94:	40c1      	lsrs	r1, r0
 8000f96:	0008      	movs	r0, r1
 8000f98:	2a20      	cmp	r2, #32
 8000f9a:	d01d      	beq.n	8000fd8 <__aeabi_dmul+0x4d4>
 8000f9c:	355f      	adds	r5, #95	; 0x5f
 8000f9e:	1aaa      	subs	r2, r5, r2
 8000fa0:	4094      	lsls	r4, r2
 8000fa2:	4323      	orrs	r3, r4
 8000fa4:	1e5c      	subs	r4, r3, #1
 8000fa6:	41a3      	sbcs	r3, r4
 8000fa8:	2507      	movs	r5, #7
 8000faa:	4303      	orrs	r3, r0
 8000fac:	401d      	ands	r5, r3
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2d00      	cmp	r5, #0
 8000fb2:	d009      	beq.n	8000fc8 <__aeabi_dmul+0x4c4>
 8000fb4:	220f      	movs	r2, #15
 8000fb6:	2400      	movs	r4, #0
 8000fb8:	401a      	ands	r2, r3
 8000fba:	0018      	movs	r0, r3
 8000fbc:	2a04      	cmp	r2, #4
 8000fbe:	d1d6      	bne.n	8000f6e <__aeabi_dmul+0x46a>
 8000fc0:	0003      	movs	r3, r0
 8000fc2:	0765      	lsls	r5, r4, #29
 8000fc4:	0264      	lsls	r4, r4, #9
 8000fc6:	0b22      	lsrs	r2, r4, #12
 8000fc8:	08db      	lsrs	r3, r3, #3
 8000fca:	432b      	orrs	r3, r5
 8000fcc:	2501      	movs	r5, #1
 8000fce:	4699      	mov	r9, r3
 8000fd0:	9b01      	ldr	r3, [sp, #4]
 8000fd2:	2400      	movs	r4, #0
 8000fd4:	401d      	ands	r5, r3
 8000fd6:	e5fc      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000fd8:	2400      	movs	r4, #0
 8000fda:	e7e2      	b.n	8000fa2 <__aeabi_dmul+0x49e>
 8000fdc:	2280      	movs	r2, #128	; 0x80
 8000fde:	2501      	movs	r5, #1
 8000fe0:	0312      	lsls	r2, r2, #12
 8000fe2:	4322      	orrs	r2, r4
 8000fe4:	9901      	ldr	r1, [sp, #4]
 8000fe6:	0312      	lsls	r2, r2, #12
 8000fe8:	0b12      	lsrs	r2, r2, #12
 8000fea:	400d      	ands	r5, r1
 8000fec:	4699      	mov	r9, r3
 8000fee:	4c04      	ldr	r4, [pc, #16]	; (8001000 <__aeabi_dmul+0x4fc>)
 8000ff0:	e5ef      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000ff2:	46c0      	nop			; (mov r8, r8)
 8000ff4:	000003ff 	.word	0x000003ff
 8000ff8:	feffffff 	.word	0xfeffffff
 8000ffc:	000007fe 	.word	0x000007fe
 8001000:	000007ff 	.word	0x000007ff

08001004 <__aeabi_dcmpun>:
 8001004:	b570      	push	{r4, r5, r6, lr}
 8001006:	4e0e      	ldr	r6, [pc, #56]	; (8001040 <__aeabi_dcmpun+0x3c>)
 8001008:	030d      	lsls	r5, r1, #12
 800100a:	031c      	lsls	r4, r3, #12
 800100c:	0049      	lsls	r1, r1, #1
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	0b2d      	lsrs	r5, r5, #12
 8001012:	0d49      	lsrs	r1, r1, #21
 8001014:	0b24      	lsrs	r4, r4, #12
 8001016:	0d5b      	lsrs	r3, r3, #21
 8001018:	42b1      	cmp	r1, r6
 800101a:	d004      	beq.n	8001026 <__aeabi_dcmpun+0x22>
 800101c:	4908      	ldr	r1, [pc, #32]	; (8001040 <__aeabi_dcmpun+0x3c>)
 800101e:	2000      	movs	r0, #0
 8001020:	428b      	cmp	r3, r1
 8001022:	d008      	beq.n	8001036 <__aeabi_dcmpun+0x32>
 8001024:	bd70      	pop	{r4, r5, r6, pc}
 8001026:	4305      	orrs	r5, r0
 8001028:	2001      	movs	r0, #1
 800102a:	2d00      	cmp	r5, #0
 800102c:	d1fa      	bne.n	8001024 <__aeabi_dcmpun+0x20>
 800102e:	4904      	ldr	r1, [pc, #16]	; (8001040 <__aeabi_dcmpun+0x3c>)
 8001030:	2000      	movs	r0, #0
 8001032:	428b      	cmp	r3, r1
 8001034:	d1f6      	bne.n	8001024 <__aeabi_dcmpun+0x20>
 8001036:	4314      	orrs	r4, r2
 8001038:	0020      	movs	r0, r4
 800103a:	1e44      	subs	r4, r0, #1
 800103c:	41a0      	sbcs	r0, r4
 800103e:	e7f1      	b.n	8001024 <__aeabi_dcmpun+0x20>
 8001040:	000007ff 	.word	0x000007ff

08001044 <__aeabi_d2iz>:
 8001044:	b530      	push	{r4, r5, lr}
 8001046:	4d13      	ldr	r5, [pc, #76]	; (8001094 <__aeabi_d2iz+0x50>)
 8001048:	030a      	lsls	r2, r1, #12
 800104a:	004b      	lsls	r3, r1, #1
 800104c:	0b12      	lsrs	r2, r2, #12
 800104e:	0d5b      	lsrs	r3, r3, #21
 8001050:	0fc9      	lsrs	r1, r1, #31
 8001052:	2400      	movs	r4, #0
 8001054:	42ab      	cmp	r3, r5
 8001056:	dd10      	ble.n	800107a <__aeabi_d2iz+0x36>
 8001058:	4c0f      	ldr	r4, [pc, #60]	; (8001098 <__aeabi_d2iz+0x54>)
 800105a:	42a3      	cmp	r3, r4
 800105c:	dc0f      	bgt.n	800107e <__aeabi_d2iz+0x3a>
 800105e:	2480      	movs	r4, #128	; 0x80
 8001060:	4d0e      	ldr	r5, [pc, #56]	; (800109c <__aeabi_d2iz+0x58>)
 8001062:	0364      	lsls	r4, r4, #13
 8001064:	4322      	orrs	r2, r4
 8001066:	1aed      	subs	r5, r5, r3
 8001068:	2d1f      	cmp	r5, #31
 800106a:	dd0b      	ble.n	8001084 <__aeabi_d2iz+0x40>
 800106c:	480c      	ldr	r0, [pc, #48]	; (80010a0 <__aeabi_d2iz+0x5c>)
 800106e:	1ac3      	subs	r3, r0, r3
 8001070:	40da      	lsrs	r2, r3
 8001072:	4254      	negs	r4, r2
 8001074:	2900      	cmp	r1, #0
 8001076:	d100      	bne.n	800107a <__aeabi_d2iz+0x36>
 8001078:	0014      	movs	r4, r2
 800107a:	0020      	movs	r0, r4
 800107c:	bd30      	pop	{r4, r5, pc}
 800107e:	4b09      	ldr	r3, [pc, #36]	; (80010a4 <__aeabi_d2iz+0x60>)
 8001080:	18cc      	adds	r4, r1, r3
 8001082:	e7fa      	b.n	800107a <__aeabi_d2iz+0x36>
 8001084:	4c08      	ldr	r4, [pc, #32]	; (80010a8 <__aeabi_d2iz+0x64>)
 8001086:	40e8      	lsrs	r0, r5
 8001088:	46a4      	mov	ip, r4
 800108a:	4463      	add	r3, ip
 800108c:	409a      	lsls	r2, r3
 800108e:	4302      	orrs	r2, r0
 8001090:	e7ef      	b.n	8001072 <__aeabi_d2iz+0x2e>
 8001092:	46c0      	nop			; (mov r8, r8)
 8001094:	000003fe 	.word	0x000003fe
 8001098:	0000041d 	.word	0x0000041d
 800109c:	00000433 	.word	0x00000433
 80010a0:	00000413 	.word	0x00000413
 80010a4:	7fffffff 	.word	0x7fffffff
 80010a8:	fffffbed 	.word	0xfffffbed

080010ac <__aeabi_i2d>:
 80010ac:	b570      	push	{r4, r5, r6, lr}
 80010ae:	2800      	cmp	r0, #0
 80010b0:	d030      	beq.n	8001114 <__aeabi_i2d+0x68>
 80010b2:	17c3      	asrs	r3, r0, #31
 80010b4:	18c4      	adds	r4, r0, r3
 80010b6:	405c      	eors	r4, r3
 80010b8:	0fc5      	lsrs	r5, r0, #31
 80010ba:	0020      	movs	r0, r4
 80010bc:	f000 f838 	bl	8001130 <__clzsi2>
 80010c0:	4b17      	ldr	r3, [pc, #92]	; (8001120 <__aeabi_i2d+0x74>)
 80010c2:	4a18      	ldr	r2, [pc, #96]	; (8001124 <__aeabi_i2d+0x78>)
 80010c4:	1a1b      	subs	r3, r3, r0
 80010c6:	1ad2      	subs	r2, r2, r3
 80010c8:	2a1f      	cmp	r2, #31
 80010ca:	dd18      	ble.n	80010fe <__aeabi_i2d+0x52>
 80010cc:	4a16      	ldr	r2, [pc, #88]	; (8001128 <__aeabi_i2d+0x7c>)
 80010ce:	1ad2      	subs	r2, r2, r3
 80010d0:	4094      	lsls	r4, r2
 80010d2:	2200      	movs	r2, #0
 80010d4:	0324      	lsls	r4, r4, #12
 80010d6:	055b      	lsls	r3, r3, #21
 80010d8:	0b24      	lsrs	r4, r4, #12
 80010da:	0d5b      	lsrs	r3, r3, #21
 80010dc:	2100      	movs	r1, #0
 80010de:	0010      	movs	r0, r2
 80010e0:	0324      	lsls	r4, r4, #12
 80010e2:	0d0a      	lsrs	r2, r1, #20
 80010e4:	0b24      	lsrs	r4, r4, #12
 80010e6:	0512      	lsls	r2, r2, #20
 80010e8:	4322      	orrs	r2, r4
 80010ea:	4c10      	ldr	r4, [pc, #64]	; (800112c <__aeabi_i2d+0x80>)
 80010ec:	051b      	lsls	r3, r3, #20
 80010ee:	4022      	ands	r2, r4
 80010f0:	4313      	orrs	r3, r2
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	07ed      	lsls	r5, r5, #31
 80010f6:	085b      	lsrs	r3, r3, #1
 80010f8:	432b      	orrs	r3, r5
 80010fa:	0019      	movs	r1, r3
 80010fc:	bd70      	pop	{r4, r5, r6, pc}
 80010fe:	0021      	movs	r1, r4
 8001100:	4091      	lsls	r1, r2
 8001102:	000a      	movs	r2, r1
 8001104:	210b      	movs	r1, #11
 8001106:	1a08      	subs	r0, r1, r0
 8001108:	40c4      	lsrs	r4, r0
 800110a:	055b      	lsls	r3, r3, #21
 800110c:	0324      	lsls	r4, r4, #12
 800110e:	0b24      	lsrs	r4, r4, #12
 8001110:	0d5b      	lsrs	r3, r3, #21
 8001112:	e7e3      	b.n	80010dc <__aeabi_i2d+0x30>
 8001114:	2500      	movs	r5, #0
 8001116:	2300      	movs	r3, #0
 8001118:	2400      	movs	r4, #0
 800111a:	2200      	movs	r2, #0
 800111c:	e7de      	b.n	80010dc <__aeabi_i2d+0x30>
 800111e:	46c0      	nop			; (mov r8, r8)
 8001120:	0000041e 	.word	0x0000041e
 8001124:	00000433 	.word	0x00000433
 8001128:	00000413 	.word	0x00000413
 800112c:	800fffff 	.word	0x800fffff

08001130 <__clzsi2>:
 8001130:	211c      	movs	r1, #28
 8001132:	2301      	movs	r3, #1
 8001134:	041b      	lsls	r3, r3, #16
 8001136:	4298      	cmp	r0, r3
 8001138:	d301      	bcc.n	800113e <__clzsi2+0xe>
 800113a:	0c00      	lsrs	r0, r0, #16
 800113c:	3910      	subs	r1, #16
 800113e:	0a1b      	lsrs	r3, r3, #8
 8001140:	4298      	cmp	r0, r3
 8001142:	d301      	bcc.n	8001148 <__clzsi2+0x18>
 8001144:	0a00      	lsrs	r0, r0, #8
 8001146:	3908      	subs	r1, #8
 8001148:	091b      	lsrs	r3, r3, #4
 800114a:	4298      	cmp	r0, r3
 800114c:	d301      	bcc.n	8001152 <__clzsi2+0x22>
 800114e:	0900      	lsrs	r0, r0, #4
 8001150:	3904      	subs	r1, #4
 8001152:	a202      	add	r2, pc, #8	; (adr r2, 800115c <__clzsi2+0x2c>)
 8001154:	5c10      	ldrb	r0, [r2, r0]
 8001156:	1840      	adds	r0, r0, r1
 8001158:	4770      	bx	lr
 800115a:	46c0      	nop			; (mov r8, r8)
 800115c:	02020304 	.word	0x02020304
 8001160:	01010101 	.word	0x01010101
	...

0800116c <ReadFromFlash>:
	FLASH->CR &= ~FLASH_CR_PG;

	Set_protection_of_flash();
}

void ReadFromFlash(uint32_t Page_adress, uint8_t* data, uint16_t data_size){
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	60b9      	str	r1, [r7, #8]
 8001176:	1dbb      	adds	r3, r7, #6
 8001178:	801a      	strh	r2, [r3, #0]
	uint16_t data_for_read = 0;
 800117a:	2312      	movs	r3, #18
 800117c:	18fb      	adds	r3, r7, r3
 800117e:	2200      	movs	r2, #0
 8001180:	801a      	strh	r2, [r3, #0]
	for(int i = 0; i < data_size / 2; i++) {
 8001182:	2300      	movs	r3, #0
 8001184:	617b      	str	r3, [r7, #20]
 8001186:	e029      	b.n	80011dc <ReadFromFlash+0x70>
	  data_for_read = *(uint16_t*)(Page_adress + i*2);
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	001a      	movs	r2, r3
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	18d3      	adds	r3, r2, r3
 8001192:	001a      	movs	r2, r3
 8001194:	2312      	movs	r3, #18
 8001196:	18fb      	adds	r3, r7, r3
 8001198:	8812      	ldrh	r2, [r2, #0]
 800119a:	801a      	strh	r2, [r3, #0]
      while( (FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY);
 800119c:	46c0      	nop			; (mov r8, r8)
 800119e:	4b15      	ldr	r3, [pc, #84]	; (80011f4 <ReadFromFlash+0x88>)
 80011a0:	68db      	ldr	r3, [r3, #12]
 80011a2:	2201      	movs	r2, #1
 80011a4:	4013      	ands	r3, r2
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d0f9      	beq.n	800119e <ReadFromFlash+0x32>
      data[i * 2] = data_for_read & 0x00FF;
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	001a      	movs	r2, r3
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	189b      	adds	r3, r3, r2
 80011b4:	2212      	movs	r2, #18
 80011b6:	18ba      	adds	r2, r7, r2
 80011b8:	8812      	ldrh	r2, [r2, #0]
 80011ba:	b2d2      	uxtb	r2, r2
 80011bc:	701a      	strb	r2, [r3, #0]
      data[i * 2 + 1] = (data_for_read >> 8) & 0x00FF;
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	3301      	adds	r3, #1
 80011c4:	68ba      	ldr	r2, [r7, #8]
 80011c6:	18d3      	adds	r3, r2, r3
 80011c8:	2212      	movs	r2, #18
 80011ca:	18ba      	adds	r2, r7, r2
 80011cc:	8812      	ldrh	r2, [r2, #0]
 80011ce:	0a12      	lsrs	r2, r2, #8
 80011d0:	b292      	uxth	r2, r2
 80011d2:	b2d2      	uxtb	r2, r2
 80011d4:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < data_size / 2; i++) {
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	3301      	adds	r3, #1
 80011da:	617b      	str	r3, [r7, #20]
 80011dc:	1dbb      	adds	r3, r7, #6
 80011de:	881b      	ldrh	r3, [r3, #0]
 80011e0:	085b      	lsrs	r3, r3, #1
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	001a      	movs	r2, r3
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	dccd      	bgt.n	8001188 <ReadFromFlash+0x1c>
	}
}
 80011ec:	46c0      	nop			; (mov r8, r8)
 80011ee:	46bd      	mov	sp, r7
 80011f0:	b006      	add	sp, #24
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40022000 	.word	0x40022000

080011f8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	0002      	movs	r2, r0
 8001200:	1dfb      	adds	r3, r7, #7
 8001202:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001204:	4b06      	ldr	r3, [pc, #24]	; (8001220 <NVIC_EnableIRQ+0x28>)
 8001206:	1dfa      	adds	r2, r7, #7
 8001208:	7812      	ldrb	r2, [r2, #0]
 800120a:	0011      	movs	r1, r2
 800120c:	221f      	movs	r2, #31
 800120e:	400a      	ands	r2, r1
 8001210:	2101      	movs	r1, #1
 8001212:	4091      	lsls	r1, r2
 8001214:	000a      	movs	r2, r1
 8001216:	601a      	str	r2, [r3, #0]
}
 8001218:	46c0      	nop			; (mov r8, r8)
 800121a:	46bd      	mov	sp, r7
 800121c:	b002      	add	sp, #8
 800121e:	bd80      	pop	{r7, pc}
 8001220:	e000e100 	.word	0xe000e100

08001224 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001224:	b5b0      	push	{r4, r5, r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	0002      	movs	r2, r0
 800122c:	6039      	str	r1, [r7, #0]
 800122e:	1dfb      	adds	r3, r7, #7
 8001230:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8001232:	1dfb      	adds	r3, r7, #7
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2b7f      	cmp	r3, #127	; 0x7f
 8001238:	d932      	bls.n	80012a0 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800123a:	4c2f      	ldr	r4, [pc, #188]	; (80012f8 <NVIC_SetPriority+0xd4>)
 800123c:	1dfb      	adds	r3, r7, #7
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	001a      	movs	r2, r3
 8001242:	230f      	movs	r3, #15
 8001244:	4013      	ands	r3, r2
 8001246:	3b08      	subs	r3, #8
 8001248:	0899      	lsrs	r1, r3, #2
 800124a:	4a2b      	ldr	r2, [pc, #172]	; (80012f8 <NVIC_SetPriority+0xd4>)
 800124c:	1dfb      	adds	r3, r7, #7
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	0018      	movs	r0, r3
 8001252:	230f      	movs	r3, #15
 8001254:	4003      	ands	r3, r0
 8001256:	3b08      	subs	r3, #8
 8001258:	089b      	lsrs	r3, r3, #2
 800125a:	3306      	adds	r3, #6
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	18d3      	adds	r3, r2, r3
 8001260:	3304      	adds	r3, #4
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	1dfa      	adds	r2, r7, #7
 8001266:	7812      	ldrb	r2, [r2, #0]
 8001268:	0010      	movs	r0, r2
 800126a:	2203      	movs	r2, #3
 800126c:	4002      	ands	r2, r0
 800126e:	00d2      	lsls	r2, r2, #3
 8001270:	20ff      	movs	r0, #255	; 0xff
 8001272:	4090      	lsls	r0, r2
 8001274:	0002      	movs	r2, r0
 8001276:	43d2      	mvns	r2, r2
 8001278:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	019b      	lsls	r3, r3, #6
 800127e:	20ff      	movs	r0, #255	; 0xff
 8001280:	4018      	ands	r0, r3
 8001282:	1dfb      	adds	r3, r7, #7
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	001d      	movs	r5, r3
 8001288:	2303      	movs	r3, #3
 800128a:	402b      	ands	r3, r5
 800128c:	00db      	lsls	r3, r3, #3
 800128e:	4098      	lsls	r0, r3
 8001290:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001292:	431a      	orrs	r2, r3
 8001294:	1d8b      	adds	r3, r1, #6
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	18e3      	adds	r3, r4, r3
 800129a:	3304      	adds	r3, #4
 800129c:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800129e:	e027      	b.n	80012f0 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012a0:	4c16      	ldr	r4, [pc, #88]	; (80012fc <NVIC_SetPriority+0xd8>)
 80012a2:	1dfb      	adds	r3, r7, #7
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	b25b      	sxtb	r3, r3
 80012a8:	089b      	lsrs	r3, r3, #2
 80012aa:	4914      	ldr	r1, [pc, #80]	; (80012fc <NVIC_SetPriority+0xd8>)
 80012ac:	1dfa      	adds	r2, r7, #7
 80012ae:	7812      	ldrb	r2, [r2, #0]
 80012b0:	b252      	sxtb	r2, r2
 80012b2:	0892      	lsrs	r2, r2, #2
 80012b4:	32c0      	adds	r2, #192	; 0xc0
 80012b6:	0092      	lsls	r2, r2, #2
 80012b8:	5852      	ldr	r2, [r2, r1]
 80012ba:	1df9      	adds	r1, r7, #7
 80012bc:	7809      	ldrb	r1, [r1, #0]
 80012be:	0008      	movs	r0, r1
 80012c0:	2103      	movs	r1, #3
 80012c2:	4001      	ands	r1, r0
 80012c4:	00c9      	lsls	r1, r1, #3
 80012c6:	20ff      	movs	r0, #255	; 0xff
 80012c8:	4088      	lsls	r0, r1
 80012ca:	0001      	movs	r1, r0
 80012cc:	43c9      	mvns	r1, r1
 80012ce:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	0192      	lsls	r2, r2, #6
 80012d4:	20ff      	movs	r0, #255	; 0xff
 80012d6:	4010      	ands	r0, r2
 80012d8:	1dfa      	adds	r2, r7, #7
 80012da:	7812      	ldrb	r2, [r2, #0]
 80012dc:	0015      	movs	r5, r2
 80012de:	2203      	movs	r2, #3
 80012e0:	402a      	ands	r2, r5
 80012e2:	00d2      	lsls	r2, r2, #3
 80012e4:	4090      	lsls	r0, r2
 80012e6:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012e8:	430a      	orrs	r2, r1
 80012ea:	33c0      	adds	r3, #192	; 0xc0
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	511a      	str	r2, [r3, r4]
}
 80012f0:	46c0      	nop			; (mov r8, r8)
 80012f2:	46bd      	mov	sp, r7
 80012f4:	b002      	add	sp, #8
 80012f6:	bdb0      	pop	{r4, r5, r7, pc}
 80012f8:	e000ed00 	.word	0xe000ed00
 80012fc:	e000e100 	.word	0xe000e100

08001300 <DMA1_Channel2_3_IRQHandler>:
 */

#include "SPI_for_TFT.h"


void DMA1_Channel2_3_IRQHandler() {
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
	if (DMA1->ISR & DMA_ISR_TCIF3) {
 8001304:	4b0b      	ldr	r3, [pc, #44]	; (8001334 <DMA1_Channel2_3_IRQHandler+0x34>)
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	2380      	movs	r3, #128	; 0x80
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	4013      	ands	r3, r2
 800130e:	d00e      	beq.n	800132e <DMA1_Channel2_3_IRQHandler+0x2e>
		DMA1->IFCR |= DMA_IFCR_CTCIF3;
 8001310:	4b08      	ldr	r3, [pc, #32]	; (8001334 <DMA1_Channel2_3_IRQHandler+0x34>)
 8001312:	4a08      	ldr	r2, [pc, #32]	; (8001334 <DMA1_Channel2_3_IRQHandler+0x34>)
 8001314:	6852      	ldr	r2, [r2, #4]
 8001316:	2180      	movs	r1, #128	; 0x80
 8001318:	0089      	lsls	r1, r1, #2
 800131a:	430a      	orrs	r2, r1
 800131c:	605a      	str	r2, [r3, #4]
		SPI_cs_set();
 800131e:	f000 f8b1 	bl	8001484 <SPI_cs_set>
		DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 8001322:	4b05      	ldr	r3, [pc, #20]	; (8001338 <DMA1_Channel2_3_IRQHandler+0x38>)
 8001324:	4a04      	ldr	r2, [pc, #16]	; (8001338 <DMA1_Channel2_3_IRQHandler+0x38>)
 8001326:	6812      	ldr	r2, [r2, #0]
 8001328:	2101      	movs	r1, #1
 800132a:	438a      	bics	r2, r1
 800132c:	601a      	str	r2, [r3, #0]
	}
}
 800132e:	46c0      	nop			; (mov r8, r8)
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40020000 	.word	0x40020000
 8001338:	40020030 	.word	0x40020030

0800133c <init_GPIO_for_SPI>:

void init_GPIO_for_SPI() {
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
	RCC->AHBENR |= SPI_RCC_GPIO;
 8001340:	4b12      	ldr	r3, [pc, #72]	; (800138c <init_GPIO_for_SPI+0x50>)
 8001342:	4a12      	ldr	r2, [pc, #72]	; (800138c <init_GPIO_for_SPI+0x50>)
 8001344:	6952      	ldr	r2, [r2, #20]
 8001346:	2180      	movs	r1, #128	; 0x80
 8001348:	0289      	lsls	r1, r1, #10
 800134a:	430a      	orrs	r2, r1
 800134c:	615a      	str	r2, [r3, #20]
	PORT_SPI->MODER |= SPI_SCK_MODER | SPI_MOSI_MODER;
 800134e:	2390      	movs	r3, #144	; 0x90
 8001350:	05db      	lsls	r3, r3, #23
 8001352:	2290      	movs	r2, #144	; 0x90
 8001354:	05d2      	lsls	r2, r2, #23
 8001356:	6812      	ldr	r2, [r2, #0]
 8001358:	2188      	movs	r1, #136	; 0x88
 800135a:	0209      	lsls	r1, r1, #8
 800135c:	430a      	orrs	r2, r1
 800135e:	601a      	str	r2, [r3, #0]
	//AF0
	GPIOA->AFR[0] &= ~(GPIO_AFRL_AFRL5 | GPIO_AFRL_AFRL7);
 8001360:	2390      	movs	r3, #144	; 0x90
 8001362:	05db      	lsls	r3, r3, #23
 8001364:	2290      	movs	r2, #144	; 0x90
 8001366:	05d2      	lsls	r2, r2, #23
 8001368:	6a12      	ldr	r2, [r2, #32]
 800136a:	4909      	ldr	r1, [pc, #36]	; (8001390 <init_GPIO_for_SPI+0x54>)
 800136c:	400a      	ands	r2, r1
 800136e:	621a      	str	r2, [r3, #32]
	PORT_SPI->MODER |= TFT_DC_MODER | SPI_CS_MODER | TFT_RES_MODER;
 8001370:	2390      	movs	r3, #144	; 0x90
 8001372:	05db      	lsls	r3, r3, #23
 8001374:	2290      	movs	r2, #144	; 0x90
 8001376:	05d2      	lsls	r2, r2, #23
 8001378:	6812      	ldr	r2, [r2, #0]
 800137a:	218a      	movs	r1, #138	; 0x8a
 800137c:	0149      	lsls	r1, r1, #5
 800137e:	430a      	orrs	r2, r1
 8001380:	601a      	str	r2, [r3, #0]

	SPI_cs_set();
 8001382:	f000 f87f 	bl	8001484 <SPI_cs_set>
}
 8001386:	46c0      	nop			; (mov r8, r8)
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	40021000 	.word	0x40021000
 8001390:	0f0fffff 	.word	0x0f0fffff

08001394 <SPI1_Master_init>:

void SPI1_Master_init(uint8_t am_bits_send) {
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	0002      	movs	r2, r0
 800139c:	1dfb      	adds	r3, r7, #7
 800139e:	701a      	strb	r2, [r3, #0]
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 80013a0:	4b1b      	ldr	r3, [pc, #108]	; (8001410 <SPI1_Master_init+0x7c>)
 80013a2:	4a1b      	ldr	r2, [pc, #108]	; (8001410 <SPI1_Master_init+0x7c>)
 80013a4:	6992      	ldr	r2, [r2, #24]
 80013a6:	2180      	movs	r1, #128	; 0x80
 80013a8:	0149      	lsls	r1, r1, #5
 80013aa:	430a      	orrs	r2, r1
 80013ac:	619a      	str	r2, [r3, #24]
	SPI1->CR1 &= ~SPI_CR1_SPE;
 80013ae:	4b19      	ldr	r3, [pc, #100]	; (8001414 <SPI1_Master_init+0x80>)
 80013b0:	4a18      	ldr	r2, [pc, #96]	; (8001414 <SPI1_Master_init+0x80>)
 80013b2:	6812      	ldr	r2, [r2, #0]
 80013b4:	2140      	movs	r1, #64	; 0x40
 80013b6:	438a      	bics	r2, r1
 80013b8:	601a      	str	r2, [r3, #0]
	SPI1->CR1 |= SPI_CR1_MSTR | SPI_CR1_SSM | SPI_CR1_SSI;
 80013ba:	4b16      	ldr	r3, [pc, #88]	; (8001414 <SPI1_Master_init+0x80>)
 80013bc:	4a15      	ldr	r2, [pc, #84]	; (8001414 <SPI1_Master_init+0x80>)
 80013be:	6812      	ldr	r2, [r2, #0]
 80013c0:	21c1      	movs	r1, #193	; 0xc1
 80013c2:	0089      	lsls	r1, r1, #2
 80013c4:	430a      	orrs	r2, r1
 80013c6:	601a      	str	r2, [r3, #0]
	uint16_t DataSize = 0;
 80013c8:	230e      	movs	r3, #14
 80013ca:	18fb      	adds	r3, r7, r3
 80013cc:	2200      	movs	r2, #0
 80013ce:	801a      	strh	r2, [r3, #0]
    DataSize |= ((am_bits_send - 1) << SPI_CR2_DS_Pos);
 80013d0:	1dfb      	adds	r3, r7, #7
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	3b01      	subs	r3, #1
 80013d6:	021b      	lsls	r3, r3, #8
 80013d8:	b21a      	sxth	r2, r3
 80013da:	230e      	movs	r3, #14
 80013dc:	18fb      	adds	r3, r7, r3
 80013de:	2100      	movs	r1, #0
 80013e0:	5e5b      	ldrsh	r3, [r3, r1]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	b21a      	sxth	r2, r3
 80013e6:	230e      	movs	r3, #14
 80013e8:	18fb      	adds	r3, r7, r3
 80013ea:	801a      	strh	r2, [r3, #0]
	SPI1->CR2 = DataSize;
 80013ec:	4b09      	ldr	r3, [pc, #36]	; (8001414 <SPI1_Master_init+0x80>)
 80013ee:	220e      	movs	r2, #14
 80013f0:	18ba      	adds	r2, r7, r2
 80013f2:	8812      	ldrh	r2, [r2, #0]
 80013f4:	605a      	str	r2, [r3, #4]
	DMA_for_SPI_init();
 80013f6:	f000 f85f 	bl	80014b8 <DMA_for_SPI_init>
	SPI1->CR1 |= SPI_CR1_SPE;
 80013fa:	4b06      	ldr	r3, [pc, #24]	; (8001414 <SPI1_Master_init+0x80>)
 80013fc:	4a05      	ldr	r2, [pc, #20]	; (8001414 <SPI1_Master_init+0x80>)
 80013fe:	6812      	ldr	r2, [r2, #0]
 8001400:	2140      	movs	r1, #64	; 0x40
 8001402:	430a      	orrs	r2, r1
 8001404:	601a      	str	r2, [r3, #0]
}
 8001406:	46c0      	nop			; (mov r8, r8)
 8001408:	46bd      	mov	sp, r7
 800140a:	b004      	add	sp, #16
 800140c:	bd80      	pop	{r7, pc}
 800140e:	46c0      	nop			; (mov r8, r8)
 8001410:	40021000 	.word	0x40021000
 8001414:	40013000 	.word	0x40013000

08001418 <SPI1_setDataSize>:

void SPI1_setDataSize(uint8_t am_bits_send) {
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	0002      	movs	r2, r0
 8001420:	1dfb      	adds	r3, r7, #7
 8001422:	701a      	strb	r2, [r3, #0]
	SPI1->CR1 &= ~SPI_CR1_SPE;
 8001424:	4b15      	ldr	r3, [pc, #84]	; (800147c <SPI1_setDataSize+0x64>)
 8001426:	4a15      	ldr	r2, [pc, #84]	; (800147c <SPI1_setDataSize+0x64>)
 8001428:	6812      	ldr	r2, [r2, #0]
 800142a:	2140      	movs	r1, #64	; 0x40
 800142c:	438a      	bics	r2, r1
 800142e:	601a      	str	r2, [r3, #0]
	uint16_t DataSize = SPI1->CR2 & ~SPI_CR2_DS;
 8001430:	4b12      	ldr	r3, [pc, #72]	; (800147c <SPI1_setDataSize+0x64>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	b29a      	uxth	r2, r3
 8001436:	230e      	movs	r3, #14
 8001438:	18fb      	adds	r3, r7, r3
 800143a:	4911      	ldr	r1, [pc, #68]	; (8001480 <SPI1_setDataSize+0x68>)
 800143c:	400a      	ands	r2, r1
 800143e:	801a      	strh	r2, [r3, #0]
	DataSize |= (am_bits_send - 1) << 8;
 8001440:	1dfb      	adds	r3, r7, #7
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	3b01      	subs	r3, #1
 8001446:	021b      	lsls	r3, r3, #8
 8001448:	b21a      	sxth	r2, r3
 800144a:	230e      	movs	r3, #14
 800144c:	18fb      	adds	r3, r7, r3
 800144e:	2100      	movs	r1, #0
 8001450:	5e5b      	ldrsh	r3, [r3, r1]
 8001452:	4313      	orrs	r3, r2
 8001454:	b21a      	sxth	r2, r3
 8001456:	230e      	movs	r3, #14
 8001458:	18fb      	adds	r3, r7, r3
 800145a:	801a      	strh	r2, [r3, #0]
	SPI1->CR2 = DataSize;
 800145c:	4b07      	ldr	r3, [pc, #28]	; (800147c <SPI1_setDataSize+0x64>)
 800145e:	220e      	movs	r2, #14
 8001460:	18ba      	adds	r2, r7, r2
 8001462:	8812      	ldrh	r2, [r2, #0]
 8001464:	605a      	str	r2, [r3, #4]
	SPI1->CR1 |= SPI_CR1_SPE;
 8001466:	4b05      	ldr	r3, [pc, #20]	; (800147c <SPI1_setDataSize+0x64>)
 8001468:	4a04      	ldr	r2, [pc, #16]	; (800147c <SPI1_setDataSize+0x64>)
 800146a:	6812      	ldr	r2, [r2, #0]
 800146c:	2140      	movs	r1, #64	; 0x40
 800146e:	430a      	orrs	r2, r1
 8001470:	601a      	str	r2, [r3, #0]
}
 8001472:	46c0      	nop			; (mov r8, r8)
 8001474:	46bd      	mov	sp, r7
 8001476:	b004      	add	sp, #16
 8001478:	bd80      	pop	{r7, pc}
 800147a:	46c0      	nop			; (mov r8, r8)
 800147c:	40013000 	.word	0x40013000
 8001480:	fffff0ff 	.word	0xfffff0ff

08001484 <SPI_cs_set>:

void SPI_cs_set() {
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
	PORT_SPI->ODR |= (1 << PIN_CS);
 8001488:	2390      	movs	r3, #144	; 0x90
 800148a:	05db      	lsls	r3, r3, #23
 800148c:	2290      	movs	r2, #144	; 0x90
 800148e:	05d2      	lsls	r2, r2, #23
 8001490:	6952      	ldr	r2, [r2, #20]
 8001492:	2110      	movs	r1, #16
 8001494:	430a      	orrs	r2, r1
 8001496:	615a      	str	r2, [r3, #20]
}
 8001498:	46c0      	nop			; (mov r8, r8)
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <SPI_cs_clear>:

void SPI_cs_clear() {
 800149e:	b580      	push	{r7, lr}
 80014a0:	af00      	add	r7, sp, #0
	PORT_SPI->ODR &= ~(1 << PIN_CS);
 80014a2:	2390      	movs	r3, #144	; 0x90
 80014a4:	05db      	lsls	r3, r3, #23
 80014a6:	2290      	movs	r2, #144	; 0x90
 80014a8:	05d2      	lsls	r2, r2, #23
 80014aa:	6952      	ldr	r2, [r2, #20]
 80014ac:	2110      	movs	r1, #16
 80014ae:	438a      	bics	r2, r1
 80014b0:	615a      	str	r2, [r3, #20]
}
 80014b2:	46c0      	nop			; (mov r8, r8)
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <DMA_for_SPI_init>:

void DMA_for_SPI_init() {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_DMAEN;
 80014bc:	4b12      	ldr	r3, [pc, #72]	; (8001508 <DMA_for_SPI_init+0x50>)
 80014be:	4a12      	ldr	r2, [pc, #72]	; (8001508 <DMA_for_SPI_init+0x50>)
 80014c0:	6952      	ldr	r2, [r2, #20]
 80014c2:	2101      	movs	r1, #1
 80014c4:	430a      	orrs	r2, r1
 80014c6:	615a      	str	r2, [r3, #20]
	DMA1_Channel3->CMAR = (uint32_t)(&color_mat[0]);
 80014c8:	4b10      	ldr	r3, [pc, #64]	; (800150c <DMA_for_SPI_init+0x54>)
 80014ca:	4a11      	ldr	r2, [pc, #68]	; (8001510 <DMA_for_SPI_init+0x58>)
 80014cc:	60da      	str	r2, [r3, #12]
	DMA1_Channel3->CPAR = (uint32_t)(&(SPI1->DR));
 80014ce:	4b0f      	ldr	r3, [pc, #60]	; (800150c <DMA_for_SPI_init+0x54>)
 80014d0:	4a10      	ldr	r2, [pc, #64]	; (8001514 <DMA_for_SPI_init+0x5c>)
 80014d2:	609a      	str	r2, [r3, #8]
    DMA1_Channel3->CNDTR = 0;
 80014d4:	4b0d      	ldr	r3, [pc, #52]	; (800150c <DMA_for_SPI_init+0x54>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	605a      	str	r2, [r3, #4]
	DMA1_Channel3->CCR |= DMA_CCR_MINC | DMA_CCR_DIR | DMA_CCR_TCIE;
 80014da:	4b0c      	ldr	r3, [pc, #48]	; (800150c <DMA_for_SPI_init+0x54>)
 80014dc:	4a0b      	ldr	r2, [pc, #44]	; (800150c <DMA_for_SPI_init+0x54>)
 80014de:	6812      	ldr	r2, [r2, #0]
 80014e0:	2192      	movs	r1, #146	; 0x92
 80014e2:	430a      	orrs	r2, r1
 80014e4:	601a      	str	r2, [r3, #0]

	SPI1->CR2 |= SPI_CR2_TXDMAEN;
 80014e6:	4b0c      	ldr	r3, [pc, #48]	; (8001518 <DMA_for_SPI_init+0x60>)
 80014e8:	4a0b      	ldr	r2, [pc, #44]	; (8001518 <DMA_for_SPI_init+0x60>)
 80014ea:	6852      	ldr	r2, [r2, #4]
 80014ec:	2102      	movs	r1, #2
 80014ee:	430a      	orrs	r2, r1
 80014f0:	605a      	str	r2, [r3, #4]
	NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80014f2:	200a      	movs	r0, #10
 80014f4:	f7ff fe80 	bl	80011f8 <NVIC_EnableIRQ>
	NVIC_SetPriority(DMA1_Channel2_3_IRQn, 5);
 80014f8:	2105      	movs	r1, #5
 80014fa:	200a      	movs	r0, #10
 80014fc:	f7ff fe92 	bl	8001224 <NVIC_SetPriority>
}
 8001500:	46c0      	nop			; (mov r8, r8)
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	46c0      	nop			; (mov r8, r8)
 8001508:	40021000 	.word	0x40021000
 800150c:	40020030 	.word	0x40020030
 8001510:	200004f0 	.word	0x200004f0
 8001514:	4001300c 	.word	0x4001300c
 8001518:	40013000 	.word	0x40013000

0800151c <SPI1_SendDataDMA_2byteNTimes>:

void SPI1_SendDataDMA_2byteNTimes(uint16_t data, uint16_t count_word) {
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	0002      	movs	r2, r0
 8001524:	1dbb      	adds	r3, r7, #6
 8001526:	801a      	strh	r2, [r3, #0]
 8001528:	1d3b      	adds	r3, r7, #4
 800152a:	1c0a      	adds	r2, r1, #0
 800152c:	801a      	strh	r2, [r3, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 800152e:	4b1b      	ldr	r3, [pc, #108]	; (800159c <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8001530:	4a1a      	ldr	r2, [pc, #104]	; (800159c <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8001532:	6812      	ldr	r2, [r2, #0]
 8001534:	2101      	movs	r1, #1
 8001536:	438a      	bics	r2, r1
 8001538:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR |= DMA_CCR_MSIZE_0 | DMA_CCR_PSIZE_0;
 800153a:	4b18      	ldr	r3, [pc, #96]	; (800159c <SPI1_SendDataDMA_2byteNTimes+0x80>)
 800153c:	4a17      	ldr	r2, [pc, #92]	; (800159c <SPI1_SendDataDMA_2byteNTimes+0x80>)
 800153e:	6812      	ldr	r2, [r2, #0]
 8001540:	21a0      	movs	r1, #160	; 0xa0
 8001542:	00c9      	lsls	r1, r1, #3
 8001544:	430a      	orrs	r2, r1
 8001546:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_MINC;
 8001548:	4b14      	ldr	r3, [pc, #80]	; (800159c <SPI1_SendDataDMA_2byteNTimes+0x80>)
 800154a:	4a14      	ldr	r2, [pc, #80]	; (800159c <SPI1_SendDataDMA_2byteNTimes+0x80>)
 800154c:	6812      	ldr	r2, [r2, #0]
 800154e:	2180      	movs	r1, #128	; 0x80
 8001550:	438a      	bics	r2, r1
 8001552:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CMAR = (uint32_t)(&color_mat[0]);
 8001554:	4b11      	ldr	r3, [pc, #68]	; (800159c <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8001556:	4a12      	ldr	r2, [pc, #72]	; (80015a0 <SPI1_SendDataDMA_2byteNTimes+0x84>)
 8001558:	60da      	str	r2, [r3, #12]
	DMA1_Channel3->CNDTR = count_word;
 800155a:	4b10      	ldr	r3, [pc, #64]	; (800159c <SPI1_SendDataDMA_2byteNTimes+0x80>)
 800155c:	1d3a      	adds	r2, r7, #4
 800155e:	8812      	ldrh	r2, [r2, #0]
 8001560:	605a      	str	r2, [r3, #4]

	SPI1_setDataSize(16);
 8001562:	2010      	movs	r0, #16
 8001564:	f7ff ff58 	bl	8001418 <SPI1_setDataSize>
	color_mat[0] = data;
 8001568:	4b0d      	ldr	r3, [pc, #52]	; (80015a0 <SPI1_SendDataDMA_2byteNTimes+0x84>)
 800156a:	1dba      	adds	r2, r7, #6
 800156c:	8812      	ldrh	r2, [r2, #0]
 800156e:	801a      	strh	r2, [r3, #0]

	SPI_cs_clear();
 8001570:	f7ff ff95 	bl	800149e <SPI_cs_clear>
	for(int i = 0; i < 10; i++);
 8001574:	2300      	movs	r3, #0
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	e002      	b.n	8001580 <SPI1_SendDataDMA_2byteNTimes+0x64>
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	3301      	adds	r3, #1
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	2b09      	cmp	r3, #9
 8001584:	ddf9      	ble.n	800157a <SPI1_SendDataDMA_2byteNTimes+0x5e>
	DMA1_Channel3->CCR |= DMA_CCR_EN;
 8001586:	4b05      	ldr	r3, [pc, #20]	; (800159c <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8001588:	4a04      	ldr	r2, [pc, #16]	; (800159c <SPI1_SendDataDMA_2byteNTimes+0x80>)
 800158a:	6812      	ldr	r2, [r2, #0]
 800158c:	2101      	movs	r1, #1
 800158e:	430a      	orrs	r2, r1
 8001590:	601a      	str	r2, [r3, #0]
}
 8001592:	46c0      	nop			; (mov r8, r8)
 8001594:	46bd      	mov	sp, r7
 8001596:	b004      	add	sp, #16
 8001598:	bd80      	pop	{r7, pc}
 800159a:	46c0      	nop			; (mov r8, r8)
 800159c:	40020030 	.word	0x40020030
 80015a0:	200004f0 	.word	0x200004f0

080015a4 <SPI1_SendDataDMA>:

void SPI1_SendDataDMA(uint16_t* data, uint16_t count_word) {
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	000a      	movs	r2, r1
 80015ae:	1cbb      	adds	r3, r7, #2
 80015b0:	801a      	strh	r2, [r3, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 80015b2:	4b19      	ldr	r3, [pc, #100]	; (8001618 <SPI1_SendDataDMA+0x74>)
 80015b4:	4a18      	ldr	r2, [pc, #96]	; (8001618 <SPI1_SendDataDMA+0x74>)
 80015b6:	6812      	ldr	r2, [r2, #0]
 80015b8:	2101      	movs	r1, #1
 80015ba:	438a      	bics	r2, r1
 80015bc:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR |= DMA_CCR_MSIZE_0 | DMA_CCR_PSIZE_0;
 80015be:	4b16      	ldr	r3, [pc, #88]	; (8001618 <SPI1_SendDataDMA+0x74>)
 80015c0:	4a15      	ldr	r2, [pc, #84]	; (8001618 <SPI1_SendDataDMA+0x74>)
 80015c2:	6812      	ldr	r2, [r2, #0]
 80015c4:	21a0      	movs	r1, #160	; 0xa0
 80015c6:	00c9      	lsls	r1, r1, #3
 80015c8:	430a      	orrs	r2, r1
 80015ca:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR |= DMA_CCR_MINC;
 80015cc:	4b12      	ldr	r3, [pc, #72]	; (8001618 <SPI1_SendDataDMA+0x74>)
 80015ce:	4a12      	ldr	r2, [pc, #72]	; (8001618 <SPI1_SendDataDMA+0x74>)
 80015d0:	6812      	ldr	r2, [r2, #0]
 80015d2:	2180      	movs	r1, #128	; 0x80
 80015d4:	430a      	orrs	r2, r1
 80015d6:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CMAR = (uint32_t)(&color_mat[0]);
 80015d8:	4b0f      	ldr	r3, [pc, #60]	; (8001618 <SPI1_SendDataDMA+0x74>)
 80015da:	4a10      	ldr	r2, [pc, #64]	; (800161c <SPI1_SendDataDMA+0x78>)
 80015dc:	60da      	str	r2, [r3, #12]
	DMA1_Channel3->CNDTR = count_word;
 80015de:	4b0e      	ldr	r3, [pc, #56]	; (8001618 <SPI1_SendDataDMA+0x74>)
 80015e0:	1cba      	adds	r2, r7, #2
 80015e2:	8812      	ldrh	r2, [r2, #0]
 80015e4:	605a      	str	r2, [r3, #4]

	SPI1_setDataSize(16);
 80015e6:	2010      	movs	r0, #16
 80015e8:	f7ff ff16 	bl	8001418 <SPI1_setDataSize>

	SPI_cs_clear();
 80015ec:	f7ff ff57 	bl	800149e <SPI_cs_clear>
	for(int i = 0; i < 10; i++);
 80015f0:	2300      	movs	r3, #0
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	e002      	b.n	80015fc <SPI1_SendDataDMA+0x58>
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	3301      	adds	r3, #1
 80015fa:	60fb      	str	r3, [r7, #12]
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	2b09      	cmp	r3, #9
 8001600:	ddf9      	ble.n	80015f6 <SPI1_SendDataDMA+0x52>
	DMA1_Channel3->CCR |= DMA_CCR_EN;
 8001602:	4b05      	ldr	r3, [pc, #20]	; (8001618 <SPI1_SendDataDMA+0x74>)
 8001604:	4a04      	ldr	r2, [pc, #16]	; (8001618 <SPI1_SendDataDMA+0x74>)
 8001606:	6812      	ldr	r2, [r2, #0]
 8001608:	2101      	movs	r1, #1
 800160a:	430a      	orrs	r2, r1
 800160c:	601a      	str	r2, [r3, #0]
}
 800160e:	46c0      	nop			; (mov r8, r8)
 8001610:	46bd      	mov	sp, r7
 8001612:	b004      	add	sp, #16
 8001614:	bd80      	pop	{r7, pc}
 8001616:	46c0      	nop			; (mov r8, r8)
 8001618:	40020030 	.word	0x40020030
 800161c:	200004f0 	.word	0x200004f0

08001620 <SPI1_Send1byte>:

void SPI1_Send1byte(uint8_t* data, uint8_t count_byte) {
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	000a      	movs	r2, r1
 800162a:	1cfb      	adds	r3, r7, #3
 800162c:	701a      	strb	r2, [r3, #0]
	SPI1_setDataSize(8);
 800162e:	2008      	movs	r0, #8
 8001630:	f7ff fef2 	bl	8001418 <SPI1_setDataSize>
	SPI_cs_clear();
 8001634:	f7ff ff33 	bl	800149e <SPI_cs_clear>
	for(int i = 0; i < 10; i++);
 8001638:	2300      	movs	r3, #0
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	e002      	b.n	8001644 <SPI1_Send1byte+0x24>
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	3301      	adds	r3, #1
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	2b09      	cmp	r3, #9
 8001648:	ddf9      	ble.n	800163e <SPI1_Send1byte+0x1e>
	for( uint8_t i = 0; i < count_byte; i++) {
 800164a:	230b      	movs	r3, #11
 800164c:	18fb      	adds	r3, r7, r3
 800164e:	2200      	movs	r2, #0
 8001650:	701a      	strb	r2, [r3, #0]
 8001652:	e014      	b.n	800167e <SPI1_Send1byte+0x5e>
		while (!(SPI1->SR & SPI_SR_TXE)) {};
 8001654:	46c0      	nop			; (mov r8, r8)
 8001656:	4b13      	ldr	r3, [pc, #76]	; (80016a4 <SPI1_Send1byte+0x84>)
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	2202      	movs	r2, #2
 800165c:	4013      	ands	r3, r2
 800165e:	d0fa      	beq.n	8001656 <SPI1_Send1byte+0x36>
		*(uint8_t*)&(SPI1->DR) = data[i];
 8001660:	4911      	ldr	r1, [pc, #68]	; (80016a8 <SPI1_Send1byte+0x88>)
 8001662:	230b      	movs	r3, #11
 8001664:	18fb      	adds	r3, r7, r3
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	18d3      	adds	r3, r2, r3
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	700b      	strb	r3, [r1, #0]
	for( uint8_t i = 0; i < count_byte; i++) {
 8001670:	230b      	movs	r3, #11
 8001672:	18fb      	adds	r3, r7, r3
 8001674:	781a      	ldrb	r2, [r3, #0]
 8001676:	230b      	movs	r3, #11
 8001678:	18fb      	adds	r3, r7, r3
 800167a:	3201      	adds	r2, #1
 800167c:	701a      	strb	r2, [r3, #0]
 800167e:	230b      	movs	r3, #11
 8001680:	18fa      	adds	r2, r7, r3
 8001682:	1cfb      	adds	r3, r7, #3
 8001684:	7812      	ldrb	r2, [r2, #0]
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	429a      	cmp	r2, r3
 800168a:	d3e3      	bcc.n	8001654 <SPI1_Send1byte+0x34>
	}
	while ((SPI1->SR & SPI_SR_BSY)) {};
 800168c:	46c0      	nop			; (mov r8, r8)
 800168e:	4b05      	ldr	r3, [pc, #20]	; (80016a4 <SPI1_Send1byte+0x84>)
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	2280      	movs	r2, #128	; 0x80
 8001694:	4013      	ands	r3, r2
 8001696:	d1fa      	bne.n	800168e <SPI1_Send1byte+0x6e>
	SPI_cs_set();
 8001698:	f7ff fef4 	bl	8001484 <SPI_cs_set>
}
 800169c:	46c0      	nop			; (mov r8, r8)
 800169e:	46bd      	mov	sp, r7
 80016a0:	b004      	add	sp, #16
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	40013000 	.word	0x40013000
 80016a8:	4001300c 	.word	0x4001300c

080016ac <display_temperature>:

Symbol_Distribution symbol_distribution;
uint8_t previous_full_width_curr_temp = 0;
uint8_t previous_full_width_aim_temp = 0;

void display_temperature(double temperature, TYPE_OF_TEMPERATURE type_of_temp) {
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08a      	sub	sp, #40	; 0x28
 80016b0:	af02      	add	r7, sp, #8
 80016b2:	60b8      	str	r0, [r7, #8]
 80016b4:	60f9      	str	r1, [r7, #12]
 80016b6:	1dfb      	adds	r3, r7, #7
 80016b8:	701a      	strb	r2, [r3, #0]
	Symbol_Distribution_clear();
 80016ba:	f000 f8bd 	bl	8001838 <Symbol_Distribution_clear>
	Parse_temperature(&temperature);
 80016be:	2308      	movs	r3, #8
 80016c0:	18fb      	adds	r3, r7, r3
 80016c2:	0018      	movs	r0, r3
 80016c4:	f000 f8ea 	bl	800189c <Parse_temperature>

	uint8_t full_width = 0;
 80016c8:	231f      	movs	r3, #31
 80016ca:	18fb      	adds	r3, r7, r3
 80016cc:	2200      	movs	r2, #0
 80016ce:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < symbol_distribution.amout_of_symbols; i++)
 80016d0:	231e      	movs	r3, #30
 80016d2:	18fb      	adds	r3, r7, r3
 80016d4:	2200      	movs	r2, #0
 80016d6:	701a      	strb	r2, [r3, #0]
 80016d8:	e013      	b.n	8001702 <display_temperature+0x56>
		full_width += symbol_distribution.custom_width[i];
 80016da:	231e      	movs	r3, #30
 80016dc:	18fb      	adds	r3, r7, r3
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	4a51      	ldr	r2, [pc, #324]	; (8001828 <display_temperature+0x17c>)
 80016e2:	18d3      	adds	r3, r2, r3
 80016e4:	79d9      	ldrb	r1, [r3, #7]
 80016e6:	231f      	movs	r3, #31
 80016e8:	18fb      	adds	r3, r7, r3
 80016ea:	221f      	movs	r2, #31
 80016ec:	18ba      	adds	r2, r7, r2
 80016ee:	7812      	ldrb	r2, [r2, #0]
 80016f0:	188a      	adds	r2, r1, r2
 80016f2:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < symbol_distribution.amout_of_symbols; i++)
 80016f4:	231e      	movs	r3, #30
 80016f6:	18fb      	adds	r3, r7, r3
 80016f8:	781a      	ldrb	r2, [r3, #0]
 80016fa:	231e      	movs	r3, #30
 80016fc:	18fb      	adds	r3, r7, r3
 80016fe:	3201      	adds	r2, #1
 8001700:	701a      	strb	r2, [r3, #0]
 8001702:	4b49      	ldr	r3, [pc, #292]	; (8001828 <display_temperature+0x17c>)
 8001704:	7b9b      	ldrb	r3, [r3, #14]
 8001706:	221e      	movs	r2, #30
 8001708:	18ba      	adds	r2, r7, r2
 800170a:	7812      	ldrb	r2, [r2, #0]
 800170c:	429a      	cmp	r2, r3
 800170e:	d3e4      	bcc.n	80016da <display_temperature+0x2e>

	uint8_t start_row = 0;
 8001710:	231d      	movs	r3, #29
 8001712:	18fb      	adds	r3, r7, r3
 8001714:	2200      	movs	r2, #0
 8001716:	701a      	strb	r2, [r3, #0]
	switch(type_of_temp) {
 8001718:	1dfb      	adds	r3, r7, #7
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d002      	beq.n	8001726 <display_temperature+0x7a>
 8001720:	2b01      	cmp	r3, #1
 8001722:	d014      	beq.n	800174e <display_temperature+0xa2>
 8001724:	e027      	b.n	8001776 <display_temperature+0xca>
		case CURRENT_TEMP:
			if(previous_full_width_curr_temp != full_width)
 8001726:	4b41      	ldr	r3, [pc, #260]	; (800182c <display_temperature+0x180>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	221f      	movs	r2, #31
 800172c:	18ba      	adds	r2, r7, r2
 800172e:	7812      	ldrb	r2, [r2, #0]
 8001730:	429a      	cmp	r2, r3
 8001732:	d007      	beq.n	8001744 <display_temperature+0x98>
				TFT_clearPartDisplay(0x00, 0x00, 0x00, START_ROW_CURR_TEMP, START_ROW_CURR_TEMP + DIGIT_HEIGHT);
 8001734:	239c      	movs	r3, #156	; 0x9c
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	235c      	movs	r3, #92	; 0x5c
 800173a:	2200      	movs	r2, #0
 800173c:	2100      	movs	r1, #0
 800173e:	2000      	movs	r0, #0
 8001740:	f000 fd4a 	bl	80021d8 <TFT_clearPartDisplay>
			start_row = START_ROW_CURR_TEMP;
 8001744:	231d      	movs	r3, #29
 8001746:	18fb      	adds	r3, r7, r3
 8001748:	225c      	movs	r2, #92	; 0x5c
 800174a:	701a      	strb	r2, [r3, #0]
			break;
 800174c:	e013      	b.n	8001776 <display_temperature+0xca>
		case AIM_TEMP:
			if(previous_full_width_aim_temp != full_width)
 800174e:	4b38      	ldr	r3, [pc, #224]	; (8001830 <display_temperature+0x184>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	221f      	movs	r2, #31
 8001754:	18ba      	adds	r2, r7, r2
 8001756:	7812      	ldrb	r2, [r2, #0]
 8001758:	429a      	cmp	r2, r3
 800175a:	d007      	beq.n	800176c <display_temperature+0xc0>
				TFT_clearPartDisplay(0x00, 0x00, 0x00, START_ROW_AIM_TEMP, START_ROW_AIM_TEMP + DIGIT_HEIGHT);
 800175c:	23e2      	movs	r3, #226	; 0xe2
 800175e:	9300      	str	r3, [sp, #0]
 8001760:	23a2      	movs	r3, #162	; 0xa2
 8001762:	2200      	movs	r2, #0
 8001764:	2100      	movs	r1, #0
 8001766:	2000      	movs	r0, #0
 8001768:	f000 fd36 	bl	80021d8 <TFT_clearPartDisplay>
			start_row = START_ROW_AIM_TEMP;
 800176c:	231d      	movs	r3, #29
 800176e:	18fb      	adds	r3, r7, r3
 8001770:	22a2      	movs	r2, #162	; 0xa2
 8001772:	701a      	strb	r2, [r3, #0]
			break;
 8001774:	46c0      	nop			; (mov r8, r8)
	}

	uint8_t start_col = (TFT_WIDTH - full_width) / 2;
 8001776:	231f      	movs	r3, #31
 8001778:	18fb      	adds	r3, r7, r3
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	22f0      	movs	r2, #240	; 0xf0
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	d500      	bpl.n	8001784 <display_temperature+0xd8>
 8001782:	3301      	adds	r3, #1
 8001784:	105b      	asrs	r3, r3, #1
 8001786:	001a      	movs	r2, r3
 8001788:	231c      	movs	r3, #28
 800178a:	18fb      	adds	r3, r7, r3
 800178c:	701a      	strb	r2, [r3, #0]
	//mirror output just for eliminate sending cmd to TFT
	for(int i = symbol_distribution.amout_of_symbols - 1; i >= 0; i--) {
 800178e:	4b26      	ldr	r3, [pc, #152]	; (8001828 <display_temperature+0x17c>)
 8001790:	7b9b      	ldrb	r3, [r3, #14]
 8001792:	3b01      	subs	r3, #1
 8001794:	61bb      	str	r3, [r7, #24]
 8001796:	e02d      	b.n	80017f4 <display_temperature+0x148>
		Choose_symbol_for_draw(symbol_distribution.char_output[i], start_row, start_col);
 8001798:	4a23      	ldr	r2, [pc, #140]	; (8001828 <display_temperature+0x17c>)
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	18d3      	adds	r3, r2, r3
 800179e:	7818      	ldrb	r0, [r3, #0]
 80017a0:	231c      	movs	r3, #28
 80017a2:	18fb      	adds	r3, r7, r3
 80017a4:	781a      	ldrb	r2, [r3, #0]
 80017a6:	231d      	movs	r3, #29
 80017a8:	18fb      	adds	r3, r7, r3
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	0019      	movs	r1, r3
 80017ae:	f000 f99b 	bl	8001ae8 <Choose_symbol_for_draw>
		start_col += symbol_distribution.custom_width[i];
 80017b2:	4a1d      	ldr	r2, [pc, #116]	; (8001828 <display_temperature+0x17c>)
 80017b4:	69bb      	ldr	r3, [r7, #24]
 80017b6:	18d3      	adds	r3, r2, r3
 80017b8:	3307      	adds	r3, #7
 80017ba:	7819      	ldrb	r1, [r3, #0]
 80017bc:	231c      	movs	r3, #28
 80017be:	18fb      	adds	r3, r7, r3
 80017c0:	221c      	movs	r2, #28
 80017c2:	18ba      	adds	r2, r7, r2
 80017c4:	7812      	ldrb	r2, [r2, #0]
 80017c6:	188a      	adds	r2, r1, r2
 80017c8:	701a      	strb	r2, [r3, #0]
		for(uint16_t i = 0; i < 1000; i++);
 80017ca:	2316      	movs	r3, #22
 80017cc:	18fb      	adds	r3, r7, r3
 80017ce:	2200      	movs	r2, #0
 80017d0:	801a      	strh	r2, [r3, #0]
 80017d2:	e006      	b.n	80017e2 <display_temperature+0x136>
 80017d4:	2316      	movs	r3, #22
 80017d6:	18fb      	adds	r3, r7, r3
 80017d8:	881a      	ldrh	r2, [r3, #0]
 80017da:	2316      	movs	r3, #22
 80017dc:	18fb      	adds	r3, r7, r3
 80017de:	3201      	adds	r2, #1
 80017e0:	801a      	strh	r2, [r3, #0]
 80017e2:	2316      	movs	r3, #22
 80017e4:	18fb      	adds	r3, r7, r3
 80017e6:	881b      	ldrh	r3, [r3, #0]
 80017e8:	4a12      	ldr	r2, [pc, #72]	; (8001834 <display_temperature+0x188>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d9f2      	bls.n	80017d4 <display_temperature+0x128>
	for(int i = symbol_distribution.amout_of_symbols - 1; i >= 0; i--) {
 80017ee:	69bb      	ldr	r3, [r7, #24]
 80017f0:	3b01      	subs	r3, #1
 80017f2:	61bb      	str	r3, [r7, #24]
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	dace      	bge.n	8001798 <display_temperature+0xec>
	}

	switch(type_of_temp) {
 80017fa:	1dfb      	adds	r3, r7, #7
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d002      	beq.n	8001808 <display_temperature+0x15c>
 8001802:	2b01      	cmp	r3, #1
 8001804:	d006      	beq.n	8001814 <display_temperature+0x168>
			break;
		case AIM_TEMP:
			previous_full_width_aim_temp = full_width;
			break;
	}
}
 8001806:	e00b      	b.n	8001820 <display_temperature+0x174>
			previous_full_width_curr_temp = full_width;
 8001808:	4b08      	ldr	r3, [pc, #32]	; (800182c <display_temperature+0x180>)
 800180a:	221f      	movs	r2, #31
 800180c:	18ba      	adds	r2, r7, r2
 800180e:	7812      	ldrb	r2, [r2, #0]
 8001810:	701a      	strb	r2, [r3, #0]
			break;
 8001812:	e005      	b.n	8001820 <display_temperature+0x174>
			previous_full_width_aim_temp = full_width;
 8001814:	4b06      	ldr	r3, [pc, #24]	; (8001830 <display_temperature+0x184>)
 8001816:	221f      	movs	r2, #31
 8001818:	18ba      	adds	r2, r7, r2
 800181a:	7812      	ldrb	r2, [r2, #0]
 800181c:	701a      	strb	r2, [r3, #0]
			break;
 800181e:	46c0      	nop			; (mov r8, r8)
}
 8001820:	46c0      	nop			; (mov r8, r8)
 8001822:	46bd      	mov	sp, r7
 8001824:	b008      	add	sp, #32
 8001826:	bd80      	pop	{r7, pc}
 8001828:	20000d30 	.word	0x20000d30
 800182c:	2000008c 	.word	0x2000008c
 8001830:	2000008d 	.word	0x2000008d
 8001834:	000003e7 	.word	0x000003e7

08001838 <Symbol_Distribution_clear>:

void Symbol_Distribution_clear () {
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 800183e:	1dfb      	adds	r3, r7, #7
 8001840:	2200      	movs	r2, #0
 8001842:	701a      	strb	r2, [r3, #0]
 8001844:	e009      	b.n	800185a <Symbol_Distribution_clear+0x22>
		symbol_distribution.char_output[i] = 0;
 8001846:	1dfb      	adds	r3, r7, #7
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	4a13      	ldr	r2, [pc, #76]	; (8001898 <Symbol_Distribution_clear+0x60>)
 800184c:	2100      	movs	r1, #0
 800184e:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 8001850:	1dfb      	adds	r3, r7, #7
 8001852:	781a      	ldrb	r2, [r3, #0]
 8001854:	1dfb      	adds	r3, r7, #7
 8001856:	3201      	adds	r2, #1
 8001858:	701a      	strb	r2, [r3, #0]
 800185a:	1dfb      	adds	r3, r7, #7
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b06      	cmp	r3, #6
 8001860:	d9f1      	bls.n	8001846 <Symbol_Distribution_clear+0xe>
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 8001862:	1dbb      	adds	r3, r7, #6
 8001864:	2200      	movs	r2, #0
 8001866:	701a      	strb	r2, [r3, #0]
 8001868:	e00a      	b.n	8001880 <Symbol_Distribution_clear+0x48>
		symbol_distribution.custom_width[i] = 0;
 800186a:	1dbb      	adds	r3, r7, #6
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	4a0a      	ldr	r2, [pc, #40]	; (8001898 <Symbol_Distribution_clear+0x60>)
 8001870:	18d3      	adds	r3, r2, r3
 8001872:	2200      	movs	r2, #0
 8001874:	71da      	strb	r2, [r3, #7]
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 8001876:	1dbb      	adds	r3, r7, #6
 8001878:	781a      	ldrb	r2, [r3, #0]
 800187a:	1dbb      	adds	r3, r7, #6
 800187c:	3201      	adds	r2, #1
 800187e:	701a      	strb	r2, [r3, #0]
 8001880:	1dbb      	adds	r3, r7, #6
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	2b06      	cmp	r3, #6
 8001886:	d9f0      	bls.n	800186a <Symbol_Distribution_clear+0x32>
	symbol_distribution.amout_of_symbols = 0;
 8001888:	4b03      	ldr	r3, [pc, #12]	; (8001898 <Symbol_Distribution_clear+0x60>)
 800188a:	2200      	movs	r2, #0
 800188c:	739a      	strb	r2, [r3, #14]
}
 800188e:	46c0      	nop			; (mov r8, r8)
 8001890:	46bd      	mov	sp, r7
 8001892:	b002      	add	sp, #8
 8001894:	bd80      	pop	{r7, pc}
 8001896:	46c0      	nop			; (mov r8, r8)
 8001898:	20000d30 	.word	0x20000d30

0800189c <Parse_temperature>:

void Parse_temperature(double* temperature) {
 800189c:	b590      	push	{r4, r7, lr}
 800189e:	b087      	sub	sp, #28
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	double temp = *temperature;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	685c      	ldr	r4, [r3, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	613b      	str	r3, [r7, #16]
 80018ac:	617c      	str	r4, [r7, #20]
	//if temperature is 0xFF then aim temperature not got
	if(*temperature == 255){
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6818      	ldr	r0, [r3, #0]
 80018b2:	6859      	ldr	r1, [r3, #4]
 80018b4:	2200      	movs	r2, #0
 80018b6:	4b75      	ldr	r3, [pc, #468]	; (8001a8c <Parse_temperature+0x1f0>)
 80018b8:	f7fe fcc2 	bl	8000240 <__aeabi_dcmpeq>
 80018bc:	1e03      	subs	r3, r0, #0
 80018be:	d008      	beq.n	80018d2 <Parse_temperature+0x36>
		Symbol_distribution_add_char(MINUS_WIDTH, '-');
 80018c0:	212d      	movs	r1, #45	; 0x2d
 80018c2:	2016      	movs	r0, #22
 80018c4:	f000 f8ee 	bl	8001aa4 <Symbol_distribution_add_char>
		Symbol_distribution_add_char(MINUS_WIDTH, '-');
 80018c8:	212d      	movs	r1, #45	; 0x2d
 80018ca:	2016      	movs	r0, #22
 80018cc:	f000 f8ea 	bl	8001aa4 <Symbol_distribution_add_char>
		return;
 80018d0:	e0d8      	b.n	8001a84 <Parse_temperature+0x1e8>
	}
	//if temperature is negative then add minus to symbols array
	if(*temperature < 0)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6818      	ldr	r0, [r3, #0]
 80018d6:	6859      	ldr	r1, [r3, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	2300      	movs	r3, #0
 80018dc:	f7fe fcb6 	bl	800024c <__aeabi_dcmplt>
 80018e0:	1e03      	subs	r3, r0, #0
 80018e2:	d003      	beq.n	80018ec <Parse_temperature+0x50>
		Symbol_distribution_add_char(MINUS_WIDTH,'-');
 80018e4:	212d      	movs	r1, #45	; 0x2d
 80018e6:	2016      	movs	r0, #22
 80018e8:	f000 f8dc 	bl	8001aa4 <Symbol_distribution_add_char>
	//find amount of hundred
	if(abs(*temperature) >= 100 )
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	685c      	ldr	r4, [r3, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	0018      	movs	r0, r3
 80018f4:	0021      	movs	r1, r4
 80018f6:	f7ff fba5 	bl	8001044 <__aeabi_d2iz>
 80018fa:	0003      	movs	r3, r0
 80018fc:	17da      	asrs	r2, r3, #31
 80018fe:	189b      	adds	r3, r3, r2
 8001900:	4053      	eors	r3, r2
 8001902:	2b63      	cmp	r3, #99	; 0x63
 8001904:	dd03      	ble.n	800190e <Parse_temperature+0x72>
		Symbol_distribution_add_char(DIGIT_WIDTH, '1');
 8001906:	2131      	movs	r1, #49	; 0x31
 8001908:	2020      	movs	r0, #32
 800190a:	f000 f8cb 	bl	8001aa4 <Symbol_distribution_add_char>
	//find amount of tens
	if(abs(*temperature) >= 10 ) {
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685c      	ldr	r4, [r3, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	0018      	movs	r0, r3
 8001916:	0021      	movs	r1, r4
 8001918:	f7ff fb94 	bl	8001044 <__aeabi_d2iz>
 800191c:	0003      	movs	r3, r0
 800191e:	17da      	asrs	r2, r3, #31
 8001920:	189b      	adds	r3, r3, r2
 8001922:	4053      	eors	r3, r2
 8001924:	2b09      	cmp	r3, #9
 8001926:	dd23      	ble.n	8001970 <Parse_temperature+0xd4>
		temp = fmod(*temperature / 10, 10.0);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6818      	ldr	r0, [r3, #0]
 800192c:	6859      	ldr	r1, [r3, #4]
 800192e:	2200      	movs	r2, #0
 8001930:	4b57      	ldr	r3, [pc, #348]	; (8001a90 <Parse_temperature+0x1f4>)
 8001932:	f7fe fcb3 	bl	800029c <__aeabi_ddiv>
 8001936:	0003      	movs	r3, r0
 8001938:	000c      	movs	r4, r1
 800193a:	0018      	movs	r0, r3
 800193c:	0021      	movs	r1, r4
 800193e:	2300      	movs	r3, #0
 8001940:	4c53      	ldr	r4, [pc, #332]	; (8001a90 <Parse_temperature+0x1f4>)
 8001942:	001a      	movs	r2, r3
 8001944:	0023      	movs	r3, r4
 8001946:	f001 fd6b 	bl	8003420 <fmod>
 800194a:	0003      	movs	r3, r0
 800194c:	000c      	movs	r4, r1
 800194e:	613b      	str	r3, [r7, #16]
 8001950:	617c      	str	r4, [r7, #20]
		Symbol_distribution_add_char(DIGIT_WIDTH, (abs(temp)) + 48);
 8001952:	6938      	ldr	r0, [r7, #16]
 8001954:	6979      	ldr	r1, [r7, #20]
 8001956:	f7ff fb75 	bl	8001044 <__aeabi_d2iz>
 800195a:	0003      	movs	r3, r0
 800195c:	17da      	asrs	r2, r3, #31
 800195e:	189b      	adds	r3, r3, r2
 8001960:	4053      	eors	r3, r2
 8001962:	b2db      	uxtb	r3, r3
 8001964:	3330      	adds	r3, #48	; 0x30
 8001966:	b2db      	uxtb	r3, r3
 8001968:	0019      	movs	r1, r3
 800196a:	2020      	movs	r0, #32
 800196c:	f000 f89a 	bl	8001aa4 <Symbol_distribution_add_char>
	}
	//find amount of units
	temp = fmod(*temperature,10.0);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6818      	ldr	r0, [r3, #0]
 8001974:	6859      	ldr	r1, [r3, #4]
 8001976:	2300      	movs	r3, #0
 8001978:	4c45      	ldr	r4, [pc, #276]	; (8001a90 <Parse_temperature+0x1f4>)
 800197a:	001a      	movs	r2, r3
 800197c:	0023      	movs	r3, r4
 800197e:	f001 fd4f 	bl	8003420 <fmod>
 8001982:	0003      	movs	r3, r0
 8001984:	000c      	movs	r4, r1
 8001986:	613b      	str	r3, [r7, #16]
 8001988:	617c      	str	r4, [r7, #20]
	Symbol_distribution_add_char(DIGIT_WIDTH, (abs(temp)) + 48);
 800198a:	6938      	ldr	r0, [r7, #16]
 800198c:	6979      	ldr	r1, [r7, #20]
 800198e:	f7ff fb59 	bl	8001044 <__aeabi_d2iz>
 8001992:	0003      	movs	r3, r0
 8001994:	17da      	asrs	r2, r3, #31
 8001996:	189b      	adds	r3, r3, r2
 8001998:	4053      	eors	r3, r2
 800199a:	b2db      	uxtb	r3, r3
 800199c:	3330      	adds	r3, #48	; 0x30
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	0019      	movs	r1, r3
 80019a2:	2020      	movs	r0, #32
 80019a4:	f000 f87e 	bl	8001aa4 <Symbol_distribution_add_char>
	//check on fractional part of digit
	temp = fmod(*temperature,1.0);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6818      	ldr	r0, [r3, #0]
 80019ac:	6859      	ldr	r1, [r3, #4]
 80019ae:	2300      	movs	r3, #0
 80019b0:	4c38      	ldr	r4, [pc, #224]	; (8001a94 <Parse_temperature+0x1f8>)
 80019b2:	001a      	movs	r2, r3
 80019b4:	0023      	movs	r3, r4
 80019b6:	f001 fd33 	bl	8003420 <fmod>
 80019ba:	0003      	movs	r3, r0
 80019bc:	000c      	movs	r4, r1
 80019be:	613b      	str	r3, [r7, #16]
 80019c0:	617c      	str	r4, [r7, #20]
	if(temp == 0) {				   //if it absent then add celsium symbol and return
 80019c2:	2200      	movs	r2, #0
 80019c4:	2300      	movs	r3, #0
 80019c6:	6938      	ldr	r0, [r7, #16]
 80019c8:	6979      	ldr	r1, [r7, #20]
 80019ca:	f7fe fc39 	bl	8000240 <__aeabi_dcmpeq>
 80019ce:	1e03      	subs	r3, r0, #0
 80019d0:	d004      	beq.n	80019dc <Parse_temperature+0x140>
		Symbol_distribution_add_char(CELSIUM_WIDTH, '@');
 80019d2:	2140      	movs	r1, #64	; 0x40
 80019d4:	2040      	movs	r0, #64	; 0x40
 80019d6:	f000 f865 	bl	8001aa4 <Symbol_distribution_add_char>
		return;
 80019da:	e053      	b.n	8001a84 <Parse_temperature+0x1e8>
	}

	//else display digit with 2 digit after dot
	Symbol_distribution_add_char(DOT_WIDTH, '.');
 80019dc:	212e      	movs	r1, #46	; 0x2e
 80019de:	200a      	movs	r0, #10
 80019e0:	f000 f860 	bl	8001aa4 <Symbol_distribution_add_char>

	double fractionalPart = fmod(*temperature, 1.0);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6818      	ldr	r0, [r3, #0]
 80019e8:	6859      	ldr	r1, [r3, #4]
 80019ea:	2300      	movs	r3, #0
 80019ec:	4c29      	ldr	r4, [pc, #164]	; (8001a94 <Parse_temperature+0x1f8>)
 80019ee:	001a      	movs	r2, r3
 80019f0:	0023      	movs	r3, r4
 80019f2:	f001 fd15 	bl	8003420 <fmod>
 80019f6:	0003      	movs	r3, r0
 80019f8:	000c      	movs	r4, r1
 80019fa:	60bb      	str	r3, [r7, #8]
 80019fc:	60fc      	str	r4, [r7, #12]
	fractionalPart *= 10.0;
 80019fe:	2200      	movs	r2, #0
 8001a00:	4b23      	ldr	r3, [pc, #140]	; (8001a90 <Parse_temperature+0x1f4>)
 8001a02:	68b8      	ldr	r0, [r7, #8]
 8001a04:	68f9      	ldr	r1, [r7, #12]
 8001a06:	f7ff f87d 	bl	8000b04 <__aeabi_dmul>
 8001a0a:	0003      	movs	r3, r0
 8001a0c:	000c      	movs	r4, r1
 8001a0e:	60bb      	str	r3, [r7, #8]
 8001a10:	60fc      	str	r4, [r7, #12]
	Symbol_distribution_add_char(DIGIT_WIDTH, (abs(fractionalPart)) + 48);
 8001a12:	68b8      	ldr	r0, [r7, #8]
 8001a14:	68f9      	ldr	r1, [r7, #12]
 8001a16:	f7ff fb15 	bl	8001044 <__aeabi_d2iz>
 8001a1a:	0003      	movs	r3, r0
 8001a1c:	17da      	asrs	r2, r3, #31
 8001a1e:	189b      	adds	r3, r3, r2
 8001a20:	4053      	eors	r3, r2
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	3330      	adds	r3, #48	; 0x30
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	0019      	movs	r1, r3
 8001a2a:	2020      	movs	r0, #32
 8001a2c:	f000 f83a 	bl	8001aa4 <Symbol_distribution_add_char>

	fractionalPart = fmod(*temperature, 0.1);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6818      	ldr	r0, [r3, #0]
 8001a34:	6859      	ldr	r1, [r3, #4]
 8001a36:	4b18      	ldr	r3, [pc, #96]	; (8001a98 <Parse_temperature+0x1fc>)
 8001a38:	4c18      	ldr	r4, [pc, #96]	; (8001a9c <Parse_temperature+0x200>)
 8001a3a:	001a      	movs	r2, r3
 8001a3c:	0023      	movs	r3, r4
 8001a3e:	f001 fcef 	bl	8003420 <fmod>
 8001a42:	0003      	movs	r3, r0
 8001a44:	000c      	movs	r4, r1
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	60fc      	str	r4, [r7, #12]
	fractionalPart *= 100.0;
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	4b14      	ldr	r3, [pc, #80]	; (8001aa0 <Parse_temperature+0x204>)
 8001a4e:	68b8      	ldr	r0, [r7, #8]
 8001a50:	68f9      	ldr	r1, [r7, #12]
 8001a52:	f7ff f857 	bl	8000b04 <__aeabi_dmul>
 8001a56:	0003      	movs	r3, r0
 8001a58:	000c      	movs	r4, r1
 8001a5a:	60bb      	str	r3, [r7, #8]
 8001a5c:	60fc      	str	r4, [r7, #12]
	Symbol_distribution_add_char(DIGIT_WIDTH, (abs(fractionalPart)) + 48);
 8001a5e:	68b8      	ldr	r0, [r7, #8]
 8001a60:	68f9      	ldr	r1, [r7, #12]
 8001a62:	f7ff faef 	bl	8001044 <__aeabi_d2iz>
 8001a66:	0003      	movs	r3, r0
 8001a68:	17da      	asrs	r2, r3, #31
 8001a6a:	189b      	adds	r3, r3, r2
 8001a6c:	4053      	eors	r3, r2
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	3330      	adds	r3, #48	; 0x30
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	0019      	movs	r1, r3
 8001a76:	2020      	movs	r0, #32
 8001a78:	f000 f814 	bl	8001aa4 <Symbol_distribution_add_char>

	Symbol_distribution_add_char(CELSIUM_WIDTH, '@');
 8001a7c:	2140      	movs	r1, #64	; 0x40
 8001a7e:	2040      	movs	r0, #64	; 0x40
 8001a80:	f000 f810 	bl	8001aa4 <Symbol_distribution_add_char>
}
 8001a84:	46bd      	mov	sp, r7
 8001a86:	b007      	add	sp, #28
 8001a88:	bd90      	pop	{r4, r7, pc}
 8001a8a:	46c0      	nop			; (mov r8, r8)
 8001a8c:	406fe000 	.word	0x406fe000
 8001a90:	40240000 	.word	0x40240000
 8001a94:	3ff00000 	.word	0x3ff00000
 8001a98:	9999999a 	.word	0x9999999a
 8001a9c:	3fb99999 	.word	0x3fb99999
 8001aa0:	40590000 	.word	0x40590000

08001aa4 <Symbol_distribution_add_char>:

void Symbol_distribution_add_char(uint8_t width, uint8_t symbol) {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	0002      	movs	r2, r0
 8001aac:	1dfb      	adds	r3, r7, #7
 8001aae:	701a      	strb	r2, [r3, #0]
 8001ab0:	1dbb      	adds	r3, r7, #6
 8001ab2:	1c0a      	adds	r2, r1, #0
 8001ab4:	701a      	strb	r2, [r3, #0]
	symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = width;
 8001ab6:	4b0b      	ldr	r3, [pc, #44]	; (8001ae4 <Symbol_distribution_add_char+0x40>)
 8001ab8:	7b9b      	ldrb	r3, [r3, #14]
 8001aba:	001a      	movs	r2, r3
 8001abc:	4b09      	ldr	r3, [pc, #36]	; (8001ae4 <Symbol_distribution_add_char+0x40>)
 8001abe:	189b      	adds	r3, r3, r2
 8001ac0:	1dfa      	adds	r2, r7, #7
 8001ac2:	7812      	ldrb	r2, [r2, #0]
 8001ac4:	71da      	strb	r2, [r3, #7]
	symbol_distribution.char_output[symbol_distribution.amout_of_symbols++] = symbol;
 8001ac6:	4b07      	ldr	r3, [pc, #28]	; (8001ae4 <Symbol_distribution_add_char+0x40>)
 8001ac8:	7b9b      	ldrb	r3, [r3, #14]
 8001aca:	1c5a      	adds	r2, r3, #1
 8001acc:	b2d1      	uxtb	r1, r2
 8001ace:	4a05      	ldr	r2, [pc, #20]	; (8001ae4 <Symbol_distribution_add_char+0x40>)
 8001ad0:	7391      	strb	r1, [r2, #14]
 8001ad2:	0019      	movs	r1, r3
 8001ad4:	4b03      	ldr	r3, [pc, #12]	; (8001ae4 <Symbol_distribution_add_char+0x40>)
 8001ad6:	1dba      	adds	r2, r7, #6
 8001ad8:	7812      	ldrb	r2, [r2, #0]
 8001ada:	545a      	strb	r2, [r3, r1]
}
 8001adc:	46c0      	nop			; (mov r8, r8)
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	b002      	add	sp, #8
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000d30 	.word	0x20000d30

08001ae8 <Choose_symbol_for_draw>:

void Choose_symbol_for_draw(uint8_t symbol, uint8_t start_row, uint8_t start_col) {
 8001ae8:	b590      	push	{r4, r7, lr}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af02      	add	r7, sp, #8
 8001aee:	0004      	movs	r4, r0
 8001af0:	0008      	movs	r0, r1
 8001af2:	0011      	movs	r1, r2
 8001af4:	1dfb      	adds	r3, r7, #7
 8001af6:	1c22      	adds	r2, r4, #0
 8001af8:	701a      	strb	r2, [r3, #0]
 8001afa:	1dbb      	adds	r3, r7, #6
 8001afc:	1c02      	adds	r2, r0, #0
 8001afe:	701a      	strb	r2, [r3, #0]
 8001b00:	1d7b      	adds	r3, r7, #5
 8001b02:	1c0a      	adds	r2, r1, #0
 8001b04:	701a      	strb	r2, [r3, #0]
	//read symbol arr from FLASH and draw it
	switch(symbol) {
 8001b06:	1dfb      	adds	r3, r7, #7
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	3b2d      	subs	r3, #45	; 0x2d
 8001b0c:	2b13      	cmp	r3, #19
 8001b0e:	d900      	bls.n	8001b12 <Choose_symbol_for_draw+0x2a>
 8001b10:	e11c      	b.n	8001d4c <Choose_symbol_for_draw+0x264>
 8001b12:	009a      	lsls	r2, r3, #2
 8001b14:	4b8f      	ldr	r3, [pc, #572]	; (8001d54 <Choose_symbol_for_draw+0x26c>)
 8001b16:	18d3      	adds	r3, r2, r3
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	469f      	mov	pc, r3
	case '0':
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001b1c:	2380      	movs	r3, #128	; 0x80
 8001b1e:	00da      	lsls	r2, r3, #3
 8001b20:	4b8d      	ldr	r3, [pc, #564]	; (8001d58 <Choose_symbol_for_draw+0x270>)
 8001b22:	488e      	ldr	r0, [pc, #568]	; (8001d5c <Choose_symbol_for_draw+0x274>)
 8001b24:	0019      	movs	r1, r3
 8001b26:	f7ff fb21 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE60_0_POSITION,PAGE60_0_POSITION + SIZE_0_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8001b2a:	2380      	movs	r3, #128	; 0x80
 8001b2c:	0059      	lsls	r1, r3, #1
 8001b2e:	1d7b      	adds	r3, r7, #5
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	9301      	str	r3, [sp, #4]
 8001b34:	1dbb      	adds	r3, r7, #6
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	9300      	str	r3, [sp, #0]
 8001b3a:	2340      	movs	r3, #64	; 0x40
 8001b3c:	2220      	movs	r2, #32
 8001b3e:	2000      	movs	r0, #0
 8001b40:	f000 f914 	bl	8001d6c <TFT_draw_symbol>
		break;
 8001b44:	e102      	b.n	8001d4c <Choose_symbol_for_draw+0x264>
	case '1':
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001b46:	2380      	movs	r3, #128	; 0x80
 8001b48:	00da      	lsls	r2, r3, #3
 8001b4a:	4b83      	ldr	r3, [pc, #524]	; (8001d58 <Choose_symbol_for_draw+0x270>)
 8001b4c:	4883      	ldr	r0, [pc, #524]	; (8001d5c <Choose_symbol_for_draw+0x274>)
 8001b4e:	0019      	movs	r1, r3
 8001b50:	f7ff fb0c 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE60_1_POSITION,PAGE60_1_POSITION + SIZE_1_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8001b54:	2380      	movs	r3, #128	; 0x80
 8001b56:	0099      	lsls	r1, r3, #2
 8001b58:	2380      	movs	r3, #128	; 0x80
 8001b5a:	0058      	lsls	r0, r3, #1
 8001b5c:	1d7b      	adds	r3, r7, #5
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	9301      	str	r3, [sp, #4]
 8001b62:	1dbb      	adds	r3, r7, #6
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	9300      	str	r3, [sp, #0]
 8001b68:	2340      	movs	r3, #64	; 0x40
 8001b6a:	2220      	movs	r2, #32
 8001b6c:	f000 f8fe 	bl	8001d6c <TFT_draw_symbol>
		break;
 8001b70:	e0ec      	b.n	8001d4c <Choose_symbol_for_draw+0x264>
	case '2':
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001b72:	2380      	movs	r3, #128	; 0x80
 8001b74:	00da      	lsls	r2, r3, #3
 8001b76:	4b78      	ldr	r3, [pc, #480]	; (8001d58 <Choose_symbol_for_draw+0x270>)
 8001b78:	4878      	ldr	r0, [pc, #480]	; (8001d5c <Choose_symbol_for_draw+0x274>)
 8001b7a:	0019      	movs	r1, r3
 8001b7c:	f7ff faf6 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE60_2_POSITION,PAGE60_2_POSITION + SIZE_0_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8001b80:	23c0      	movs	r3, #192	; 0xc0
 8001b82:	0099      	lsls	r1, r3, #2
 8001b84:	2380      	movs	r3, #128	; 0x80
 8001b86:	0098      	lsls	r0, r3, #2
 8001b88:	1d7b      	adds	r3, r7, #5
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	9301      	str	r3, [sp, #4]
 8001b8e:	1dbb      	adds	r3, r7, #6
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	9300      	str	r3, [sp, #0]
 8001b94:	2340      	movs	r3, #64	; 0x40
 8001b96:	2220      	movs	r2, #32
 8001b98:	f000 f8e8 	bl	8001d6c <TFT_draw_symbol>
			break;
 8001b9c:	e0d6      	b.n	8001d4c <Choose_symbol_for_draw+0x264>
	case '3':
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001b9e:	2380      	movs	r3, #128	; 0x80
 8001ba0:	00da      	lsls	r2, r3, #3
 8001ba2:	4b6d      	ldr	r3, [pc, #436]	; (8001d58 <Choose_symbol_for_draw+0x270>)
 8001ba4:	486d      	ldr	r0, [pc, #436]	; (8001d5c <Choose_symbol_for_draw+0x274>)
 8001ba6:	0019      	movs	r1, r3
 8001ba8:	f7ff fae0 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE60_3_POSITION,PAGE60_3_POSITION + SIZE_3_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8001bac:	2380      	movs	r3, #128	; 0x80
 8001bae:	00d9      	lsls	r1, r3, #3
 8001bb0:	23c0      	movs	r3, #192	; 0xc0
 8001bb2:	0098      	lsls	r0, r3, #2
 8001bb4:	1d7b      	adds	r3, r7, #5
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	9301      	str	r3, [sp, #4]
 8001bba:	1dbb      	adds	r3, r7, #6
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	9300      	str	r3, [sp, #0]
 8001bc0:	2340      	movs	r3, #64	; 0x40
 8001bc2:	2220      	movs	r2, #32
 8001bc4:	f000 f8d2 	bl	8001d6c <TFT_draw_symbol>
			break;
 8001bc8:	e0c0      	b.n	8001d4c <Choose_symbol_for_draw+0x264>
	case '4':
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001bca:	2380      	movs	r3, #128	; 0x80
 8001bcc:	00da      	lsls	r2, r3, #3
 8001bce:	4b62      	ldr	r3, [pc, #392]	; (8001d58 <Choose_symbol_for_draw+0x270>)
 8001bd0:	4863      	ldr	r0, [pc, #396]	; (8001d60 <Choose_symbol_for_draw+0x278>)
 8001bd2:	0019      	movs	r1, r3
 8001bd4:	f7ff faca 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE61_4_POSITION,PAGE61_4_POSITION + SIZE_4_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8001bd8:	2380      	movs	r3, #128	; 0x80
 8001bda:	0059      	lsls	r1, r3, #1
 8001bdc:	1d7b      	adds	r3, r7, #5
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	9301      	str	r3, [sp, #4]
 8001be2:	1dbb      	adds	r3, r7, #6
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	2340      	movs	r3, #64	; 0x40
 8001bea:	2220      	movs	r2, #32
 8001bec:	2000      	movs	r0, #0
 8001bee:	f000 f8bd 	bl	8001d6c <TFT_draw_symbol>
			break;
 8001bf2:	e0ab      	b.n	8001d4c <Choose_symbol_for_draw+0x264>
	case '5':
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001bf4:	2380      	movs	r3, #128	; 0x80
 8001bf6:	00da      	lsls	r2, r3, #3
 8001bf8:	4b57      	ldr	r3, [pc, #348]	; (8001d58 <Choose_symbol_for_draw+0x270>)
 8001bfa:	4859      	ldr	r0, [pc, #356]	; (8001d60 <Choose_symbol_for_draw+0x278>)
 8001bfc:	0019      	movs	r1, r3
 8001bfe:	f7ff fab5 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE61_5_POSITION,PAGE61_5_POSITION + SIZE_5_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8001c02:	2380      	movs	r3, #128	; 0x80
 8001c04:	0099      	lsls	r1, r3, #2
 8001c06:	2380      	movs	r3, #128	; 0x80
 8001c08:	0058      	lsls	r0, r3, #1
 8001c0a:	1d7b      	adds	r3, r7, #5
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	9301      	str	r3, [sp, #4]
 8001c10:	1dbb      	adds	r3, r7, #6
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	9300      	str	r3, [sp, #0]
 8001c16:	2340      	movs	r3, #64	; 0x40
 8001c18:	2220      	movs	r2, #32
 8001c1a:	f000 f8a7 	bl	8001d6c <TFT_draw_symbol>
			break;
 8001c1e:	e095      	b.n	8001d4c <Choose_symbol_for_draw+0x264>
	case '6':
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001c20:	2380      	movs	r3, #128	; 0x80
 8001c22:	00da      	lsls	r2, r3, #3
 8001c24:	4b4c      	ldr	r3, [pc, #304]	; (8001d58 <Choose_symbol_for_draw+0x270>)
 8001c26:	484e      	ldr	r0, [pc, #312]	; (8001d60 <Choose_symbol_for_draw+0x278>)
 8001c28:	0019      	movs	r1, r3
 8001c2a:	f7ff fa9f 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE61_6_POSITION,PAGE61_6_POSITION + SIZE_6_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8001c2e:	23c0      	movs	r3, #192	; 0xc0
 8001c30:	0099      	lsls	r1, r3, #2
 8001c32:	2380      	movs	r3, #128	; 0x80
 8001c34:	0098      	lsls	r0, r3, #2
 8001c36:	1d7b      	adds	r3, r7, #5
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	9301      	str	r3, [sp, #4]
 8001c3c:	1dbb      	adds	r3, r7, #6
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	9300      	str	r3, [sp, #0]
 8001c42:	2340      	movs	r3, #64	; 0x40
 8001c44:	2220      	movs	r2, #32
 8001c46:	f000 f891 	bl	8001d6c <TFT_draw_symbol>
			break;
 8001c4a:	e07f      	b.n	8001d4c <Choose_symbol_for_draw+0x264>
	case '7':
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001c4c:	2380      	movs	r3, #128	; 0x80
 8001c4e:	00da      	lsls	r2, r3, #3
 8001c50:	4b41      	ldr	r3, [pc, #260]	; (8001d58 <Choose_symbol_for_draw+0x270>)
 8001c52:	4843      	ldr	r0, [pc, #268]	; (8001d60 <Choose_symbol_for_draw+0x278>)
 8001c54:	0019      	movs	r1, r3
 8001c56:	f7ff fa89 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE61_7_POSITION,PAGE61_7_POSITION + SIZE_7_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8001c5a:	2380      	movs	r3, #128	; 0x80
 8001c5c:	00d9      	lsls	r1, r3, #3
 8001c5e:	23c0      	movs	r3, #192	; 0xc0
 8001c60:	0098      	lsls	r0, r3, #2
 8001c62:	1d7b      	adds	r3, r7, #5
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	9301      	str	r3, [sp, #4]
 8001c68:	1dbb      	adds	r3, r7, #6
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	9300      	str	r3, [sp, #0]
 8001c6e:	2340      	movs	r3, #64	; 0x40
 8001c70:	2220      	movs	r2, #32
 8001c72:	f000 f87b 	bl	8001d6c <TFT_draw_symbol>
			break;
 8001c76:	e069      	b.n	8001d4c <Choose_symbol_for_draw+0x264>
	case '8':
		ReadFromFlash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001c78:	2380      	movs	r3, #128	; 0x80
 8001c7a:	00da      	lsls	r2, r3, #3
 8001c7c:	4b36      	ldr	r3, [pc, #216]	; (8001d58 <Choose_symbol_for_draw+0x270>)
 8001c7e:	4839      	ldr	r0, [pc, #228]	; (8001d64 <Choose_symbol_for_draw+0x27c>)
 8001c80:	0019      	movs	r1, r3
 8001c82:	f7ff fa73 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE62_8_POSITION,PAGE62_8_POSITION + SIZE_8_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8001c86:	2380      	movs	r3, #128	; 0x80
 8001c88:	0059      	lsls	r1, r3, #1
 8001c8a:	1d7b      	adds	r3, r7, #5
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	9301      	str	r3, [sp, #4]
 8001c90:	1dbb      	adds	r3, r7, #6
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	9300      	str	r3, [sp, #0]
 8001c96:	2340      	movs	r3, #64	; 0x40
 8001c98:	2220      	movs	r2, #32
 8001c9a:	2000      	movs	r0, #0
 8001c9c:	f000 f866 	bl	8001d6c <TFT_draw_symbol>
			break;
 8001ca0:	e054      	b.n	8001d4c <Choose_symbol_for_draw+0x264>
	case '9':
		ReadFromFlash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001ca2:	2380      	movs	r3, #128	; 0x80
 8001ca4:	00da      	lsls	r2, r3, #3
 8001ca6:	4b2c      	ldr	r3, [pc, #176]	; (8001d58 <Choose_symbol_for_draw+0x270>)
 8001ca8:	482e      	ldr	r0, [pc, #184]	; (8001d64 <Choose_symbol_for_draw+0x27c>)
 8001caa:	0019      	movs	r1, r3
 8001cac:	f7ff fa5e 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE62_9_POSITION,PAGE62_9_POSITION + SIZE_9_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, start_row, start_col);
 8001cb0:	2380      	movs	r3, #128	; 0x80
 8001cb2:	0099      	lsls	r1, r3, #2
 8001cb4:	2380      	movs	r3, #128	; 0x80
 8001cb6:	0058      	lsls	r0, r3, #1
 8001cb8:	1d7b      	adds	r3, r7, #5
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	9301      	str	r3, [sp, #4]
 8001cbe:	1dbb      	adds	r3, r7, #6
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	2340      	movs	r3, #64	; 0x40
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	f000 f850 	bl	8001d6c <TFT_draw_symbol>
			break;
 8001ccc:	e03e      	b.n	8001d4c <Choose_symbol_for_draw+0x264>
	case '@':
		ReadFromFlash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001cce:	2380      	movs	r3, #128	; 0x80
 8001cd0:	00da      	lsls	r2, r3, #3
 8001cd2:	4b21      	ldr	r3, [pc, #132]	; (8001d58 <Choose_symbol_for_draw+0x270>)
 8001cd4:	4823      	ldr	r0, [pc, #140]	; (8001d64 <Choose_symbol_for_draw+0x27c>)
 8001cd6:	0019      	movs	r1, r3
 8001cd8:	f7ff fa48 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE62_CELSIUM_POSITION,PAGE62_CELSIUM_POSITION + CELSIUM_SIZE_BYTE, CELSIUM_WIDTH, CELSIUM_HEIGHT, start_row, start_col);
 8001cdc:	2380      	movs	r3, #128	; 0x80
 8001cde:	00d9      	lsls	r1, r3, #3
 8001ce0:	2380      	movs	r3, #128	; 0x80
 8001ce2:	0098      	lsls	r0, r3, #2
 8001ce4:	1d7b      	adds	r3, r7, #5
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	9301      	str	r3, [sp, #4]
 8001cea:	1dbb      	adds	r3, r7, #6
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	2340      	movs	r3, #64	; 0x40
 8001cf2:	2240      	movs	r2, #64	; 0x40
 8001cf4:	f000 f83a 	bl	8001d6c <TFT_draw_symbol>
			break;
 8001cf8:	e028      	b.n	8001d4c <Choose_symbol_for_draw+0x264>
	case '.':
		ReadFromFlash(PAGE63_FOR_DOT_MINUS, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001cfa:	2380      	movs	r3, #128	; 0x80
 8001cfc:	00da      	lsls	r2, r3, #3
 8001cfe:	4b16      	ldr	r3, [pc, #88]	; (8001d58 <Choose_symbol_for_draw+0x270>)
 8001d00:	4819      	ldr	r0, [pc, #100]	; (8001d68 <Choose_symbol_for_draw+0x280>)
 8001d02:	0019      	movs	r1, r3
 8001d04:	f7ff fa32 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE63_DOT_POSITION,PAGE63_DOT_POSITION + DOT_SIZE_BYTE, DOT_WIDTH, DOT_HEIGHT, start_row, start_col);
 8001d08:	1d7b      	adds	r3, r7, #5
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	9301      	str	r3, [sp, #4]
 8001d0e:	1dbb      	adds	r3, r7, #6
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	9300      	str	r3, [sp, #0]
 8001d14:	2340      	movs	r3, #64	; 0x40
 8001d16:	220a      	movs	r2, #10
 8001d18:	2150      	movs	r1, #80	; 0x50
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	f000 f826 	bl	8001d6c <TFT_draw_symbol>
				break;
 8001d20:	e014      	b.n	8001d4c <Choose_symbol_for_draw+0x264>
	case '-':
		ReadFromFlash(PAGE63_FOR_DOT_MINUS, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8001d22:	2380      	movs	r3, #128	; 0x80
 8001d24:	00da      	lsls	r2, r3, #3
 8001d26:	4b0c      	ldr	r3, [pc, #48]	; (8001d58 <Choose_symbol_for_draw+0x270>)
 8001d28:	480f      	ldr	r0, [pc, #60]	; (8001d68 <Choose_symbol_for_draw+0x280>)
 8001d2a:	0019      	movs	r1, r3
 8001d2c:	f7ff fa1e 	bl	800116c <ReadFromFlash>
		TFT_draw_symbol(PAGE63_MINUS_POSITION,PAGE63_MINUS_POSITION + MINUSE_SIZE_BYTE, MINUS_WIDTH, MINUS_HEIGHT, start_row, start_col);
 8001d30:	2380      	movs	r3, #128	; 0x80
 8001d32:	0059      	lsls	r1, r3, #1
 8001d34:	1d7b      	adds	r3, r7, #5
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	9301      	str	r3, [sp, #4]
 8001d3a:	1dbb      	adds	r3, r7, #6
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	2340      	movs	r3, #64	; 0x40
 8001d42:	2216      	movs	r2, #22
 8001d44:	2050      	movs	r0, #80	; 0x50
 8001d46:	f000 f811 	bl	8001d6c <TFT_draw_symbol>
				break;
 8001d4a:	46c0      	nop			; (mov r8, r8)
	}
}
 8001d4c:	46c0      	nop			; (mov r8, r8)
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	b003      	add	sp, #12
 8001d52:	bd90      	pop	{r4, r7, pc}
 8001d54:	080037a8 	.word	0x080037a8
 8001d58:	200000f0 	.word	0x200000f0
 8001d5c:	0800f000 	.word	0x0800f000
 8001d60:	0800f400 	.word	0x0800f400
 8001d64:	0800f800 	.word	0x0800f800
 8001d68:	0800fc00 	.word	0x0800fc00

08001d6c <TFT_draw_symbol>:

void TFT_draw_symbol(uint16_t start_position_in_arr, uint16_t end_position_in_arr, uint8_t symbol_width, uint8_t symbol_height, uint8_t start_row, uint8_t start_col) {
 8001d6c:	b5b0      	push	{r4, r5, r7, lr}
 8001d6e:	b086      	sub	sp, #24
 8001d70:	af02      	add	r7, sp, #8
 8001d72:	0005      	movs	r5, r0
 8001d74:	000c      	movs	r4, r1
 8001d76:	0010      	movs	r0, r2
 8001d78:	0019      	movs	r1, r3
 8001d7a:	1dbb      	adds	r3, r7, #6
 8001d7c:	1c2a      	adds	r2, r5, #0
 8001d7e:	801a      	strh	r2, [r3, #0]
 8001d80:	1d3b      	adds	r3, r7, #4
 8001d82:	1c22      	adds	r2, r4, #0
 8001d84:	801a      	strh	r2, [r3, #0]
 8001d86:	1cfb      	adds	r3, r7, #3
 8001d88:	1c02      	adds	r2, r0, #0
 8001d8a:	701a      	strb	r2, [r3, #0]
 8001d8c:	1cbb      	adds	r3, r7, #2
 8001d8e:	1c0a      	adds	r2, r1, #0
 8001d90:	701a      	strb	r2, [r3, #0]
	//split color mat on block, because 64*64 symbol need 4096*2 byte, but RAM just 8kb, so to reduce size of color_mat there are parcels
	uint16_t parcel = (end_position_in_arr - start_position_in_arr) / AMOUNT_OF_PARCEL;
 8001d92:	1d3b      	adds	r3, r7, #4
 8001d94:	881a      	ldrh	r2, [r3, #0]
 8001d96:	1dbb      	adds	r3, r7, #6
 8001d98:	881b      	ldrh	r3, [r3, #0]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	d500      	bpl.n	8001da0 <TFT_draw_symbol+0x34>
 8001d9e:	3303      	adds	r3, #3
 8001da0:	109b      	asrs	r3, r3, #2
 8001da2:	001a      	movs	r2, r3
 8001da4:	2308      	movs	r3, #8
 8001da6:	18fb      	adds	r3, r7, r3
 8001da8:	801a      	strh	r2, [r3, #0]
	for(uint8_t parcel_iter = 0; parcel_iter < AMOUNT_OF_PARCEL; parcel_iter++) {
 8001daa:	230f      	movs	r3, #15
 8001dac:	18fb      	adds	r3, r7, r3
 8001dae:	2200      	movs	r2, #0
 8001db0:	701a      	strb	r2, [r3, #0]
 8001db2:	e0cc      	b.n	8001f4e <TFT_draw_symbol+0x1e2>
		for(uint16_t i = start_position_in_arr + parcel_iter * parcel; i < start_position_in_arr + parcel + parcel_iter * parcel; i++) {
 8001db4:	230f      	movs	r3, #15
 8001db6:	18fb      	adds	r3, r7, r3
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	2208      	movs	r2, #8
 8001dbe:	18ba      	adds	r2, r7, r2
 8001dc0:	8812      	ldrh	r2, [r2, #0]
 8001dc2:	4353      	muls	r3, r2
 8001dc4:	b299      	uxth	r1, r3
 8001dc6:	230c      	movs	r3, #12
 8001dc8:	18fb      	adds	r3, r7, r3
 8001dca:	1dba      	adds	r2, r7, #6
 8001dcc:	8812      	ldrh	r2, [r2, #0]
 8001dce:	188a      	adds	r2, r1, r2
 8001dd0:	801a      	strh	r2, [r3, #0]
 8001dd2:	e055      	b.n	8001e80 <TFT_draw_symbol+0x114>
			for(uint16_t j = 0; j < 8; j++) {
 8001dd4:	230a      	movs	r3, #10
 8001dd6:	18fb      	adds	r3, r7, r3
 8001dd8:	2200      	movs	r2, #0
 8001dda:	801a      	strh	r2, [r3, #0]
 8001ddc:	e044      	b.n	8001e68 <TFT_draw_symbol+0xfc>
				//take the bit from byte and, depending on 0 or 1 it is, write color in color_mat
				if((mat_for_symbol[i] << j) & 0x80) {
 8001dde:	230c      	movs	r3, #12
 8001de0:	18fb      	adds	r3, r7, r3
 8001de2:	881b      	ldrh	r3, [r3, #0]
 8001de4:	4a5f      	ldr	r2, [pc, #380]	; (8001f64 <TFT_draw_symbol+0x1f8>)
 8001de6:	5cd3      	ldrb	r3, [r2, r3]
 8001de8:	001a      	movs	r2, r3
 8001dea:	230a      	movs	r3, #10
 8001dec:	18fb      	adds	r3, r7, r3
 8001dee:	881b      	ldrh	r3, [r3, #0]
 8001df0:	409a      	lsls	r2, r3
 8001df2:	0013      	movs	r3, r2
 8001df4:	2280      	movs	r2, #128	; 0x80
 8001df6:	4013      	ands	r3, r2
 8001df8:	d017      	beq.n	8001e2a <TFT_draw_symbol+0xbe>
					color_mat[8*(i - start_position_in_arr - parcel_iter * parcel) + j] = 0x0000;
 8001dfa:	230c      	movs	r3, #12
 8001dfc:	18fb      	adds	r3, r7, r3
 8001dfe:	881a      	ldrh	r2, [r3, #0]
 8001e00:	1dbb      	adds	r3, r7, #6
 8001e02:	881b      	ldrh	r3, [r3, #0]
 8001e04:	1ad2      	subs	r2, r2, r3
 8001e06:	230f      	movs	r3, #15
 8001e08:	18fb      	adds	r3, r7, r3
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	2108      	movs	r1, #8
 8001e0e:	1879      	adds	r1, r7, r1
 8001e10:	8809      	ldrh	r1, [r1, #0]
 8001e12:	434b      	muls	r3, r1
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	00da      	lsls	r2, r3, #3
 8001e18:	230a      	movs	r3, #10
 8001e1a:	18fb      	adds	r3, r7, r3
 8001e1c:	881b      	ldrh	r3, [r3, #0]
 8001e1e:	18d2      	adds	r2, r2, r3
 8001e20:	4b51      	ldr	r3, [pc, #324]	; (8001f68 <TFT_draw_symbol+0x1fc>)
 8001e22:	0052      	lsls	r2, r2, #1
 8001e24:	2100      	movs	r1, #0
 8001e26:	52d1      	strh	r1, [r2, r3]
					continue;
 8001e28:	e017      	b.n	8001e5a <TFT_draw_symbol+0xee>
				}
				color_mat[8*(i - start_position_in_arr - parcel_iter * parcel) + j] = 0xFFFF;
 8001e2a:	230c      	movs	r3, #12
 8001e2c:	18fb      	adds	r3, r7, r3
 8001e2e:	881a      	ldrh	r2, [r3, #0]
 8001e30:	1dbb      	adds	r3, r7, #6
 8001e32:	881b      	ldrh	r3, [r3, #0]
 8001e34:	1ad2      	subs	r2, r2, r3
 8001e36:	230f      	movs	r3, #15
 8001e38:	18fb      	adds	r3, r7, r3
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	2108      	movs	r1, #8
 8001e3e:	1879      	adds	r1, r7, r1
 8001e40:	8809      	ldrh	r1, [r1, #0]
 8001e42:	434b      	muls	r3, r1
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	00da      	lsls	r2, r3, #3
 8001e48:	230a      	movs	r3, #10
 8001e4a:	18fb      	adds	r3, r7, r3
 8001e4c:	881b      	ldrh	r3, [r3, #0]
 8001e4e:	18d2      	adds	r2, r2, r3
 8001e50:	4b45      	ldr	r3, [pc, #276]	; (8001f68 <TFT_draw_symbol+0x1fc>)
 8001e52:	0052      	lsls	r2, r2, #1
 8001e54:	2101      	movs	r1, #1
 8001e56:	4249      	negs	r1, r1
 8001e58:	52d1      	strh	r1, [r2, r3]
			for(uint16_t j = 0; j < 8; j++) {
 8001e5a:	230a      	movs	r3, #10
 8001e5c:	18fb      	adds	r3, r7, r3
 8001e5e:	881a      	ldrh	r2, [r3, #0]
 8001e60:	230a      	movs	r3, #10
 8001e62:	18fb      	adds	r3, r7, r3
 8001e64:	3201      	adds	r2, #1
 8001e66:	801a      	strh	r2, [r3, #0]
 8001e68:	230a      	movs	r3, #10
 8001e6a:	18fb      	adds	r3, r7, r3
 8001e6c:	881b      	ldrh	r3, [r3, #0]
 8001e6e:	2b07      	cmp	r3, #7
 8001e70:	d9b5      	bls.n	8001dde <TFT_draw_symbol+0x72>
		for(uint16_t i = start_position_in_arr + parcel_iter * parcel; i < start_position_in_arr + parcel + parcel_iter * parcel; i++) {
 8001e72:	230c      	movs	r3, #12
 8001e74:	18fb      	adds	r3, r7, r3
 8001e76:	881a      	ldrh	r2, [r3, #0]
 8001e78:	230c      	movs	r3, #12
 8001e7a:	18fb      	adds	r3, r7, r3
 8001e7c:	3201      	adds	r2, #1
 8001e7e:	801a      	strh	r2, [r3, #0]
 8001e80:	230c      	movs	r3, #12
 8001e82:	18fb      	adds	r3, r7, r3
 8001e84:	881a      	ldrh	r2, [r3, #0]
 8001e86:	1dbb      	adds	r3, r7, #6
 8001e88:	8819      	ldrh	r1, [r3, #0]
 8001e8a:	2308      	movs	r3, #8
 8001e8c:	18fb      	adds	r3, r7, r3
 8001e8e:	881b      	ldrh	r3, [r3, #0]
 8001e90:	18c9      	adds	r1, r1, r3
 8001e92:	230f      	movs	r3, #15
 8001e94:	18fb      	adds	r3, r7, r3
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	2008      	movs	r0, #8
 8001e9a:	1838      	adds	r0, r7, r0
 8001e9c:	8800      	ldrh	r0, [r0, #0]
 8001e9e:	4343      	muls	r3, r0
 8001ea0:	18cb      	adds	r3, r1, r3
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	db96      	blt.n	8001dd4 <TFT_draw_symbol+0x68>
			}
		}
		TFT_set_region(0x00, start_row + symbol_height / AMOUNT_OF_PARCEL * parcel_iter, start_row + symbol_height / AMOUNT_OF_PARCEL + symbol_height / AMOUNT_OF_PARCEL * parcel_iter - 1, start_col, start_col + symbol_width - 1);
 8001ea6:	2320      	movs	r3, #32
 8001ea8:	18fb      	adds	r3, r7, r3
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	1cbb      	adds	r3, r7, #2
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	089b      	lsrs	r3, r3, #2
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	210f      	movs	r1, #15
 8001eba:	1879      	adds	r1, r7, r1
 8001ebc:	7809      	ldrb	r1, [r1, #0]
 8001ebe:	b289      	uxth	r1, r1
 8001ec0:	434b      	muls	r3, r1
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	18d3      	adds	r3, r2, r3
 8001ec6:	b298      	uxth	r0, r3
 8001ec8:	2320      	movs	r3, #32
 8001eca:	18fb      	adds	r3, r7, r3
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	1cbb      	adds	r3, r7, #2
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	089b      	lsrs	r3, r3, #2
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	18d3      	adds	r3, r2, r3
 8001edc:	b29a      	uxth	r2, r3
 8001ede:	1cbb      	adds	r3, r7, #2
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	089b      	lsrs	r3, r3, #2
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	210f      	movs	r1, #15
 8001eea:	1879      	adds	r1, r7, r1
 8001eec:	7809      	ldrb	r1, [r1, #0]
 8001eee:	b289      	uxth	r1, r1
 8001ef0:	434b      	muls	r3, r1
 8001ef2:	b29b      	uxth	r3, r3
 8001ef4:	18d3      	adds	r3, r2, r3
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	b299      	uxth	r1, r3
 8001efc:	2324      	movs	r3, #36	; 0x24
 8001efe:	18fb      	adds	r3, r7, r3
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	b29c      	uxth	r4, r3
 8001f04:	2324      	movs	r3, #36	; 0x24
 8001f06:	18fb      	adds	r3, r7, r3
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	b29a      	uxth	r2, r3
 8001f0c:	1cfb      	adds	r3, r7, #3
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	18d3      	adds	r3, r2, r3
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	3b01      	subs	r3, #1
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	9300      	str	r3, [sp, #0]
 8001f1c:	0023      	movs	r3, r4
 8001f1e:	000a      	movs	r2, r1
 8001f20:	0001      	movs	r1, r0
 8001f22:	2000      	movs	r0, #0
 8001f24:	f000 f992 	bl	800224c <TFT_set_region>
		Set_DC_data();
 8001f28:	f000 f8dd 	bl	80020e6 <Set_DC_data>
		SPI1_SendDataDMA(&color_mat[0], parcel*8);
 8001f2c:	2308      	movs	r3, #8
 8001f2e:	18fb      	adds	r3, r7, r3
 8001f30:	881b      	ldrh	r3, [r3, #0]
 8001f32:	00db      	lsls	r3, r3, #3
 8001f34:	b29a      	uxth	r2, r3
 8001f36:	4b0c      	ldr	r3, [pc, #48]	; (8001f68 <TFT_draw_symbol+0x1fc>)
 8001f38:	0011      	movs	r1, r2
 8001f3a:	0018      	movs	r0, r3
 8001f3c:	f7ff fb32 	bl	80015a4 <SPI1_SendDataDMA>
	for(uint8_t parcel_iter = 0; parcel_iter < AMOUNT_OF_PARCEL; parcel_iter++) {
 8001f40:	230f      	movs	r3, #15
 8001f42:	18fb      	adds	r3, r7, r3
 8001f44:	781a      	ldrb	r2, [r3, #0]
 8001f46:	230f      	movs	r3, #15
 8001f48:	18fb      	adds	r3, r7, r3
 8001f4a:	3201      	adds	r2, #1
 8001f4c:	701a      	strb	r2, [r3, #0]
 8001f4e:	230f      	movs	r3, #15
 8001f50:	18fb      	adds	r3, r7, r3
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	2b03      	cmp	r3, #3
 8001f56:	d800      	bhi.n	8001f5a <TFT_draw_symbol+0x1ee>
 8001f58:	e72c      	b.n	8001db4 <TFT_draw_symbol+0x48>
	}
}
 8001f5a:	46c0      	nop			; (mov r8, r8)
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	b004      	add	sp, #16
 8001f60:	bdb0      	pop	{r4, r5, r7, pc}
 8001f62:	46c0      	nop			; (mov r8, r8)
 8001f64:	200000f0 	.word	0x200000f0
 8001f68:	200004f0 	.word	0x200004f0

08001f6c <TFT_reset_temperature>:

void TFT_reset_temperature() {
 8001f6c:	b5b0      	push	{r4, r5, r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
	temperatures.curr_temperature = temperatures.aim_temperature = RESET_TEMPERATURE;
 8001f70:	4b0f      	ldr	r3, [pc, #60]	; (8001fb0 <TFT_reset_temperature+0x44>)
 8001f72:	22ff      	movs	r2, #255	; 0xff
 8001f74:	609a      	str	r2, [r3, #8]
 8001f76:	4a0e      	ldr	r2, [pc, #56]	; (8001fb0 <TFT_reset_temperature+0x44>)
 8001f78:	2300      	movs	r3, #0
 8001f7a:	4c0e      	ldr	r4, [pc, #56]	; (8001fb4 <TFT_reset_temperature+0x48>)
 8001f7c:	6013      	str	r3, [r2, #0]
 8001f7e:	6054      	str	r4, [r2, #4]
	display_temperature(temperatures.curr_temperature, CURRENT_TEMP);
 8001f80:	4b0b      	ldr	r3, [pc, #44]	; (8001fb0 <TFT_reset_temperature+0x44>)
 8001f82:	685c      	ldr	r4, [r3, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2200      	movs	r2, #0
 8001f88:	0018      	movs	r0, r3
 8001f8a:	0021      	movs	r1, r4
 8001f8c:	f7ff fb8e 	bl	80016ac <display_temperature>
	display_temperature(temperatures.aim_temperature, AIM_TEMP);
 8001f90:	4b07      	ldr	r3, [pc, #28]	; (8001fb0 <TFT_reset_temperature+0x44>)
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	0018      	movs	r0, r3
 8001f96:	f7ff f889 	bl	80010ac <__aeabi_i2d>
 8001f9a:	0003      	movs	r3, r0
 8001f9c:	000c      	movs	r4, r1
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	0021      	movs	r1, r4
 8001fa4:	f7ff fb82 	bl	80016ac <display_temperature>
}
 8001fa8:	46c0      	nop			; (mov r8, r8)
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bdb0      	pop	{r4, r5, r7, pc}
 8001fae:	46c0      	nop			; (mov r8, r8)
 8001fb0:	200000e0 	.word	0x200000e0
 8001fb4:	406fe000 	.word	0x406fe000

08001fb8 <TFT_init>:
 */


#include <TFT_through_SPI.h>

void TFT_init() {
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
  init_GPIO_for_SPI();
 8001fbe:	f7ff f9bd 	bl	800133c <init_GPIO_for_SPI>
  SPI1_Master_init(8);
 8001fc2:	2008      	movs	r0, #8
 8001fc4:	f7ff f9e6 	bl	8001394 <SPI1_Master_init>
  TFT_reset();
 8001fc8:	f000 f81e 	bl	8002008 <TFT_reset>
  for (int i = 0; i < 150000; i++);
 8001fcc:	2300      	movs	r3, #0
 8001fce:	607b      	str	r3, [r7, #4]
 8001fd0:	e002      	b.n	8001fd8 <TFT_init+0x20>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	607b      	str	r3, [r7, #4]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	4a0a      	ldr	r2, [pc, #40]	; (8002004 <TFT_init+0x4c>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	ddf8      	ble.n	8001fd2 <TFT_init+0x1a>

  TFT_cmd_sleep_out();
 8001fe0:	f000 f820 	bl	8002024 <TFT_cmd_sleep_out>
  TFT_display_normal_mode();
 8001fe4:	f000 f83c 	bl	8002060 <TFT_display_normal_mode>
  TFT_display_on();
 8001fe8:	f000 f84b 	bl	8002082 <TFT_display_on>
  TFT_pixel_format();
 8001fec:	f000 f853 	bl	8002096 <TFT_pixel_format>
  TFT_clearAllDisplay(0x00, 0x00, 0x00);
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	2000      	movs	r0, #0
 8001ff6:	f000 f88f 	bl	8002118 <TFT_clearAllDisplay>
}
 8001ffa:	46c0      	nop			; (mov r8, r8)
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	b002      	add	sp, #8
 8002000:	bd80      	pop	{r7, pc}
 8002002:	46c0      	nop			; (mov r8, r8)
 8002004:	000249ef 	.word	0x000249ef

08002008 <TFT_reset>:

void TFT_reset() {
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
	PORT_SPI->ODR |= (1 << PIN_RST);
 800200c:	2390      	movs	r3, #144	; 0x90
 800200e:	05db      	lsls	r3, r3, #23
 8002010:	2290      	movs	r2, #144	; 0x90
 8002012:	05d2      	lsls	r2, r2, #23
 8002014:	6952      	ldr	r2, [r2, #20]
 8002016:	2108      	movs	r1, #8
 8002018:	430a      	orrs	r2, r1
 800201a:	615a      	str	r2, [r3, #20]
}
 800201c:	46c0      	nop			; (mov r8, r8)
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
	...

08002024 <TFT_cmd_sleep_out>:

void TFT_cmd_sleep_out() {
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
	uint8_t data = 0x11;
 800202a:	1cfb      	adds	r3, r7, #3
 800202c:	2211      	movs	r2, #17
 800202e:	701a      	strb	r2, [r3, #0]
	TFT_send_cmd(data, 0, 0);
 8002030:	1cfb      	adds	r3, r7, #3
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	2200      	movs	r2, #0
 8002036:	2100      	movs	r1, #0
 8002038:	0018      	movs	r0, r3
 800203a:	f000 f995 	bl	8002368 <TFT_send_cmd>
	for (int i = 0; i < 100000; i++);
 800203e:	2300      	movs	r3, #0
 8002040:	607b      	str	r3, [r7, #4]
 8002042:	e002      	b.n	800204a <TFT_cmd_sleep_out+0x26>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	3301      	adds	r3, #1
 8002048:	607b      	str	r3, [r7, #4]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a03      	ldr	r2, [pc, #12]	; (800205c <TFT_cmd_sleep_out+0x38>)
 800204e:	4293      	cmp	r3, r2
 8002050:	ddf8      	ble.n	8002044 <TFT_cmd_sleep_out+0x20>
}
 8002052:	46c0      	nop			; (mov r8, r8)
 8002054:	46bd      	mov	sp, r7
 8002056:	b002      	add	sp, #8
 8002058:	bd80      	pop	{r7, pc}
 800205a:	46c0      	nop			; (mov r8, r8)
 800205c:	0001869f 	.word	0x0001869f

08002060 <TFT_display_normal_mode>:

void TFT_display_normal_mode() {
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
	uint8_t data = 0x13;
 8002066:	1dfb      	adds	r3, r7, #7
 8002068:	2213      	movs	r2, #19
 800206a:	701a      	strb	r2, [r3, #0]
	TFT_send_cmd(data, 0, 0);
 800206c:	1dfb      	adds	r3, r7, #7
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	2200      	movs	r2, #0
 8002072:	2100      	movs	r1, #0
 8002074:	0018      	movs	r0, r3
 8002076:	f000 f977 	bl	8002368 <TFT_send_cmd>
}
 800207a:	46c0      	nop			; (mov r8, r8)
 800207c:	46bd      	mov	sp, r7
 800207e:	b002      	add	sp, #8
 8002080:	bd80      	pop	{r7, pc}

08002082 <TFT_display_on>:

void TFT_display_on() {
 8002082:	b580      	push	{r7, lr}
 8002084:	af00      	add	r7, sp, #0
	TFT_send_cmd(0x29, 0, 0);
 8002086:	2200      	movs	r2, #0
 8002088:	2100      	movs	r1, #0
 800208a:	2029      	movs	r0, #41	; 0x29
 800208c:	f000 f96c 	bl	8002368 <TFT_send_cmd>
}
 8002090:	46c0      	nop			; (mov r8, r8)
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}

08002096 <TFT_pixel_format>:

void TFT_pixel_format() {
 8002096:	b580      	push	{r7, lr}
 8002098:	b082      	sub	sp, #8
 800209a:	af00      	add	r7, sp, #0
	uint8_t data = 0x55;	//pixel forma is 565 bit
 800209c:	1dfb      	adds	r3, r7, #7
 800209e:	2255      	movs	r2, #85	; 0x55
 80020a0:	701a      	strb	r2, [r3, #0]
	TFT_send_cmd(0x3A, &data, 1);
 80020a2:	1dfb      	adds	r3, r7, #7
 80020a4:	2201      	movs	r2, #1
 80020a6:	0019      	movs	r1, r3
 80020a8:	203a      	movs	r0, #58	; 0x3a
 80020aa:	f000 f95d 	bl	8002368 <TFT_send_cmd>
}
 80020ae:	46c0      	nop			; (mov r8, r8)
 80020b0:	46bd      	mov	sp, r7
 80020b2:	b002      	add	sp, #8
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <Set_DC_cmd>:

void DC_clear() {
	PORT_SPI->ODR &= ~(1 << PIN_DC);
}

void Set_DC_cmd() {
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b082      	sub	sp, #8
 80020ba:	af00      	add	r7, sp, #0
	PORT_SPI->ODR &= ~(1 << PIN_DC);
 80020bc:	2390      	movs	r3, #144	; 0x90
 80020be:	05db      	lsls	r3, r3, #23
 80020c0:	2290      	movs	r2, #144	; 0x90
 80020c2:	05d2      	lsls	r2, r2, #23
 80020c4:	6952      	ldr	r2, [r2, #20]
 80020c6:	2140      	movs	r1, #64	; 0x40
 80020c8:	438a      	bics	r2, r1
 80020ca:	615a      	str	r2, [r3, #20]
	for (int i = 0; i < 10; i++);
 80020cc:	2300      	movs	r3, #0
 80020ce:	607b      	str	r3, [r7, #4]
 80020d0:	e002      	b.n	80020d8 <Set_DC_cmd+0x22>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	3301      	adds	r3, #1
 80020d6:	607b      	str	r3, [r7, #4]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2b09      	cmp	r3, #9
 80020dc:	ddf9      	ble.n	80020d2 <Set_DC_cmd+0x1c>
}
 80020de:	46c0      	nop			; (mov r8, r8)
 80020e0:	46bd      	mov	sp, r7
 80020e2:	b002      	add	sp, #8
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <Set_DC_data>:

void Set_DC_data() {
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b082      	sub	sp, #8
 80020ea:	af00      	add	r7, sp, #0
	PORT_SPI->ODR |= (1 << PIN_DC);
 80020ec:	2390      	movs	r3, #144	; 0x90
 80020ee:	05db      	lsls	r3, r3, #23
 80020f0:	2290      	movs	r2, #144	; 0x90
 80020f2:	05d2      	lsls	r2, r2, #23
 80020f4:	6952      	ldr	r2, [r2, #20]
 80020f6:	2140      	movs	r1, #64	; 0x40
 80020f8:	430a      	orrs	r2, r1
 80020fa:	615a      	str	r2, [r3, #20]
	for (int i = 0; i < 10; i++);
 80020fc:	2300      	movs	r3, #0
 80020fe:	607b      	str	r3, [r7, #4]
 8002100:	e002      	b.n	8002108 <Set_DC_data+0x22>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	3301      	adds	r3, #1
 8002106:	607b      	str	r3, [r7, #4]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2b09      	cmp	r3, #9
 800210c:	ddf9      	ble.n	8002102 <Set_DC_data+0x1c>
}
 800210e:	46c0      	nop			; (mov r8, r8)
 8002110:	46bd      	mov	sp, r7
 8002112:	b002      	add	sp, #8
 8002114:	bd80      	pop	{r7, pc}
	...

08002118 <TFT_clearAllDisplay>:

static uint16_t count_pixels;
void TFT_clearAllDisplay(uint8_t red, uint8_t green, uint8_t blue) {
 8002118:	b590      	push	{r4, r7, lr}
 800211a:	b089      	sub	sp, #36	; 0x24
 800211c:	af02      	add	r7, sp, #8
 800211e:	0004      	movs	r4, r0
 8002120:	0008      	movs	r0, r1
 8002122:	0011      	movs	r1, r2
 8002124:	1dfb      	adds	r3, r7, #7
 8002126:	1c22      	adds	r2, r4, #0
 8002128:	701a      	strb	r2, [r3, #0]
 800212a:	1dbb      	adds	r3, r7, #6
 800212c:	1c02      	adds	r2, r0, #0
 800212e:	701a      	strb	r2, [r3, #0]
 8002130:	1d7b      	adds	r3, r7, #5
 8002132:	1c0a      	adds	r2, r1, #0
 8002134:	701a      	strb	r2, [r3, #0]
	uint16_t row_start = 0;
 8002136:	2316      	movs	r3, #22
 8002138:	18fb      	adds	r3, r7, r3
 800213a:	2200      	movs	r2, #0
 800213c:	801a      	strh	r2, [r3, #0]
	uint16_t row_end = 0x10;
 800213e:	2314      	movs	r3, #20
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	2210      	movs	r2, #16
 8002144:	801a      	strh	r2, [r3, #0]

	for (;;) {
		TFT_set_region(0x00, row_start, row_end, 0, 240);
 8002146:	2314      	movs	r3, #20
 8002148:	18fb      	adds	r3, r7, r3
 800214a:	881a      	ldrh	r2, [r3, #0]
 800214c:	2316      	movs	r3, #22
 800214e:	18fb      	adds	r3, r7, r3
 8002150:	8819      	ldrh	r1, [r3, #0]
 8002152:	23f0      	movs	r3, #240	; 0xf0
 8002154:	9300      	str	r3, [sp, #0]
 8002156:	2300      	movs	r3, #0
 8002158:	2000      	movs	r0, #0
 800215a:	f000 f877 	bl	800224c <TFT_set_region>
		TFT_colorise(red, green, blue);
 800215e:	1d7b      	adds	r3, r7, #5
 8002160:	781a      	ldrb	r2, [r3, #0]
 8002162:	1dbb      	adds	r3, r7, #6
 8002164:	7819      	ldrb	r1, [r3, #0]
 8002166:	1dfb      	adds	r3, r7, #7
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	0018      	movs	r0, r3
 800216c:	f000 f8b2 	bl	80022d4 <TFT_colorise>
		row_start += 0x10;
 8002170:	2316      	movs	r3, #22
 8002172:	18fb      	adds	r3, r7, r3
 8002174:	2216      	movs	r2, #22
 8002176:	18ba      	adds	r2, r7, r2
 8002178:	8812      	ldrh	r2, [r2, #0]
 800217a:	3210      	adds	r2, #16
 800217c:	801a      	strh	r2, [r3, #0]
		row_end += 0x10;
 800217e:	2314      	movs	r3, #20
 8002180:	18fb      	adds	r3, r7, r3
 8002182:	2214      	movs	r2, #20
 8002184:	18ba      	adds	r2, r7, r2
 8002186:	8812      	ldrh	r2, [r2, #0]
 8002188:	3210      	adds	r2, #16
 800218a:	801a      	strh	r2, [r3, #0]

		if (row_start > 320)
 800218c:	2316      	movs	r3, #22
 800218e:	18fb      	adds	r3, r7, r3
 8002190:	881a      	ldrh	r2, [r3, #0]
 8002192:	23a0      	movs	r3, #160	; 0xa0
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	429a      	cmp	r2, r3
 8002198:	d80a      	bhi.n	80021b0 <TFT_clearAllDisplay+0x98>
			break;

		for (int i = 0; i < 20000; i++);
 800219a:	2300      	movs	r3, #0
 800219c:	613b      	str	r3, [r7, #16]
 800219e:	e002      	b.n	80021a6 <TFT_clearAllDisplay+0x8e>
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	3301      	adds	r3, #1
 80021a4:	613b      	str	r3, [r7, #16]
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	4a09      	ldr	r2, [pc, #36]	; (80021d0 <TFT_clearAllDisplay+0xb8>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	ddf8      	ble.n	80021a0 <TFT_clearAllDisplay+0x88>
		TFT_set_region(0x00, row_start, row_end, 0, 240);
 80021ae:	e7ca      	b.n	8002146 <TFT_clearAllDisplay+0x2e>
			break;
 80021b0:	46c0      	nop			; (mov r8, r8)
	}

	  for(int i = 0; i < 80000; i++);
 80021b2:	2300      	movs	r3, #0
 80021b4:	60fb      	str	r3, [r7, #12]
 80021b6:	e002      	b.n	80021be <TFT_clearAllDisplay+0xa6>
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	3301      	adds	r3, #1
 80021bc:	60fb      	str	r3, [r7, #12]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	4a04      	ldr	r2, [pc, #16]	; (80021d4 <TFT_clearAllDisplay+0xbc>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	ddf8      	ble.n	80021b8 <TFT_clearAllDisplay+0xa0>
}
 80021c6:	46c0      	nop			; (mov r8, r8)
 80021c8:	46bd      	mov	sp, r7
 80021ca:	b007      	add	sp, #28
 80021cc:	bd90      	pop	{r4, r7, pc}
 80021ce:	46c0      	nop			; (mov r8, r8)
 80021d0:	00004e1f 	.word	0x00004e1f
 80021d4:	0001387f 	.word	0x0001387f

080021d8 <TFT_clearPartDisplay>:

void TFT_clearPartDisplay(uint8_t red, uint8_t green, uint8_t blue, uint8_t row_start, uint8_t row_end) {
 80021d8:	b5b0      	push	{r4, r5, r7, lr}
 80021da:	b086      	sub	sp, #24
 80021dc:	af02      	add	r7, sp, #8
 80021de:	0005      	movs	r5, r0
 80021e0:	000c      	movs	r4, r1
 80021e2:	0010      	movs	r0, r2
 80021e4:	0019      	movs	r1, r3
 80021e6:	1dfb      	adds	r3, r7, #7
 80021e8:	1c2a      	adds	r2, r5, #0
 80021ea:	701a      	strb	r2, [r3, #0]
 80021ec:	1dbb      	adds	r3, r7, #6
 80021ee:	1c22      	adds	r2, r4, #0
 80021f0:	701a      	strb	r2, [r3, #0]
 80021f2:	1d7b      	adds	r3, r7, #5
 80021f4:	1c02      	adds	r2, r0, #0
 80021f6:	701a      	strb	r2, [r3, #0]
 80021f8:	1d3b      	adds	r3, r7, #4
 80021fa:	1c0a      	adds	r2, r1, #0
 80021fc:	701a      	strb	r2, [r3, #0]
	TFT_set_region(0x00, row_start, row_end, 0, 240);
 80021fe:	1d3b      	adds	r3, r7, #4
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	b299      	uxth	r1, r3
 8002204:	2320      	movs	r3, #32
 8002206:	18fb      	adds	r3, r7, r3
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	b29a      	uxth	r2, r3
 800220c:	23f0      	movs	r3, #240	; 0xf0
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	2300      	movs	r3, #0
 8002212:	2000      	movs	r0, #0
 8002214:	f000 f81a 	bl	800224c <TFT_set_region>
	TFT_colorise(red, green, blue);
 8002218:	1d7b      	adds	r3, r7, #5
 800221a:	781a      	ldrb	r2, [r3, #0]
 800221c:	1dbb      	adds	r3, r7, #6
 800221e:	7819      	ldrb	r1, [r3, #0]
 8002220:	1dfb      	adds	r3, r7, #7
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	0018      	movs	r0, r3
 8002226:	f000 f855 	bl	80022d4 <TFT_colorise>
	for(int i = 0; i < 40000; i++);
 800222a:	2300      	movs	r3, #0
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	e002      	b.n	8002236 <TFT_clearPartDisplay+0x5e>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	3301      	adds	r3, #1
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	4a03      	ldr	r2, [pc, #12]	; (8002248 <TFT_clearPartDisplay+0x70>)
 800223a:	4293      	cmp	r3, r2
 800223c:	ddf8      	ble.n	8002230 <TFT_clearPartDisplay+0x58>
}
 800223e:	46c0      	nop			; (mov r8, r8)
 8002240:	46bd      	mov	sp, r7
 8002242:	b004      	add	sp, #16
 8002244:	bdb0      	pop	{r4, r5, r7, pc}
 8002246:	46c0      	nop			; (mov r8, r8)
 8002248:	00009c3f 	.word	0x00009c3f

0800224c <TFT_set_region>:


void TFT_set_region(uint8_t data, uint16_t row_start, uint16_t row_end, uint16_t col_start, uint16_t col_end) {
 800224c:	b5b0      	push	{r4, r5, r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	0005      	movs	r5, r0
 8002254:	000c      	movs	r4, r1
 8002256:	0010      	movs	r0, r2
 8002258:	0019      	movs	r1, r3
 800225a:	1dfb      	adds	r3, r7, #7
 800225c:	1c2a      	adds	r2, r5, #0
 800225e:	701a      	strb	r2, [r3, #0]
 8002260:	1d3b      	adds	r3, r7, #4
 8002262:	1c22      	adds	r2, r4, #0
 8002264:	801a      	strh	r2, [r3, #0]
 8002266:	1cbb      	adds	r3, r7, #2
 8002268:	1c02      	adds	r2, r0, #0
 800226a:	801a      	strh	r2, [r3, #0]
 800226c:	003b      	movs	r3, r7
 800226e:	1c0a      	adds	r2, r1, #0
 8002270:	801a      	strh	r2, [r3, #0]
	count_pixels = (row_end - row_start) * (col_end - col_start);
 8002272:	1cba      	adds	r2, r7, #2
 8002274:	1d3b      	adds	r3, r7, #4
 8002276:	8812      	ldrh	r2, [r2, #0]
 8002278:	881b      	ldrh	r3, [r3, #0]
 800227a:	1ad3      	subs	r3, r2, r3
 800227c:	b29b      	uxth	r3, r3
 800227e:	2218      	movs	r2, #24
 8002280:	18b9      	adds	r1, r7, r2
 8002282:	003a      	movs	r2, r7
 8002284:	8809      	ldrh	r1, [r1, #0]
 8002286:	8812      	ldrh	r2, [r2, #0]
 8002288:	1a8a      	subs	r2, r1, r2
 800228a:	b292      	uxth	r2, r2
 800228c:	4353      	muls	r3, r2
 800228e:	b29a      	uxth	r2, r3
 8002290:	4b0f      	ldr	r3, [pc, #60]	; (80022d0 <TFT_set_region+0x84>)
 8002292:	801a      	strh	r2, [r3, #0]
	TFT_send_cmd(0x36, &data, 1);
 8002294:	1dfb      	adds	r3, r7, #7
 8002296:	2201      	movs	r2, #1
 8002298:	0019      	movs	r1, r3
 800229a:	2036      	movs	r0, #54	; 0x36
 800229c:	f000 f864 	bl	8002368 <TFT_send_cmd>

	TFT_set_column(col_start, col_end);
 80022a0:	2318      	movs	r3, #24
 80022a2:	18fb      	adds	r3, r7, r3
 80022a4:	881a      	ldrh	r2, [r3, #0]
 80022a6:	003b      	movs	r3, r7
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	0011      	movs	r1, r2
 80022ac:	0018      	movs	r0, r3
 80022ae:	f000 f892 	bl	80023d6 <TFT_set_column>
	TFT_set_row(row_start, row_end);
 80022b2:	1cbb      	adds	r3, r7, #2
 80022b4:	881a      	ldrh	r2, [r3, #0]
 80022b6:	1d3b      	adds	r3, r7, #4
 80022b8:	881b      	ldrh	r3, [r3, #0]
 80022ba:	0011      	movs	r1, r2
 80022bc:	0018      	movs	r0, r3
 80022be:	f000 f8ba 	bl	8002436 <TFT_set_row>
	TFT_ram_write();
 80022c2:	f000 f875 	bl	80023b0 <TFT_ram_write>
}
 80022c6:	46c0      	nop			; (mov r8, r8)
 80022c8:	46bd      	mov	sp, r7
 80022ca:	b002      	add	sp, #8
 80022cc:	bdb0      	pop	{r4, r5, r7, pc}
 80022ce:	46c0      	nop			; (mov r8, r8)
 80022d0:	2000008e 	.word	0x2000008e

080022d4 <TFT_colorise>:

void TFT_colorise(uint8_t red, uint8_t green, uint8_t blue) {
 80022d4:	b590      	push	{r4, r7, lr}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	0004      	movs	r4, r0
 80022dc:	0008      	movs	r0, r1
 80022de:	0011      	movs	r1, r2
 80022e0:	1dfb      	adds	r3, r7, #7
 80022e2:	1c22      	adds	r2, r4, #0
 80022e4:	701a      	strb	r2, [r3, #0]
 80022e6:	1dbb      	adds	r3, r7, #6
 80022e8:	1c02      	adds	r2, r0, #0
 80022ea:	701a      	strb	r2, [r3, #0]
 80022ec:	1d7b      	adds	r3, r7, #5
 80022ee:	1c0a      	adds	r2, r1, #0
 80022f0:	701a      	strb	r2, [r3, #0]
	Set_DC_data();
 80022f2:	f7ff fef8 	bl	80020e6 <Set_DC_data>
	uint16_t total_color = ((blue << 11) & 0xF800) | ((green << 5) & 0x07E0) | (red & 0x001F);
 80022f6:	1d7b      	adds	r3, r7, #5
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	02db      	lsls	r3, r3, #11
 80022fc:	b21a      	sxth	r2, r3
 80022fe:	1dbb      	adds	r3, r7, #6
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	015b      	lsls	r3, r3, #5
 8002304:	b219      	sxth	r1, r3
 8002306:	23fc      	movs	r3, #252	; 0xfc
 8002308:	00db      	lsls	r3, r3, #3
 800230a:	400b      	ands	r3, r1
 800230c:	b21b      	sxth	r3, r3
 800230e:	4313      	orrs	r3, r2
 8002310:	b21a      	sxth	r2, r3
 8002312:	1dfb      	adds	r3, r7, #7
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	b21b      	sxth	r3, r3
 8002318:	211f      	movs	r1, #31
 800231a:	400b      	ands	r3, r1
 800231c:	b21b      	sxth	r3, r3
 800231e:	4313      	orrs	r3, r2
 8002320:	b21a      	sxth	r2, r3
 8002322:	230e      	movs	r3, #14
 8002324:	18fb      	adds	r3, r7, r3
 8002326:	801a      	strh	r2, [r3, #0]
	total_color = (total_color << 8) | (total_color >> 8);
 8002328:	230e      	movs	r3, #14
 800232a:	18fb      	adds	r3, r7, r3
 800232c:	881b      	ldrh	r3, [r3, #0]
 800232e:	021b      	lsls	r3, r3, #8
 8002330:	b21a      	sxth	r2, r3
 8002332:	230e      	movs	r3, #14
 8002334:	18fb      	adds	r3, r7, r3
 8002336:	881b      	ldrh	r3, [r3, #0]
 8002338:	0a1b      	lsrs	r3, r3, #8
 800233a:	b29b      	uxth	r3, r3
 800233c:	b21b      	sxth	r3, r3
 800233e:	4313      	orrs	r3, r2
 8002340:	b21a      	sxth	r2, r3
 8002342:	230e      	movs	r3, #14
 8002344:	18fb      	adds	r3, r7, r3
 8002346:	801a      	strh	r2, [r3, #0]
	SPI1_SendDataDMA_2byteNTimes(total_color, count_pixels);
 8002348:	4b06      	ldr	r3, [pc, #24]	; (8002364 <TFT_colorise+0x90>)
 800234a:	881a      	ldrh	r2, [r3, #0]
 800234c:	230e      	movs	r3, #14
 800234e:	18fb      	adds	r3, r7, r3
 8002350:	881b      	ldrh	r3, [r3, #0]
 8002352:	0011      	movs	r1, r2
 8002354:	0018      	movs	r0, r3
 8002356:	f7ff f8e1 	bl	800151c <SPI1_SendDataDMA_2byteNTimes>
}
 800235a:	46c0      	nop			; (mov r8, r8)
 800235c:	46bd      	mov	sp, r7
 800235e:	b005      	add	sp, #20
 8002360:	bd90      	pop	{r4, r7, pc}
 8002362:	46c0      	nop			; (mov r8, r8)
 8002364:	2000008e 	.word	0x2000008e

08002368 <TFT_send_cmd>:

void TFT_send_cmd(uint8_t cmd, uint8_t *data, uint8_t size) {
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6039      	str	r1, [r7, #0]
 8002370:	0011      	movs	r1, r2
 8002372:	1dfb      	adds	r3, r7, #7
 8002374:	1c02      	adds	r2, r0, #0
 8002376:	701a      	strb	r2, [r3, #0]
 8002378:	1dbb      	adds	r3, r7, #6
 800237a:	1c0a      	adds	r2, r1, #0
 800237c:	701a      	strb	r2, [r3, #0]
	Set_DC_cmd();
 800237e:	f7ff fe9a 	bl	80020b6 <Set_DC_cmd>
	SPI1_Send1byte(&cmd, 1);
 8002382:	1dfb      	adds	r3, r7, #7
 8002384:	2101      	movs	r1, #1
 8002386:	0018      	movs	r0, r3
 8002388:	f7ff f94a 	bl	8001620 <SPI1_Send1byte>

	if (size == 0) {
 800238c:	1dbb      	adds	r3, r7, #6
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d009      	beq.n	80023a8 <TFT_send_cmd+0x40>
		return;
	}

	Set_DC_data();
 8002394:	f7ff fea7 	bl	80020e6 <Set_DC_data>
	SPI1_Send1byte(&data[0], size);
 8002398:	1dbb      	adds	r3, r7, #6
 800239a:	781a      	ldrb	r2, [r3, #0]
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	0011      	movs	r1, r2
 80023a0:	0018      	movs	r0, r3
 80023a2:	f7ff f93d 	bl	8001620 <SPI1_Send1byte>
 80023a6:	e000      	b.n	80023aa <TFT_send_cmd+0x42>
		return;
 80023a8:	46c0      	nop			; (mov r8, r8)
}
 80023aa:	46bd      	mov	sp, r7
 80023ac:	b002      	add	sp, #8
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <TFT_ram_write>:

void TFT_ram_write() {
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
	uint8_t data_row[2] = {0x00, 0x00};
 80023b6:	1d3b      	adds	r3, r7, #4
 80023b8:	2200      	movs	r2, #0
 80023ba:	701a      	strb	r2, [r3, #0]
 80023bc:	1d3b      	adds	r3, r7, #4
 80023be:	2200      	movs	r2, #0
 80023c0:	705a      	strb	r2, [r3, #1]
	TFT_send_cmd(0x2C, &data_row[0], 2);
 80023c2:	1d3b      	adds	r3, r7, #4
 80023c4:	2202      	movs	r2, #2
 80023c6:	0019      	movs	r1, r3
 80023c8:	202c      	movs	r0, #44	; 0x2c
 80023ca:	f7ff ffcd 	bl	8002368 <TFT_send_cmd>
}
 80023ce:	46c0      	nop			; (mov r8, r8)
 80023d0:	46bd      	mov	sp, r7
 80023d2:	b002      	add	sp, #8
 80023d4:	bd80      	pop	{r7, pc}

080023d6 <TFT_set_column>:

void TFT_set_column(uint16_t col_start, uint16_t col_end) {
 80023d6:	b580      	push	{r7, lr}
 80023d8:	b084      	sub	sp, #16
 80023da:	af00      	add	r7, sp, #0
 80023dc:	0002      	movs	r2, r0
 80023de:	1dbb      	adds	r3, r7, #6
 80023e0:	801a      	strh	r2, [r3, #0]
 80023e2:	1d3b      	adds	r3, r7, #4
 80023e4:	1c0a      	adds	r2, r1, #0
 80023e6:	801a      	strh	r2, [r3, #0]
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 80023e8:	1dbb      	adds	r3, r7, #6
 80023ea:	881b      	ldrh	r3, [r3, #0]
 80023ec:	0a1b      	lsrs	r3, r3, #8
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	b2da      	uxtb	r2, r3
 80023f2:	230c      	movs	r3, #12
 80023f4:	18fb      	adds	r3, r7, r3
 80023f6:	701a      	strb	r2, [r3, #0]
								(uint8_t)(col_start & 0xFF),
 80023f8:	1dbb      	adds	r3, r7, #6
 80023fa:	881b      	ldrh	r3, [r3, #0]
 80023fc:	b2da      	uxtb	r2, r3
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 80023fe:	230c      	movs	r3, #12
 8002400:	18fb      	adds	r3, r7, r3
 8002402:	705a      	strb	r2, [r3, #1]
								(uint8_t)((col_end >> 8) & 0xFF),
 8002404:	1d3b      	adds	r3, r7, #4
 8002406:	881b      	ldrh	r3, [r3, #0]
 8002408:	0a1b      	lsrs	r3, r3, #8
 800240a:	b29b      	uxth	r3, r3
 800240c:	b2da      	uxtb	r2, r3
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 800240e:	230c      	movs	r3, #12
 8002410:	18fb      	adds	r3, r7, r3
 8002412:	709a      	strb	r2, [r3, #2]
								(uint8_t)(col_end & 0xFF)};
 8002414:	1d3b      	adds	r3, r7, #4
 8002416:	881b      	ldrh	r3, [r3, #0]
 8002418:	b2da      	uxtb	r2, r3
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 800241a:	230c      	movs	r3, #12
 800241c:	18fb      	adds	r3, r7, r3
 800241e:	70da      	strb	r2, [r3, #3]
	TFT_send_cmd(0x2A, &data_column[0], 4);
 8002420:	230c      	movs	r3, #12
 8002422:	18fb      	adds	r3, r7, r3
 8002424:	2204      	movs	r2, #4
 8002426:	0019      	movs	r1, r3
 8002428:	202a      	movs	r0, #42	; 0x2a
 800242a:	f7ff ff9d 	bl	8002368 <TFT_send_cmd>
}
 800242e:	46c0      	nop			; (mov r8, r8)
 8002430:	46bd      	mov	sp, r7
 8002432:	b004      	add	sp, #16
 8002434:	bd80      	pop	{r7, pc}

08002436 <TFT_set_row>:

void TFT_set_row(uint16_t row_start, uint16_t row_end) {
 8002436:	b580      	push	{r7, lr}
 8002438:	b084      	sub	sp, #16
 800243a:	af00      	add	r7, sp, #0
 800243c:	0002      	movs	r2, r0
 800243e:	1dbb      	adds	r3, r7, #6
 8002440:	801a      	strh	r2, [r3, #0]
 8002442:	1d3b      	adds	r3, r7, #4
 8002444:	1c0a      	adds	r2, r1, #0
 8002446:	801a      	strh	r2, [r3, #0]
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 8002448:	1dbb      	adds	r3, r7, #6
 800244a:	881b      	ldrh	r3, [r3, #0]
 800244c:	0a1b      	lsrs	r3, r3, #8
 800244e:	b29b      	uxth	r3, r3
 8002450:	b2da      	uxtb	r2, r3
 8002452:	230c      	movs	r3, #12
 8002454:	18fb      	adds	r3, r7, r3
 8002456:	701a      	strb	r2, [r3, #0]
							(uint8_t)(row_start & 0xFF),
 8002458:	1dbb      	adds	r3, r7, #6
 800245a:	881b      	ldrh	r3, [r3, #0]
 800245c:	b2da      	uxtb	r2, r3
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 800245e:	230c      	movs	r3, #12
 8002460:	18fb      	adds	r3, r7, r3
 8002462:	705a      	strb	r2, [r3, #1]
							(uint8_t)((row_end >> 8) & 0xFF),
 8002464:	1d3b      	adds	r3, r7, #4
 8002466:	881b      	ldrh	r3, [r3, #0]
 8002468:	0a1b      	lsrs	r3, r3, #8
 800246a:	b29b      	uxth	r3, r3
 800246c:	b2da      	uxtb	r2, r3
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 800246e:	230c      	movs	r3, #12
 8002470:	18fb      	adds	r3, r7, r3
 8002472:	709a      	strb	r2, [r3, #2]
							(uint8_t)(row_end & 0xFF)};
 8002474:	1d3b      	adds	r3, r7, #4
 8002476:	881b      	ldrh	r3, [r3, #0]
 8002478:	b2da      	uxtb	r2, r3
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 800247a:	230c      	movs	r3, #12
 800247c:	18fb      	adds	r3, r7, r3
 800247e:	70da      	strb	r2, [r3, #3]
	TFT_send_cmd(0x2B, &data_row[0], 4);
 8002480:	230c      	movs	r3, #12
 8002482:	18fb      	adds	r3, r7, r3
 8002484:	2204      	movs	r2, #4
 8002486:	0019      	movs	r1, r3
 8002488:	202b      	movs	r0, #43	; 0x2b
 800248a:	f7ff ff6d 	bl	8002368 <TFT_send_cmd>
}
 800248e:	46c0      	nop			; (mov r8, r8)
 8002490:	46bd      	mov	sp, r7
 8002492:	b004      	add	sp, #16
 8002494:	bd80      	pop	{r7, pc}
	...

08002498 <NVIC_EnableIRQ>:
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	0002      	movs	r2, r0
 80024a0:	1dfb      	adds	r3, r7, #7
 80024a2:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80024a4:	4b06      	ldr	r3, [pc, #24]	; (80024c0 <NVIC_EnableIRQ+0x28>)
 80024a6:	1dfa      	adds	r2, r7, #7
 80024a8:	7812      	ldrb	r2, [r2, #0]
 80024aa:	0011      	movs	r1, r2
 80024ac:	221f      	movs	r2, #31
 80024ae:	400a      	ands	r2, r1
 80024b0:	2101      	movs	r1, #1
 80024b2:	4091      	lsls	r1, r2
 80024b4:	000a      	movs	r2, r1
 80024b6:	601a      	str	r2, [r3, #0]
}
 80024b8:	46c0      	nop			; (mov r8, r8)
 80024ba:	46bd      	mov	sp, r7
 80024bc:	b002      	add	sp, #8
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	e000e100 	.word	0xe000e100

080024c4 <NVIC_SetPriority>:
{
 80024c4:	b5b0      	push	{r4, r5, r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	0002      	movs	r2, r0
 80024cc:	6039      	str	r1, [r7, #0]
 80024ce:	1dfb      	adds	r3, r7, #7
 80024d0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80024d2:	1dfb      	adds	r3, r7, #7
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	2b7f      	cmp	r3, #127	; 0x7f
 80024d8:	d932      	bls.n	8002540 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024da:	4c2f      	ldr	r4, [pc, #188]	; (8002598 <NVIC_SetPriority+0xd4>)
 80024dc:	1dfb      	adds	r3, r7, #7
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	001a      	movs	r2, r3
 80024e2:	230f      	movs	r3, #15
 80024e4:	4013      	ands	r3, r2
 80024e6:	3b08      	subs	r3, #8
 80024e8:	0899      	lsrs	r1, r3, #2
 80024ea:	4a2b      	ldr	r2, [pc, #172]	; (8002598 <NVIC_SetPriority+0xd4>)
 80024ec:	1dfb      	adds	r3, r7, #7
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	0018      	movs	r0, r3
 80024f2:	230f      	movs	r3, #15
 80024f4:	4003      	ands	r3, r0
 80024f6:	3b08      	subs	r3, #8
 80024f8:	089b      	lsrs	r3, r3, #2
 80024fa:	3306      	adds	r3, #6
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	18d3      	adds	r3, r2, r3
 8002500:	3304      	adds	r3, #4
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	1dfa      	adds	r2, r7, #7
 8002506:	7812      	ldrb	r2, [r2, #0]
 8002508:	0010      	movs	r0, r2
 800250a:	2203      	movs	r2, #3
 800250c:	4002      	ands	r2, r0
 800250e:	00d2      	lsls	r2, r2, #3
 8002510:	20ff      	movs	r0, #255	; 0xff
 8002512:	4090      	lsls	r0, r2
 8002514:	0002      	movs	r2, r0
 8002516:	43d2      	mvns	r2, r2
 8002518:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	019b      	lsls	r3, r3, #6
 800251e:	20ff      	movs	r0, #255	; 0xff
 8002520:	4018      	ands	r0, r3
 8002522:	1dfb      	adds	r3, r7, #7
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	001d      	movs	r5, r3
 8002528:	2303      	movs	r3, #3
 800252a:	402b      	ands	r3, r5
 800252c:	00db      	lsls	r3, r3, #3
 800252e:	4098      	lsls	r0, r3
 8002530:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002532:	431a      	orrs	r2, r3
 8002534:	1d8b      	adds	r3, r1, #6
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	18e3      	adds	r3, r4, r3
 800253a:	3304      	adds	r3, #4
 800253c:	601a      	str	r2, [r3, #0]
}
 800253e:	e027      	b.n	8002590 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002540:	4c16      	ldr	r4, [pc, #88]	; (800259c <NVIC_SetPriority+0xd8>)
 8002542:	1dfb      	adds	r3, r7, #7
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	b25b      	sxtb	r3, r3
 8002548:	089b      	lsrs	r3, r3, #2
 800254a:	4914      	ldr	r1, [pc, #80]	; (800259c <NVIC_SetPriority+0xd8>)
 800254c:	1dfa      	adds	r2, r7, #7
 800254e:	7812      	ldrb	r2, [r2, #0]
 8002550:	b252      	sxtb	r2, r2
 8002552:	0892      	lsrs	r2, r2, #2
 8002554:	32c0      	adds	r2, #192	; 0xc0
 8002556:	0092      	lsls	r2, r2, #2
 8002558:	5852      	ldr	r2, [r2, r1]
 800255a:	1df9      	adds	r1, r7, #7
 800255c:	7809      	ldrb	r1, [r1, #0]
 800255e:	0008      	movs	r0, r1
 8002560:	2103      	movs	r1, #3
 8002562:	4001      	ands	r1, r0
 8002564:	00c9      	lsls	r1, r1, #3
 8002566:	20ff      	movs	r0, #255	; 0xff
 8002568:	4088      	lsls	r0, r1
 800256a:	0001      	movs	r1, r0
 800256c:	43c9      	mvns	r1, r1
 800256e:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	0192      	lsls	r2, r2, #6
 8002574:	20ff      	movs	r0, #255	; 0xff
 8002576:	4010      	ands	r0, r2
 8002578:	1dfa      	adds	r2, r7, #7
 800257a:	7812      	ldrb	r2, [r2, #0]
 800257c:	0015      	movs	r5, r2
 800257e:	2203      	movs	r2, #3
 8002580:	402a      	ands	r2, r5
 8002582:	00d2      	lsls	r2, r2, #3
 8002584:	4090      	lsls	r0, r2
 8002586:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002588:	430a      	orrs	r2, r1
 800258a:	33c0      	adds	r3, #192	; 0xc0
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	511a      	str	r2, [r3, r4]
}
 8002590:	46c0      	nop			; (mov r8, r8)
 8002592:	46bd      	mov	sp, r7
 8002594:	b002      	add	sp, #8
 8002596:	bdb0      	pop	{r4, r5, r7, pc}
 8002598:	e000ed00 	.word	0xe000ed00
 800259c:	e000e100 	.word	0xe000e100

080025a0 <DMA1_Channel4_5_IRQHandler>:
 *      Author: denlo
 */

#include "UART_for_PC.h"

void DMA1_Channel4_5_IRQHandler(void) {
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
	if ((DMA1->ISR & DMA_ISR_TCIF4) == DMA_ISR_TCIF4) {
 80025a4:	4b14      	ldr	r3, [pc, #80]	; (80025f8 <DMA1_Channel4_5_IRQHandler+0x58>)
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	2380      	movs	r3, #128	; 0x80
 80025aa:	019b      	lsls	r3, r3, #6
 80025ac:	401a      	ands	r2, r3
 80025ae:	2380      	movs	r3, #128	; 0x80
 80025b0:	019b      	lsls	r3, r3, #6
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d10c      	bne.n	80025d0 <DMA1_Channel4_5_IRQHandler+0x30>
		DMA1->IFCR |= DMA_IFCR_CTCIF4;
 80025b6:	4b10      	ldr	r3, [pc, #64]	; (80025f8 <DMA1_Channel4_5_IRQHandler+0x58>)
 80025b8:	4a0f      	ldr	r2, [pc, #60]	; (80025f8 <DMA1_Channel4_5_IRQHandler+0x58>)
 80025ba:	6852      	ldr	r2, [r2, #4]
 80025bc:	2180      	movs	r1, #128	; 0x80
 80025be:	0189      	lsls	r1, r1, #6
 80025c0:	430a      	orrs	r2, r1
 80025c2:	605a      	str	r2, [r3, #4]
		DMA1_Channel4->CCR &= ~DMA_CCR_EN;
 80025c4:	4b0d      	ldr	r3, [pc, #52]	; (80025fc <DMA1_Channel4_5_IRQHandler+0x5c>)
 80025c6:	4a0d      	ldr	r2, [pc, #52]	; (80025fc <DMA1_Channel4_5_IRQHandler+0x5c>)
 80025c8:	6812      	ldr	r2, [r2, #0]
 80025ca:	2101      	movs	r1, #1
 80025cc:	438a      	bics	r2, r1
 80025ce:	601a      	str	r2, [r3, #0]
	}
	if ((DMA1->ISR & DMA_ISR_TCIF5) == DMA_ISR_TCIF5) {
 80025d0:	4b09      	ldr	r3, [pc, #36]	; (80025f8 <DMA1_Channel4_5_IRQHandler+0x58>)
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	2380      	movs	r3, #128	; 0x80
 80025d6:	029b      	lsls	r3, r3, #10
 80025d8:	401a      	ands	r2, r3
 80025da:	2380      	movs	r3, #128	; 0x80
 80025dc:	029b      	lsls	r3, r3, #10
 80025de:	429a      	cmp	r2, r3
 80025e0:	d106      	bne.n	80025f0 <DMA1_Channel4_5_IRQHandler+0x50>
		DMA1->IFCR |= DMA_IFCR_CTCIF5;
 80025e2:	4b05      	ldr	r3, [pc, #20]	; (80025f8 <DMA1_Channel4_5_IRQHandler+0x58>)
 80025e4:	4a04      	ldr	r2, [pc, #16]	; (80025f8 <DMA1_Channel4_5_IRQHandler+0x58>)
 80025e6:	6852      	ldr	r2, [r2, #4]
 80025e8:	2180      	movs	r1, #128	; 0x80
 80025ea:	0289      	lsls	r1, r1, #10
 80025ec:	430a      	orrs	r2, r1
 80025ee:	605a      	str	r2, [r3, #4]
	}
}
 80025f0:	46c0      	nop			; (mov r8, r8)
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	46c0      	nop			; (mov r8, r8)
 80025f8:	40020000 	.word	0x40020000
 80025fc:	40020044 	.word	0x40020044

08002600 <init_GPIO_for_USART>:

void init_GPIO_for_USART() {
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8002604:	4b12      	ldr	r3, [pc, #72]	; (8002650 <init_GPIO_for_USART+0x50>)
 8002606:	4a12      	ldr	r2, [pc, #72]	; (8002650 <init_GPIO_for_USART+0x50>)
 8002608:	6952      	ldr	r2, [r2, #20]
 800260a:	2180      	movs	r1, #128	; 0x80
 800260c:	0289      	lsls	r1, r1, #10
 800260e:	430a      	orrs	r2, r1
 8002610:	615a      	str	r2, [r3, #20]
	//IO - AF
	PORT_USART->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR9 | GPIO_OSPEEDER_OSPEEDR10;
 8002612:	2390      	movs	r3, #144	; 0x90
 8002614:	05db      	lsls	r3, r3, #23
 8002616:	2290      	movs	r2, #144	; 0x90
 8002618:	05d2      	lsls	r2, r2, #23
 800261a:	6892      	ldr	r2, [r2, #8]
 800261c:	21f0      	movs	r1, #240	; 0xf0
 800261e:	0389      	lsls	r1, r1, #14
 8002620:	430a      	orrs	r2, r1
 8002622:	609a      	str	r2, [r3, #8]
	PORT_USART->MODER |= GPIO_USART_TX | GPIO_USART_RX;
 8002624:	2390      	movs	r3, #144	; 0x90
 8002626:	05db      	lsls	r3, r3, #23
 8002628:	2290      	movs	r2, #144	; 0x90
 800262a:	05d2      	lsls	r2, r2, #23
 800262c:	6812      	ldr	r2, [r2, #0]
 800262e:	21a0      	movs	r1, #160	; 0xa0
 8002630:	0389      	lsls	r1, r1, #14
 8002632:	430a      	orrs	r2, r1
 8002634:	601a      	str	r2, [r3, #0]
	//AF1 on PA9(UART_TX) and PA10(UART_RX)
	PORT_USART->AFR[1] |= (1 << GPIO_AFRH_AFRH1_Pos) | (1 << GPIO_AFRH_AFRH2_Pos);
 8002636:	2390      	movs	r3, #144	; 0x90
 8002638:	05db      	lsls	r3, r3, #23
 800263a:	2290      	movs	r2, #144	; 0x90
 800263c:	05d2      	lsls	r2, r2, #23
 800263e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002640:	2188      	movs	r1, #136	; 0x88
 8002642:	0049      	lsls	r1, r1, #1
 8002644:	430a      	orrs	r2, r1
 8002646:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002648:	46c0      	nop			; (mov r8, r8)
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	46c0      	nop			; (mov r8, r8)
 8002650:	40021000 	.word	0x40021000

08002654 <init_USART>:

void init_USART() {
 8002654:	b5b0      	push	{r4, r5, r7, lr}
 8002656:	af00      	add	r7, sp, #0
	init_GPIO_for_USART();
 8002658:	f7ff ffd2 	bl	8002600 <init_GPIO_for_USART>
	init_DMA_for_USART();
 800265c:	f000 f82c 	bl	80026b8 <init_DMA_for_USART>

	RCC->APB2ENR |= RCC_USART;
 8002660:	4b12      	ldr	r3, [pc, #72]	; (80026ac <init_USART+0x58>)
 8002662:	4a12      	ldr	r2, [pc, #72]	; (80026ac <init_USART+0x58>)
 8002664:	6992      	ldr	r2, [r2, #24]
 8002666:	2180      	movs	r1, #128	; 0x80
 8002668:	01c9      	lsls	r1, r1, #7
 800266a:	430a      	orrs	r2, r1
 800266c:	619a      	str	r2, [r3, #24]
	USART->CR1 |= USART_CR1_TE | USART_CR1_RE;
 800266e:	4b10      	ldr	r3, [pc, #64]	; (80026b0 <init_USART+0x5c>)
 8002670:	4a0f      	ldr	r2, [pc, #60]	; (80026b0 <init_USART+0x5c>)
 8002672:	6812      	ldr	r2, [r2, #0]
 8002674:	210c      	movs	r1, #12
 8002676:	430a      	orrs	r2, r1
 8002678:	601a      	str	r2, [r3, #0]
	USART->BRR = SystemCoreClock / 115200;
 800267a:	4c0d      	ldr	r4, [pc, #52]	; (80026b0 <init_USART+0x5c>)
 800267c:	4b0d      	ldr	r3, [pc, #52]	; (80026b4 <init_USART+0x60>)
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	23e1      	movs	r3, #225	; 0xe1
 8002682:	0259      	lsls	r1, r3, #9
 8002684:	0010      	movs	r0, r2
 8002686:	f7fd fd3f 	bl	8000108 <__udivsi3>
 800268a:	0003      	movs	r3, r0
 800268c:	60e3      	str	r3, [r4, #12]
	USART->CR3 |= USART_CR3_DMAT | USART_CR3_DMAR;
 800268e:	4b08      	ldr	r3, [pc, #32]	; (80026b0 <init_USART+0x5c>)
 8002690:	4a07      	ldr	r2, [pc, #28]	; (80026b0 <init_USART+0x5c>)
 8002692:	6892      	ldr	r2, [r2, #8]
 8002694:	21c0      	movs	r1, #192	; 0xc0
 8002696:	430a      	orrs	r2, r1
 8002698:	609a      	str	r2, [r3, #8]
	USART->CR1 |= USART_CR1_UE;
 800269a:	4b05      	ldr	r3, [pc, #20]	; (80026b0 <init_USART+0x5c>)
 800269c:	4a04      	ldr	r2, [pc, #16]	; (80026b0 <init_USART+0x5c>)
 800269e:	6812      	ldr	r2, [r2, #0]
 80026a0:	2101      	movs	r1, #1
 80026a2:	430a      	orrs	r2, r1
 80026a4:	601a      	str	r2, [r3, #0]
}
 80026a6:	46c0      	nop			; (mov r8, r8)
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bdb0      	pop	{r4, r5, r7, pc}
 80026ac:	40021000 	.word	0x40021000
 80026b0:	40013800 	.word	0x40013800
 80026b4:	20000000 	.word	0x20000000

080026b8 <init_DMA_for_USART>:


void init_DMA_for_USART() {
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_DMAEN;
 80026bc:	4b29      	ldr	r3, [pc, #164]	; (8002764 <init_DMA_for_USART+0xac>)
 80026be:	4a29      	ldr	r2, [pc, #164]	; (8002764 <init_DMA_for_USART+0xac>)
 80026c0:	6952      	ldr	r2, [r2, #20]
 80026c2:	2101      	movs	r1, #1
 80026c4:	430a      	orrs	r2, r1
 80026c6:	615a      	str	r2, [r3, #20]
	//remap USART1 DMA on channel 4 and 5
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80026c8:	4b26      	ldr	r3, [pc, #152]	; (8002764 <init_DMA_for_USART+0xac>)
 80026ca:	4a26      	ldr	r2, [pc, #152]	; (8002764 <init_DMA_for_USART+0xac>)
 80026cc:	6992      	ldr	r2, [r2, #24]
 80026ce:	2101      	movs	r1, #1
 80026d0:	430a      	orrs	r2, r1
 80026d2:	619a      	str	r2, [r3, #24]
	SYSCFG->CFGR1 |= SYSCFG_CFGR1_USART1RX_DMA_RMP | SYSCFG_CFGR1_USART1TX_DMA_RMP;
 80026d4:	4b24      	ldr	r3, [pc, #144]	; (8002768 <init_DMA_for_USART+0xb0>)
 80026d6:	4a24      	ldr	r2, [pc, #144]	; (8002768 <init_DMA_for_USART+0xb0>)
 80026d8:	6812      	ldr	r2, [r2, #0]
 80026da:	21c0      	movs	r1, #192	; 0xc0
 80026dc:	00c9      	lsls	r1, r1, #3
 80026de:	430a      	orrs	r2, r1
 80026e0:	601a      	str	r2, [r3, #0]

	//USART TX channel - 4
	DMA1_Channel4->CCR |= DMA_CCR_DIR | DMA_CCR_MINC;
 80026e2:	4b22      	ldr	r3, [pc, #136]	; (800276c <init_DMA_for_USART+0xb4>)
 80026e4:	4a21      	ldr	r2, [pc, #132]	; (800276c <init_DMA_for_USART+0xb4>)
 80026e6:	6812      	ldr	r2, [r2, #0]
 80026e8:	2190      	movs	r1, #144	; 0x90
 80026ea:	430a      	orrs	r2, r1
 80026ec:	601a      	str	r2, [r3, #0]
	DMA1_Channel4->CMAR = (uint32_t)(&temperatures.curr_temperature);
 80026ee:	4b1f      	ldr	r3, [pc, #124]	; (800276c <init_DMA_for_USART+0xb4>)
 80026f0:	4a1f      	ldr	r2, [pc, #124]	; (8002770 <init_DMA_for_USART+0xb8>)
 80026f2:	60da      	str	r2, [r3, #12]
	DMA1_Channel4->CPAR = (uint32_t)(&(USART->TDR));
 80026f4:	4b1d      	ldr	r3, [pc, #116]	; (800276c <init_DMA_for_USART+0xb4>)
 80026f6:	4a1f      	ldr	r2, [pc, #124]	; (8002774 <init_DMA_for_USART+0xbc>)
 80026f8:	609a      	str	r2, [r3, #8]
	DMA1_Channel4->CCR |= DMA_CCR_TCIE;
 80026fa:	4b1c      	ldr	r3, [pc, #112]	; (800276c <init_DMA_for_USART+0xb4>)
 80026fc:	4a1b      	ldr	r2, [pc, #108]	; (800276c <init_DMA_for_USART+0xb4>)
 80026fe:	6812      	ldr	r2, [r2, #0]
 8002700:	2102      	movs	r1, #2
 8002702:	430a      	orrs	r2, r1
 8002704:	601a      	str	r2, [r3, #0]
	DMA1_Channel4->CNDTR = 0;
 8002706:	4b19      	ldr	r3, [pc, #100]	; (800276c <init_DMA_for_USART+0xb4>)
 8002708:	2200      	movs	r2, #0
 800270a:	605a      	str	r2, [r3, #4]

	//USART RX channel - 5
	DMA1_Channel5->CCR &= ~DMA_CCR_DIR;
 800270c:	4b1a      	ldr	r3, [pc, #104]	; (8002778 <init_DMA_for_USART+0xc0>)
 800270e:	4a1a      	ldr	r2, [pc, #104]	; (8002778 <init_DMA_for_USART+0xc0>)
 8002710:	6812      	ldr	r2, [r2, #0]
 8002712:	2110      	movs	r1, #16
 8002714:	438a      	bics	r2, r1
 8002716:	601a      	str	r2, [r3, #0]
	DMA1_Channel5->CCR |= DMA_CCR_MINC | DMA_CCR_CIRC;
 8002718:	4b17      	ldr	r3, [pc, #92]	; (8002778 <init_DMA_for_USART+0xc0>)
 800271a:	4a17      	ldr	r2, [pc, #92]	; (8002778 <init_DMA_for_USART+0xc0>)
 800271c:	6812      	ldr	r2, [r2, #0]
 800271e:	21a0      	movs	r1, #160	; 0xa0
 8002720:	430a      	orrs	r2, r1
 8002722:	601a      	str	r2, [r3, #0]
	DMA1_Channel5->CMAR = (uint32_t)(&(UART_rx_buf[0]));
 8002724:	4b14      	ldr	r3, [pc, #80]	; (8002778 <init_DMA_for_USART+0xc0>)
 8002726:	4a15      	ldr	r2, [pc, #84]	; (800277c <init_DMA_for_USART+0xc4>)
 8002728:	60da      	str	r2, [r3, #12]
	DMA1_Channel5->CPAR = (uint32_t)(&(USART->RDR));
 800272a:	4b13      	ldr	r3, [pc, #76]	; (8002778 <init_DMA_for_USART+0xc0>)
 800272c:	4a14      	ldr	r2, [pc, #80]	; (8002780 <init_DMA_for_USART+0xc8>)
 800272e:	609a      	str	r2, [r3, #8]
	DMA1_Channel5->CNDTR = 2;
 8002730:	4b11      	ldr	r3, [pc, #68]	; (8002778 <init_DMA_for_USART+0xc0>)
 8002732:	2202      	movs	r2, #2
 8002734:	605a      	str	r2, [r3, #4]
	DMA1_Channel5->CCR |= DMA_CCR_TCIE;
 8002736:	4b10      	ldr	r3, [pc, #64]	; (8002778 <init_DMA_for_USART+0xc0>)
 8002738:	4a0f      	ldr	r2, [pc, #60]	; (8002778 <init_DMA_for_USART+0xc0>)
 800273a:	6812      	ldr	r2, [r2, #0]
 800273c:	2102      	movs	r1, #2
 800273e:	430a      	orrs	r2, r1
 8002740:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8002742:	200b      	movs	r0, #11
 8002744:	f7ff fea8 	bl	8002498 <NVIC_EnableIRQ>
	NVIC_SetPriority(DMA1_Channel4_5_IRQn, 3);
 8002748:	2103      	movs	r1, #3
 800274a:	200b      	movs	r0, #11
 800274c:	f7ff feba 	bl	80024c4 <NVIC_SetPriority>

	DMA1_Channel5->CCR |= DMA_CCR_EN;
 8002750:	4b09      	ldr	r3, [pc, #36]	; (8002778 <init_DMA_for_USART+0xc0>)
 8002752:	4a09      	ldr	r2, [pc, #36]	; (8002778 <init_DMA_for_USART+0xc0>)
 8002754:	6812      	ldr	r2, [r2, #0]
 8002756:	2101      	movs	r1, #1
 8002758:	430a      	orrs	r2, r1
 800275a:	601a      	str	r2, [r3, #0]
}
 800275c:	46c0      	nop			; (mov r8, r8)
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	46c0      	nop			; (mov r8, r8)
 8002764:	40021000 	.word	0x40021000
 8002768:	40010000 	.word	0x40010000
 800276c:	40020044 	.word	0x40020044
 8002770:	200000e0 	.word	0x200000e0
 8002774:	40013828 	.word	0x40013828
 8002778:	40020058 	.word	0x40020058
 800277c:	200000d8 	.word	0x200000d8
 8002780:	40013824 	.word	0x40013824

08002784 <NVIC_EnableIRQ>:
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	0002      	movs	r2, r0
 800278c:	1dfb      	adds	r3, r7, #7
 800278e:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002790:	4b06      	ldr	r3, [pc, #24]	; (80027ac <NVIC_EnableIRQ+0x28>)
 8002792:	1dfa      	adds	r2, r7, #7
 8002794:	7812      	ldrb	r2, [r2, #0]
 8002796:	0011      	movs	r1, r2
 8002798:	221f      	movs	r2, #31
 800279a:	400a      	ands	r2, r1
 800279c:	2101      	movs	r1, #1
 800279e:	4091      	lsls	r1, r2
 80027a0:	000a      	movs	r2, r1
 80027a2:	601a      	str	r2, [r3, #0]
}
 80027a4:	46c0      	nop			; (mov r8, r8)
 80027a6:	46bd      	mov	sp, r7
 80027a8:	b002      	add	sp, #8
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	e000e100 	.word	0xe000e100

080027b0 <NVIC_SetPriority>:
{
 80027b0:	b5b0      	push	{r4, r5, r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	0002      	movs	r2, r0
 80027b8:	6039      	str	r1, [r7, #0]
 80027ba:	1dfb      	adds	r3, r7, #7
 80027bc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80027be:	1dfb      	adds	r3, r7, #7
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	2b7f      	cmp	r3, #127	; 0x7f
 80027c4:	d932      	bls.n	800282c <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027c6:	4c2f      	ldr	r4, [pc, #188]	; (8002884 <NVIC_SetPriority+0xd4>)
 80027c8:	1dfb      	adds	r3, r7, #7
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	001a      	movs	r2, r3
 80027ce:	230f      	movs	r3, #15
 80027d0:	4013      	ands	r3, r2
 80027d2:	3b08      	subs	r3, #8
 80027d4:	0899      	lsrs	r1, r3, #2
 80027d6:	4a2b      	ldr	r2, [pc, #172]	; (8002884 <NVIC_SetPriority+0xd4>)
 80027d8:	1dfb      	adds	r3, r7, #7
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	0018      	movs	r0, r3
 80027de:	230f      	movs	r3, #15
 80027e0:	4003      	ands	r3, r0
 80027e2:	3b08      	subs	r3, #8
 80027e4:	089b      	lsrs	r3, r3, #2
 80027e6:	3306      	adds	r3, #6
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	18d3      	adds	r3, r2, r3
 80027ec:	3304      	adds	r3, #4
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	1dfa      	adds	r2, r7, #7
 80027f2:	7812      	ldrb	r2, [r2, #0]
 80027f4:	0010      	movs	r0, r2
 80027f6:	2203      	movs	r2, #3
 80027f8:	4002      	ands	r2, r0
 80027fa:	00d2      	lsls	r2, r2, #3
 80027fc:	20ff      	movs	r0, #255	; 0xff
 80027fe:	4090      	lsls	r0, r2
 8002800:	0002      	movs	r2, r0
 8002802:	43d2      	mvns	r2, r2
 8002804:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	019b      	lsls	r3, r3, #6
 800280a:	20ff      	movs	r0, #255	; 0xff
 800280c:	4018      	ands	r0, r3
 800280e:	1dfb      	adds	r3, r7, #7
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	001d      	movs	r5, r3
 8002814:	2303      	movs	r3, #3
 8002816:	402b      	ands	r3, r5
 8002818:	00db      	lsls	r3, r3, #3
 800281a:	4098      	lsls	r0, r3
 800281c:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800281e:	431a      	orrs	r2, r3
 8002820:	1d8b      	adds	r3, r1, #6
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	18e3      	adds	r3, r4, r3
 8002826:	3304      	adds	r3, #4
 8002828:	601a      	str	r2, [r3, #0]
}
 800282a:	e027      	b.n	800287c <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800282c:	4c16      	ldr	r4, [pc, #88]	; (8002888 <NVIC_SetPriority+0xd8>)
 800282e:	1dfb      	adds	r3, r7, #7
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	b25b      	sxtb	r3, r3
 8002834:	089b      	lsrs	r3, r3, #2
 8002836:	4914      	ldr	r1, [pc, #80]	; (8002888 <NVIC_SetPriority+0xd8>)
 8002838:	1dfa      	adds	r2, r7, #7
 800283a:	7812      	ldrb	r2, [r2, #0]
 800283c:	b252      	sxtb	r2, r2
 800283e:	0892      	lsrs	r2, r2, #2
 8002840:	32c0      	adds	r2, #192	; 0xc0
 8002842:	0092      	lsls	r2, r2, #2
 8002844:	5852      	ldr	r2, [r2, r1]
 8002846:	1df9      	adds	r1, r7, #7
 8002848:	7809      	ldrb	r1, [r1, #0]
 800284a:	0008      	movs	r0, r1
 800284c:	2103      	movs	r1, #3
 800284e:	4001      	ands	r1, r0
 8002850:	00c9      	lsls	r1, r1, #3
 8002852:	20ff      	movs	r0, #255	; 0xff
 8002854:	4088      	lsls	r0, r1
 8002856:	0001      	movs	r1, r0
 8002858:	43c9      	mvns	r1, r1
 800285a:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800285c:	683a      	ldr	r2, [r7, #0]
 800285e:	0192      	lsls	r2, r2, #6
 8002860:	20ff      	movs	r0, #255	; 0xff
 8002862:	4010      	ands	r0, r2
 8002864:	1dfa      	adds	r2, r7, #7
 8002866:	7812      	ldrb	r2, [r2, #0]
 8002868:	0015      	movs	r5, r2
 800286a:	2203      	movs	r2, #3
 800286c:	402a      	ands	r2, r5
 800286e:	00d2      	lsls	r2, r2, #3
 8002870:	4090      	lsls	r0, r2
 8002872:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002874:	430a      	orrs	r2, r1
 8002876:	33c0      	adds	r3, #192	; 0xc0
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	511a      	str	r2, [r3, r4]
}
 800287c:	46c0      	nop			; (mov r8, r8)
 800287e:	46bd      	mov	sp, r7
 8002880:	b002      	add	sp, #8
 8002882:	bdb0      	pop	{r4, r5, r7, pc}
 8002884:	e000ed00 	.word	0xe000ed00
 8002888:	e000e100 	.word	0xe000e100

0800288c <TIM2_IRQHandler>:
#include "ds18b20.h"

uint8_t ds_buff[9];
uint16_t temp;

void TIM2_IRQHandler() {
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
	TIM2->SR &= ~TIM_SR_UIF;
 8002890:	2380      	movs	r3, #128	; 0x80
 8002892:	05db      	lsls	r3, r3, #23
 8002894:	2280      	movs	r2, #128	; 0x80
 8002896:	05d2      	lsls	r2, r2, #23
 8002898:	6912      	ldr	r2, [r2, #16]
 800289a:	2101      	movs	r1, #1
 800289c:	438a      	bics	r2, r1
 800289e:	611a      	str	r2, [r3, #16]
	TIM2->CR1 &= ~TIM_CR1_CEN;
 80028a0:	2380      	movs	r3, #128	; 0x80
 80028a2:	05db      	lsls	r3, r3, #23
 80028a4:	2280      	movs	r2, #128	; 0x80
 80028a6:	05d2      	lsls	r2, r2, #23
 80028a8:	6812      	ldr	r2, [r2, #0]
 80028aa:	2101      	movs	r1, #1
 80028ac:	438a      	bics	r2, r1
 80028ae:	601a      	str	r2, [r3, #0]
	if(program_task == TEMPERATURE_CONVERTING)
 80028b0:	4b04      	ldr	r3, [pc, #16]	; (80028c4 <TIM2_IRQHandler+0x38>)
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d102      	bne.n	80028be <TIM2_IRQHandler+0x32>
		program_task = TEMPERATURE_READING;
 80028b8:	4b02      	ldr	r3, [pc, #8]	; (80028c4 <TIM2_IRQHandler+0x38>)
 80028ba:	2203      	movs	r2, #3
 80028bc:	701a      	strb	r2, [r3, #0]
}
 80028be:	46c0      	nop			; (mov r8, r8)
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	20000090 	.word	0x20000090

080028c8 <init_ds>:

void init_ds() {
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
	init_Gpio_for_ds();
 80028cc:	f000 f808 	bl	80028e0 <init_Gpio_for_ds>
	init_tim3_for_us();
 80028d0:	f000 f82c 	bl	800292c <init_tim3_for_us>
	init_tim2_for_delay();
 80028d4:	f000 f844 	bl	8002960 <init_tim2_for_delay>
}
 80028d8:	46c0      	nop			; (mov r8, r8)
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
	...

080028e0 <init_Gpio_for_ds>:

void init_Gpio_for_ds() {
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_PORT_DS18B20;
 80028e4:	4b0f      	ldr	r3, [pc, #60]	; (8002924 <init_Gpio_for_ds+0x44>)
 80028e6:	4a0f      	ldr	r2, [pc, #60]	; (8002924 <init_Gpio_for_ds+0x44>)
 80028e8:	6952      	ldr	r2, [r2, #20]
 80028ea:	2180      	movs	r1, #128	; 0x80
 80028ec:	02c9      	lsls	r1, r1, #11
 80028ee:	430a      	orrs	r2, r1
 80028f0:	615a      	str	r2, [r3, #20]
	PORT_DS18B20->MODER |= GPIO_MODER_DS18B20;
 80028f2:	4b0d      	ldr	r3, [pc, #52]	; (8002928 <init_Gpio_for_ds+0x48>)
 80028f4:	4a0c      	ldr	r2, [pc, #48]	; (8002928 <init_Gpio_for_ds+0x48>)
 80028f6:	6812      	ldr	r2, [r2, #0]
 80028f8:	2180      	movs	r1, #128	; 0x80
 80028fa:	02c9      	lsls	r1, r1, #11
 80028fc:	430a      	orrs	r2, r1
 80028fe:	601a      	str	r2, [r3, #0]
	PORT_DS18B20->OTYPER |= GPIO_OTYPER_DS18B20;
 8002900:	4b09      	ldr	r3, [pc, #36]	; (8002928 <init_Gpio_for_ds+0x48>)
 8002902:	4a09      	ldr	r2, [pc, #36]	; (8002928 <init_Gpio_for_ds+0x48>)
 8002904:	6852      	ldr	r2, [r2, #4]
 8002906:	2180      	movs	r1, #128	; 0x80
 8002908:	0089      	lsls	r1, r1, #2
 800290a:	430a      	orrs	r2, r1
 800290c:	605a      	str	r2, [r3, #4]
	PORT_DS18B20->ODR |= (1 << PIN_DS18B20);
 800290e:	4b06      	ldr	r3, [pc, #24]	; (8002928 <init_Gpio_for_ds+0x48>)
 8002910:	4a05      	ldr	r2, [pc, #20]	; (8002928 <init_Gpio_for_ds+0x48>)
 8002912:	6952      	ldr	r2, [r2, #20]
 8002914:	2180      	movs	r1, #128	; 0x80
 8002916:	0089      	lsls	r1, r1, #2
 8002918:	430a      	orrs	r2, r1
 800291a:	615a      	str	r2, [r3, #20]
}
 800291c:	46c0      	nop			; (mov r8, r8)
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	46c0      	nop			; (mov r8, r8)
 8002924:	40021000 	.word	0x40021000
 8002928:	48000400 	.word	0x48000400

0800292c <init_tim3_for_us>:

void init_tim3_for_us() {
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8002930:	4b09      	ldr	r3, [pc, #36]	; (8002958 <init_tim3_for_us+0x2c>)
 8002932:	4a09      	ldr	r2, [pc, #36]	; (8002958 <init_tim3_for_us+0x2c>)
 8002934:	69d2      	ldr	r2, [r2, #28]
 8002936:	2102      	movs	r1, #2
 8002938:	430a      	orrs	r2, r1
 800293a:	61da      	str	r2, [r3, #28]
	TIM3->ARR = 1000;
 800293c:	4b07      	ldr	r3, [pc, #28]	; (800295c <init_tim3_for_us+0x30>)
 800293e:	22fa      	movs	r2, #250	; 0xfa
 8002940:	0092      	lsls	r2, r2, #2
 8002942:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->PSC = 8 * FREQ_MULTIPLIER_COEF;
 8002944:	4b05      	ldr	r3, [pc, #20]	; (800295c <init_tim3_for_us+0x30>)
 8002946:	2228      	movs	r2, #40	; 0x28
 8002948:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->CR1 = TIM_CR1_CEN;
 800294a:	4b04      	ldr	r3, [pc, #16]	; (800295c <init_tim3_for_us+0x30>)
 800294c:	2201      	movs	r2, #1
 800294e:	601a      	str	r2, [r3, #0]
}
 8002950:	46c0      	nop			; (mov r8, r8)
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	46c0      	nop			; (mov r8, r8)
 8002958:	40021000 	.word	0x40021000
 800295c:	40000400 	.word	0x40000400

08002960 <init_tim2_for_delay>:

void init_tim2_for_delay() {
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8002964:	4b12      	ldr	r3, [pc, #72]	; (80029b0 <init_tim2_for_delay+0x50>)
 8002966:	4a12      	ldr	r2, [pc, #72]	; (80029b0 <init_tim2_for_delay+0x50>)
 8002968:	69d2      	ldr	r2, [r2, #28]
 800296a:	2101      	movs	r1, #1
 800296c:	430a      	orrs	r2, r1
 800296e:	61da      	str	r2, [r3, #28]
	TIM2->ARR = 8000;
 8002970:	2380      	movs	r3, #128	; 0x80
 8002972:	05db      	lsls	r3, r3, #23
 8002974:	22fa      	movs	r2, #250	; 0xfa
 8002976:	0152      	lsls	r2, r2, #5
 8002978:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->PSC = 1000 * FREQ_MULTIPLIER_COEF;
 800297a:	2380      	movs	r3, #128	; 0x80
 800297c:	05db      	lsls	r3, r3, #23
 800297e:	4a0d      	ldr	r2, [pc, #52]	; (80029b4 <init_tim2_for_delay+0x54>)
 8002980:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->DIER |= TIM_DIER_UIE;
 8002982:	2380      	movs	r3, #128	; 0x80
 8002984:	05db      	lsls	r3, r3, #23
 8002986:	2280      	movs	r2, #128	; 0x80
 8002988:	05d2      	lsls	r2, r2, #23
 800298a:	68d2      	ldr	r2, [r2, #12]
 800298c:	2101      	movs	r1, #1
 800298e:	430a      	orrs	r2, r1
 8002990:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(TIM2_IRQn);
 8002992:	200f      	movs	r0, #15
 8002994:	f7ff fef6 	bl	8002784 <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM2_IRQn, 1);
 8002998:	2101      	movs	r1, #1
 800299a:	200f      	movs	r0, #15
 800299c:	f7ff ff08 	bl	80027b0 <NVIC_SetPriority>
	TIM2->CR1 = TIM_CR1_CEN;
 80029a0:	2380      	movs	r3, #128	; 0x80
 80029a2:	05db      	lsls	r3, r3, #23
 80029a4:	2201      	movs	r2, #1
 80029a6:	601a      	str	r2, [r3, #0]
}
 80029a8:	46c0      	nop			; (mov r8, r8)
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	46c0      	nop			; (mov r8, r8)
 80029b0:	40021000 	.word	0x40021000
 80029b4:	00001388 	.word	0x00001388

080029b8 <ds_reset_pulse>:

uint8_t ds_reset_pulse()
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
	uint8_t result;
	if((PORT_DS18B20->IDR & (1 << PIN_DS18B20)) == 0)
 80029be:	4b1d      	ldr	r3, [pc, #116]	; (8002a34 <ds_reset_pulse+0x7c>)
 80029c0:	691a      	ldr	r2, [r3, #16]
 80029c2:	2380      	movs	r3, #128	; 0x80
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	4013      	ands	r3, r2
 80029c8:	d101      	bne.n	80029ce <ds_reset_pulse+0x16>
		return 2;                     //    
 80029ca:	2302      	movs	r3, #2
 80029cc:	e02e      	b.n	8002a2c <ds_reset_pulse+0x74>
	PORT_DS18B20->ODR &= ~(1 << PIN_DS18B20);            //   
 80029ce:	4b19      	ldr	r3, [pc, #100]	; (8002a34 <ds_reset_pulse+0x7c>)
 80029d0:	4a18      	ldr	r2, [pc, #96]	; (8002a34 <ds_reset_pulse+0x7c>)
 80029d2:	6952      	ldr	r2, [r2, #20]
 80029d4:	4918      	ldr	r1, [pc, #96]	; (8002a38 <ds_reset_pulse+0x80>)
 80029d6:	400a      	ands	r2, r1
 80029d8:	615a      	str	r2, [r3, #20]
	TIM3->CNT = 0;
 80029da:	4b18      	ldr	r3, [pc, #96]	; (8002a3c <ds_reset_pulse+0x84>)
 80029dc:	2200      	movs	r2, #0
 80029de:	625a      	str	r2, [r3, #36]	; 0x24
	while(TIM3->CNT < 480) {};        // 480 
 80029e0:	46c0      	nop			; (mov r8, r8)
 80029e2:	4b16      	ldr	r3, [pc, #88]	; (8002a3c <ds_reset_pulse+0x84>)
 80029e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029e6:	23e0      	movs	r3, #224	; 0xe0
 80029e8:	33ff      	adds	r3, #255	; 0xff
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d9f9      	bls.n	80029e2 <ds_reset_pulse+0x2a>
	PORT_DS18B20->ODR |= (1 << PIN_DS18B20);            // 
 80029ee:	4b11      	ldr	r3, [pc, #68]	; (8002a34 <ds_reset_pulse+0x7c>)
 80029f0:	4a10      	ldr	r2, [pc, #64]	; (8002a34 <ds_reset_pulse+0x7c>)
 80029f2:	6952      	ldr	r2, [r2, #20]
 80029f4:	2180      	movs	r1, #128	; 0x80
 80029f6:	0089      	lsls	r1, r1, #2
 80029f8:	430a      	orrs	r2, r1
 80029fa:	615a      	str	r2, [r3, #20]
	while(TIM3->CNT < 550) {};        // 70 
 80029fc:	46c0      	nop			; (mov r8, r8)
 80029fe:	4b0f      	ldr	r3, [pc, #60]	; (8002a3c <ds_reset_pulse+0x84>)
 8002a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a02:	4a0f      	ldr	r2, [pc, #60]	; (8002a40 <ds_reset_pulse+0x88>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d9fa      	bls.n	80029fe <ds_reset_pulse+0x46>
	result = (PORT_DS18B20->IDR & (1 << PIN_DS18B20)) << PIN_DS18B20;     // 
 8002a08:	4b0a      	ldr	r3, [pc, #40]	; (8002a34 <ds_reset_pulse+0x7c>)
 8002a0a:	691b      	ldr	r3, [r3, #16]
 8002a0c:	1dfb      	adds	r3, r7, #7
 8002a0e:	2200      	movs	r2, #0
 8002a10:	701a      	strb	r2, [r3, #0]
	while(TIM3->CNT < 960) {};        //  
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	4b09      	ldr	r3, [pc, #36]	; (8002a3c <ds_reset_pulse+0x84>)
 8002a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a18:	4a0a      	ldr	r2, [pc, #40]	; (8002a44 <ds_reset_pulse+0x8c>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d9fa      	bls.n	8002a14 <ds_reset_pulse+0x5c>
	if(result)
 8002a1e:	1dfb      	adds	r3, r7, #7
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <ds_reset_pulse+0x72>
	   return 1;                     //  
 8002a26:	2301      	movs	r3, #1
 8002a28:	e000      	b.n	8002a2c <ds_reset_pulse+0x74>
	return 0;                         // 
 8002a2a:	2300      	movs	r3, #0
}
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	b002      	add	sp, #8
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	48000400 	.word	0x48000400
 8002a38:	fffffdff 	.word	0xfffffdff
 8002a3c:	40000400 	.word	0x40000400
 8002a40:	00000225 	.word	0x00000225
 8002a44:	000003bf 	.word	0x000003bf

08002a48 <ds_write_bit>:


void ds_write_bit(uint8_t bit)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	0002      	movs	r2, r0
 8002a50:	1dfb      	adds	r3, r7, #7
 8002a52:	701a      	strb	r2, [r3, #0]
	TIM3->CNT = 0;
 8002a54:	4b14      	ldr	r3, [pc, #80]	; (8002aa8 <ds_write_bit+0x60>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	625a      	str	r2, [r3, #36]	; 0x24
    PORT_DS18B20->ODR &= ~(1 << PIN_DS18B20);        //   
 8002a5a:	4b14      	ldr	r3, [pc, #80]	; (8002aac <ds_write_bit+0x64>)
 8002a5c:	4a13      	ldr	r2, [pc, #76]	; (8002aac <ds_write_bit+0x64>)
 8002a5e:	6952      	ldr	r2, [r2, #20]
 8002a60:	4913      	ldr	r1, [pc, #76]	; (8002ab0 <ds_write_bit+0x68>)
 8002a62:	400a      	ands	r2, r1
 8002a64:	615a      	str	r2, [r3, #20]
    while(TIM3->CNT < 2) {};     // 1 
 8002a66:	46c0      	nop			; (mov r8, r8)
 8002a68:	4b0f      	ldr	r3, [pc, #60]	; (8002aa8 <ds_write_bit+0x60>)
 8002a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d9fb      	bls.n	8002a68 <ds_write_bit+0x20>
    if(bit)
 8002a70:	1dfb      	adds	r3, r7, #7
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d006      	beq.n	8002a86 <ds_write_bit+0x3e>
	  PORT_DS18B20->ODR |=  (1 << PIN_DS18B20);     //  1,   
 8002a78:	4b0c      	ldr	r3, [pc, #48]	; (8002aac <ds_write_bit+0x64>)
 8002a7a:	4a0c      	ldr	r2, [pc, #48]	; (8002aac <ds_write_bit+0x64>)
 8002a7c:	6952      	ldr	r2, [r2, #20]
 8002a7e:	2180      	movs	r1, #128	; 0x80
 8002a80:	0089      	lsls	r1, r1, #2
 8002a82:	430a      	orrs	r2, r1
 8002a84:	615a      	str	r2, [r3, #20]
    while(TIM3->CNT < 60) {};    // 60 
 8002a86:	46c0      	nop			; (mov r8, r8)
 8002a88:	4b07      	ldr	r3, [pc, #28]	; (8002aa8 <ds_write_bit+0x60>)
 8002a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8c:	2b3b      	cmp	r3, #59	; 0x3b
 8002a8e:	d9fb      	bls.n	8002a88 <ds_write_bit+0x40>
    PORT_DS18B20->ODR |=  (1 << PIN_DS18B20);        // 
 8002a90:	4b06      	ldr	r3, [pc, #24]	; (8002aac <ds_write_bit+0x64>)
 8002a92:	4a06      	ldr	r2, [pc, #24]	; (8002aac <ds_write_bit+0x64>)
 8002a94:	6952      	ldr	r2, [r2, #20]
 8002a96:	2180      	movs	r1, #128	; 0x80
 8002a98:	0089      	lsls	r1, r1, #2
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	615a      	str	r2, [r3, #20]
}
 8002a9e:	46c0      	nop			; (mov r8, r8)
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	b002      	add	sp, #8
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	46c0      	nop			; (mov r8, r8)
 8002aa8:	40000400 	.word	0x40000400
 8002aac:	48000400 	.word	0x48000400
 8002ab0:	fffffdff 	.word	0xfffffdff

08002ab4 <ds_write_byte>:

void ds_write_byte(uint8_t byte)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	0002      	movs	r2, r0
 8002abc:	1dfb      	adds	r3, r7, #7
 8002abe:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 8; i++)
 8002ac0:	230f      	movs	r3, #15
 8002ac2:	18fb      	adds	r3, r7, r3
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	701a      	strb	r2, [r3, #0]
 8002ac8:	e016      	b.n	8002af8 <ds_write_byte+0x44>
		ds_write_bit( byte & (1<<i));
 8002aca:	230f      	movs	r3, #15
 8002acc:	18fb      	adds	r3, r7, r3
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	409a      	lsls	r2, r3
 8002ad4:	0013      	movs	r3, r2
 8002ad6:	b25b      	sxtb	r3, r3
 8002ad8:	1dfa      	adds	r2, r7, #7
 8002ada:	7812      	ldrb	r2, [r2, #0]
 8002adc:	b252      	sxtb	r2, r2
 8002ade:	4013      	ands	r3, r2
 8002ae0:	b25b      	sxtb	r3, r3
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	0018      	movs	r0, r3
 8002ae6:	f7ff ffaf 	bl	8002a48 <ds_write_bit>
	for(uint8_t i = 0; i < 8; i++)
 8002aea:	230f      	movs	r3, #15
 8002aec:	18fb      	adds	r3, r7, r3
 8002aee:	781a      	ldrb	r2, [r3, #0]
 8002af0:	230f      	movs	r3, #15
 8002af2:	18fb      	adds	r3, r7, r3
 8002af4:	3201      	adds	r2, #1
 8002af6:	701a      	strb	r2, [r3, #0]
 8002af8:	230f      	movs	r3, #15
 8002afa:	18fb      	adds	r3, r7, r3
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	2b07      	cmp	r3, #7
 8002b00:	d9e3      	bls.n	8002aca <ds_write_byte+0x16>
}
 8002b02:	46c0      	nop			; (mov r8, r8)
 8002b04:	46bd      	mov	sp, r7
 8002b06:	b004      	add	sp, #16
 8002b08:	bd80      	pop	{r7, pc}
	...

08002b0c <ds_read_bit>:

uint8_t ds_read_bit()
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
	uint8_t result;
	TIM3->CNT=0;
 8002b12:	4b16      	ldr	r3, [pc, #88]	; (8002b6c <ds_read_bit+0x60>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	625a      	str	r2, [r3, #36]	; 0x24
	PORT_DS18B20->ODR &= ~(1 << PIN_DS18B20);                  //   
 8002b18:	4b15      	ldr	r3, [pc, #84]	; (8002b70 <ds_read_bit+0x64>)
 8002b1a:	4a15      	ldr	r2, [pc, #84]	; (8002b70 <ds_read_bit+0x64>)
 8002b1c:	6952      	ldr	r2, [r2, #20]
 8002b1e:	4915      	ldr	r1, [pc, #84]	; (8002b74 <ds_read_bit+0x68>)
 8002b20:	400a      	ands	r2, r1
 8002b22:	615a      	str	r2, [r3, #20]
	while(TIM3->CNT < 2) {};
 8002b24:	46c0      	nop			; (mov r8, r8)
 8002b26:	4b11      	ldr	r3, [pc, #68]	; (8002b6c <ds_read_bit+0x60>)
 8002b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d9fb      	bls.n	8002b26 <ds_read_bit+0x1a>
	PORT_DS18B20->ODR |=  (1 << PIN_DS18B20);                  // 
 8002b2e:	4b10      	ldr	r3, [pc, #64]	; (8002b70 <ds_read_bit+0x64>)
 8002b30:	4a0f      	ldr	r2, [pc, #60]	; (8002b70 <ds_read_bit+0x64>)
 8002b32:	6952      	ldr	r2, [r2, #20]
 8002b34:	2180      	movs	r1, #128	; 0x80
 8002b36:	0089      	lsls	r1, r1, #2
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	615a      	str	r2, [r3, #20]
	while(TIM3->CNT < 15) {};              // 15 
 8002b3c:	46c0      	nop			; (mov r8, r8)
 8002b3e:	4b0b      	ldr	r3, [pc, #44]	; (8002b6c <ds_read_bit+0x60>)
 8002b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b42:	2b0e      	cmp	r3, #14
 8002b44:	d9fb      	bls.n	8002b3e <ds_read_bit+0x32>
	result = (PORT_DS18B20->IDR & (1 << PIN_DS18B20)) >> PIN_DS18B20;  // 
 8002b46:	4b0a      	ldr	r3, [pc, #40]	; (8002b70 <ds_read_bit+0x64>)
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	0a5b      	lsrs	r3, r3, #9
 8002b4c:	b2da      	uxtb	r2, r3
 8002b4e:	1dfb      	adds	r3, r7, #7
 8002b50:	2101      	movs	r1, #1
 8002b52:	400a      	ands	r2, r1
 8002b54:	701a      	strb	r2, [r3, #0]
	while(TIM3->CNT < 60 ) {};             // 
 8002b56:	46c0      	nop			; (mov r8, r8)
 8002b58:	4b04      	ldr	r3, [pc, #16]	; (8002b6c <ds_read_bit+0x60>)
 8002b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b5c:	2b3b      	cmp	r3, #59	; 0x3b
 8002b5e:	d9fb      	bls.n	8002b58 <ds_read_bit+0x4c>
	return result;                          // 
 8002b60:	1dfb      	adds	r3, r7, #7
 8002b62:	781b      	ldrb	r3, [r3, #0]
}
 8002b64:	0018      	movs	r0, r3
 8002b66:	46bd      	mov	sp, r7
 8002b68:	b002      	add	sp, #8
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	40000400 	.word	0x40000400
 8002b70:	48000400 	.word	0x48000400
 8002b74:	fffffdff 	.word	0xfffffdff

08002b78 <ds_read_byte>:

uint8_t ds_read_byte()
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
	uint8_t i,result = 0;
 8002b7e:	1dbb      	adds	r3, r7, #6
 8002b80:	2200      	movs	r2, #0
 8002b82:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 8; i++)
 8002b84:	1dfb      	adds	r3, r7, #7
 8002b86:	2200      	movs	r2, #0
 8002b88:	701a      	strb	r2, [r3, #0]
 8002b8a:	e014      	b.n	8002bb6 <ds_read_byte+0x3e>
		result |= (ds_read_bit() << i);
 8002b8c:	f7ff ffbe 	bl	8002b0c <ds_read_bit>
 8002b90:	0003      	movs	r3, r0
 8002b92:	001a      	movs	r2, r3
 8002b94:	1dfb      	adds	r3, r7, #7
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	409a      	lsls	r2, r3
 8002b9a:	0013      	movs	r3, r2
 8002b9c:	b25a      	sxtb	r2, r3
 8002b9e:	1dbb      	adds	r3, r7, #6
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	b25b      	sxtb	r3, r3
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	b25a      	sxtb	r2, r3
 8002ba8:	1dbb      	adds	r3, r7, #6
 8002baa:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 8; i++)
 8002bac:	1dfb      	adds	r3, r7, #7
 8002bae:	781a      	ldrb	r2, [r3, #0]
 8002bb0:	1dfb      	adds	r3, r7, #7
 8002bb2:	3201      	adds	r2, #1
 8002bb4:	701a      	strb	r2, [r3, #0]
 8002bb6:	1dfb      	adds	r3, r7, #7
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	2b07      	cmp	r3, #7
 8002bbc:	d9e6      	bls.n	8002b8c <ds_read_byte+0x14>
	return result;
 8002bbe:	1dbb      	adds	r3, r7, #6
 8002bc0:	781b      	ldrb	r3, [r3, #0]
}
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	b002      	add	sp, #8
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <TIM_on_1sec>:

void TIM_on_1sec() {
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	af00      	add	r7, sp, #0
	TIM2->CNT = 0;
 8002bce:	2380      	movs	r3, #128	; 0x80
 8002bd0:	05db      	lsls	r3, r3, #23
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	625a      	str	r2, [r3, #36]	; 0x24
	TIM2->CR1 = TIM_CR1_CEN;
 8002bd6:	2380      	movs	r3, #128	; 0x80
 8002bd8:	05db      	lsls	r3, r3, #23
 8002bda:	2201      	movs	r2, #1
 8002bdc:	601a      	str	r2, [r3, #0]
}
 8002bde:	46c0      	nop			; (mov r8, r8)
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <temperature_measurment_start>:

void temperature_measurment_start() {
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
	ds_reset_pulse(1 << PIN_DS18B20);          //                                         /
 8002be8:	2380      	movs	r3, #128	; 0x80
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	0018      	movs	r0, r3
 8002bee:	f7ff fee3 	bl	80029b8 <ds_reset_pulse>
	ds_write_byte(SKIP_ROM_ADR);//      
 8002bf2:	20cc      	movs	r0, #204	; 0xcc
 8002bf4:	f7ff ff5e 	bl	8002ab4 <ds_write_byte>
	ds_write_byte(CONVERT_TEMP);      // 
 8002bf8:	2044      	movs	r0, #68	; 0x44
 8002bfa:	f7ff ff5b 	bl	8002ab4 <ds_write_byte>
	TIM_on_1sec();               //   
 8002bfe:	f7ff ffe4 	bl	8002bca <TIM_on_1sec>
}
 8002c02:	46c0      	nop			; (mov r8, r8)
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <temprepature_measurment_read>:

void temprepature_measurment_read() {
 8002c08:	b590      	push	{r4, r7, lr}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
	ds_reset_pulse();          //  
 8002c0e:	f7ff fed3 	bl	80029b8 <ds_reset_pulse>
	ds_write_byte(SKIP_ROM_ADR);//      
 8002c12:	20cc      	movs	r0, #204	; 0xcc
 8002c14:	f7ff ff4e 	bl	8002ab4 <ds_write_byte>
	ds_write_byte(READ_DATA_COMAND);      //,    9   
 8002c18:	20be      	movs	r0, #190	; 0xbe
 8002c1a:	f7ff ff4b 	bl	8002ab4 <ds_write_byte>
	for(int i = 0; i < 9; i++ )           // 9   
 8002c1e:	2300      	movs	r3, #0
 8002c20:	607b      	str	r3, [r7, #4]
 8002c22:	e00b      	b.n	8002c3c <temprepature_measurment_read+0x34>
		ds_buff[i] = ds_read_byte();
 8002c24:	f7ff ffa8 	bl	8002b78 <ds_read_byte>
 8002c28:	0003      	movs	r3, r0
 8002c2a:	0019      	movs	r1, r3
 8002c2c:	4a18      	ldr	r2, [pc, #96]	; (8002c90 <temprepature_measurment_read+0x88>)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	18d3      	adds	r3, r2, r3
 8002c32:	1c0a      	adds	r2, r1, #0
 8002c34:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 9; i++ )           // 9   
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	607b      	str	r3, [r7, #4]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2b08      	cmp	r3, #8
 8002c40:	ddf0      	ble.n	8002c24 <temprepature_measurment_read+0x1c>
	temp = ds_buff[1];
 8002c42:	4b13      	ldr	r3, [pc, #76]	; (8002c90 <temprepature_measurment_read+0x88>)
 8002c44:	785b      	ldrb	r3, [r3, #1]
 8002c46:	b29a      	uxth	r2, r3
 8002c48:	4b12      	ldr	r3, [pc, #72]	; (8002c94 <temprepature_measurment_read+0x8c>)
 8002c4a:	801a      	strh	r2, [r3, #0]
	temp = temp << 8;
 8002c4c:	4b11      	ldr	r3, [pc, #68]	; (8002c94 <temprepature_measurment_read+0x8c>)
 8002c4e:	881b      	ldrh	r3, [r3, #0]
 8002c50:	021b      	lsls	r3, r3, #8
 8002c52:	b29a      	uxth	r2, r3
 8002c54:	4b0f      	ldr	r3, [pc, #60]	; (8002c94 <temprepature_measurment_read+0x8c>)
 8002c56:	801a      	strh	r2, [r3, #0]
	temp |= ds_buff[0];
 8002c58:	4b0d      	ldr	r3, [pc, #52]	; (8002c90 <temprepature_measurment_read+0x88>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	b29a      	uxth	r2, r3
 8002c5e:	4b0d      	ldr	r3, [pc, #52]	; (8002c94 <temprepature_measurment_read+0x8c>)
 8002c60:	881b      	ldrh	r3, [r3, #0]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	4b0b      	ldr	r3, [pc, #44]	; (8002c94 <temprepature_measurment_read+0x8c>)
 8002c68:	801a      	strh	r2, [r3, #0]
	temperatures.curr_temperature = temp * 0.0625;
 8002c6a:	4b0a      	ldr	r3, [pc, #40]	; (8002c94 <temprepature_measurment_read+0x8c>)
 8002c6c:	881b      	ldrh	r3, [r3, #0]
 8002c6e:	0018      	movs	r0, r3
 8002c70:	f7fe fa1c 	bl	80010ac <__aeabi_i2d>
 8002c74:	2200      	movs	r2, #0
 8002c76:	4b08      	ldr	r3, [pc, #32]	; (8002c98 <temprepature_measurment_read+0x90>)
 8002c78:	f7fd ff44 	bl	8000b04 <__aeabi_dmul>
 8002c7c:	0003      	movs	r3, r0
 8002c7e:	000c      	movs	r4, r1
 8002c80:	4a06      	ldr	r2, [pc, #24]	; (8002c9c <temprepature_measurment_read+0x94>)
 8002c82:	6013      	str	r3, [r2, #0]
 8002c84:	6054      	str	r4, [r2, #4]
}
 8002c86:	46c0      	nop			; (mov r8, r8)
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	b003      	add	sp, #12
 8002c8c:	bd90      	pop	{r4, r7, pc}
 8002c8e:	46c0      	nop			; (mov r8, r8)
 8002c90:	20000d40 	.word	0x20000d40
 8002c94:	20000d4a 	.word	0x20000d4a
 8002c98:	3fb00000 	.word	0x3fb00000
 8002c9c:	200000e0 	.word	0x200000e0

08002ca0 <NVIC_EnableIRQ>:
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	0002      	movs	r2, r0
 8002ca8:	1dfb      	adds	r3, r7, #7
 8002caa:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002cac:	4b06      	ldr	r3, [pc, #24]	; (8002cc8 <NVIC_EnableIRQ+0x28>)
 8002cae:	1dfa      	adds	r2, r7, #7
 8002cb0:	7812      	ldrb	r2, [r2, #0]
 8002cb2:	0011      	movs	r1, r2
 8002cb4:	221f      	movs	r2, #31
 8002cb6:	400a      	ands	r2, r1
 8002cb8:	2101      	movs	r1, #1
 8002cba:	4091      	lsls	r1, r2
 8002cbc:	000a      	movs	r2, r1
 8002cbe:	601a      	str	r2, [r3, #0]
}
 8002cc0:	46c0      	nop			; (mov r8, r8)
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	b002      	add	sp, #8
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	e000e100 	.word	0xe000e100

08002ccc <NVIC_SetPriority>:
{
 8002ccc:	b5b0      	push	{r4, r5, r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	0002      	movs	r2, r0
 8002cd4:	6039      	str	r1, [r7, #0]
 8002cd6:	1dfb      	adds	r3, r7, #7
 8002cd8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8002cda:	1dfb      	adds	r3, r7, #7
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	2b7f      	cmp	r3, #127	; 0x7f
 8002ce0:	d932      	bls.n	8002d48 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ce2:	4c2f      	ldr	r4, [pc, #188]	; (8002da0 <NVIC_SetPriority+0xd4>)
 8002ce4:	1dfb      	adds	r3, r7, #7
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	001a      	movs	r2, r3
 8002cea:	230f      	movs	r3, #15
 8002cec:	4013      	ands	r3, r2
 8002cee:	3b08      	subs	r3, #8
 8002cf0:	0899      	lsrs	r1, r3, #2
 8002cf2:	4a2b      	ldr	r2, [pc, #172]	; (8002da0 <NVIC_SetPriority+0xd4>)
 8002cf4:	1dfb      	adds	r3, r7, #7
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	230f      	movs	r3, #15
 8002cfc:	4003      	ands	r3, r0
 8002cfe:	3b08      	subs	r3, #8
 8002d00:	089b      	lsrs	r3, r3, #2
 8002d02:	3306      	adds	r3, #6
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	18d3      	adds	r3, r2, r3
 8002d08:	3304      	adds	r3, #4
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	1dfa      	adds	r2, r7, #7
 8002d0e:	7812      	ldrb	r2, [r2, #0]
 8002d10:	0010      	movs	r0, r2
 8002d12:	2203      	movs	r2, #3
 8002d14:	4002      	ands	r2, r0
 8002d16:	00d2      	lsls	r2, r2, #3
 8002d18:	20ff      	movs	r0, #255	; 0xff
 8002d1a:	4090      	lsls	r0, r2
 8002d1c:	0002      	movs	r2, r0
 8002d1e:	43d2      	mvns	r2, r2
 8002d20:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	019b      	lsls	r3, r3, #6
 8002d26:	20ff      	movs	r0, #255	; 0xff
 8002d28:	4018      	ands	r0, r3
 8002d2a:	1dfb      	adds	r3, r7, #7
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	001d      	movs	r5, r3
 8002d30:	2303      	movs	r3, #3
 8002d32:	402b      	ands	r3, r5
 8002d34:	00db      	lsls	r3, r3, #3
 8002d36:	4098      	lsls	r0, r3
 8002d38:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d3a:	431a      	orrs	r2, r3
 8002d3c:	1d8b      	adds	r3, r1, #6
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	18e3      	adds	r3, r4, r3
 8002d42:	3304      	adds	r3, #4
 8002d44:	601a      	str	r2, [r3, #0]
}
 8002d46:	e027      	b.n	8002d98 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d48:	4c16      	ldr	r4, [pc, #88]	; (8002da4 <NVIC_SetPriority+0xd8>)
 8002d4a:	1dfb      	adds	r3, r7, #7
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	b25b      	sxtb	r3, r3
 8002d50:	089b      	lsrs	r3, r3, #2
 8002d52:	4914      	ldr	r1, [pc, #80]	; (8002da4 <NVIC_SetPriority+0xd8>)
 8002d54:	1dfa      	adds	r2, r7, #7
 8002d56:	7812      	ldrb	r2, [r2, #0]
 8002d58:	b252      	sxtb	r2, r2
 8002d5a:	0892      	lsrs	r2, r2, #2
 8002d5c:	32c0      	adds	r2, #192	; 0xc0
 8002d5e:	0092      	lsls	r2, r2, #2
 8002d60:	5852      	ldr	r2, [r2, r1]
 8002d62:	1df9      	adds	r1, r7, #7
 8002d64:	7809      	ldrb	r1, [r1, #0]
 8002d66:	0008      	movs	r0, r1
 8002d68:	2103      	movs	r1, #3
 8002d6a:	4001      	ands	r1, r0
 8002d6c:	00c9      	lsls	r1, r1, #3
 8002d6e:	20ff      	movs	r0, #255	; 0xff
 8002d70:	4088      	lsls	r0, r1
 8002d72:	0001      	movs	r1, r0
 8002d74:	43c9      	mvns	r1, r1
 8002d76:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002d78:	683a      	ldr	r2, [r7, #0]
 8002d7a:	0192      	lsls	r2, r2, #6
 8002d7c:	20ff      	movs	r0, #255	; 0xff
 8002d7e:	4010      	ands	r0, r2
 8002d80:	1dfa      	adds	r2, r7, #7
 8002d82:	7812      	ldrb	r2, [r2, #0]
 8002d84:	0015      	movs	r5, r2
 8002d86:	2203      	movs	r2, #3
 8002d88:	402a      	ands	r2, r5
 8002d8a:	00d2      	lsls	r2, r2, #3
 8002d8c:	4090      	lsls	r0, r2
 8002d8e:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d90:	430a      	orrs	r2, r1
 8002d92:	33c0      	adds	r3, #192	; 0xc0
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	511a      	str	r2, [r3, r4]
}
 8002d98:	46c0      	nop			; (mov r8, r8)
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	b002      	add	sp, #8
 8002d9e:	bdb0      	pop	{r4, r5, r7, pc}
 8002da0:	e000ed00 	.word	0xe000ed00
 8002da4:	e000e100 	.word	0xe000e100

08002da8 <TIM6_DAC_IRQHandler>:
 *      Author: denlo
 */

#include "init_TEC_throght_relay.h"

void TIM6_DAC_IRQHandler(void) {
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
	TIM6->SR &= ~TIM_SR_UIF;
 8002dac:	4b0d      	ldr	r3, [pc, #52]	; (8002de4 <TIM6_DAC_IRQHandler+0x3c>)
 8002dae:	4a0d      	ldr	r2, [pc, #52]	; (8002de4 <TIM6_DAC_IRQHandler+0x3c>)
 8002db0:	6912      	ldr	r2, [r2, #16]
 8002db2:	2101      	movs	r1, #1
 8002db4:	438a      	bics	r2, r1
 8002db6:	611a      	str	r2, [r3, #16]
	TIM6->CR1 &= ~TIM_CR1_CEN;
 8002db8:	4b0a      	ldr	r3, [pc, #40]	; (8002de4 <TIM6_DAC_IRQHandler+0x3c>)
 8002dba:	4a0a      	ldr	r2, [pc, #40]	; (8002de4 <TIM6_DAC_IRQHandler+0x3c>)
 8002dbc:	6812      	ldr	r2, [r2, #0]
 8002dbe:	2101      	movs	r1, #1
 8002dc0:	438a      	bics	r2, r1
 8002dc2:	601a      	str	r2, [r3, #0]
	relay_off();
 8002dc4:	f000 f872 	bl	8002eac <relay_off>
	if(temperatures.aim_temperature == RESET_TEMPERATURE)
 8002dc8:	4b07      	ldr	r3, [pc, #28]	; (8002de8 <TIM6_DAC_IRQHandler+0x40>)
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	2bff      	cmp	r3, #255	; 0xff
 8002dce:	d103      	bne.n	8002dd8 <TIM6_DAC_IRQHandler+0x30>
		regulate_status = WAITING;
 8002dd0:	4b06      	ldr	r3, [pc, #24]	; (8002dec <TIM6_DAC_IRQHandler+0x44>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	701a      	strb	r2, [r3, #0]
	else
		regulate_status = HEATING;
}
 8002dd6:	e002      	b.n	8002dde <TIM6_DAC_IRQHandler+0x36>
		regulate_status = HEATING;
 8002dd8:	4b04      	ldr	r3, [pc, #16]	; (8002dec <TIM6_DAC_IRQHandler+0x44>)
 8002dda:	2201      	movs	r2, #1
 8002ddc:	701a      	strb	r2, [r3, #0]
}
 8002dde:	46c0      	nop			; (mov r8, r8)
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	40001000 	.word	0x40001000
 8002de8:	200000e0 	.word	0x200000e0
 8002dec:	20000091 	.word	0x20000091

08002df0 <Relay_regulating>:

void Relay_regulating() {
 8002df0:	b5b0      	push	{r4, r5, r7, lr}
 8002df2:	af00      	add	r7, sp, #0
	if(program_task == TURN_OFF)
 8002df4:	4b21      	ldr	r3, [pc, #132]	; (8002e7c <Relay_regulating+0x8c>)
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d03a      	beq.n	8002e72 <Relay_regulating+0x82>
		return;
	switch(regulate_status) {
 8002dfc:	4b20      	ldr	r3, [pc, #128]	; (8002e80 <Relay_regulating+0x90>)
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	2b04      	cmp	r3, #4
 8002e02:	d839      	bhi.n	8002e78 <Relay_regulating+0x88>
 8002e04:	009a      	lsls	r2, r3, #2
 8002e06:	4b1f      	ldr	r3, [pc, #124]	; (8002e84 <Relay_regulating+0x94>)
 8002e08:	18d3      	adds	r3, r2, r3
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	469f      	mov	pc, r3
		case WAITING:
			relay_off();
 8002e0e:	f000 f84d 	bl	8002eac <relay_off>
			break;
 8002e12:	e031      	b.n	8002e78 <Relay_regulating+0x88>
		case HEATING:
			if(temperatures.curr_temperature < temperatures.aim_temperature)
 8002e14:	4b1c      	ldr	r3, [pc, #112]	; (8002e88 <Relay_regulating+0x98>)
 8002e16:	681c      	ldr	r4, [r3, #0]
 8002e18:	685d      	ldr	r5, [r3, #4]
 8002e1a:	4b1b      	ldr	r3, [pc, #108]	; (8002e88 <Relay_regulating+0x98>)
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	0018      	movs	r0, r3
 8002e20:	f7fe f944 	bl	80010ac <__aeabi_i2d>
 8002e24:	0002      	movs	r2, r0
 8002e26:	000b      	movs	r3, r1
 8002e28:	0020      	movs	r0, r4
 8002e2a:	0029      	movs	r1, r5
 8002e2c:	f7fd fa0e 	bl	800024c <__aeabi_dcmplt>
 8002e30:	1e03      	subs	r3, r0, #0
 8002e32:	d001      	beq.n	8002e38 <Relay_regulating+0x48>
				relay_on();
 8002e34:	f000 f82c 	bl	8002e90 <relay_on>
			if(temperatures.curr_temperature > temperatures.aim_temperature)
 8002e38:	4b13      	ldr	r3, [pc, #76]	; (8002e88 <Relay_regulating+0x98>)
 8002e3a:	681c      	ldr	r4, [r3, #0]
 8002e3c:	685d      	ldr	r5, [r3, #4]
 8002e3e:	4b12      	ldr	r3, [pc, #72]	; (8002e88 <Relay_regulating+0x98>)
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	0018      	movs	r0, r3
 8002e44:	f7fe f932 	bl	80010ac <__aeabi_i2d>
 8002e48:	0002      	movs	r2, r0
 8002e4a:	000b      	movs	r3, r1
 8002e4c:	0020      	movs	r0, r4
 8002e4e:	0029      	movs	r1, r5
 8002e50:	f7fd fa10 	bl	8000274 <__aeabi_dcmpgt>
 8002e54:	1e03      	subs	r3, r0, #0
 8002e56:	d100      	bne.n	8002e5a <Relay_regulating+0x6a>
				relay_off();
			break;
 8002e58:	e00e      	b.n	8002e78 <Relay_regulating+0x88>
				relay_off();
 8002e5a:	f000 f827 	bl	8002eac <relay_off>
			break;
 8002e5e:	e00b      	b.n	8002e78 <Relay_regulating+0x88>
		case HEATING_DURING_TIME:
			TIM6->CR1 |= TIM_CR1_CEN;
 8002e60:	4b0a      	ldr	r3, [pc, #40]	; (8002e8c <Relay_regulating+0x9c>)
 8002e62:	4a0a      	ldr	r2, [pc, #40]	; (8002e8c <Relay_regulating+0x9c>)
 8002e64:	6812      	ldr	r2, [r2, #0]
 8002e66:	2101      	movs	r1, #1
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	601a      	str	r2, [r3, #0]
			relay_on();
 8002e6c:	f000 f810 	bl	8002e90 <relay_on>
			break;
 8002e70:	e002      	b.n	8002e78 <Relay_regulating+0x88>
		return;
 8002e72:	46c0      	nop			; (mov r8, r8)
 8002e74:	e000      	b.n	8002e78 <Relay_regulating+0x88>
		case COOLING:
			break;
		case COOLING_DURING_TIME:
			break;
 8002e76:	46c0      	nop			; (mov r8, r8)
	}
}
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bdb0      	pop	{r4, r5, r7, pc}
 8002e7c:	20000090 	.word	0x20000090
 8002e80:	20000091 	.word	0x20000091
 8002e84:	080037f8 	.word	0x080037f8
 8002e88:	200000e0 	.word	0x200000e0
 8002e8c:	40001000 	.word	0x40001000

08002e90 <relay_on>:

void relay_on() {
 8002e90:	b580      	push	{r7, lr}
 8002e92:	af00      	add	r7, sp, #0
	GPIOB->ODR |= GPIO_ODR_7;
 8002e94:	4b04      	ldr	r3, [pc, #16]	; (8002ea8 <relay_on+0x18>)
 8002e96:	4a04      	ldr	r2, [pc, #16]	; (8002ea8 <relay_on+0x18>)
 8002e98:	6952      	ldr	r2, [r2, #20]
 8002e9a:	2180      	movs	r1, #128	; 0x80
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	615a      	str	r2, [r3, #20]
}
 8002ea0:	46c0      	nop			; (mov r8, r8)
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	46c0      	nop			; (mov r8, r8)
 8002ea8:	48000400 	.word	0x48000400

08002eac <relay_off>:

void relay_off() {
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
	GPIOB->ODR &= ~GPIO_ODR_7;
 8002eb0:	4b04      	ldr	r3, [pc, #16]	; (8002ec4 <relay_off+0x18>)
 8002eb2:	4a04      	ldr	r2, [pc, #16]	; (8002ec4 <relay_off+0x18>)
 8002eb4:	6952      	ldr	r2, [r2, #20]
 8002eb6:	2180      	movs	r1, #128	; 0x80
 8002eb8:	438a      	bics	r2, r1
 8002eba:	615a      	str	r2, [r3, #20]
}
 8002ebc:	46c0      	nop			; (mov r8, r8)
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	46c0      	nop			; (mov r8, r8)
 8002ec4:	48000400 	.word	0x48000400

08002ec8 <init_GPIO>:

void init_GPIO() {
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 8002ecc:	4b0c      	ldr	r3, [pc, #48]	; (8002f00 <init_GPIO+0x38>)
 8002ece:	4a0c      	ldr	r2, [pc, #48]	; (8002f00 <init_GPIO+0x38>)
 8002ed0:	6952      	ldr	r2, [r2, #20]
 8002ed2:	2180      	movs	r1, #128	; 0x80
 8002ed4:	02c9      	lsls	r1, r1, #11
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	615a      	str	r2, [r3, #20]
	GPIOB->MODER |= GPIO_MODER_MODER7_0;
 8002eda:	4b0a      	ldr	r3, [pc, #40]	; (8002f04 <init_GPIO+0x3c>)
 8002edc:	4a09      	ldr	r2, [pc, #36]	; (8002f04 <init_GPIO+0x3c>)
 8002ede:	6812      	ldr	r2, [r2, #0]
 8002ee0:	2180      	movs	r1, #128	; 0x80
 8002ee2:	01c9      	lsls	r1, r1, #7
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	601a      	str	r2, [r3, #0]
	//GPIOB->OTYPER |= GPIO_OTYPER_OT_7;
	//GPIOB->PUPDR |= GPIO_PUPDR_PUPDR7_0;
	GPIOB->ODR &= ~GPIO_ODR_7;
 8002ee8:	4b06      	ldr	r3, [pc, #24]	; (8002f04 <init_GPIO+0x3c>)
 8002eea:	4a06      	ldr	r2, [pc, #24]	; (8002f04 <init_GPIO+0x3c>)
 8002eec:	6952      	ldr	r2, [r2, #20]
 8002eee:	2180      	movs	r1, #128	; 0x80
 8002ef0:	438a      	bics	r2, r1
 8002ef2:	615a      	str	r2, [r3, #20]

	init_TIM6_for_Regulate_Time();
 8002ef4:	f000 f808 	bl	8002f08 <init_TIM6_for_Regulate_Time>
}
 8002ef8:	46c0      	nop			; (mov r8, r8)
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	46c0      	nop			; (mov r8, r8)
 8002f00:	40021000 	.word	0x40021000
 8002f04:	48000400 	.word	0x48000400

08002f08 <init_TIM6_for_Regulate_Time>:

void init_TIM6_for_Regulate_Time() {
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM6EN;
 8002f0c:	4b11      	ldr	r3, [pc, #68]	; (8002f54 <init_TIM6_for_Regulate_Time+0x4c>)
 8002f0e:	4a11      	ldr	r2, [pc, #68]	; (8002f54 <init_TIM6_for_Regulate_Time+0x4c>)
 8002f10:	69d2      	ldr	r2, [r2, #28]
 8002f12:	2110      	movs	r1, #16
 8002f14:	430a      	orrs	r2, r1
 8002f16:	61da      	str	r2, [r3, #28]

	TIM6->PSC = 8000 * FREQ_MULTIPLIER_COEF;
 8002f18:	4b0f      	ldr	r3, [pc, #60]	; (8002f58 <init_TIM6_for_Regulate_Time+0x50>)
 8002f1a:	4a10      	ldr	r2, [pc, #64]	; (8002f5c <init_TIM6_for_Regulate_Time+0x54>)
 8002f1c:	629a      	str	r2, [r3, #40]	; 0x28
	TIM6->ARR = 1000;
 8002f1e:	4b0e      	ldr	r3, [pc, #56]	; (8002f58 <init_TIM6_for_Regulate_Time+0x50>)
 8002f20:	22fa      	movs	r2, #250	; 0xfa
 8002f22:	0092      	lsls	r2, r2, #2
 8002f24:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM6->DIER |= TIM_DIER_UIE;
 8002f26:	4b0c      	ldr	r3, [pc, #48]	; (8002f58 <init_TIM6_for_Regulate_Time+0x50>)
 8002f28:	4a0b      	ldr	r2, [pc, #44]	; (8002f58 <init_TIM6_for_Regulate_Time+0x50>)
 8002f2a:	68d2      	ldr	r2, [r2, #12]
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002f32:	2011      	movs	r0, #17
 8002f34:	f7ff feb4 	bl	8002ca0 <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM6_DAC_IRQn, 1);
 8002f38:	2101      	movs	r1, #1
 8002f3a:	2011      	movs	r0, #17
 8002f3c:	f7ff fec6 	bl	8002ccc <NVIC_SetPriority>

	TIM6->CR1 |= TIM_CR1_CEN;
 8002f40:	4b05      	ldr	r3, [pc, #20]	; (8002f58 <init_TIM6_for_Regulate_Time+0x50>)
 8002f42:	4a05      	ldr	r2, [pc, #20]	; (8002f58 <init_TIM6_for_Regulate_Time+0x50>)
 8002f44:	6812      	ldr	r2, [r2, #0]
 8002f46:	2101      	movs	r1, #1
 8002f48:	430a      	orrs	r2, r1
 8002f4a:	601a      	str	r2, [r3, #0]
}
 8002f4c:	46c0      	nop			; (mov r8, r8)
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	46c0      	nop			; (mov r8, r8)
 8002f54:	40021000 	.word	0x40021000
 8002f58:	40001000 	.word	0x40001000
 8002f5c:	00009c40 	.word	0x00009c40

08002f60 <main>:

#include "manage_program.h"


int main(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	af00      	add	r7, sp, #0
	init_periphery();
 8002f64:	f000 f808 	bl	8002f78 <init_periphery>

	while (1)
	{
		check_UART_cmd();
 8002f68:	f000 f86c 	bl	8003044 <check_UART_cmd>
		process_cmd();
 8002f6c:	f000 f828 	bl	8002fc0 <process_cmd>
		Relay_regulating();
 8002f70:	f7ff ff3e 	bl	8002df0 <Relay_regulating>
		check_UART_cmd();
 8002f74:	e7f8      	b.n	8002f68 <main+0x8>
	...

08002f78 <init_periphery>:
 *      Author: denlo
 */

#include "manage_program.h"

void init_periphery() {
 8002f78:	b5b0      	push	{r4, r5, r7, lr}
 8002f7a:	af00      	add	r7, sp, #0
	//	Write_data_to_flash(PAGE60_FOR_0_1_2_3, &mat_for_symbol1[0], 1024);
	//	Write_data_to_flash(PAGE61_FOR_4_5_6_7, &mat_for_symbol2[0], 1024);
	//	Write_data_to_flash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol3[0], 1024);
	//	Write_data_to_flash(PAGE63_FOR_DOT_MINUS, &mat_for_symbol4[0], 256);

	init_clock();
 8002f7c:	f000 f8fe 	bl	800317c <init_clock>
	init_GPIO();
 8002f80:	f7ff ffa2 	bl	8002ec8 <init_GPIO>
	init_ds();
 8002f84:	f7ff fca0 	bl	80028c8 <init_ds>
	TFT_init();
 8002f88:	f7ff f816 	bl	8001fb8 <TFT_init>
	TFT_reset_temperature();
 8002f8c:	f7fe ffee 	bl	8001f6c <TFT_reset_temperature>
	init_USART();
 8002f90:	f7ff fb60 	bl	8002654 <init_USART>
	display_temperature(temperatures.curr_temperature, CURRENT_TEMP);
 8002f94:	4b09      	ldr	r3, [pc, #36]	; (8002fbc <init_periphery+0x44>)
 8002f96:	685c      	ldr	r4, [r3, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	0018      	movs	r0, r3
 8002f9e:	0021      	movs	r1, r4
 8002fa0:	f7fe fb84 	bl	80016ac <display_temperature>
	display_temperature(temperatures.curr_temperature, AIM_TEMP);
 8002fa4:	4b05      	ldr	r3, [pc, #20]	; (8002fbc <init_periphery+0x44>)
 8002fa6:	685c      	ldr	r4, [r3, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	2201      	movs	r2, #1
 8002fac:	0018      	movs	r0, r3
 8002fae:	0021      	movs	r1, r4
 8002fb0:	f7fe fb7c 	bl	80016ac <display_temperature>
}
 8002fb4:	46c0      	nop			; (mov r8, r8)
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bdb0      	pop	{r4, r5, r7, pc}
 8002fba:	46c0      	nop			; (mov r8, r8)
 8002fbc:	200000e0 	.word	0x200000e0

08002fc0 <process_cmd>:

void process_cmd() {
 8002fc0:	b5b0      	push	{r4, r5, r7, lr}
 8002fc2:	af00      	add	r7, sp, #0
	switch(program_task) {
 8002fc4:	4b1b      	ldr	r3, [pc, #108]	; (8003034 <process_cmd+0x74>)
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	2b03      	cmp	r3, #3
 8002fca:	d00a      	beq.n	8002fe2 <process_cmd+0x22>
 8002fcc:	2b04      	cmp	r3, #4
 8002fce:	d00e      	beq.n	8002fee <process_cmd+0x2e>
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d000      	beq.n	8002fd6 <process_cmd+0x16>
			DMA1_Channel4->CCR |= DMA_CCR_EN;
			while(DMA1_Channel4->CCR & DMA_CCR_EN);
			program_task = START;
			break;
	}
};
 8002fd4:	e02b      	b.n	800302e <process_cmd+0x6e>
			temperature_measurment_start();
 8002fd6:	f7ff fe05 	bl	8002be4 <temperature_measurment_start>
			program_task = TEMPERATURE_CONVERTING;
 8002fda:	4b16      	ldr	r3, [pc, #88]	; (8003034 <process_cmd+0x74>)
 8002fdc:	2202      	movs	r2, #2
 8002fde:	701a      	strb	r2, [r3, #0]
			break;
 8002fe0:	e025      	b.n	800302e <process_cmd+0x6e>
			temprepature_measurment_read();
 8002fe2:	f7ff fe11 	bl	8002c08 <temprepature_measurment_read>
			program_task = TEMPERATURE_DISPLAYING;
 8002fe6:	4b13      	ldr	r3, [pc, #76]	; (8003034 <process_cmd+0x74>)
 8002fe8:	2204      	movs	r2, #4
 8002fea:	701a      	strb	r2, [r3, #0]
			break;
 8002fec:	e01f      	b.n	800302e <process_cmd+0x6e>
			display_temperature(temperatures.curr_temperature, CURRENT_TEMP);
 8002fee:	4b12      	ldr	r3, [pc, #72]	; (8003038 <process_cmd+0x78>)
 8002ff0:	685c      	ldr	r4, [r3, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	0018      	movs	r0, r3
 8002ff8:	0021      	movs	r1, r4
 8002ffa:	f7fe fb57 	bl	80016ac <display_temperature>
			DMA1_Channel4->CMAR = (uint32_t)(&symbol_distribution.char_output[0]);
 8002ffe:	4b0f      	ldr	r3, [pc, #60]	; (800303c <process_cmd+0x7c>)
 8003000:	4a0f      	ldr	r2, [pc, #60]	; (8003040 <process_cmd+0x80>)
 8003002:	60da      	str	r2, [r3, #12]
			DMA1_Channel4->CNDTR = symbol_distribution.amout_of_symbols - 1;
 8003004:	4b0d      	ldr	r3, [pc, #52]	; (800303c <process_cmd+0x7c>)
 8003006:	4a0e      	ldr	r2, [pc, #56]	; (8003040 <process_cmd+0x80>)
 8003008:	7b92      	ldrb	r2, [r2, #14]
 800300a:	3a01      	subs	r2, #1
 800300c:	605a      	str	r2, [r3, #4]
			DMA1_Channel4->CCR |= DMA_CCR_EN;
 800300e:	4b0b      	ldr	r3, [pc, #44]	; (800303c <process_cmd+0x7c>)
 8003010:	4a0a      	ldr	r2, [pc, #40]	; (800303c <process_cmd+0x7c>)
 8003012:	6812      	ldr	r2, [r2, #0]
 8003014:	2101      	movs	r1, #1
 8003016:	430a      	orrs	r2, r1
 8003018:	601a      	str	r2, [r3, #0]
			while(DMA1_Channel4->CCR & DMA_CCR_EN);
 800301a:	46c0      	nop			; (mov r8, r8)
 800301c:	4b07      	ldr	r3, [pc, #28]	; (800303c <process_cmd+0x7c>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2201      	movs	r2, #1
 8003022:	4013      	ands	r3, r2
 8003024:	d1fa      	bne.n	800301c <process_cmd+0x5c>
			program_task = START;
 8003026:	4b03      	ldr	r3, [pc, #12]	; (8003034 <process_cmd+0x74>)
 8003028:	2201      	movs	r2, #1
 800302a:	701a      	strb	r2, [r3, #0]
			break;
 800302c:	46c0      	nop			; (mov r8, r8)
};
 800302e:	46c0      	nop			; (mov r8, r8)
 8003030:	46bd      	mov	sp, r7
 8003032:	bdb0      	pop	{r4, r5, r7, pc}
 8003034:	20000090 	.word	0x20000090
 8003038:	200000e0 	.word	0x200000e0
 800303c:	40020044 	.word	0x40020044
 8003040:	20000d30 	.word	0x20000d30

08003044 <check_UART_cmd>:

void check_UART_cmd() {
 8003044:	b590      	push	{r4, r7, lr}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
	switch(UART_rx_buf[0]) {
 800304a:	4b46      	ldr	r3, [pc, #280]	; (8003164 <check_UART_cmd+0x120>)
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	2b11      	cmp	r3, #17
 8003050:	d011      	beq.n	8003076 <check_UART_cmd+0x32>
 8003052:	dc02      	bgt.n	800305a <check_UART_cmd+0x16>
 8003054:	2b10      	cmp	r3, #16
 8003056:	d005      	beq.n	8003064 <check_UART_cmd+0x20>
			//amount of second
			TIM6->ARR = UART_rx_buf[1] * 1000;
			UART_rx_buf[0] = 0;
			break;
	}
}
 8003058:	e080      	b.n	800315c <check_UART_cmd+0x118>
	switch(UART_rx_buf[0]) {
 800305a:	2b25      	cmp	r3, #37	; 0x25
 800305c:	d021      	beq.n	80030a2 <check_UART_cmd+0x5e>
 800305e:	2b31      	cmp	r3, #49	; 0x31
 8003060:	d06d      	beq.n	800313e <check_UART_cmd+0xfa>
}
 8003062:	e07b      	b.n	800315c <check_UART_cmd+0x118>
			program_task = TURN_OFF;
 8003064:	4b40      	ldr	r3, [pc, #256]	; (8003168 <check_UART_cmd+0x124>)
 8003066:	2200      	movs	r2, #0
 8003068:	701a      	strb	r2, [r3, #0]
			TFT_reset_temperature();
 800306a:	f7fe ff7f 	bl	8001f6c <TFT_reset_temperature>
			UART_rx_buf[0] = 0;
 800306e:	4b3d      	ldr	r3, [pc, #244]	; (8003164 <check_UART_cmd+0x120>)
 8003070:	2200      	movs	r2, #0
 8003072:	701a      	strb	r2, [r3, #0]
			break;
 8003074:	e072      	b.n	800315c <check_UART_cmd+0x118>
			program_task = START;
 8003076:	4b3c      	ldr	r3, [pc, #240]	; (8003168 <check_UART_cmd+0x124>)
 8003078:	2201      	movs	r2, #1
 800307a:	701a      	strb	r2, [r3, #0]
			regulate_status = WAITING;
 800307c:	4b3b      	ldr	r3, [pc, #236]	; (800316c <check_UART_cmd+0x128>)
 800307e:	2200      	movs	r2, #0
 8003080:	701a      	strb	r2, [r3, #0]
			display_temperature(temperatures.aim_temperature, AIM_TEMP);
 8003082:	4b3b      	ldr	r3, [pc, #236]	; (8003170 <check_UART_cmd+0x12c>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	0018      	movs	r0, r3
 8003088:	f7fe f810 	bl	80010ac <__aeabi_i2d>
 800308c:	0003      	movs	r3, r0
 800308e:	000c      	movs	r4, r1
 8003090:	2201      	movs	r2, #1
 8003092:	0018      	movs	r0, r3
 8003094:	0021      	movs	r1, r4
 8003096:	f7fe fb09 	bl	80016ac <display_temperature>
			UART_rx_buf[0] = 0;
 800309a:	4b32      	ldr	r3, [pc, #200]	; (8003164 <check_UART_cmd+0x120>)
 800309c:	2200      	movs	r2, #0
 800309e:	701a      	strb	r2, [r3, #0]
			break;
 80030a0:	e05c      	b.n	800315c <check_UART_cmd+0x118>
			for(int i = 0; i < 1000; i++);
 80030a2:	2300      	movs	r3, #0
 80030a4:	607b      	str	r3, [r7, #4]
 80030a6:	e002      	b.n	80030ae <check_UART_cmd+0x6a>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	3301      	adds	r3, #1
 80030ac:	607b      	str	r3, [r7, #4]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a30      	ldr	r2, [pc, #192]	; (8003174 <check_UART_cmd+0x130>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	ddf8      	ble.n	80030a8 <check_UART_cmd+0x64>
			temperatures.aim_temperature = UART_rx_buf[1];
 80030b6:	4b2b      	ldr	r3, [pc, #172]	; (8003164 <check_UART_cmd+0x120>)
 80030b8:	785b      	ldrb	r3, [r3, #1]
 80030ba:	001a      	movs	r2, r3
 80030bc:	4b2c      	ldr	r3, [pc, #176]	; (8003170 <check_UART_cmd+0x12c>)
 80030be:	609a      	str	r2, [r3, #8]
			if(temperatures.aim_temperature > 120)
 80030c0:	4b2b      	ldr	r3, [pc, #172]	; (8003170 <check_UART_cmd+0x12c>)
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	2b78      	cmp	r3, #120	; 0x78
 80030c6:	dd05      	ble.n	80030d4 <check_UART_cmd+0x90>
				temperatures.aim_temperature = temperatures.aim_temperature - 256;
 80030c8:	4b29      	ldr	r3, [pc, #164]	; (8003170 <check_UART_cmd+0x12c>)
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	1e5a      	subs	r2, r3, #1
 80030ce:	3aff      	subs	r2, #255	; 0xff
 80030d0:	4b27      	ldr	r3, [pc, #156]	; (8003170 <check_UART_cmd+0x12c>)
 80030d2:	609a      	str	r2, [r3, #8]
			display_temperature(temperatures.aim_temperature, AIM_TEMP);
 80030d4:	4b26      	ldr	r3, [pc, #152]	; (8003170 <check_UART_cmd+0x12c>)
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	0018      	movs	r0, r3
 80030da:	f7fd ffe7 	bl	80010ac <__aeabi_i2d>
 80030de:	0003      	movs	r3, r0
 80030e0:	000c      	movs	r4, r1
 80030e2:	2201      	movs	r2, #1
 80030e4:	0018      	movs	r0, r3
 80030e6:	0021      	movs	r1, r4
 80030e8:	f7fe fae0 	bl	80016ac <display_temperature>
			if(temperatures.aim_temperature > temperatures.curr_temperature)
 80030ec:	4b20      	ldr	r3, [pc, #128]	; (8003170 <check_UART_cmd+0x12c>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	0018      	movs	r0, r3
 80030f2:	f7fd ffdb 	bl	80010ac <__aeabi_i2d>
 80030f6:	4b1e      	ldr	r3, [pc, #120]	; (8003170 <check_UART_cmd+0x12c>)
 80030f8:	685c      	ldr	r4, [r3, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	001a      	movs	r2, r3
 80030fe:	0023      	movs	r3, r4
 8003100:	f7fd f8b8 	bl	8000274 <__aeabi_dcmpgt>
 8003104:	1e03      	subs	r3, r0, #0
 8003106:	d002      	beq.n	800310e <check_UART_cmd+0xca>
				regulate_status = HEATING;
 8003108:	4b18      	ldr	r3, [pc, #96]	; (800316c <check_UART_cmd+0x128>)
 800310a:	2201      	movs	r2, #1
 800310c:	701a      	strb	r2, [r3, #0]
			if(temperatures.aim_temperature > temperatures.curr_temperature)
 800310e:	4b18      	ldr	r3, [pc, #96]	; (8003170 <check_UART_cmd+0x12c>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	0018      	movs	r0, r3
 8003114:	f7fd ffca 	bl	80010ac <__aeabi_i2d>
 8003118:	4b15      	ldr	r3, [pc, #84]	; (8003170 <check_UART_cmd+0x12c>)
 800311a:	685c      	ldr	r4, [r3, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	001a      	movs	r2, r3
 8003120:	0023      	movs	r3, r4
 8003122:	f7fd f8a7 	bl	8000274 <__aeabi_dcmpgt>
 8003126:	1e03      	subs	r3, r0, #0
 8003128:	d002      	beq.n	8003130 <check_UART_cmd+0xec>
				regulate_status = COOLING;
 800312a:	4b10      	ldr	r3, [pc, #64]	; (800316c <check_UART_cmd+0x128>)
 800312c:	2203      	movs	r2, #3
 800312e:	701a      	strb	r2, [r3, #0]
			UART_rx_buf[0] = 0;
 8003130:	4b0c      	ldr	r3, [pc, #48]	; (8003164 <check_UART_cmd+0x120>)
 8003132:	2200      	movs	r2, #0
 8003134:	701a      	strb	r2, [r3, #0]
			UART_rx_buf[1] = 0;
 8003136:	4b0b      	ldr	r3, [pc, #44]	; (8003164 <check_UART_cmd+0x120>)
 8003138:	2200      	movs	r2, #0
 800313a:	705a      	strb	r2, [r3, #1]
			break;
 800313c:	e00e      	b.n	800315c <check_UART_cmd+0x118>
			regulate_status = HEATING_DURING_TIME;
 800313e:	4b0b      	ldr	r3, [pc, #44]	; (800316c <check_UART_cmd+0x128>)
 8003140:	2202      	movs	r2, #2
 8003142:	701a      	strb	r2, [r3, #0]
			TIM6->ARR = UART_rx_buf[1] * 1000;
 8003144:	4b0c      	ldr	r3, [pc, #48]	; (8003178 <check_UART_cmd+0x134>)
 8003146:	4a07      	ldr	r2, [pc, #28]	; (8003164 <check_UART_cmd+0x120>)
 8003148:	7852      	ldrb	r2, [r2, #1]
 800314a:	0011      	movs	r1, r2
 800314c:	22fa      	movs	r2, #250	; 0xfa
 800314e:	0092      	lsls	r2, r2, #2
 8003150:	434a      	muls	r2, r1
 8003152:	62da      	str	r2, [r3, #44]	; 0x2c
			UART_rx_buf[0] = 0;
 8003154:	4b03      	ldr	r3, [pc, #12]	; (8003164 <check_UART_cmd+0x120>)
 8003156:	2200      	movs	r2, #0
 8003158:	701a      	strb	r2, [r3, #0]
			break;
 800315a:	46c0      	nop			; (mov r8, r8)
}
 800315c:	46c0      	nop			; (mov r8, r8)
 800315e:	46bd      	mov	sp, r7
 8003160:	b003      	add	sp, #12
 8003162:	bd90      	pop	{r4, r7, pc}
 8003164:	200000d8 	.word	0x200000d8
 8003168:	20000090 	.word	0x20000090
 800316c:	20000091 	.word	0x20000091
 8003170:	200000e0 	.word	0x200000e0
 8003174:	000003e7 	.word	0x000003e7
 8003178:	40001000 	.word	0x40001000

0800317c <init_clock>:

void init_clock() {
 800317c:	b580      	push	{r7, lr}
 800317e:	af00      	add	r7, sp, #0
	//if PLL is SYSCLK
	if( (RCC->CFGR & RCC_CFGR_SWS) == RCC_CFGR_SWS_PLL) {
 8003180:	4b25      	ldr	r3, [pc, #148]	; (8003218 <init_clock+0x9c>)
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	220c      	movs	r2, #12
 8003186:	4013      	ands	r3, r2
 8003188:	2b08      	cmp	r3, #8
 800318a:	d10b      	bne.n	80031a4 <init_clock+0x28>
		//switch on HSI
		RCC->CFGR &= ~RCC_CFGR_SW;
 800318c:	4b22      	ldr	r3, [pc, #136]	; (8003218 <init_clock+0x9c>)
 800318e:	4a22      	ldr	r2, [pc, #136]	; (8003218 <init_clock+0x9c>)
 8003190:	6852      	ldr	r2, [r2, #4]
 8003192:	2103      	movs	r1, #3
 8003194:	438a      	bics	r2, r1
 8003196:	605a      	str	r2, [r3, #4]
		//wait until HSI isn't SYSCLK
		while( (RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI);
 8003198:	46c0      	nop			; (mov r8, r8)
 800319a:	4b1f      	ldr	r3, [pc, #124]	; (8003218 <init_clock+0x9c>)
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	220c      	movs	r2, #12
 80031a0:	4013      	ands	r3, r2
 80031a2:	d1fa      	bne.n	800319a <init_clock+0x1e>
	}

	//1.Disable the PLL by setting PLLON to 0.
	RCC->CR &= ~RCC_CR_PLLON;
 80031a4:	4b1c      	ldr	r3, [pc, #112]	; (8003218 <init_clock+0x9c>)
 80031a6:	4a1c      	ldr	r2, [pc, #112]	; (8003218 <init_clock+0x9c>)
 80031a8:	6812      	ldr	r2, [r2, #0]
 80031aa:	491c      	ldr	r1, [pc, #112]	; (800321c <init_clock+0xa0>)
 80031ac:	400a      	ands	r2, r1
 80031ae:	601a      	str	r2, [r3, #0]
	//2. Wait until PLLRDY is cleared. The PLL is now fully stopped.
	while( (RCC->CR & RCC_CR_PLLRDY) != 0 );
 80031b0:	46c0      	nop			; (mov r8, r8)
 80031b2:	4b19      	ldr	r3, [pc, #100]	; (8003218 <init_clock+0x9c>)
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	2380      	movs	r3, #128	; 0x80
 80031b8:	049b      	lsls	r3, r3, #18
 80031ba:	4013      	ands	r3, r2
 80031bc:	d1f9      	bne.n	80031b2 <init_clock+0x36>
	//3. Change the desired parameter
	RCC->CFGR = ( RCC->CFGR & (~RCC_CFGR_PLLMUL) ) | RCC_CFGR_PLLMUL10;
 80031be:	4b16      	ldr	r3, [pc, #88]	; (8003218 <init_clock+0x9c>)
 80031c0:	4a15      	ldr	r2, [pc, #84]	; (8003218 <init_clock+0x9c>)
 80031c2:	6852      	ldr	r2, [r2, #4]
 80031c4:	4916      	ldr	r1, [pc, #88]	; (8003220 <init_clock+0xa4>)
 80031c6:	400a      	ands	r2, r1
 80031c8:	2180      	movs	r1, #128	; 0x80
 80031ca:	0389      	lsls	r1, r1, #14
 80031cc:	430a      	orrs	r2, r1
 80031ce:	605a      	str	r2, [r3, #4]
	//4. Enable the PLL again by setting PLLON to 1.
	RCC->CR |= RCC_CR_PLLON;
 80031d0:	4b11      	ldr	r3, [pc, #68]	; (8003218 <init_clock+0x9c>)
 80031d2:	4a11      	ldr	r2, [pc, #68]	; (8003218 <init_clock+0x9c>)
 80031d4:	6812      	ldr	r2, [r2, #0]
 80031d6:	2180      	movs	r1, #128	; 0x80
 80031d8:	0449      	lsls	r1, r1, #17
 80031da:	430a      	orrs	r2, r1
 80031dc:	601a      	str	r2, [r3, #0]
	//5. Wait until PLLRDY is set.
	while( (RCC->CR & RCC_CR_PLLRDY) != RCC_CR_PLLRDY);
 80031de:	46c0      	nop			; (mov r8, r8)
 80031e0:	4b0d      	ldr	r3, [pc, #52]	; (8003218 <init_clock+0x9c>)
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	2380      	movs	r3, #128	; 0x80
 80031e6:	049b      	lsls	r3, r3, #18
 80031e8:	401a      	ands	r2, r3
 80031ea:	2380      	movs	r3, #128	; 0x80
 80031ec:	049b      	lsls	r3, r3, #18
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d1f6      	bne.n	80031e0 <init_clock+0x64>

	//switch on PLL as SYSCLK
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 80031f2:	4b09      	ldr	r3, [pc, #36]	; (8003218 <init_clock+0x9c>)
 80031f4:	4a08      	ldr	r2, [pc, #32]	; (8003218 <init_clock+0x9c>)
 80031f6:	6852      	ldr	r2, [r2, #4]
 80031f8:	2102      	movs	r1, #2
 80031fa:	430a      	orrs	r2, r1
 80031fc:	605a      	str	r2, [r3, #4]
	//wait until PLL isn't SYSCLK
	while( (RCC->CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 80031fe:	46c0      	nop			; (mov r8, r8)
 8003200:	4b05      	ldr	r3, [pc, #20]	; (8003218 <init_clock+0x9c>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	2208      	movs	r2, #8
 8003206:	4013      	ands	r3, r2
 8003208:	2b08      	cmp	r3, #8
 800320a:	d1f9      	bne.n	8003200 <init_clock+0x84>
	SystemCoreClockUpdate();
 800320c:	f000 f878 	bl	8003300 <SystemCoreClockUpdate>
}
 8003210:	46c0      	nop			; (mov r8, r8)
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	46c0      	nop			; (mov r8, r8)
 8003218:	40021000 	.word	0x40021000
 800321c:	feffffff 	.word	0xfeffffff
 8003220:	ffc3ffff 	.word	0xffc3ffff

08003224 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003224:	480d      	ldr	r0, [pc, #52]	; (800325c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003226:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003228:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800322a:	e003      	b.n	8003234 <LoopCopyDataInit>

0800322c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800322c:	4b0c      	ldr	r3, [pc, #48]	; (8003260 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 800322e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003230:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003232:	3104      	adds	r1, #4

08003234 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003234:	480b      	ldr	r0, [pc, #44]	; (8003264 <LoopForever+0xa>)
  ldr r3, =_edata
 8003236:	4b0c      	ldr	r3, [pc, #48]	; (8003268 <LoopForever+0xe>)
  adds r2, r0, r1
 8003238:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800323a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800323c:	d3f6      	bcc.n	800322c <CopyDataInit>
  ldr r2, =_sbss
 800323e:	4a0b      	ldr	r2, [pc, #44]	; (800326c <LoopForever+0x12>)
  b LoopFillZerobss
 8003240:	e002      	b.n	8003248 <LoopFillZerobss>

08003242 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003242:	2300      	movs	r3, #0
  str  r3, [r2]
 8003244:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003246:	3204      	adds	r2, #4

08003248 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8003248:	4b09      	ldr	r3, [pc, #36]	; (8003270 <LoopForever+0x16>)
  cmp r2, r3
 800324a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800324c:	d3f9      	bcc.n	8003242 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800324e:	f000 f813 	bl	8003278 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003252:	f000 f8c1 	bl	80033d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003256:	f7ff fe83 	bl	8002f60 <main>

0800325a <LoopForever>:

LoopForever:
    b LoopForever
 800325a:	e7fe      	b.n	800325a <LoopForever>
  ldr   r0, =_estack
 800325c:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 8003260:	08003840 	.word	0x08003840
  ldr r0, =_sdata
 8003264:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003268:	2000006c 	.word	0x2000006c
  ldr r2, =_sbss
 800326c:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8003270:	20000d4c 	.word	0x20000d4c

08003274 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003274:	e7fe      	b.n	8003274 <ADC1_COMP_IRQHandler>
	...

08003278 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 800327c:	4b1a      	ldr	r3, [pc, #104]	; (80032e8 <SystemInit+0x70>)
 800327e:	4a1a      	ldr	r2, [pc, #104]	; (80032e8 <SystemInit+0x70>)
 8003280:	6812      	ldr	r2, [r2, #0]
 8003282:	2101      	movs	r1, #1
 8003284:	430a      	orrs	r2, r1
 8003286:	601a      	str	r2, [r3, #0]

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8003288:	4b17      	ldr	r3, [pc, #92]	; (80032e8 <SystemInit+0x70>)
 800328a:	4a17      	ldr	r2, [pc, #92]	; (80032e8 <SystemInit+0x70>)
 800328c:	6852      	ldr	r2, [r2, #4]
 800328e:	4917      	ldr	r1, [pc, #92]	; (80032ec <SystemInit+0x74>)
 8003290:	400a      	ands	r2, r1
 8003292:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8003294:	4b14      	ldr	r3, [pc, #80]	; (80032e8 <SystemInit+0x70>)
 8003296:	4a14      	ldr	r2, [pc, #80]	; (80032e8 <SystemInit+0x70>)
 8003298:	6812      	ldr	r2, [r2, #0]
 800329a:	4915      	ldr	r1, [pc, #84]	; (80032f0 <SystemInit+0x78>)
 800329c:	400a      	ands	r2, r1
 800329e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80032a0:	4b11      	ldr	r3, [pc, #68]	; (80032e8 <SystemInit+0x70>)
 80032a2:	4a11      	ldr	r2, [pc, #68]	; (80032e8 <SystemInit+0x70>)
 80032a4:	6812      	ldr	r2, [r2, #0]
 80032a6:	4913      	ldr	r1, [pc, #76]	; (80032f4 <SystemInit+0x7c>)
 80032a8:	400a      	ands	r2, r1
 80032aa:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80032ac:	4b0e      	ldr	r3, [pc, #56]	; (80032e8 <SystemInit+0x70>)
 80032ae:	4a0e      	ldr	r2, [pc, #56]	; (80032e8 <SystemInit+0x70>)
 80032b0:	6852      	ldr	r2, [r2, #4]
 80032b2:	4911      	ldr	r1, [pc, #68]	; (80032f8 <SystemInit+0x80>)
 80032b4:	400a      	ands	r2, r1
 80032b6:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80032b8:	4b0b      	ldr	r3, [pc, #44]	; (80032e8 <SystemInit+0x70>)
 80032ba:	4a0b      	ldr	r2, [pc, #44]	; (80032e8 <SystemInit+0x70>)
 80032bc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80032be:	210f      	movs	r1, #15
 80032c0:	438a      	bics	r2, r1
 80032c2:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 80032c4:	4b08      	ldr	r3, [pc, #32]	; (80032e8 <SystemInit+0x70>)
 80032c6:	4a08      	ldr	r2, [pc, #32]	; (80032e8 <SystemInit+0x70>)
 80032c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80032ca:	490c      	ldr	r1, [pc, #48]	; (80032fc <SystemInit+0x84>)
 80032cc:	400a      	ands	r2, r1
 80032ce:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 80032d0:	4b05      	ldr	r3, [pc, #20]	; (80032e8 <SystemInit+0x70>)
 80032d2:	4a05      	ldr	r2, [pc, #20]	; (80032e8 <SystemInit+0x70>)
 80032d4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80032d6:	2101      	movs	r1, #1
 80032d8:	438a      	bics	r2, r1
 80032da:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80032dc:	4b02      	ldr	r3, [pc, #8]	; (80032e8 <SystemInit+0x70>)
 80032de:	2200      	movs	r2, #0
 80032e0:	609a      	str	r2, [r3, #8]

}
 80032e2:	46c0      	nop			; (mov r8, r8)
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	40021000 	.word	0x40021000
 80032ec:	f8ffb80c 	.word	0xf8ffb80c
 80032f0:	fef6ffff 	.word	0xfef6ffff
 80032f4:	fffbffff 	.word	0xfffbffff
 80032f8:	ffc0ffff 	.word	0xffc0ffff
 80032fc:	fffffeac 	.word	0xfffffeac

08003300 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 8003306:	2300      	movs	r3, #0
 8003308:	60fb      	str	r3, [r7, #12]
 800330a:	2300      	movs	r3, #0
 800330c:	60bb      	str	r3, [r7, #8]
 800330e:	2300      	movs	r3, #0
 8003310:	607b      	str	r3, [r7, #4]
 8003312:	2300      	movs	r3, #0
 8003314:	603b      	str	r3, [r7, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003316:	4b2b      	ldr	r3, [pc, #172]	; (80033c4 <SystemCoreClockUpdate+0xc4>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	220c      	movs	r2, #12
 800331c:	4013      	ands	r3, r2
 800331e:	60fb      	str	r3, [r7, #12]

  switch (tmp)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2b04      	cmp	r3, #4
 8003324:	d007      	beq.n	8003336 <SystemCoreClockUpdate+0x36>
 8003326:	2b08      	cmp	r3, #8
 8003328:	d009      	beq.n	800333e <SystemCoreClockUpdate+0x3e>
 800332a:	2b00      	cmp	r3, #0
 800332c:	d133      	bne.n	8003396 <SystemCoreClockUpdate+0x96>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800332e:	4b26      	ldr	r3, [pc, #152]	; (80033c8 <SystemCoreClockUpdate+0xc8>)
 8003330:	4a26      	ldr	r2, [pc, #152]	; (80033cc <SystemCoreClockUpdate+0xcc>)
 8003332:	601a      	str	r2, [r3, #0]
      break;
 8003334:	e033      	b.n	800339e <SystemCoreClockUpdate+0x9e>
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8003336:	4b24      	ldr	r3, [pc, #144]	; (80033c8 <SystemCoreClockUpdate+0xc8>)
 8003338:	4a24      	ldr	r2, [pc, #144]	; (80033cc <SystemCoreClockUpdate+0xcc>)
 800333a:	601a      	str	r2, [r3, #0]
      break;
 800333c:	e02f      	b.n	800339e <SystemCoreClockUpdate+0x9e>
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 800333e:	4b21      	ldr	r3, [pc, #132]	; (80033c4 <SystemCoreClockUpdate+0xc4>)
 8003340:	685a      	ldr	r2, [r3, #4]
 8003342:	23f0      	movs	r3, #240	; 0xf0
 8003344:	039b      	lsls	r3, r3, #14
 8003346:	4013      	ands	r3, r2
 8003348:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800334a:	4b1e      	ldr	r3, [pc, #120]	; (80033c4 <SystemCoreClockUpdate+0xc4>)
 800334c:	685a      	ldr	r2, [r3, #4]
 800334e:	2380      	movs	r3, #128	; 0x80
 8003350:	025b      	lsls	r3, r3, #9
 8003352:	4013      	ands	r3, r2
 8003354:	607b      	str	r3, [r7, #4]
      pllmull = ( pllmull >> 18) + 2;
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	0c9b      	lsrs	r3, r3, #18
 800335a:	3302      	adds	r3, #2
 800335c:	60bb      	str	r3, [r7, #8]
      predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 800335e:	4b19      	ldr	r3, [pc, #100]	; (80033c4 <SystemCoreClockUpdate+0xc4>)
 8003360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003362:	220f      	movs	r2, #15
 8003364:	4013      	ands	r3, r2
 8003366:	3301      	adds	r3, #1
 8003368:	603b      	str	r3, [r7, #0]

      if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	2380      	movs	r3, #128	; 0x80
 800336e:	025b      	lsls	r3, r3, #9
 8003370:	429a      	cmp	r2, r3
 8003372:	d10a      	bne.n	800338a <SystemCoreClockUpdate+0x8a>
      {
        /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */
        SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 8003374:	6839      	ldr	r1, [r7, #0]
 8003376:	4815      	ldr	r0, [pc, #84]	; (80033cc <SystemCoreClockUpdate+0xcc>)
 8003378:	f7fc fec6 	bl	8000108 <__udivsi3>
 800337c:	0003      	movs	r3, r0
 800337e:	001a      	movs	r2, r3
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	435a      	muls	r2, r3
 8003384:	4b10      	ldr	r3, [pc, #64]	; (80033c8 <SystemCoreClockUpdate+0xc8>)
 8003386:	601a      	str	r2, [r3, #0]
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
#endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
          STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
          STM32F091xC || STM32F098xx || STM32F030xC */
      }
      break;
 8003388:	e009      	b.n	800339e <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	4a10      	ldr	r2, [pc, #64]	; (80033d0 <SystemCoreClockUpdate+0xd0>)
 800338e:	435a      	muls	r2, r3
 8003390:	4b0d      	ldr	r3, [pc, #52]	; (80033c8 <SystemCoreClockUpdate+0xc8>)
 8003392:	601a      	str	r2, [r3, #0]
      break;
 8003394:	e003      	b.n	800339e <SystemCoreClockUpdate+0x9e>
    default: /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8003396:	4b0c      	ldr	r3, [pc, #48]	; (80033c8 <SystemCoreClockUpdate+0xc8>)
 8003398:	4a0c      	ldr	r2, [pc, #48]	; (80033cc <SystemCoreClockUpdate+0xcc>)
 800339a:	601a      	str	r2, [r3, #0]
      break;
 800339c:	46c0      	nop			; (mov r8, r8)
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800339e:	4b09      	ldr	r3, [pc, #36]	; (80033c4 <SystemCoreClockUpdate+0xc4>)
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	091b      	lsrs	r3, r3, #4
 80033a4:	220f      	movs	r2, #15
 80033a6:	4013      	ands	r3, r2
 80033a8:	4a0a      	ldr	r2, [pc, #40]	; (80033d4 <SystemCoreClockUpdate+0xd4>)
 80033aa:	5cd3      	ldrb	r3, [r2, r3]
 80033ac:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 80033ae:	4b06      	ldr	r3, [pc, #24]	; (80033c8 <SystemCoreClockUpdate+0xc8>)
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	40da      	lsrs	r2, r3
 80033b6:	4b04      	ldr	r3, [pc, #16]	; (80033c8 <SystemCoreClockUpdate+0xc8>)
 80033b8:	601a      	str	r2, [r3, #0]
}
 80033ba:	46c0      	nop			; (mov r8, r8)
 80033bc:	46bd      	mov	sp, r7
 80033be:	b004      	add	sp, #16
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	46c0      	nop			; (mov r8, r8)
 80033c4:	40021000 	.word	0x40021000
 80033c8:	20000000 	.word	0x20000000
 80033cc:	007a1200 	.word	0x007a1200
 80033d0:	003d0900 	.word	0x003d0900
 80033d4:	0800380c 	.word	0x0800380c

080033d8 <__libc_init_array>:
 80033d8:	b570      	push	{r4, r5, r6, lr}
 80033da:	2600      	movs	r6, #0
 80033dc:	4d0c      	ldr	r5, [pc, #48]	; (8003410 <__libc_init_array+0x38>)
 80033de:	4c0d      	ldr	r4, [pc, #52]	; (8003414 <__libc_init_array+0x3c>)
 80033e0:	1b64      	subs	r4, r4, r5
 80033e2:	10a4      	asrs	r4, r4, #2
 80033e4:	42a6      	cmp	r6, r4
 80033e6:	d109      	bne.n	80033fc <__libc_init_array+0x24>
 80033e8:	2600      	movs	r6, #0
 80033ea:	f000 f991 	bl	8003710 <_init>
 80033ee:	4d0a      	ldr	r5, [pc, #40]	; (8003418 <__libc_init_array+0x40>)
 80033f0:	4c0a      	ldr	r4, [pc, #40]	; (800341c <__libc_init_array+0x44>)
 80033f2:	1b64      	subs	r4, r4, r5
 80033f4:	10a4      	asrs	r4, r4, #2
 80033f6:	42a6      	cmp	r6, r4
 80033f8:	d105      	bne.n	8003406 <__libc_init_array+0x2e>
 80033fa:	bd70      	pop	{r4, r5, r6, pc}
 80033fc:	00b3      	lsls	r3, r6, #2
 80033fe:	58eb      	ldr	r3, [r5, r3]
 8003400:	4798      	blx	r3
 8003402:	3601      	adds	r6, #1
 8003404:	e7ee      	b.n	80033e4 <__libc_init_array+0xc>
 8003406:	00b3      	lsls	r3, r6, #2
 8003408:	58eb      	ldr	r3, [r5, r3]
 800340a:	4798      	blx	r3
 800340c:	3601      	adds	r6, #1
 800340e:	e7f2      	b.n	80033f6 <__libc_init_array+0x1e>
 8003410:	08003838 	.word	0x08003838
 8003414:	08003838 	.word	0x08003838
 8003418:	08003838 	.word	0x08003838
 800341c:	0800383c 	.word	0x0800383c

08003420 <fmod>:
 8003420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003422:	b08f      	sub	sp, #60	; 0x3c
 8003424:	001d      	movs	r5, r3
 8003426:	0006      	movs	r6, r0
 8003428:	000f      	movs	r7, r1
 800342a:	0014      	movs	r4, r2
 800342c:	f000 f85a 	bl	80034e4 <__ieee754_fmod>
 8003430:	4b2a      	ldr	r3, [pc, #168]	; (80034dc <fmod+0xbc>)
 8003432:	9000      	str	r0, [sp, #0]
 8003434:	9101      	str	r1, [sp, #4]
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	b25b      	sxtb	r3, r3
 800343a:	9302      	str	r3, [sp, #8]
 800343c:	3301      	adds	r3, #1
 800343e:	d039      	beq.n	80034b4 <fmod+0x94>
 8003440:	0022      	movs	r2, r4
 8003442:	002b      	movs	r3, r5
 8003444:	0020      	movs	r0, r4
 8003446:	0029      	movs	r1, r5
 8003448:	f7fd fddc 	bl	8001004 <__aeabi_dcmpun>
 800344c:	2800      	cmp	r0, #0
 800344e:	d131      	bne.n	80034b4 <fmod+0x94>
 8003450:	0032      	movs	r2, r6
 8003452:	003b      	movs	r3, r7
 8003454:	0030      	movs	r0, r6
 8003456:	0039      	movs	r1, r7
 8003458:	f7fd fdd4 	bl	8001004 <__aeabi_dcmpun>
 800345c:	9003      	str	r0, [sp, #12]
 800345e:	2800      	cmp	r0, #0
 8003460:	d128      	bne.n	80034b4 <fmod+0x94>
 8003462:	2200      	movs	r2, #0
 8003464:	2300      	movs	r3, #0
 8003466:	0020      	movs	r0, r4
 8003468:	0029      	movs	r1, r5
 800346a:	f7fc fee9 	bl	8000240 <__aeabi_dcmpeq>
 800346e:	2800      	cmp	r0, #0
 8003470:	d020      	beq.n	80034b4 <fmod+0x94>
 8003472:	2301      	movs	r3, #1
 8003474:	9304      	str	r3, [sp, #16]
 8003476:	4b1a      	ldr	r3, [pc, #104]	; (80034e0 <fmod+0xc0>)
 8003478:	9606      	str	r6, [sp, #24]
 800347a:	9707      	str	r7, [sp, #28]
 800347c:	9305      	str	r3, [sp, #20]
 800347e:	9b03      	ldr	r3, [sp, #12]
 8003480:	9408      	str	r4, [sp, #32]
 8003482:	9509      	str	r5, [sp, #36]	; 0x24
 8003484:	930c      	str	r3, [sp, #48]	; 0x30
 8003486:	9b02      	ldr	r3, [sp, #8]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d117      	bne.n	80034bc <fmod+0x9c>
 800348c:	960a      	str	r6, [sp, #40]	; 0x28
 800348e:	970b      	str	r7, [sp, #44]	; 0x2c
 8003490:	a804      	add	r0, sp, #16
 8003492:	f000 f935 	bl	8003700 <matherr>
 8003496:	2800      	cmp	r0, #0
 8003498:	d01b      	beq.n	80034d2 <fmod+0xb2>
 800349a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800349c:	9302      	str	r3, [sp, #8]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d004      	beq.n	80034ac <fmod+0x8c>
 80034a2:	f000 f92f 	bl	8003704 <__errno>
 80034a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80034a8:	9302      	str	r3, [sp, #8]
 80034aa:	6003      	str	r3, [r0, #0]
 80034ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80034ae:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80034b0:	9300      	str	r3, [sp, #0]
 80034b2:	9401      	str	r4, [sp, #4]
 80034b4:	9800      	ldr	r0, [sp, #0]
 80034b6:	9901      	ldr	r1, [sp, #4]
 80034b8:	b00f      	add	sp, #60	; 0x3c
 80034ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034bc:	2300      	movs	r3, #0
 80034be:	2200      	movs	r2, #0
 80034c0:	0019      	movs	r1, r3
 80034c2:	0010      	movs	r0, r2
 80034c4:	f7fc feea 	bl	800029c <__aeabi_ddiv>
 80034c8:	9b02      	ldr	r3, [sp, #8]
 80034ca:	900a      	str	r0, [sp, #40]	; 0x28
 80034cc:	910b      	str	r1, [sp, #44]	; 0x2c
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d1de      	bne.n	8003490 <fmod+0x70>
 80034d2:	f000 f917 	bl	8003704 <__errno>
 80034d6:	2321      	movs	r3, #33	; 0x21
 80034d8:	6003      	str	r3, [r0, #0]
 80034da:	e7de      	b.n	800349a <fmod+0x7a>
 80034dc:	20000004 	.word	0x20000004
 80034e0:	0800381c 	.word	0x0800381c

080034e4 <__ieee754_fmod>:
 80034e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034e6:	b087      	sub	sp, #28
 80034e8:	9303      	str	r3, [sp, #12]
 80034ea:	005b      	lsls	r3, r3, #1
 80034ec:	085b      	lsrs	r3, r3, #1
 80034ee:	001d      	movs	r5, r3
 80034f0:	9002      	str	r0, [sp, #8]
 80034f2:	9105      	str	r1, [sp, #20]
 80034f4:	0004      	movs	r4, r0
 80034f6:	0016      	movs	r6, r2
 80034f8:	9201      	str	r2, [sp, #4]
 80034fa:	4315      	orrs	r5, r2
 80034fc:	d00e      	beq.n	800351c <__ieee754_fmod+0x38>
 80034fe:	4f76      	ldr	r7, [pc, #472]	; (80036d8 <__ieee754_fmod+0x1f4>)
 8003500:	004d      	lsls	r5, r1, #1
 8003502:	086d      	lsrs	r5, r5, #1
 8003504:	42bd      	cmp	r5, r7
 8003506:	dc09      	bgt.n	800351c <__ieee754_fmod+0x38>
 8003508:	4257      	negs	r7, r2
 800350a:	4317      	orrs	r7, r2
 800350c:	0fff      	lsrs	r7, r7, #31
 800350e:	431f      	orrs	r7, r3
 8003510:	9704      	str	r7, [sp, #16]
 8003512:	4f72      	ldr	r7, [pc, #456]	; (80036dc <__ieee754_fmod+0x1f8>)
 8003514:	46bc      	mov	ip, r7
 8003516:	9f04      	ldr	r7, [sp, #16]
 8003518:	4567      	cmp	r7, ip
 800351a:	d909      	bls.n	8003530 <__ieee754_fmod+0x4c>
 800351c:	9d03      	ldr	r5, [sp, #12]
 800351e:	002b      	movs	r3, r5
 8003520:	f7fd faf0 	bl	8000b04 <__aeabi_dmul>
 8003524:	0002      	movs	r2, r0
 8003526:	000b      	movs	r3, r1
 8003528:	f7fc feb8 	bl	800029c <__aeabi_ddiv>
 800352c:	b007      	add	sp, #28
 800352e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003530:	0fcf      	lsrs	r7, r1, #31
 8003532:	07ff      	lsls	r7, r7, #31
 8003534:	46bc      	mov	ip, r7
 8003536:	429d      	cmp	r5, r3
 8003538:	dc0c      	bgt.n	8003554 <__ieee754_fmod+0x70>
 800353a:	dbf7      	blt.n	800352c <__ieee754_fmod+0x48>
 800353c:	4290      	cmp	r0, r2
 800353e:	d3f5      	bcc.n	800352c <__ieee754_fmod+0x48>
 8003540:	9902      	ldr	r1, [sp, #8]
 8003542:	4291      	cmp	r1, r2
 8003544:	d106      	bne.n	8003554 <__ieee754_fmod+0x70>
 8003546:	4663      	mov	r3, ip
 8003548:	4d65      	ldr	r5, [pc, #404]	; (80036e0 <__ieee754_fmod+0x1fc>)
 800354a:	0fdb      	lsrs	r3, r3, #31
 800354c:	00db      	lsls	r3, r3, #3
 800354e:	18ed      	adds	r5, r5, r3
 8003550:	cd03      	ldmia	r5!, {r0, r1}
 8003552:	e7eb      	b.n	800352c <__ieee754_fmod+0x48>
 8003554:	4963      	ldr	r1, [pc, #396]	; (80036e4 <__ieee754_fmod+0x200>)
 8003556:	428d      	cmp	r5, r1
 8003558:	dc49      	bgt.n	80035ee <__ieee754_fmod+0x10a>
 800355a:	2d00      	cmp	r5, #0
 800355c:	d140      	bne.n	80035e0 <__ieee754_fmod+0xfc>
 800355e:	9902      	ldr	r1, [sp, #8]
 8003560:	4861      	ldr	r0, [pc, #388]	; (80036e8 <__ieee754_fmod+0x204>)
 8003562:	2900      	cmp	r1, #0
 8003564:	dc39      	bgt.n	80035da <__ieee754_fmod+0xf6>
 8003566:	495f      	ldr	r1, [pc, #380]	; (80036e4 <__ieee754_fmod+0x200>)
 8003568:	428b      	cmp	r3, r1
 800356a:	dc4e      	bgt.n	800360a <__ieee754_fmod+0x126>
 800356c:	2b00      	cmp	r3, #0
 800356e:	d145      	bne.n	80035fc <__ieee754_fmod+0x118>
 8003570:	495d      	ldr	r1, [pc, #372]	; (80036e8 <__ieee754_fmod+0x204>)
 8003572:	2e00      	cmp	r6, #0
 8003574:	dc3f      	bgt.n	80035f6 <__ieee754_fmod+0x112>
 8003576:	4e5d      	ldr	r6, [pc, #372]	; (80036ec <__ieee754_fmod+0x208>)
 8003578:	42b0      	cmp	r0, r6
 800357a:	db4a      	blt.n	8003612 <__ieee754_fmod+0x12e>
 800357c:	2780      	movs	r7, #128	; 0x80
 800357e:	9d05      	ldr	r5, [sp, #20]
 8003580:	037f      	lsls	r7, r7, #13
 8003582:	032d      	lsls	r5, r5, #12
 8003584:	0b2d      	lsrs	r5, r5, #12
 8003586:	433d      	orrs	r5, r7
 8003588:	4e58      	ldr	r6, [pc, #352]	; (80036ec <__ieee754_fmod+0x208>)
 800358a:	42b1      	cmp	r1, r6
 800358c:	db54      	blt.n	8003638 <__ieee754_fmod+0x154>
 800358e:	2280      	movs	r2, #128	; 0x80
 8003590:	9b03      	ldr	r3, [sp, #12]
 8003592:	0352      	lsls	r2, r2, #13
 8003594:	031b      	lsls	r3, r3, #12
 8003596:	0b1b      	lsrs	r3, r3, #12
 8003598:	4313      	orrs	r3, r2
 800359a:	1a40      	subs	r0, r0, r1
 800359c:	1aef      	subs	r7, r5, r3
 800359e:	2800      	cmp	r0, #0
 80035a0:	d161      	bne.n	8003666 <__ieee754_fmod+0x182>
 80035a2:	9b01      	ldr	r3, [sp, #4]
 80035a4:	429c      	cmp	r4, r3
 80035a6:	4192      	sbcs	r2, r2
 80035a8:	4252      	negs	r2, r2
 80035aa:	1abf      	subs	r7, r7, r2
 80035ac:	d401      	bmi.n	80035b2 <__ieee754_fmod+0xce>
 80035ae:	003d      	movs	r5, r7
 80035b0:	1ae4      	subs	r4, r4, r3
 80035b2:	002b      	movs	r3, r5
 80035b4:	4323      	orrs	r3, r4
 80035b6:	d0c6      	beq.n	8003546 <__ieee754_fmod+0x62>
 80035b8:	4b4a      	ldr	r3, [pc, #296]	; (80036e4 <__ieee754_fmod+0x200>)
 80035ba:	429d      	cmp	r5, r3
 80035bc:	dd68      	ble.n	8003690 <__ieee754_fmod+0x1ac>
 80035be:	4b4b      	ldr	r3, [pc, #300]	; (80036ec <__ieee754_fmod+0x208>)
 80035c0:	4299      	cmp	r1, r3
 80035c2:	db6b      	blt.n	800369c <__ieee754_fmod+0x1b8>
 80035c4:	4b4a      	ldr	r3, [pc, #296]	; (80036f0 <__ieee754_fmod+0x20c>)
 80035c6:	0020      	movs	r0, r4
 80035c8:	18ed      	adds	r5, r5, r3
 80035ca:	4663      	mov	r3, ip
 80035cc:	431d      	orrs	r5, r3
 80035ce:	4b49      	ldr	r3, [pc, #292]	; (80036f4 <__ieee754_fmod+0x210>)
 80035d0:	18c9      	adds	r1, r1, r3
 80035d2:	0509      	lsls	r1, r1, #20
 80035d4:	430d      	orrs	r5, r1
 80035d6:	0029      	movs	r1, r5
 80035d8:	e7a8      	b.n	800352c <__ieee754_fmod+0x48>
 80035da:	3801      	subs	r0, #1
 80035dc:	0049      	lsls	r1, r1, #1
 80035de:	e7c0      	b.n	8003562 <__ieee754_fmod+0x7e>
 80035e0:	4842      	ldr	r0, [pc, #264]	; (80036ec <__ieee754_fmod+0x208>)
 80035e2:	02e9      	lsls	r1, r5, #11
 80035e4:	3801      	subs	r0, #1
 80035e6:	0049      	lsls	r1, r1, #1
 80035e8:	2900      	cmp	r1, #0
 80035ea:	dcfb      	bgt.n	80035e4 <__ieee754_fmod+0x100>
 80035ec:	e7bb      	b.n	8003566 <__ieee754_fmod+0x82>
 80035ee:	4942      	ldr	r1, [pc, #264]	; (80036f8 <__ieee754_fmod+0x214>)
 80035f0:	1528      	asrs	r0, r5, #20
 80035f2:	1840      	adds	r0, r0, r1
 80035f4:	e7b7      	b.n	8003566 <__ieee754_fmod+0x82>
 80035f6:	3901      	subs	r1, #1
 80035f8:	0076      	lsls	r6, r6, #1
 80035fa:	e7ba      	b.n	8003572 <__ieee754_fmod+0x8e>
 80035fc:	493b      	ldr	r1, [pc, #236]	; (80036ec <__ieee754_fmod+0x208>)
 80035fe:	02de      	lsls	r6, r3, #11
 8003600:	3901      	subs	r1, #1
 8003602:	0076      	lsls	r6, r6, #1
 8003604:	2e00      	cmp	r6, #0
 8003606:	dcfb      	bgt.n	8003600 <__ieee754_fmod+0x11c>
 8003608:	e7b5      	b.n	8003576 <__ieee754_fmod+0x92>
 800360a:	4e3b      	ldr	r6, [pc, #236]	; (80036f8 <__ieee754_fmod+0x214>)
 800360c:	1519      	asrs	r1, r3, #20
 800360e:	1989      	adds	r1, r1, r6
 8003610:	e7b1      	b.n	8003576 <__ieee754_fmod+0x92>
 8003612:	4c36      	ldr	r4, [pc, #216]	; (80036ec <__ieee754_fmod+0x208>)
 8003614:	1a27      	subs	r7, r4, r0
 8003616:	2f1f      	cmp	r7, #31
 8003618:	dc08      	bgt.n	800362c <__ieee754_fmod+0x148>
 800361a:	2420      	movs	r4, #32
 800361c:	9e02      	ldr	r6, [sp, #8]
 800361e:	1be4      	subs	r4, r4, r7
 8003620:	40e6      	lsrs	r6, r4
 8003622:	40bd      	lsls	r5, r7
 8003624:	9c02      	ldr	r4, [sp, #8]
 8003626:	4335      	orrs	r5, r6
 8003628:	40bc      	lsls	r4, r7
 800362a:	e7ad      	b.n	8003588 <__ieee754_fmod+0xa4>
 800362c:	4c33      	ldr	r4, [pc, #204]	; (80036fc <__ieee754_fmod+0x218>)
 800362e:	9d02      	ldr	r5, [sp, #8]
 8003630:	1a24      	subs	r4, r4, r0
 8003632:	40a5      	lsls	r5, r4
 8003634:	2400      	movs	r4, #0
 8003636:	e7a7      	b.n	8003588 <__ieee754_fmod+0xa4>
 8003638:	4e2c      	ldr	r6, [pc, #176]	; (80036ec <__ieee754_fmod+0x208>)
 800363a:	1a76      	subs	r6, r6, r1
 800363c:	9601      	str	r6, [sp, #4]
 800363e:	2e1f      	cmp	r6, #31
 8003640:	dc0b      	bgt.n	800365a <__ieee754_fmod+0x176>
 8003642:	2620      	movs	r6, #32
 8003644:	9f01      	ldr	r7, [sp, #4]
 8003646:	1bf6      	subs	r6, r6, r7
 8003648:	0037      	movs	r7, r6
 800364a:	0016      	movs	r6, r2
 800364c:	40fe      	lsrs	r6, r7
 800364e:	9f01      	ldr	r7, [sp, #4]
 8003650:	40bb      	lsls	r3, r7
 8003652:	40ba      	lsls	r2, r7
 8003654:	4333      	orrs	r3, r6
 8003656:	9201      	str	r2, [sp, #4]
 8003658:	e79f      	b.n	800359a <__ieee754_fmod+0xb6>
 800365a:	4b28      	ldr	r3, [pc, #160]	; (80036fc <__ieee754_fmod+0x218>)
 800365c:	1a5b      	subs	r3, r3, r1
 800365e:	409a      	lsls	r2, r3
 8003660:	0013      	movs	r3, r2
 8003662:	2200      	movs	r2, #0
 8003664:	e7f7      	b.n	8003656 <__ieee754_fmod+0x172>
 8003666:	9a01      	ldr	r2, [sp, #4]
 8003668:	4294      	cmp	r4, r2
 800366a:	4192      	sbcs	r2, r2
 800366c:	4252      	negs	r2, r2
 800366e:	1aba      	subs	r2, r7, r2
 8003670:	d505      	bpl.n	800367e <__ieee754_fmod+0x19a>
 8003672:	006d      	lsls	r5, r5, #1
 8003674:	0fe2      	lsrs	r2, r4, #31
 8003676:	1955      	adds	r5, r2, r5
 8003678:	0064      	lsls	r4, r4, #1
 800367a:	3801      	subs	r0, #1
 800367c:	e78e      	b.n	800359c <__ieee754_fmod+0xb8>
 800367e:	9d01      	ldr	r5, [sp, #4]
 8003680:	1b64      	subs	r4, r4, r5
 8003682:	0015      	movs	r5, r2
 8003684:	4325      	orrs	r5, r4
 8003686:	d100      	bne.n	800368a <__ieee754_fmod+0x1a6>
 8003688:	e75d      	b.n	8003546 <__ieee754_fmod+0x62>
 800368a:	0052      	lsls	r2, r2, #1
 800368c:	0fe5      	lsrs	r5, r4, #31
 800368e:	e7f2      	b.n	8003676 <__ieee754_fmod+0x192>
 8003690:	0fe3      	lsrs	r3, r4, #31
 8003692:	006d      	lsls	r5, r5, #1
 8003694:	18ed      	adds	r5, r5, r3
 8003696:	0064      	lsls	r4, r4, #1
 8003698:	3901      	subs	r1, #1
 800369a:	e78d      	b.n	80035b8 <__ieee754_fmod+0xd4>
 800369c:	4b13      	ldr	r3, [pc, #76]	; (80036ec <__ieee754_fmod+0x208>)
 800369e:	1a5e      	subs	r6, r3, r1
 80036a0:	2e14      	cmp	r6, #20
 80036a2:	dc0b      	bgt.n	80036bc <__ieee754_fmod+0x1d8>
 80036a4:	2320      	movs	r3, #32
 80036a6:	0022      	movs	r2, r4
 80036a8:	002c      	movs	r4, r5
 80036aa:	1b9b      	subs	r3, r3, r6
 80036ac:	40f2      	lsrs	r2, r6
 80036ae:	409c      	lsls	r4, r3
 80036b0:	4135      	asrs	r5, r6
 80036b2:	4314      	orrs	r4, r2
 80036b4:	4661      	mov	r1, ip
 80036b6:	0020      	movs	r0, r4
 80036b8:	4329      	orrs	r1, r5
 80036ba:	e737      	b.n	800352c <__ieee754_fmod+0x48>
 80036bc:	2e1f      	cmp	r6, #31
 80036be:	dc06      	bgt.n	80036ce <__ieee754_fmod+0x1ea>
 80036c0:	2320      	movs	r3, #32
 80036c2:	40f4      	lsrs	r4, r6
 80036c4:	1b9e      	subs	r6, r3, r6
 80036c6:	40b5      	lsls	r5, r6
 80036c8:	432c      	orrs	r4, r5
 80036ca:	4665      	mov	r5, ip
 80036cc:	e7f2      	b.n	80036b4 <__ieee754_fmod+0x1d0>
 80036ce:	002c      	movs	r4, r5
 80036d0:	4b0a      	ldr	r3, [pc, #40]	; (80036fc <__ieee754_fmod+0x218>)
 80036d2:	1a59      	subs	r1, r3, r1
 80036d4:	410c      	asrs	r4, r1
 80036d6:	e7f8      	b.n	80036ca <__ieee754_fmod+0x1e6>
 80036d8:	7fefffff 	.word	0x7fefffff
 80036dc:	7ff00000 	.word	0x7ff00000
 80036e0:	08003828 	.word	0x08003828
 80036e4:	000fffff 	.word	0x000fffff
 80036e8:	fffffbed 	.word	0xfffffbed
 80036ec:	fffffc02 	.word	0xfffffc02
 80036f0:	fff00000 	.word	0xfff00000
 80036f4:	000003ff 	.word	0x000003ff
 80036f8:	fffffc01 	.word	0xfffffc01
 80036fc:	fffffbe2 	.word	0xfffffbe2

08003700 <matherr>:
 8003700:	2000      	movs	r0, #0
 8003702:	4770      	bx	lr

08003704 <__errno>:
 8003704:	4b01      	ldr	r3, [pc, #4]	; (800370c <__errno+0x8>)
 8003706:	6818      	ldr	r0, [r3, #0]
 8003708:	4770      	bx	lr
 800370a:	46c0      	nop			; (mov r8, r8)
 800370c:	20000008 	.word	0x20000008

08003710 <_init>:
 8003710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003712:	46c0      	nop			; (mov r8, r8)
 8003714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003716:	bc08      	pop	{r3}
 8003718:	469e      	mov	lr, r3
 800371a:	4770      	bx	lr

0800371c <_fini>:
 800371c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800371e:	46c0      	nop			; (mov r8, r8)
 8003720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003722:	bc08      	pop	{r3}
 8003724:	469e      	mov	lr, r3
 8003726:	4770      	bx	lr
