#-----------------------------------------------------------
# PlanAhead v14.5 (64-bit)
# Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
# Start of session at: Tue Sep 09 00:04:42 2014
# Process ID: 12032
# Log file: M:/ECE3829/lab2/planAhead_run_2/planAhead.log
# Journal file: M:/ECE3829/lab2/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -161 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source M:/ECE3829/lab2/pa.fromNetlist.tcl
# create_project -name lab2 -dir "M:/ECE3829/lab2/planAhead_run_2" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "M:/ECE3829/lab2/lab2.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {M:/ECE3829/lab2} {ipcore_dir} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "seven_seg.ucf" [current_fileset -constrset]
Adding file 'M:/ECE3829/lab2/seven_seg.ucf' to fileset 'constrs_1'
# add_files [list {seven_seg.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design lab2.ngc ...
WARNING:NetListWriters:298 - No output is written to lab2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file lab2.edif ...
ngc2edif: Total memory usage is 79428 kilobytes

Parsing EDIF File [./planAhead_run_2/lab2.data/cache/lab2_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/lab2.data/cache/lab2_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [M:/ECE3829/lab2/seven_seg.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'in[0]' [M:/ECE3829/lab2/seven_seg.ucf:10]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'in[1]' [M:/ECE3829/lab2/seven_seg.ucf:11]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'in[2]' [M:/ECE3829/lab2/seven_seg.ucf:12]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'in[3]' [M:/ECE3829/lab2/seven_seg.ucf:13]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'in[4]' [M:/ECE3829/lab2/seven_seg.ucf:14]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'in[5]' [M:/ECE3829/lab2/seven_seg.ucf:15]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'in[6]' [M:/ECE3829/lab2/seven_seg.ucf:16]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'in[7]' [M:/ECE3829/lab2/seven_seg.ucf:17]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'in[8]' [M:/ECE3829/lab2/seven_seg.ucf:18]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'in[9]' [M:/ECE3829/lab2/seven_seg.ucf:19]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'in[10]' [M:/ECE3829/lab2/seven_seg.ucf:20]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'in[11]' [M:/ECE3829/lab2/seven_seg.ucf:21]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'in[12]' [M:/ECE3829/lab2/seven_seg.ucf:22]
Finished Parsing UCF File [M:/ECE3829/lab2/seven_seg.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: a0292e1e
link_design: Time (s): elapsed = 00:00:24 . Memory (MB): peak = 606.246 ; gain = 177.602
startgroup
set_property package_pin T17 [get_ports {seg[6]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {seg[4]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {seg[3]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {seg[2]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {seg[1]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {seg[0]}]
endgroup
set_property package_pin "" [get_ports [list  {anode[1]}]]
startgroup
set_property package_pin N16 [get_ports {anode[0]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {anode[1]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {anode[2]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {anode[3]}]
endgroup
set_property package_pin "" [get_ports [list  {sw[5]}]]
startgroup
set_property package_pin T10 [get_ports {sw[0]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {sw[1]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {sw[2]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {sw[3]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {sw[4]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {sw[5]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {sw[6]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {sw[7]}]
endgroup
startgroup
set_property package_pin B8 [get_ports reset]
endgroup
startgroup
set_property package_pin U16 [get_ports lock_led]
endgroup
save_constraints
startgroup
set_property package_pin V10 [get_ports fpga_clk]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See M:/ECE3829/lab2\planAhead_pid12032.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Sep 09 00:11:28 2014...
INFO: [Common 17-83] Releasing license: PlanAhead
