#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Dec 18 17:18:00 2023
# Process ID: 17340
# Current directory: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/vivado.log
# Journal file: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 25
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17530
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2080.691 ; gain = 0.000 ; free physical = 1841 ; free virtual = 4667
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:44]
INFO: [Synth 8-3491] module 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s.vhd:12' bound to instance 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_U0' of component 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:3355]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s.vhd:423]
INFO: [Synth 8-3491] module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.vhd:12' bound to instance 'grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2230' of component 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s.vhd:936]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' (1#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.vhd:155]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_stream_V_data_0_V_U' of component 'regslice_both' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s.vhd:1077]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (2#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (3#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (4#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_stream_V_data_1_V_U' of component 'regslice_both' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s.vhd:1091]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_stream_V_data_2_V_U' of component 'regslice_both' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s.vhd:1105]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_stream_V_data_3_V_U' of component 'regslice_both' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s.vhd:1119]
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s' (5#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s.vhd:423]
INFO: [Synth 8-3491] module 'relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_config3_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_config3_s.vhd:12' bound to instance 'relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_config3_U0' of component 'relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_config3_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:3764]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_config3_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_config3_s.vhd:795]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_config3_s' (6#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_config3_s.vhd:795]
INFO: [Synth 8-3491] module 'dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_s.vhd:12' bound to instance 'dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_U0' of component 'dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:4545]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_s.vhd:420]
INFO: [Synth 8-3491] module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.vhd:12' bound to instance 'grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_2129' of component 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_s.vhd:781]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' (7#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_s' (8#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_s.vhd:420]
INFO: [Synth 8-3491] module 'softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s.vhd:12' bound to instance 'softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0' of component 'softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:4951]
INFO: [Synth 8-638] synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s.vhd:42]
INFO: [Synth 8-3491] module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s.vhd:12' bound to instance 'grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_fu_72' of component 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s.vhd:164]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s.vhd:47]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1.vhd:141' bound to instance 'exp_table1_U' of component 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s.vhd:235]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1.vhd:154]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1_rom' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1.vhd:9' bound to instance 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1_rom_U' of component 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1_rom' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1.vhd:166]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1_rom' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1.vhd:24]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1_rom' (9#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1' (10#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1.vhd:154]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb.vhd:181' bound to instance 'invert_table2_U' of component 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s.vhd:247]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb.vhd:194]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb_rom' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb.vhd:9' bound to instance 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb_rom_U' of component 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb_rom' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb.vhd:206]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb_rom' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb.vhd:24]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb_rom' (11#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb' (12#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s' (13#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s.vhd:47]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_0_V_U' of component 'regslice_both' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s.vhd:197]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_1_V_U' of component 'regslice_both' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s.vhd:211]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_2_V_U' of component 'regslice_both' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s' (14#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s.vhd:42]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_0_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:4979]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w16_d1_A_shiftReg' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:10' bound to instance 'U_fifo_w16_d1_A_shiftReg' of component 'fifo_w16_d1_A_shiftReg' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_shiftReg' (15#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A' (16#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_1_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:4992]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_2_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5005]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_3_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5018]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_4_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5031]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_5_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5044]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_6_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5057]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_7_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5070]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_8_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5083]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_9_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5096]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_10_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5109]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_11_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5122]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_12_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5135]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_13_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5148]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_14_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5161]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_15_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5174]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_16_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5187]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_17_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5200]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_18_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5213]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_19_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5226]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_20_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5239]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_21_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5252]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_22_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5265]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_23_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5278]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_24_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5291]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_25_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5304]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_26_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5317]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_27_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5330]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_28_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5343]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_29_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5356]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_30_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5369]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_31_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5382]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_32_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5395]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_33_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5408]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_34_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5421]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_35_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5434]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_36_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5447]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_37_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5460]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_38_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5473]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_39_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5486]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_40_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5499]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_41_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5512]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_42_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5525]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_43_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5538]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_44_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5551]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_45_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5564]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_46_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5577]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_47_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5590]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_48_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5603]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_49_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5616]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_50_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5629]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_51_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5642]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_52_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5655]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_53_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5668]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_54_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5681]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_55_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5694]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_56_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5707]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_57_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5720]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_58_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5733]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_59_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5746]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_60_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5759]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_61_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5772]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_62_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5785]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_63_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5798]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_64_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5811]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_65_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5824]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_66_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5837]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_67_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5850]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_68_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5863]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_69_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5876]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_70_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5889]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_71_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5902]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_72_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5915]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_73_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5928]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_74_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5941]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_75_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5954]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_76_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5967]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_77_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5980]
INFO: [Synth 8-3491] module 'fifo_w16_d1_A' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:47' bound to instance 'layer2_out_V_data_78_V_U' of component 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:5993]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_configcud' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_configcud.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_configcud_shiftReg' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_configcud.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_configcud_shiftReg' (17#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_configcud.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_configcud' (18#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_configcud.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_U0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_U0_shiftReg' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_U0_shiftReg' (19#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_U0' (20#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0_shiftReg' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0_shiftReg' (21#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0' (22#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'myproject' (23#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:44]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2080.691 ; gain = 0.000 ; free physical = 1793 ; free virtual = 4636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2080.691 ; gain = 0.000 ; free physical = 1820 ; free virtual = 4663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2086.719 ; gain = 6.027 ; free physical = 1819 ; free virtual = 4663
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 2086.719 ; gain = 6.027 ; free physical = 1547 ; free virtual = 4418
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   25 Bit       Adders := 12    
	   3 Input   24 Bit       Adders := 36    
	   2 Input   24 Bit       Adders := 13    
	   3 Input   23 Bit       Adders := 28    
	   2 Input   23 Bit       Adders := 5     
	   3 Input   22 Bit       Adders := 16    
	   2 Input   22 Bit       Adders := 8     
	   3 Input   21 Bit       Adders := 20    
	   2 Input   21 Bit       Adders := 5     
	   3 Input   20 Bit       Adders := 8     
	   2 Input   20 Bit       Adders := 5     
	   3 Input   19 Bit       Adders := 4     
	   2 Input   19 Bit       Adders := 4     
	   2 Input   18 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 120   
	   2 Input   16 Bit       Adders := 106   
	   4 Input   16 Bit       Adders := 27    
	   5 Input   16 Bit       Adders := 9     
	  15 Input   16 Bit       Adders := 1     
	   7 Input   16 Bit       Adders := 1     
	   6 Input   16 Bit       Adders := 1     
	  10 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 157   
	   3 Input   15 Bit       Adders := 5     
	   2 Input   14 Bit       Adders := 83    
	   2 Input   13 Bit       Adders := 42    
	   3 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 33    
	   2 Input   11 Bit       Adders := 11    
	   2 Input   10 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 262   
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               49 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               44 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 18    
	               16 Bit    Registers := 743   
	               15 Bit    Registers := 163   
	               14 Bit    Registers := 119   
	               13 Bit    Registers := 51    
	               12 Bit    Registers := 28    
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 269   
	                1 Bit    Registers := 541   
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   49 Bit        Muxes := 1     
	  50 Input   49 Bit        Muxes := 1     
	  49 Input   48 Bit        Muxes := 1     
	  45 Input   44 Bit        Muxes := 2     
	   2 Input   44 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 11    
	   2 Input   16 Bit        Muxes := 132   
	  29 Input   10 Bit        Muxes := 1     
	  33 Input   10 Bit        Muxes := 2     
	  34 Input   10 Bit        Muxes := 4     
	  35 Input   10 Bit        Muxes := 1     
	  30 Input   10 Bit        Muxes := 1     
	  31 Input   10 Bit        Muxes := 2     
	  37 Input   10 Bit        Muxes := 1     
	  36 Input   10 Bit        Muxes := 1     
	  38 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 2     
	   9 Input    8 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 13    
	   4 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 836   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP grp_fu_853_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_853_p2 is absorbed into DSP grp_fu_853_p2.
DSP Report: Generating DSP grp_fu_855_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_855_p2 is absorbed into DSP grp_fu_855_p2.
DSP Report: Generating DSP grp_fu_854_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_854_p2 is absorbed into DSP grp_fu_854_p2.
DSP Report: Generating DSP grp_fu_851_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_851_p2 is absorbed into DSP grp_fu_851_p2.
DSP Report: Generating DSP grp_fu_852_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_852_p2 is absorbed into DSP grp_fu_852_p2.
DSP Report: Generating DSP grp_fu_850_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_850_p2 is absorbed into DSP grp_fu_850_p2.
DSP Report: Generating DSP grp_fu_857_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_857_p2 is absorbed into DSP grp_fu_857_p2.
DSP Report: Generating DSP grp_fu_856_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_856_p2 is absorbed into DSP grp_fu_856_p2.
DSP Report: Generating DSP grp_fu_1551_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_1551_p2 is absorbed into DSP grp_fu_1551_p2.
DSP Report: Generating DSP grp_fu_1550_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_1550_p2 is absorbed into DSP grp_fu_1550_p2.
DSP Report: Generating DSP grp_fu_1547_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_1547_p2 is absorbed into DSP grp_fu_1547_p2.
DSP Report: Generating DSP grp_fu_1549_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_1549_p2 is absorbed into DSP grp_fu_1549_p2.
DSP Report: Generating DSP grp_fu_1548_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_1548_p2 is absorbed into DSP grp_fu_1548_p2.
DSP Report: Generating DSP grp_fu_1546_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_1546_p2 is absorbed into DSP grp_fu_1546_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_fu_72/grp_fu_191_p2, operation Mode is: A*B.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_fu_72/grp_fu_191_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_fu_72/grp_fu_191_p2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:02:35 . Memory (MB): peak = 2348.352 ; gain = 267.660 ; free physical = 1125 ; free virtual = 4572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+
|Module Name                                                  | RTL Object                                                                                                                                                                                  | Depth x Width | Implemented As | 
+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+
|softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s | grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_fu_72/exp_table1_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1_rom_U/q0_reg      | 1024x17       | Block RAM      | 
|softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s | grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_fu_72/invert_table2_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb_rom_U/q0_reg | 1024x15       | Block RAM      | 
+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s     | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 2348.352 ; gain = 267.660 ; free physical = 1289 ; free virtual = 4564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_fu_72/exp_table1_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_fu_72/invert_table2_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:46 ; elapsed = 00:02:52 . Memory (MB): peak = 2348.352 ; gain = 267.660 ; free physical = 1360 ; free virtual = 4601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:52 ; elapsed = 00:02:58 . Memory (MB): peak = 2348.352 ; gain = 267.660 ; free physical = 1357 ; free virtual = 4621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:52 ; elapsed = 00:02:59 . Memory (MB): peak = 2348.352 ; gain = 267.660 ; free physical = 1353 ; free virtual = 4606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:55 ; elapsed = 00:03:02 . Memory (MB): peak = 2348.352 ; gain = 267.660 ; free physical = 1372 ; free virtual = 4613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:55 ; elapsed = 00:03:02 . Memory (MB): peak = 2348.352 ; gain = 267.660 ; free physical = 1381 ; free virtual = 4628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:57 ; elapsed = 00:03:03 . Memory (MB): peak = 2348.352 ; gain = 267.660 ; free physical = 1380 ; free virtual = 4630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:57 ; elapsed = 00:03:03 . Memory (MB): peak = 2348.352 ; gain = 267.660 ; free physical = 1369 ; free virtual = 4626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  3569|
|3     |DSP48E1  |    15|
|4     |LUT1     |  1200|
|5     |LUT2     |  9980|
|6     |LUT3     |  3431|
|7     |LUT4     |  3488|
|8     |LUT5     |  1661|
|9     |LUT6     |  4801|
|10    |RAMB18E1 |     2|
|11    |FDRE     | 18238|
|12    |FDSE     |   548|
|13    |IBUF     |    74|
|14    |OBUF     |    58|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------+
|      |Instance                                                                                       |Module                                                                               |Cells |
+------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------+
|1     |top                                                                                            |                                                                                     | 47066|
|2     |  dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_U0                            |dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_s                     | 18344|
|3     |    grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_2129                |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s                      | 18220|
|4     |  dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_U0                            |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s                     | 18136|
|5     |    grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2230                |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s                      | 17853|
|6     |    regslice_both_data_stream_V_data_0_V_U                                                     |regslice_both_522                                                                    |    55|
|7     |      ibuf_inst                                                                                |xil_defaultlib_ibuf_532                                                              |    35|
|8     |      obuf_inst                                                                                |xil_defaultlib_obuf_533                                                              |    20|
|9     |    regslice_both_data_stream_V_data_1_V_U                                                     |regslice_both_523                                                                    |    57|
|10    |      ibuf_inst                                                                                |xil_defaultlib_ibuf_530                                                              |    35|
|11    |      obuf_inst                                                                                |xil_defaultlib_obuf_531                                                              |    22|
|12    |    regslice_both_data_stream_V_data_2_V_U                                                     |regslice_both_524                                                                    |    55|
|13    |      ibuf_inst                                                                                |xil_defaultlib_ibuf_528                                                              |    35|
|14    |      obuf_inst                                                                                |xil_defaultlib_obuf_529                                                              |    20|
|15    |    regslice_both_data_stream_V_data_3_V_U                                                     |regslice_both_525                                                                    |    58|
|16    |      ibuf_inst                                                                                |xil_defaultlib_ibuf_526                                                              |    35|
|17    |      obuf_inst                                                                                |xil_defaultlib_obuf_527                                                              |    23|
|18    |  layer2_out_V_data_0_V_U                                                                      |fifo_w16_d1_A                                                                        |    45|
|19    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_521                                                           |    36|
|20    |  layer2_out_V_data_100_V_U                                                                    |fifo_w16_d1_A_0                                                                      |    46|
|21    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_520                                                           |    36|
|22    |  layer2_out_V_data_101_V_U                                                                    |fifo_w16_d1_A_1                                                                      |    47|
|23    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_519                                                           |    36|
|24    |  layer2_out_V_data_102_V_U                                                                    |fifo_w16_d1_A_2                                                                      |    45|
|25    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_518                                                           |    36|
|26    |  layer2_out_V_data_103_V_U                                                                    |fifo_w16_d1_A_3                                                                      |    46|
|27    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_517                                                           |    36|
|28    |  layer2_out_V_data_104_V_U                                                                    |fifo_w16_d1_A_4                                                                      |    45|
|29    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_516                                                           |    36|
|30    |  layer2_out_V_data_105_V_U                                                                    |fifo_w16_d1_A_5                                                                      |    45|
|31    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_515                                                           |    36|
|32    |  layer2_out_V_data_106_V_U                                                                    |fifo_w16_d1_A_6                                                                      |   178|
|33    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_514                                                           |    41|
|34    |  layer2_out_V_data_107_V_U                                                                    |fifo_w16_d1_A_7                                                                      |    45|
|35    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_513                                                           |    36|
|36    |  layer2_out_V_data_108_V_U                                                                    |fifo_w16_d1_A_8                                                                      |    47|
|37    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_512                                                           |    36|
|38    |  layer2_out_V_data_109_V_U                                                                    |fifo_w16_d1_A_9                                                                      |    45|
|39    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_511                                                           |    36|
|40    |  layer2_out_V_data_10_V_U                                                                     |fifo_w16_d1_A_10                                                                     |    46|
|41    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_510                                                           |    36|
|42    |  layer2_out_V_data_110_V_U                                                                    |fifo_w16_d1_A_11                                                                     |    46|
|43    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_509                                                           |    36|
|44    |  layer2_out_V_data_111_V_U                                                                    |fifo_w16_d1_A_12                                                                     |    45|
|45    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_508                                                           |    36|
|46    |  layer2_out_V_data_112_V_U                                                                    |fifo_w16_d1_A_13                                                                     |    45|
|47    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_507                                                           |    36|
|48    |  layer2_out_V_data_113_V_U                                                                    |fifo_w16_d1_A_14                                                                     |    45|
|49    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_506                                                           |    36|
|50    |  layer2_out_V_data_114_V_U                                                                    |fifo_w16_d1_A_15                                                                     |    46|
|51    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_505                                                           |    36|
|52    |  layer2_out_V_data_115_V_U                                                                    |fifo_w16_d1_A_16                                                                     |    45|
|53    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_504                                                           |    35|
|54    |  layer2_out_V_data_116_V_U                                                                    |fifo_w16_d1_A_17                                                                     |    46|
|55    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_503                                                           |    36|
|56    |  layer2_out_V_data_117_V_U                                                                    |fifo_w16_d1_A_18                                                                     |    46|
|57    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_502                                                           |    36|
|58    |  layer2_out_V_data_118_V_U                                                                    |fifo_w16_d1_A_19                                                                     |    46|
|59    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_501                                                           |    36|
|60    |  layer2_out_V_data_119_V_U                                                                    |fifo_w16_d1_A_20                                                                     |    45|
|61    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_500                                                           |    36|
|62    |  layer2_out_V_data_11_V_U                                                                     |fifo_w16_d1_A_21                                                                     |    45|
|63    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_499                                                           |    36|
|64    |  layer2_out_V_data_120_V_U                                                                    |fifo_w16_d1_A_22                                                                     |    45|
|65    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_498                                                           |    36|
|66    |  layer2_out_V_data_121_V_U                                                                    |fifo_w16_d1_A_23                                                                     |    46|
|67    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_497                                                           |    36|
|68    |  layer2_out_V_data_122_V_U                                                                    |fifo_w16_d1_A_24                                                                     |    46|
|69    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_496                                                           |    36|
|70    |  layer2_out_V_data_123_V_U                                                                    |fifo_w16_d1_A_25                                                                     |    46|
|71    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_495                                                           |    36|
|72    |  layer2_out_V_data_124_V_U                                                                    |fifo_w16_d1_A_26                                                                     |    47|
|73    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_494                                                           |    36|
|74    |  layer2_out_V_data_125_V_U                                                                    |fifo_w16_d1_A_27                                                                     |    46|
|75    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_493                                                           |    36|
|76    |  layer2_out_V_data_126_V_U                                                                    |fifo_w16_d1_A_28                                                                     |    45|
|77    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_492                                                           |    36|
|78    |  layer2_out_V_data_127_V_U                                                                    |fifo_w16_d1_A_29                                                                     |    45|
|79    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_491                                                           |    36|
|80    |  layer2_out_V_data_12_V_U                                                                     |fifo_w16_d1_A_30                                                                     |    45|
|81    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_490                                                           |    36|
|82    |  layer2_out_V_data_13_V_U                                                                     |fifo_w16_d1_A_31                                                                     |    45|
|83    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_489                                                           |    36|
|84    |  layer2_out_V_data_14_V_U                                                                     |fifo_w16_d1_A_32                                                                     |    46|
|85    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_488                                                           |    36|
|86    |  layer2_out_V_data_15_V_U                                                                     |fifo_w16_d1_A_33                                                                     |    45|
|87    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_487                                                           |    36|
|88    |  layer2_out_V_data_16_V_U                                                                     |fifo_w16_d1_A_34                                                                     |    46|
|89    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_486                                                           |    36|
|90    |  layer2_out_V_data_17_V_U                                                                     |fifo_w16_d1_A_35                                                                     |    46|
|91    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_485                                                           |    36|
|92    |  layer2_out_V_data_18_V_U                                                                     |fifo_w16_d1_A_36                                                                     |    45|
|93    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_484                                                           |    36|
|94    |  layer2_out_V_data_19_V_U                                                                     |fifo_w16_d1_A_37                                                                     |    43|
|95    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_483                                                           |    34|
|96    |  layer2_out_V_data_1_V_U                                                                      |fifo_w16_d1_A_38                                                                     |    45|
|97    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_482                                                           |    36|
|98    |  layer2_out_V_data_20_V_U                                                                     |fifo_w16_d1_A_39                                                                     |    45|
|99    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_481                                                           |    36|
|100   |  layer2_out_V_data_21_V_U                                                                     |fifo_w16_d1_A_40                                                                     |    47|
|101   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_480                                                           |    36|
|102   |  layer2_out_V_data_22_V_U                                                                     |fifo_w16_d1_A_41                                                                     |    45|
|103   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_479                                                           |    36|
|104   |  layer2_out_V_data_23_V_U                                                                     |fifo_w16_d1_A_42                                                                     |    45|
|105   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_478                                                           |    36|
|106   |  layer2_out_V_data_24_V_U                                                                     |fifo_w16_d1_A_43                                                                     |    47|
|107   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_477                                                           |    36|
|108   |  layer2_out_V_data_25_V_U                                                                     |fifo_w16_d1_A_44                                                                     |    45|
|109   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_476                                                           |    36|
|110   |  layer2_out_V_data_26_V_U                                                                     |fifo_w16_d1_A_45                                                                     |    45|
|111   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_475                                                           |    36|
|112   |  layer2_out_V_data_27_V_U                                                                     |fifo_w16_d1_A_46                                                                     |    45|
|113   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_474                                                           |    36|
|114   |  layer2_out_V_data_28_V_U                                                                     |fifo_w16_d1_A_47                                                                     |    46|
|115   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_473                                                           |    36|
|116   |  layer2_out_V_data_29_V_U                                                                     |fifo_w16_d1_A_48                                                                     |    46|
|117   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_472                                                           |    36|
|118   |  layer2_out_V_data_2_V_U                                                                      |fifo_w16_d1_A_49                                                                     |    45|
|119   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_471                                                           |    36|
|120   |  layer2_out_V_data_30_V_U                                                                     |fifo_w16_d1_A_50                                                                     |    45|
|121   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_470                                                           |    36|
|122   |  layer2_out_V_data_31_V_U                                                                     |fifo_w16_d1_A_51                                                                     |    47|
|123   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_469                                                           |    36|
|124   |  layer2_out_V_data_32_V_U                                                                     |fifo_w16_d1_A_52                                                                     |    45|
|125   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_468                                                           |    36|
|126   |  layer2_out_V_data_33_V_U                                                                     |fifo_w16_d1_A_53                                                                     |    45|
|127   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_467                                                           |    36|
|128   |  layer2_out_V_data_34_V_U                                                                     |fifo_w16_d1_A_54                                                                     |    45|
|129   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_466                                                           |    36|
|130   |  layer2_out_V_data_35_V_U                                                                     |fifo_w16_d1_A_55                                                                     |    46|
|131   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_465                                                           |    36|
|132   |  layer2_out_V_data_36_V_U                                                                     |fifo_w16_d1_A_56                                                                     |    46|
|133   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_464                                                           |    36|
|134   |  layer2_out_V_data_37_V_U                                                                     |fifo_w16_d1_A_57                                                                     |    47|
|135   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_463                                                           |    36|
|136   |  layer2_out_V_data_38_V_U                                                                     |fifo_w16_d1_A_58                                                                     |    45|
|137   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_462                                                           |    36|
|138   |  layer2_out_V_data_39_V_U                                                                     |fifo_w16_d1_A_59                                                                     |    46|
|139   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_461                                                           |    36|
|140   |  layer2_out_V_data_3_V_U                                                                      |fifo_w16_d1_A_60                                                                     |    45|
|141   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_460                                                           |    36|
|142   |  layer2_out_V_data_40_V_U                                                                     |fifo_w16_d1_A_61                                                                     |    45|
|143   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_459                                                           |    36|
|144   |  layer2_out_V_data_41_V_U                                                                     |fifo_w16_d1_A_62                                                                     |    45|
|145   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_458                                                           |    36|
|146   |  layer2_out_V_data_42_V_U                                                                     |fifo_w16_d1_A_63                                                                     |    45|
|147   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_457                                                           |    36|
|148   |  layer2_out_V_data_43_V_U                                                                     |fifo_w16_d1_A_64                                                                     |    46|
|149   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_456                                                           |    36|
|150   |  layer2_out_V_data_44_V_U                                                                     |fifo_w16_d1_A_65                                                                     |    45|
|151   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_455                                                           |    36|
|152   |  layer2_out_V_data_45_V_U                                                                     |fifo_w16_d1_A_66                                                                     |    47|
|153   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_454                                                           |    37|
|154   |  layer2_out_V_data_46_V_U                                                                     |fifo_w16_d1_A_67                                                                     |    46|
|155   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_453                                                           |    36|
|156   |  layer2_out_V_data_47_V_U                                                                     |fifo_w16_d1_A_68                                                                     |    45|
|157   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_452                                                           |    36|
|158   |  layer2_out_V_data_48_V_U                                                                     |fifo_w16_d1_A_69                                                                     |    45|
|159   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_451                                                           |    36|
|160   |  layer2_out_V_data_49_V_U                                                                     |fifo_w16_d1_A_70                                                                     |    46|
|161   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_450                                                           |    37|
|162   |  layer2_out_V_data_4_V_U                                                                      |fifo_w16_d1_A_71                                                                     |    46|
|163   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_449                                                           |    37|
|164   |  layer2_out_V_data_50_V_U                                                                     |fifo_w16_d1_A_72                                                                     |    46|
|165   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_448                                                           |    36|
|166   |  layer2_out_V_data_51_V_U                                                                     |fifo_w16_d1_A_73                                                                     |    45|
|167   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_447                                                           |    36|
|168   |  layer2_out_V_data_52_V_U                                                                     |fifo_w16_d1_A_74                                                                     |    45|
|169   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_446                                                           |    36|
|170   |  layer2_out_V_data_53_V_U                                                                     |fifo_w16_d1_A_75                                                                     |    47|
|171   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_445                                                           |    37|
|172   |  layer2_out_V_data_54_V_U                                                                     |fifo_w16_d1_A_76                                                                     |    45|
|173   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_444                                                           |    36|
|174   |  layer2_out_V_data_55_V_U                                                                     |fifo_w16_d1_A_77                                                                     |    45|
|175   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_443                                                           |    36|
|176   |  layer2_out_V_data_56_V_U                                                                     |fifo_w16_d1_A_78                                                                     |    45|
|177   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_442                                                           |    36|
|178   |  layer2_out_V_data_57_V_U                                                                     |fifo_w16_d1_A_79                                                                     |    46|
|179   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_441                                                           |    37|
|180   |  layer2_out_V_data_58_V_U                                                                     |fifo_w16_d1_A_80                                                                     |    47|
|181   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_440                                                           |    36|
|182   |  layer2_out_V_data_59_V_U                                                                     |fifo_w16_d1_A_81                                                                     |    45|
|183   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_439                                                           |    36|
|184   |  layer2_out_V_data_5_V_U                                                                      |fifo_w16_d1_A_82                                                                     |    45|
|185   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_438                                                           |    36|
|186   |  layer2_out_V_data_60_V_U                                                                     |fifo_w16_d1_A_83                                                                     |    47|
|187   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_437                                                           |    37|
|188   |  layer2_out_V_data_61_V_U                                                                     |fifo_w16_d1_A_84                                                                     |    45|
|189   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_436                                                           |    36|
|190   |  layer2_out_V_data_62_V_U                                                                     |fifo_w16_d1_A_85                                                                     |    45|
|191   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_435                                                           |    36|
|192   |  layer2_out_V_data_63_V_U                                                                     |fifo_w16_d1_A_86                                                                     |    45|
|193   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_434                                                           |    36|
|194   |  layer2_out_V_data_64_V_U                                                                     |fifo_w16_d1_A_87                                                                     |    46|
|195   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_433                                                           |    37|
|196   |  layer2_out_V_data_65_V_U                                                                     |fifo_w16_d1_A_88                                                                     |    47|
|197   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_432                                                           |    36|
|198   |  layer2_out_V_data_66_V_U                                                                     |fifo_w16_d1_A_89                                                                     |    44|
|199   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_431                                                           |    35|
|200   |  layer2_out_V_data_67_V_U                                                                     |fifo_w16_d1_A_90                                                                     |    48|
|201   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_430                                                           |    39|
|202   |  layer2_out_V_data_68_V_U                                                                     |fifo_w16_d1_A_91                                                                     |    46|
|203   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_429                                                           |    36|
|204   |  layer2_out_V_data_69_V_U                                                                     |fifo_w16_d1_A_92                                                                     |    43|
|205   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_428                                                           |    34|
|206   |  layer2_out_V_data_6_V_U                                                                      |fifo_w16_d1_A_93                                                                     |    45|
|207   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_427                                                           |    36|
|208   |  layer2_out_V_data_70_V_U                                                                     |fifo_w16_d1_A_94                                                                     |    45|
|209   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_426                                                           |    36|
|210   |  layer2_out_V_data_71_V_U                                                                     |fifo_w16_d1_A_95                                                                     |    46|
|211   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_425                                                           |    36|
|212   |  layer2_out_V_data_72_V_U                                                                     |fifo_w16_d1_A_96                                                                     |    45|
|213   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_424                                                           |    36|
|214   |  layer2_out_V_data_73_V_U                                                                     |fifo_w16_d1_A_97                                                                     |    47|
|215   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_423                                                           |    36|
|216   |  layer2_out_V_data_74_V_U                                                                     |fifo_w16_d1_A_98                                                                     |    45|
|217   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_422                                                           |    36|
|218   |  layer2_out_V_data_75_V_U                                                                     |fifo_w16_d1_A_99                                                                     |    47|
|219   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_421                                                           |    36|
|220   |  layer2_out_V_data_76_V_U                                                                     |fifo_w16_d1_A_100                                                                    |    45|
|221   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_420                                                           |    36|
|222   |  layer2_out_V_data_77_V_U                                                                     |fifo_w16_d1_A_101                                                                    |    45|
|223   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_419                                                           |    36|
|224   |  layer2_out_V_data_78_V_U                                                                     |fifo_w16_d1_A_102                                                                    |    45|
|225   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_418                                                           |    36|
|226   |  layer2_out_V_data_79_V_U                                                                     |fifo_w16_d1_A_103                                                                    |    46|
|227   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_417                                                           |    36|
|228   |  layer2_out_V_data_7_V_U                                                                      |fifo_w16_d1_A_104                                                                    |    45|
|229   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_416                                                           |    36|
|230   |  layer2_out_V_data_80_V_U                                                                     |fifo_w16_d1_A_105                                                                    |    45|
|231   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_415                                                           |    36|
|232   |  layer2_out_V_data_81_V_U                                                                     |fifo_w16_d1_A_106                                                                    |    45|
|233   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_414                                                           |    36|
|234   |  layer2_out_V_data_82_V_U                                                                     |fifo_w16_d1_A_107                                                                    |    47|
|235   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_413                                                           |    37|
|236   |  layer2_out_V_data_83_V_U                                                                     |fifo_w16_d1_A_108                                                                    |    46|
|237   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_412                                                           |    37|
|238   |  layer2_out_V_data_84_V_U                                                                     |fifo_w16_d1_A_109                                                                    |    45|
|239   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_411                                                           |    36|
|240   |  layer2_out_V_data_85_V_U                                                                     |fifo_w16_d1_A_110                                                                    |    45|
|241   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_410                                                           |    36|
|242   |  layer2_out_V_data_86_V_U                                                                     |fifo_w16_d1_A_111                                                                    |    46|
|243   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_409                                                           |    36|
|244   |  layer2_out_V_data_87_V_U                                                                     |fifo_w16_d1_A_112                                                                    |    45|
|245   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_408                                                           |    36|
|246   |  layer2_out_V_data_88_V_U                                                                     |fifo_w16_d1_A_113                                                                    |    45|
|247   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_407                                                           |    36|
|248   |  layer2_out_V_data_89_V_U                                                                     |fifo_w16_d1_A_114                                                                    |    43|
|249   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_406                                                           |    34|
|250   |  layer2_out_V_data_8_V_U                                                                      |fifo_w16_d1_A_115                                                                    |    49|
|251   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_405                                                           |    37|
|252   |  layer2_out_V_data_90_V_U                                                                     |fifo_w16_d1_A_116                                                                    |    47|
|253   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_404                                                           |    36|
|254   |  layer2_out_V_data_91_V_U                                                                     |fifo_w16_d1_A_117                                                                    |    45|
|255   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_403                                                           |    36|
|256   |  layer2_out_V_data_92_V_U                                                                     |fifo_w16_d1_A_118                                                                    |    45|
|257   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_402                                                           |    36|
|258   |  layer2_out_V_data_93_V_U                                                                     |fifo_w16_d1_A_119                                                                    |    46|
|259   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_401                                                           |    36|
|260   |  layer2_out_V_data_94_V_U                                                                     |fifo_w16_d1_A_120                                                                    |    45|
|261   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_400                                                           |    36|
|262   |  layer2_out_V_data_95_V_U                                                                     |fifo_w16_d1_A_121                                                                    |    45|
|263   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_399                                                           |    36|
|264   |  layer2_out_V_data_96_V_U                                                                     |fifo_w16_d1_A_122                                                                    |    46|
|265   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_398                                                           |    36|
|266   |  layer2_out_V_data_97_V_U                                                                     |fifo_w16_d1_A_123                                                                    |    46|
|267   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_397                                                           |    36|
|268   |  layer2_out_V_data_98_V_U                                                                     |fifo_w16_d1_A_124                                                                    |    45|
|269   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_396                                                           |    36|
|270   |  layer2_out_V_data_99_V_U                                                                     |fifo_w16_d1_A_125                                                                    |    45|
|271   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_395                                                           |    36|
|272   |  layer2_out_V_data_9_V_U                                                                      |fifo_w16_d1_A_126                                                                    |    45|
|273   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_394                                                           |    36|
|274   |  layer3_out_V_data_0_V_U                                                                      |fifo_w16_d1_A_127                                                                    |    29|
|275   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_393                                                           |    17|
|276   |  layer3_out_V_data_100_V_U                                                                    |fifo_w16_d1_A_128                                                                    |    28|
|277   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_392                                                           |    17|
|278   |  layer3_out_V_data_101_V_U                                                                    |fifo_w16_d1_A_129                                                                    |    28|
|279   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_391                                                           |    17|
|280   |  layer3_out_V_data_102_V_U                                                                    |fifo_w16_d1_A_130                                                                    |    27|
|281   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_390                                                           |    17|
|282   |  layer3_out_V_data_103_V_U                                                                    |fifo_w16_d1_A_131                                                                    |    28|
|283   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_389                                                           |    17|
|284   |  layer3_out_V_data_104_V_U                                                                    |fifo_w16_d1_A_132                                                                    |    27|
|285   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_388                                                           |    17|
|286   |  layer3_out_V_data_105_V_U                                                                    |fifo_w16_d1_A_133                                                                    |    29|
|287   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_387                                                           |    17|
|288   |  layer3_out_V_data_106_V_U                                                                    |fifo_w16_d1_A_134                                                                    |    27|
|289   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_386                                                           |    17|
|290   |  layer3_out_V_data_107_V_U                                                                    |fifo_w16_d1_A_135                                                                    |    27|
|291   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_385                                                           |    17|
|292   |  layer3_out_V_data_108_V_U                                                                    |fifo_w16_d1_A_136                                                                    |    28|
|293   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_384                                                           |    17|
|294   |  layer3_out_V_data_109_V_U                                                                    |fifo_w16_d1_A_137                                                                    |    27|
|295   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_383                                                           |    17|
|296   |  layer3_out_V_data_10_V_U                                                                     |fifo_w16_d1_A_138                                                                    |    27|
|297   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_382                                                           |    17|
|298   |  layer3_out_V_data_110_V_U                                                                    |fifo_w16_d1_A_139                                                                    |    28|
|299   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_381                                                           |    17|
|300   |  layer3_out_V_data_111_V_U                                                                    |fifo_w16_d1_A_140                                                                    |    27|
|301   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_380                                                           |    17|
|302   |  layer3_out_V_data_112_V_U                                                                    |fifo_w16_d1_A_141                                                                    |    28|
|303   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_379                                                           |    17|
|304   |  layer3_out_V_data_113_V_U                                                                    |fifo_w16_d1_A_142                                                                    |    27|
|305   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_378                                                           |    17|
|306   |  layer3_out_V_data_114_V_U                                                                    |fifo_w16_d1_A_143                                                                    |    27|
|307   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_377                                                           |    17|
|308   |  layer3_out_V_data_115_V_U                                                                    |fifo_w16_d1_A_144                                                                    |    44|
|309   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_376                                                           |    25|
|310   |  layer3_out_V_data_116_V_U                                                                    |fifo_w16_d1_A_145                                                                    |    27|
|311   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_375                                                           |    17|
|312   |  layer3_out_V_data_117_V_U                                                                    |fifo_w16_d1_A_146                                                                    |    27|
|313   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_374                                                           |    17|
|314   |  layer3_out_V_data_118_V_U                                                                    |fifo_w16_d1_A_147                                                                    |    28|
|315   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_373                                                           |    17|
|316   |  layer3_out_V_data_119_V_U                                                                    |fifo_w16_d1_A_148                                                                    |    27|
|317   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_372                                                           |    17|
|318   |  layer3_out_V_data_11_V_U                                                                     |fifo_w16_d1_A_149                                                                    |    28|
|319   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_371                                                           |    17|
|320   |  layer3_out_V_data_120_V_U                                                                    |fifo_w16_d1_A_150                                                                    |    27|
|321   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_370                                                           |    17|
|322   |  layer3_out_V_data_121_V_U                                                                    |fifo_w16_d1_A_151                                                                    |    27|
|323   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_369                                                           |    17|
|324   |  layer3_out_V_data_122_V_U                                                                    |fifo_w16_d1_A_152                                                                    |    29|
|325   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_368                                                           |    17|
|326   |  layer3_out_V_data_123_V_U                                                                    |fifo_w16_d1_A_153                                                                    |    27|
|327   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_367                                                           |    17|
|328   |  layer3_out_V_data_124_V_U                                                                    |fifo_w16_d1_A_154                                                                    |    27|
|329   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_366                                                           |    17|
|330   |  layer3_out_V_data_125_V_U                                                                    |fifo_w16_d1_A_155                                                                    |    28|
|331   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_365                                                           |    17|
|332   |  layer3_out_V_data_126_V_U                                                                    |fifo_w16_d1_A_156                                                                    |    27|
|333   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_364                                                           |    17|
|334   |  layer3_out_V_data_127_V_U                                                                    |fifo_w16_d1_A_157                                                                    |    27|
|335   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_363                                                           |    17|
|336   |  layer3_out_V_data_12_V_U                                                                     |fifo_w16_d1_A_158                                                                    |    28|
|337   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_362                                                           |    17|
|338   |  layer3_out_V_data_13_V_U                                                                     |fifo_w16_d1_A_159                                                                    |    28|
|339   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_361                                                           |    17|
|340   |  layer3_out_V_data_14_V_U                                                                     |fifo_w16_d1_A_160                                                                    |    27|
|341   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_360                                                           |    17|
|342   |  layer3_out_V_data_15_V_U                                                                     |fifo_w16_d1_A_161                                                                    |    28|
|343   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_359                                                           |    17|
|344   |  layer3_out_V_data_16_V_U                                                                     |fifo_w16_d1_A_162                                                                    |    27|
|345   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_358                                                           |    17|
|346   |  layer3_out_V_data_17_V_U                                                                     |fifo_w16_d1_A_163                                                                    |    29|
|347   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_357                                                           |    17|
|348   |  layer3_out_V_data_18_V_U                                                                     |fifo_w16_d1_A_164                                                                    |    27|
|349   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_356                                                           |    17|
|350   |  layer3_out_V_data_19_V_U                                                                     |fifo_w16_d1_A_165                                                                    |    26|
|351   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_355                                                           |    16|
|352   |  layer3_out_V_data_1_V_U                                                                      |fifo_w16_d1_A_166                                                                    |    29|
|353   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_354                                                           |    17|
|354   |  layer3_out_V_data_20_V_U                                                                     |fifo_w16_d1_A_167                                                                    |    28|
|355   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_353                                                           |    17|
|356   |  layer3_out_V_data_21_V_U                                                                     |fifo_w16_d1_A_168                                                                    |    27|
|357   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_352                                                           |    17|
|358   |  layer3_out_V_data_22_V_U                                                                     |fifo_w16_d1_A_169                                                                    |    28|
|359   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_351                                                           |    17|
|360   |  layer3_out_V_data_23_V_U                                                                     |fifo_w16_d1_A_170                                                                    |    27|
|361   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_350                                                           |    17|
|362   |  layer3_out_V_data_24_V_U                                                                     |fifo_w16_d1_A_171                                                                    |    28|
|363   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_349                                                           |    17|
|364   |  layer3_out_V_data_25_V_U                                                                     |fifo_w16_d1_A_172                                                                    |    27|
|365   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_348                                                           |    17|
|366   |  layer3_out_V_data_26_V_U                                                                     |fifo_w16_d1_A_173                                                                    |    27|
|367   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_347                                                           |    17|
|368   |  layer3_out_V_data_27_V_U                                                                     |fifo_w16_d1_A_174                                                                    |    28|
|369   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_346                                                           |    17|
|370   |  layer3_out_V_data_28_V_U                                                                     |fifo_w16_d1_A_175                                                                    |    28|
|371   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_345                                                           |    17|
|372   |  layer3_out_V_data_29_V_U                                                                     |fifo_w16_d1_A_176                                                                    |    27|
|373   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_344                                                           |    17|
|374   |  layer3_out_V_data_2_V_U                                                                      |fifo_w16_d1_A_177                                                                    |    28|
|375   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_343                                                           |    17|
|376   |  layer3_out_V_data_30_V_U                                                                     |fifo_w16_d1_A_178                                                                    |    27|
|377   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_342                                                           |    17|
|378   |  layer3_out_V_data_31_V_U                                                                     |fifo_w16_d1_A_179                                                                    |    29|
|379   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_341                                                           |    17|
|380   |  layer3_out_V_data_32_V_U                                                                     |fifo_w16_d1_A_180                                                                    |    27|
|381   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_340                                                           |    17|
|382   |  layer3_out_V_data_33_V_U                                                                     |fifo_w16_d1_A_181                                                                    |    27|
|383   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_339                                                           |    17|
|384   |  layer3_out_V_data_34_V_U                                                                     |fifo_w16_d1_A_182                                                                    |    28|
|385   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_338                                                           |    17|
|386   |  layer3_out_V_data_35_V_U                                                                     |fifo_w16_d1_A_183                                                                    |    28|
|387   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_337                                                           |    17|
|388   |  layer3_out_V_data_36_V_U                                                                     |fifo_w16_d1_A_184                                                                    |    27|
|389   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_336                                                           |    17|
|390   |  layer3_out_V_data_37_V_U                                                                     |fifo_w16_d1_A_185                                                                    |    28|
|391   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_335                                                           |    17|
|392   |  layer3_out_V_data_38_V_U                                                                     |fifo_w16_d1_A_186                                                                    |    27|
|393   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_334                                                           |    17|
|394   |  layer3_out_V_data_39_V_U                                                                     |fifo_w16_d1_A_187                                                                    |    28|
|395   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_333                                                           |    17|
|396   |  layer3_out_V_data_3_V_U                                                                      |fifo_w16_d1_A_188                                                                    |    27|
|397   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_332                                                           |    17|
|398   |  layer3_out_V_data_40_V_U                                                                     |fifo_w16_d1_A_189                                                                    |    28|
|399   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_331                                                           |    17|
|400   |  layer3_out_V_data_41_V_U                                                                     |fifo_w16_d1_A_190                                                                    |    27|
|401   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_330                                                           |    17|
|402   |  layer3_out_V_data_42_V_U                                                                     |fifo_w16_d1_A_191                                                                    |    28|
|403   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_329                                                           |    17|
|404   |  layer3_out_V_data_43_V_U                                                                     |fifo_w16_d1_A_192                                                                    |    28|
|405   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_328                                                           |    17|
|406   |  layer3_out_V_data_44_V_U                                                                     |fifo_w16_d1_A_193                                                                    |    27|
|407   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_327                                                           |    17|
|408   |  layer3_out_V_data_45_V_U                                                                     |fifo_w16_d1_A_194                                                                    |    28|
|409   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_326                                                           |    17|
|410   |  layer3_out_V_data_46_V_U                                                                     |fifo_w16_d1_A_195                                                                    |    28|
|411   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_325                                                           |    17|
|412   |  layer3_out_V_data_47_V_U                                                                     |fifo_w16_d1_A_196                                                                    |    27|
|413   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_324                                                           |    17|
|414   |  layer3_out_V_data_48_V_U                                                                     |fifo_w16_d1_A_197                                                                    |    27|
|415   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_323                                                           |    17|
|416   |  layer3_out_V_data_49_V_U                                                                     |fifo_w16_d1_A_198                                                                    |    27|
|417   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_322                                                           |    17|
|418   |  layer3_out_V_data_4_V_U                                                                      |fifo_w16_d1_A_199                                                                    |    29|
|419   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_321                                                           |    17|
|420   |  layer3_out_V_data_50_V_U                                                                     |fifo_w16_d1_A_200                                                                    |    28|
|421   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_320                                                           |    17|
|422   |  layer3_out_V_data_51_V_U                                                                     |fifo_w16_d1_A_201                                                                    |    27|
|423   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_319                                                           |    17|
|424   |  layer3_out_V_data_52_V_U                                                                     |fifo_w16_d1_A_202                                                                    |    28|
|425   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_318                                                           |    17|
|426   |  layer3_out_V_data_53_V_U                                                                     |fifo_w16_d1_A_203                                                                    |    28|
|427   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_317                                                           |    17|
|428   |  layer3_out_V_data_54_V_U                                                                     |fifo_w16_d1_A_204                                                                    |    27|
|429   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_316                                                           |    17|
|430   |  layer3_out_V_data_55_V_U                                                                     |fifo_w16_d1_A_205                                                                    |    27|
|431   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_315                                                           |    17|
|432   |  layer3_out_V_data_56_V_U                                                                     |fifo_w16_d1_A_206                                                                    |    27|
|433   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_314                                                           |    17|
|434   |  layer3_out_V_data_57_V_U                                                                     |fifo_w16_d1_A_207                                                                    |    28|
|435   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_313                                                           |    17|
|436   |  layer3_out_V_data_58_V_U                                                                     |fifo_w16_d1_A_208                                                                    |    29|
|437   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_312                                                           |    17|
|438   |  layer3_out_V_data_59_V_U                                                                     |fifo_w16_d1_A_209                                                                    |    27|
|439   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_311                                                           |    17|
|440   |  layer3_out_V_data_5_V_U                                                                      |fifo_w16_d1_A_210                                                                    |    28|
|441   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_310                                                           |    17|
|442   |  layer3_out_V_data_60_V_U                                                                     |fifo_w16_d1_A_211                                                                    |    28|
|443   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_309                                                           |    17|
|444   |  layer3_out_V_data_61_V_U                                                                     |fifo_w16_d1_A_212                                                                    |    27|
|445   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_308                                                           |    17|
|446   |  layer3_out_V_data_62_V_U                                                                     |fifo_w16_d1_A_213                                                                    |    27|
|447   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_307                                                           |    17|
|448   |  layer3_out_V_data_63_V_U                                                                     |fifo_w16_d1_A_214                                                                    |    27|
|449   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_306                                                           |    17|
|450   |  layer3_out_V_data_64_V_U                                                                     |fifo_w16_d1_A_215                                                                    |    28|
|451   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_305                                                           |    17|
|452   |  layer3_out_V_data_65_V_U                                                                     |fifo_w16_d1_A_216                                                                    |    28|
|453   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_304                                                           |    17|
|454   |  layer3_out_V_data_66_V_U                                                                     |fifo_w16_d1_A_217                                                                    |    26|
|455   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_303                                                           |    16|
|456   |  layer3_out_V_data_67_V_U                                                                     |fifo_w16_d1_A_218                                                                    |    28|
|457   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_302                                                           |    17|
|458   |  layer3_out_V_data_68_V_U                                                                     |fifo_w16_d1_A_219                                                                    |    28|
|459   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_301                                                           |    17|
|460   |  layer3_out_V_data_69_V_U                                                                     |fifo_w16_d1_A_220                                                                    |    26|
|461   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_300                                                           |    16|
|462   |  layer3_out_V_data_6_V_U                                                                      |fifo_w16_d1_A_221                                                                    |    27|
|463   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_299                                                           |    17|
|464   |  layer3_out_V_data_70_V_U                                                                     |fifo_w16_d1_A_222                                                                    |    27|
|465   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_298                                                           |    17|
|466   |  layer3_out_V_data_71_V_U                                                                     |fifo_w16_d1_A_223                                                                    |    29|
|467   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_297                                                           |    17|
|468   |  layer3_out_V_data_72_V_U                                                                     |fifo_w16_d1_A_224                                                                    |    27|
|469   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_296                                                           |    17|
|470   |  layer3_out_V_data_73_V_U                                                                     |fifo_w16_d1_A_225                                                                    |    27|
|471   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_295                                                           |    17|
|472   |  layer3_out_V_data_74_V_U                                                                     |fifo_w16_d1_A_226                                                                    |    28|
|473   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_294                                                           |    17|
|474   |  layer3_out_V_data_75_V_U                                                                     |fifo_w16_d1_A_227                                                                    |    29|
|475   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_293                                                           |    17|
|476   |  layer3_out_V_data_76_V_U                                                                     |fifo_w16_d1_A_228                                                                    |    27|
|477   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_292                                                           |    17|
|478   |  layer3_out_V_data_77_V_U                                                                     |fifo_w16_d1_A_229                                                                    |    27|
|479   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_291                                                           |    17|
|480   |  layer3_out_V_data_78_V_U                                                                     |fifo_w16_d1_A_230                                                                    |    27|
|481   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_290                                                           |    17|
|482   |  layer3_out_V_data_79_V_U                                                                     |fifo_w16_d1_A_231                                                                    |    30|
|483   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_289                                                           |    17|
|484   |  layer3_out_V_data_7_V_U                                                                      |fifo_w16_d1_A_232                                                                    |    27|
|485   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_288                                                           |    17|
|486   |  layer3_out_V_data_80_V_U                                                                     |fifo_w16_d1_A_233                                                                    |    27|
|487   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_287                                                           |    17|
|488   |  layer3_out_V_data_81_V_U                                                                     |fifo_w16_d1_A_234                                                                    |    28|
|489   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_286                                                           |    17|
|490   |  layer3_out_V_data_82_V_U                                                                     |fifo_w16_d1_A_235                                                                    |    28|
|491   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_285                                                           |    17|
|492   |  layer3_out_V_data_83_V_U                                                                     |fifo_w16_d1_A_236                                                                    |    27|
|493   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_284                                                           |    17|
|494   |  layer3_out_V_data_84_V_U                                                                     |fifo_w16_d1_A_237                                                                    |    27|
|495   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_283                                                           |    17|
|496   |  layer3_out_V_data_85_V_U                                                                     |fifo_w16_d1_A_238                                                                    |    27|
|497   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_282                                                           |    17|
|498   |  layer3_out_V_data_86_V_U                                                                     |fifo_w16_d1_A_239                                                                    |    29|
|499   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_281                                                           |    17|
|500   |  layer3_out_V_data_87_V_U                                                                     |fifo_w16_d1_A_240                                                                    |    27|
|501   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_280                                                           |    17|
|502   |  layer3_out_V_data_88_V_U                                                                     |fifo_w16_d1_A_241                                                                    |    27|
|503   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_279                                                           |    17|
|504   |  layer3_out_V_data_89_V_U                                                                     |fifo_w16_d1_A_242                                                                    |    27|
|505   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_278                                                           |    16|
|506   |  layer3_out_V_data_8_V_U                                                                      |fifo_w16_d1_A_243                                                                    |    29|
|507   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_277                                                           |    17|
|508   |  layer3_out_V_data_90_V_U                                                                     |fifo_w16_d1_A_244                                                                    |    27|
|509   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_276                                                           |    17|
|510   |  layer3_out_V_data_91_V_U                                                                     |fifo_w16_d1_A_245                                                                    |    27|
|511   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_275                                                           |    17|
|512   |  layer3_out_V_data_92_V_U                                                                     |fifo_w16_d1_A_246                                                                    |    27|
|513   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_274                                                           |    17|
|514   |  layer3_out_V_data_93_V_U                                                                     |fifo_w16_d1_A_247                                                                    |    29|
|515   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_273                                                           |    17|
|516   |  layer3_out_V_data_94_V_U                                                                     |fifo_w16_d1_A_248                                                                    |    27|
|517   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_272                                                           |    17|
|518   |  layer3_out_V_data_95_V_U                                                                     |fifo_w16_d1_A_249                                                                    |    27|
|519   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_271                                                           |    17|
|520   |  layer3_out_V_data_96_V_U                                                                     |fifo_w16_d1_A_250                                                                    |    28|
|521   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_270                                                           |    17|
|522   |  layer3_out_V_data_97_V_U                                                                     |fifo_w16_d1_A_251                                                                    |    28|
|523   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_269                                                           |    17|
|524   |  layer3_out_V_data_98_V_U                                                                     |fifo_w16_d1_A_252                                                                    |    27|
|525   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_268                                                           |    17|
|526   |  layer3_out_V_data_99_V_U                                                                     |fifo_w16_d1_A_253                                                                    |    27|
|527   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_267                                                           |    17|
|528   |  layer3_out_V_data_9_V_U                                                                      |fifo_w16_d1_A_254                                                                    |    27|
|529   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_266                                                           |    17|
|530   |  layer4_out_V_data_0_V_U                                                                      |fifo_w16_d1_A_255                                                                    |    28|
|531   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_265                                                           |    19|
|532   |  layer4_out_V_data_1_V_U                                                                      |fifo_w16_d1_A_256                                                                    |   121|
|533   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_264                                                           |   110|
|534   |  layer4_out_V_data_2_V_U                                                                      |fifo_w16_d1_A_257                                                                    |    31|
|535   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg                                                               |    22|
|536   |  relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_config3_U0                      |relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_config3_s               |     2|
|537   |  softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0                                |softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s                         |   497|
|538   |    grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_fu_72              |softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s                  |   312|
|539   |      exp_table1_U                                                                             |softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1       |    67|
|540   |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1_rom_U   |softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1_rom   |    67|
|541   |      invert_table2_U                                                                          |softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb     |    23|
|542   |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb_rom_U |softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb_rom |    23|
|543   |    regslice_both_res_V_data_0_V_U                                                             |regslice_both                                                                        |    58|
|544   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_262                                                              |    33|
|545   |      obuf_inst                                                                                |xil_defaultlib_obuf_263                                                              |    21|
|546   |    regslice_both_res_V_data_1_V_U                                                             |regslice_both_258                                                                    |    59|
|547   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_260                                                              |    33|
|548   |      obuf_inst                                                                                |xil_defaultlib_obuf_261                                                              |    21|
|549   |    regslice_both_res_V_data_2_V_U                                                             |regslice_both_259                                                                    |    59|
|550   |      ibuf_inst                                                                                |xil_defaultlib_ibuf                                                                  |    33|
|551   |      obuf_inst                                                                                |xil_defaultlib_obuf                                                                  |    21|
|552   |  start_for_dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_U0_U                |start_for_dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_U0          |    10|
|553   |  start_for_relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_configcud_U           |start_for_relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_configcud     |    15|
|554   |  start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0_U                    |start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0              |    10|
+------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:57 ; elapsed = 00:03:03 . Memory (MB): peak = 2348.352 ; gain = 267.660 ; free physical = 1369 ; free virtual = 4626
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:57 ; elapsed = 00:03:03 . Memory (MB): peak = 2348.352 ; gain = 267.660 ; free physical = 1373 ; free virtual = 4630
Synthesis Optimization Complete : Time (s): cpu = 00:02:57 ; elapsed = 00:03:03 . Memory (MB): peak = 2348.359 ; gain = 267.660 ; free physical = 1372 ; free virtual = 4630
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2348.359 ; gain = 0.000 ; free physical = 1398 ; free virtual = 4654
INFO: [Netlist 29-17] Analyzing 3586 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2372.363 ; gain = 0.000 ; free physical = 1362 ; free virtual = 4654
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
167 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:17 ; elapsed = 00:03:17 . Memory (MB): peak = 2372.363 ; gain = 291.672 ; free physical = 1532 ; free virtual = 4815
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 17:21:37 2023...
