<profile>

<section name = "Vitis HLS Report for 'sha256Accel_Pipeline_VITIS_LOOP_12_2'" level="0">
<item name = "Date">Tue Jul 22 19:55:45 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">sha256Accel</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">aspartan7</item>
<item name = "Target device">xa7s6-cpga196-2I</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.015 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">450, 450, 4.500 us, 4.500 us, 449, 449, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_12_2">448, 448, 2, 1, 1, 448, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 285, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 303, -</column>
<column name="Register">-, -, 165, -, -</column>
<specialColumn name="Available">10, 10, 7500, 3750, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 2, 15, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln12_fu_545_p2">+, 0, 0, 16, 9, 1</column>
<column name="counter_4_fu_596_p2">+, 0, 0, 71, 64, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_906">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_910">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_913">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_916">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_919">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_922">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_925">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_928">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_931">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_934">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_937">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_940">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_943">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_946">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_949">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_952">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_955">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln12_fu_539_p2">icmp, 0, 0, 16, 9, 8</column>
<column name="icmp_ln13_fu_586_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln15_fu_591_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="addSize_1_fu_130">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="bitstream_blk_n">9, 2, 1, 2</column>
<column name="buffer_10_d1_local">15, 3, 1, 3</column>
<column name="buffer_11_d1_local">15, 3, 1, 3</column>
<column name="buffer_12_d1_local">15, 3, 1, 3</column>
<column name="buffer_13_d1_local">15, 3, 1, 3</column>
<column name="buffer_14_d1_local">15, 3, 1, 3</column>
<column name="buffer_15_d1_local">15, 3, 1, 3</column>
<column name="buffer_1_d1_local">15, 3, 1, 3</column>
<column name="buffer_2_d1_local">15, 3, 1, 3</column>
<column name="buffer_3_d1_local">15, 3, 1, 3</column>
<column name="buffer_4_d1_local">15, 3, 1, 3</column>
<column name="buffer_5_d1_local">15, 3, 1, 3</column>
<column name="buffer_6_d1_local">15, 3, 1, 3</column>
<column name="buffer_7_d1_local">15, 3, 1, 3</column>
<column name="buffer_8_d1_local">15, 3, 1, 3</column>
<column name="buffer_9_d1_local">15, 3, 1, 3</column>
<column name="buffer_r_d1_local">15, 3, 1, 3</column>
<column name="counter_1_fu_122">9, 2, 64, 128</column>
<column name="j_fu_126">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="addSize_1_fu_130">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="buffer_10_addr_reg_709">5, 0, 5, 0</column>
<column name="buffer_11_addr_reg_714">5, 0, 5, 0</column>
<column name="buffer_12_addr_reg_719">5, 0, 5, 0</column>
<column name="buffer_13_addr_reg_724">5, 0, 5, 0</column>
<column name="buffer_14_addr_reg_729">5, 0, 5, 0</column>
<column name="buffer_15_addr_reg_734">5, 0, 5, 0</column>
<column name="buffer_1_addr_reg_664">5, 0, 5, 0</column>
<column name="buffer_2_addr_reg_669">5, 0, 5, 0</column>
<column name="buffer_3_addr_reg_674">5, 0, 5, 0</column>
<column name="buffer_4_addr_reg_679">5, 0, 5, 0</column>
<column name="buffer_5_addr_reg_684">5, 0, 5, 0</column>
<column name="buffer_6_addr_reg_689">5, 0, 5, 0</column>
<column name="buffer_7_addr_reg_694">5, 0, 5, 0</column>
<column name="buffer_8_addr_reg_699">5, 0, 5, 0</column>
<column name="buffer_9_addr_reg_704">5, 0, 5, 0</column>
<column name="buffer_addr_reg_659">5, 0, 5, 0</column>
<column name="counter_1_fu_122">64, 0, 64, 0</column>
<column name="icmp_ln13_reg_655">1, 0, 1, 0</column>
<column name="icmp_ln15_reg_739">1, 0, 1, 0</column>
<column name="j_fu_126">9, 0, 9, 0</column>
<column name="trunc_ln12_reg_651">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sha256Accel_Pipeline_VITIS_LOOP_12_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sha256Accel_Pipeline_VITIS_LOOP_12_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sha256Accel_Pipeline_VITIS_LOOP_12_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sha256Accel_Pipeline_VITIS_LOOP_12_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sha256Accel_Pipeline_VITIS_LOOP_12_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sha256Accel_Pipeline_VITIS_LOOP_12_2, return value</column>
<column name="bitstream_dout">in, 1, ap_fifo, bitstream, pointer</column>
<column name="bitstream_empty_n">in, 1, ap_fifo, bitstream, pointer</column>
<column name="bitstream_read">out, 1, ap_fifo, bitstream, pointer</column>
<column name="addSize">in, 1, ap_none, addSize, scalar</column>
<column name="counter">in, 64, ap_none, counter, scalar</column>
<column name="buffer_15_address0">out, 5, ap_memory, buffer_15, array</column>
<column name="buffer_15_ce0">out, 1, ap_memory, buffer_15, array</column>
<column name="buffer_15_we0">out, 1, ap_memory, buffer_15, array</column>
<column name="buffer_15_d0">out, 1, ap_memory, buffer_15, array</column>
<column name="buffer_15_address1">out, 5, ap_memory, buffer_15, array</column>
<column name="buffer_15_ce1">out, 1, ap_memory, buffer_15, array</column>
<column name="buffer_15_we1">out, 1, ap_memory, buffer_15, array</column>
<column name="buffer_15_d1">out, 1, ap_memory, buffer_15, array</column>
<column name="buffer_14_address0">out, 5, ap_memory, buffer_14, array</column>
<column name="buffer_14_ce0">out, 1, ap_memory, buffer_14, array</column>
<column name="buffer_14_we0">out, 1, ap_memory, buffer_14, array</column>
<column name="buffer_14_d0">out, 1, ap_memory, buffer_14, array</column>
<column name="buffer_14_address1">out, 5, ap_memory, buffer_14, array</column>
<column name="buffer_14_ce1">out, 1, ap_memory, buffer_14, array</column>
<column name="buffer_14_we1">out, 1, ap_memory, buffer_14, array</column>
<column name="buffer_14_d1">out, 1, ap_memory, buffer_14, array</column>
<column name="buffer_13_address0">out, 5, ap_memory, buffer_13, array</column>
<column name="buffer_13_ce0">out, 1, ap_memory, buffer_13, array</column>
<column name="buffer_13_we0">out, 1, ap_memory, buffer_13, array</column>
<column name="buffer_13_d0">out, 1, ap_memory, buffer_13, array</column>
<column name="buffer_13_address1">out, 5, ap_memory, buffer_13, array</column>
<column name="buffer_13_ce1">out, 1, ap_memory, buffer_13, array</column>
<column name="buffer_13_we1">out, 1, ap_memory, buffer_13, array</column>
<column name="buffer_13_d1">out, 1, ap_memory, buffer_13, array</column>
<column name="buffer_12_address0">out, 5, ap_memory, buffer_12, array</column>
<column name="buffer_12_ce0">out, 1, ap_memory, buffer_12, array</column>
<column name="buffer_12_we0">out, 1, ap_memory, buffer_12, array</column>
<column name="buffer_12_d0">out, 1, ap_memory, buffer_12, array</column>
<column name="buffer_12_address1">out, 5, ap_memory, buffer_12, array</column>
<column name="buffer_12_ce1">out, 1, ap_memory, buffer_12, array</column>
<column name="buffer_12_we1">out, 1, ap_memory, buffer_12, array</column>
<column name="buffer_12_d1">out, 1, ap_memory, buffer_12, array</column>
<column name="buffer_11_address0">out, 5, ap_memory, buffer_11, array</column>
<column name="buffer_11_ce0">out, 1, ap_memory, buffer_11, array</column>
<column name="buffer_11_we0">out, 1, ap_memory, buffer_11, array</column>
<column name="buffer_11_d0">out, 1, ap_memory, buffer_11, array</column>
<column name="buffer_11_address1">out, 5, ap_memory, buffer_11, array</column>
<column name="buffer_11_ce1">out, 1, ap_memory, buffer_11, array</column>
<column name="buffer_11_we1">out, 1, ap_memory, buffer_11, array</column>
<column name="buffer_11_d1">out, 1, ap_memory, buffer_11, array</column>
<column name="buffer_10_address0">out, 5, ap_memory, buffer_10, array</column>
<column name="buffer_10_ce0">out, 1, ap_memory, buffer_10, array</column>
<column name="buffer_10_we0">out, 1, ap_memory, buffer_10, array</column>
<column name="buffer_10_d0">out, 1, ap_memory, buffer_10, array</column>
<column name="buffer_10_address1">out, 5, ap_memory, buffer_10, array</column>
<column name="buffer_10_ce1">out, 1, ap_memory, buffer_10, array</column>
<column name="buffer_10_we1">out, 1, ap_memory, buffer_10, array</column>
<column name="buffer_10_d1">out, 1, ap_memory, buffer_10, array</column>
<column name="buffer_9_address0">out, 5, ap_memory, buffer_9, array</column>
<column name="buffer_9_ce0">out, 1, ap_memory, buffer_9, array</column>
<column name="buffer_9_we0">out, 1, ap_memory, buffer_9, array</column>
<column name="buffer_9_d0">out, 1, ap_memory, buffer_9, array</column>
<column name="buffer_9_address1">out, 5, ap_memory, buffer_9, array</column>
<column name="buffer_9_ce1">out, 1, ap_memory, buffer_9, array</column>
<column name="buffer_9_we1">out, 1, ap_memory, buffer_9, array</column>
<column name="buffer_9_d1">out, 1, ap_memory, buffer_9, array</column>
<column name="buffer_8_address0">out, 5, ap_memory, buffer_8, array</column>
<column name="buffer_8_ce0">out, 1, ap_memory, buffer_8, array</column>
<column name="buffer_8_we0">out, 1, ap_memory, buffer_8, array</column>
<column name="buffer_8_d0">out, 1, ap_memory, buffer_8, array</column>
<column name="buffer_8_address1">out, 5, ap_memory, buffer_8, array</column>
<column name="buffer_8_ce1">out, 1, ap_memory, buffer_8, array</column>
<column name="buffer_8_we1">out, 1, ap_memory, buffer_8, array</column>
<column name="buffer_8_d1">out, 1, ap_memory, buffer_8, array</column>
<column name="buffer_7_address0">out, 5, ap_memory, buffer_7, array</column>
<column name="buffer_7_ce0">out, 1, ap_memory, buffer_7, array</column>
<column name="buffer_7_we0">out, 1, ap_memory, buffer_7, array</column>
<column name="buffer_7_d0">out, 1, ap_memory, buffer_7, array</column>
<column name="buffer_7_address1">out, 5, ap_memory, buffer_7, array</column>
<column name="buffer_7_ce1">out, 1, ap_memory, buffer_7, array</column>
<column name="buffer_7_we1">out, 1, ap_memory, buffer_7, array</column>
<column name="buffer_7_d1">out, 1, ap_memory, buffer_7, array</column>
<column name="buffer_6_address0">out, 5, ap_memory, buffer_6, array</column>
<column name="buffer_6_ce0">out, 1, ap_memory, buffer_6, array</column>
<column name="buffer_6_we0">out, 1, ap_memory, buffer_6, array</column>
<column name="buffer_6_d0">out, 1, ap_memory, buffer_6, array</column>
<column name="buffer_6_address1">out, 5, ap_memory, buffer_6, array</column>
<column name="buffer_6_ce1">out, 1, ap_memory, buffer_6, array</column>
<column name="buffer_6_we1">out, 1, ap_memory, buffer_6, array</column>
<column name="buffer_6_d1">out, 1, ap_memory, buffer_6, array</column>
<column name="buffer_5_address0">out, 5, ap_memory, buffer_5, array</column>
<column name="buffer_5_ce0">out, 1, ap_memory, buffer_5, array</column>
<column name="buffer_5_we0">out, 1, ap_memory, buffer_5, array</column>
<column name="buffer_5_d0">out, 1, ap_memory, buffer_5, array</column>
<column name="buffer_5_address1">out, 5, ap_memory, buffer_5, array</column>
<column name="buffer_5_ce1">out, 1, ap_memory, buffer_5, array</column>
<column name="buffer_5_we1">out, 1, ap_memory, buffer_5, array</column>
<column name="buffer_5_d1">out, 1, ap_memory, buffer_5, array</column>
<column name="buffer_4_address0">out, 5, ap_memory, buffer_4, array</column>
<column name="buffer_4_ce0">out, 1, ap_memory, buffer_4, array</column>
<column name="buffer_4_we0">out, 1, ap_memory, buffer_4, array</column>
<column name="buffer_4_d0">out, 1, ap_memory, buffer_4, array</column>
<column name="buffer_4_address1">out, 5, ap_memory, buffer_4, array</column>
<column name="buffer_4_ce1">out, 1, ap_memory, buffer_4, array</column>
<column name="buffer_4_we1">out, 1, ap_memory, buffer_4, array</column>
<column name="buffer_4_d1">out, 1, ap_memory, buffer_4, array</column>
<column name="buffer_3_address0">out, 5, ap_memory, buffer_3, array</column>
<column name="buffer_3_ce0">out, 1, ap_memory, buffer_3, array</column>
<column name="buffer_3_we0">out, 1, ap_memory, buffer_3, array</column>
<column name="buffer_3_d0">out, 1, ap_memory, buffer_3, array</column>
<column name="buffer_3_address1">out, 5, ap_memory, buffer_3, array</column>
<column name="buffer_3_ce1">out, 1, ap_memory, buffer_3, array</column>
<column name="buffer_3_we1">out, 1, ap_memory, buffer_3, array</column>
<column name="buffer_3_d1">out, 1, ap_memory, buffer_3, array</column>
<column name="buffer_2_address0">out, 5, ap_memory, buffer_2, array</column>
<column name="buffer_2_ce0">out, 1, ap_memory, buffer_2, array</column>
<column name="buffer_2_we0">out, 1, ap_memory, buffer_2, array</column>
<column name="buffer_2_d0">out, 1, ap_memory, buffer_2, array</column>
<column name="buffer_2_address1">out, 5, ap_memory, buffer_2, array</column>
<column name="buffer_2_ce1">out, 1, ap_memory, buffer_2, array</column>
<column name="buffer_2_we1">out, 1, ap_memory, buffer_2, array</column>
<column name="buffer_2_d1">out, 1, ap_memory, buffer_2, array</column>
<column name="buffer_1_address0">out, 5, ap_memory, buffer_1, array</column>
<column name="buffer_1_ce0">out, 1, ap_memory, buffer_1, array</column>
<column name="buffer_1_we0">out, 1, ap_memory, buffer_1, array</column>
<column name="buffer_1_d0">out, 1, ap_memory, buffer_1, array</column>
<column name="buffer_1_address1">out, 5, ap_memory, buffer_1, array</column>
<column name="buffer_1_ce1">out, 1, ap_memory, buffer_1, array</column>
<column name="buffer_1_we1">out, 1, ap_memory, buffer_1, array</column>
<column name="buffer_1_d1">out, 1, ap_memory, buffer_1, array</column>
<column name="buffer_r_address0">out, 5, ap_memory, buffer_r, array</column>
<column name="buffer_r_ce0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_we0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_d0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_address1">out, 5, ap_memory, buffer_r, array</column>
<column name="buffer_r_ce1">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_we1">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_d1">out, 1, ap_memory, buffer_r, array</column>
<column name="size">in, 64, ap_none, size, scalar</column>
<column name="addSize_1_out">out, 1, ap_vld, addSize_1_out, pointer</column>
<column name="addSize_1_out_ap_vld">out, 1, ap_vld, addSize_1_out, pointer</column>
</table>
</item>
</section>
</profile>
