# Files in the project. Make sure the first file is the top module
VHD = main.vhd cpu.vhd alu.vhd tile_rom.vhd vga_motor.vhd pMem.vhd uMem.vhd kbd_enc.vhd

# Design constraints file
XDC = Basys3.xdc

# Testbench file
TBF = cpu_tb.vhd

# Include Makefile utilities
include ghdl.mk
include util.mk
